
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000018                       # Number of seconds simulated
sim_ticks                                    18073500                       # Number of ticks simulated
final_tick                                   18180000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  13956                       # Simulator instruction rate (inst/s)
host_op_rate                                    25191                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43817569                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656204                       # Number of bytes of host memory used
host_seconds                                     0.41                       # Real time elapsed on the host
sim_insts                                        5756                       # Number of instructions simulated
sim_ops                                         10390                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        17024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data         8256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              25280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        17024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17024                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus.inst          266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data          129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 395                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    941931557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    456801394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1398732952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    941931557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        941931557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    941931557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    456801394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1398732952                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                   1398732952                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 326                       # Transaction distribution
system.membus.trans_dist::ReadResp                326                       # Transaction distribution
system.membus.trans_dist::ReadExReq                69                       # Transaction distribution
system.membus.trans_dist::ReadExResp               69                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    790                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port        25280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::total        25280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               25280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  25280                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer2.occupancy              593056                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3625500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups            3369                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted         3369                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          560                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups         2480                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits             750                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     30.241935                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS             224                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           75                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   11                       # Number of system calls
system.switch_cpus.numCycles                    36147                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles         9042                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                  15200                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches                3369                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches          974                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                  4174                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles            2469                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles           4773                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          223                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines              2040                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes           252                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples        20111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.337278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.834602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            16053     79.82%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              196      0.97%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              152      0.76%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              208      1.03%     82.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              221      1.10%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              196      0.97%     84.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              303      1.51%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              168      0.84%     87.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             2614     13.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        20111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.093203                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.420505                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles             9649                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles          4705                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles              3772                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles           109                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles           1870                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts          25662                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles           1870                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles            10009                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles            3594                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          568                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles              3457                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles           608                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts          24140                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             7                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents             25                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents           463                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands        27467                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups         59189                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups        33387                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups            4                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps         11709                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps            15758                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts           31                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts              1911                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads         2284                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         1542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads           10                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            4                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded              21334                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           25                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued             17891                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued          227                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        10397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined        15219                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples        20111                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.889613                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.767193                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        14630     72.75%     72.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         1372      6.82%     79.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         1032      5.13%     84.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          718      3.57%     88.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          748      3.72%     91.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          675      3.36%     95.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          660      3.28%     98.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          234      1.16%     99.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           42      0.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        20111                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             168     81.16%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     81.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             24     11.59%     92.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            15      7.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         14545     81.30%     81.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           20      0.11%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             7      0.04%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1962     10.97%     92.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         1355      7.57%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          17891                       # Type of FU issued
system.switch_cpus.iq.rate                   0.494951                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                 207                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011570                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads        56319                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes        31763                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        16476                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            8                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            4                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses          18092                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               4                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads          122                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads         1223                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores          620                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles           1870                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles            2820                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles            32                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts        21359                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts           57                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts          2284                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts         1542                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           25                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect          127                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect          550                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts          677                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts         16917                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts          1834                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          974                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs                 3095                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches             1718                       # Number of branches executed
system.switch_cpus.iew.exec_stores               1261                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.468006                       # Inst execution rate
system.switch_cpus.iew.wb_sent                  16683                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                 16480                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers             10808                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers             16735                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.455916                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.645832                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts        11148                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts          583                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples        18241                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.559728                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.438261                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        14647     80.30%     80.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         1242      6.81%     87.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          581      3.19%     90.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          808      4.43%     94.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          393      2.15%     96.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          141      0.77%     97.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          122      0.67%     98.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           83      0.46%     98.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          224      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        18241                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts         5655                       # Number of instructions committed
system.switch_cpus.commit.committedOps          10210                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                   1983                       # Number of memory references committed
system.switch_cpus.commit.loads                  1061                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches               1296                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts             10100                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls          111                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events           224                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads                39375                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               44606                       # The number of ROB writes
system.switch_cpus.timesIdled                     169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   16036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts                5655                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 10210                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total          5655                       # Number of Instructions Simulated
system.switch_cpus.cpi                       6.392042                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.392042                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.156445                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.156445                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads            21564                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           13075                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                 4                       # number of floating regfile reads
system.switch_cpus.cc_regfile_reads              8656                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             5245                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads            7374                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   170.982166                       # Cycle average of tags in use
system.l2.tags.total_refs                           1                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       340                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.002941                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::switch_cpus.inst   129.649218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    27.332948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                 9                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data                 5                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::switch_cpus.inst     0.031653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.006673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.041744                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       1                       # number of ReadReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          266                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data           60                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   326                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data           69                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  69                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          129                       # number of demand (read+write) misses
system.l2.demand_misses::total                    395                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          266                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          129                       # number of overall misses
system.l2.overall_misses::total                   395                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     16893000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      3971500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        20864500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data      4415000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4415000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     16893000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data      8386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         25279500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     16893000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data      8386500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        25279500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          267                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data           60                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           69                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                69                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          267                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data          129                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  396                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          267                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data          129                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 396                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.996255                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.996942                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.996255                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997475                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.996255                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997475                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 63507.518797                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 66191.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 64001.533742                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 63985.507246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 63985.507246                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 63507.518797                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 65011.627907                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 63998.734177                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 63507.518797                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 65011.627907                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 63998.734177                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          266                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data           60                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              326                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data           69                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             69                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               395                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              395                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     10997000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      2643500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     13640500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data      2878500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2878500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     10997000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      5522000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     16519000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     10997000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      5522000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     16519000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.996255                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.996942                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.996255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997475                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.996255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997475                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 41342.105263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 44058.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41842.024540                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 41717.391304                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41717.391304                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 41342.105263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 42806.201550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41820.253165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 41342.105263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 42806.201550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41820.253165                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1398732952                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq                327                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               326                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               69                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              69                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   791                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        17088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total              25280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus                 25280                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy             198000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            400500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            192000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           138.431606                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1813                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               276                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.568841                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   129.431606                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst            9                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.126398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.008789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.135187                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst         1687                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1687                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst         1687                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1687                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst         1687                       # number of overall hits
system.cpu.icache.overall_hits::total            1687                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     22203000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22203000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     22203000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22203000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     22203000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22203000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst         2040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst         2040                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2040                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst         2040                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2040                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.173039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.173039                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.173039                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.173039                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.173039                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.173039                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62898.016997                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62898.016997                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62898.016997                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62898.016997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62898.016997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62898.016997                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           86                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           86                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          267                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          267                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     17170500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17170500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     17170500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17170500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     17170500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17170500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.130882                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.130882                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.130882                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.130882                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.130882                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.130882                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 64308.988764                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64308.988764                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 64308.988764                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64308.988764                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 64308.988764                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64308.988764                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse            85.249484                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2420                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               141                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.163121                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data    72.249484                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data           13                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.070556                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.012695                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.083251                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data         1541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1541                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data          853                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            853                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data         2394                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2394                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data         2394                       # number of overall hits
system.cpu.dcache.overall_hits::total            2394                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data          112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           112                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data           69                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           69                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data          181                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            181                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data          181                       # number of overall misses
system.cpu.dcache.overall_misses::total           181                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data      6787500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6787500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      4622500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4622500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data     11410000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11410000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data     11410000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11410000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data         1653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1653                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data          922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data         2575                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2575                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data         2575                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2575                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.067756                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067756                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.074837                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074837                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.070291                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.070291                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.070291                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.070291                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 60602.678571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60602.678571                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 66992.753623                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66992.753623                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 63038.674033                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63038.674033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 63038.674033                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63038.674033                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           67                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data           52                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data           61                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           68                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           68                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data          129                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          129                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data          129                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          129                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data      4031500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4031500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      4420500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4420500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data      8452000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8452000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data      8452000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8452000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.036903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.073753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.050097                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050097                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.050097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050097                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 66090.163934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66090.163934                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 65007.352941                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65007.352941                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 65519.379845                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65519.379845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 65519.379845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65519.379845                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
