digraph "CFG for 'amd_iommu_update_ga' function" {
	label="CFG for 'amd_iommu_update_ga' function";

	Node0x561b9471fba0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-0:\l  %lock.addr.i52 = alloca %struct.spinlock*, align 8\l  call void @llvm.dbg.declare(metadata %struct.spinlock** %lock.addr.i52,\l... metadata !6072, metadata !DIExpression()), !dbg !6077\l  %flags.addr.i = alloca i64, align 8\l  call void @llvm.dbg.declare(metadata i64* %flags.addr.i, metadata !6079,\l... metadata !DIExpression()), !dbg !6080\l  %__dummy.i = alloca i64, align 8\l  call void @llvm.dbg.declare(metadata i64* %__dummy.i, metadata !6081,\l... metadata !DIExpression()), !dbg !6084\l  %__dummy2.i = alloca i64, align 8\l  call void @llvm.dbg.declare(metadata i64* %__dummy2.i, metadata !6085,\l... metadata !DIExpression()), !dbg !6084\l  %tmp.i = alloca i32, align 4\l  %lock.addr.i = alloca %struct.spinlock*, align 8\l  call void @llvm.dbg.declare(metadata %struct.spinlock** %lock.addr.i,\l... metadata !6086, metadata !DIExpression()), !dbg !6091\l  %retval = alloca i32, align 4\l  %cpu.addr = alloca i32, align 4\l  %is_run.addr = alloca i8, align 1\l  %data.addr = alloca i8*, align 8\l  %flags = alloca i64, align 8\l  %iommu = alloca %struct.amd_iommu*, align 8\l  %irt = alloca %struct.irq_remap_table*, align 8\l  %ir_data = alloca %struct.amd_ir_data*, align 8\l  %devid = alloca i32, align 4\l  %entry2 = alloca %struct.irte_ga*, align 8\l  %ref = alloca %struct.irte_ga*, align 8\l  %__dummy = alloca i64, align 8\l  %__dummy2 = alloca i64, align 8\l  %tmp = alloca i32, align 4\l  store i32 %cpu, i32* %cpu.addr, align 4\l  call void @llvm.dbg.declare(metadata i32* %cpu.addr, metadata !6095,\l... metadata !DIExpression()), !dbg !6096\l  %frombool = zext i1 %is_run to i8\l  store i8 %frombool, i8* %is_run.addr, align 1\l  call void @llvm.dbg.declare(metadata i8* %is_run.addr, metadata !6097,\l... metadata !DIExpression()), !dbg !6098\l  store i8* %data, i8** %data.addr, align 8\l  call void @llvm.dbg.declare(metadata i8** %data.addr, metadata !6099,\l... metadata !DIExpression()), !dbg !6100\l  call void @llvm.dbg.declare(metadata i64* %flags, metadata !6101, metadata\l... !DIExpression()), !dbg !6102\l  call void @llvm.dbg.declare(metadata %struct.amd_iommu** %iommu, metadata\l... !6103, metadata !DIExpression()), !dbg !6104\l  call void @llvm.dbg.declare(metadata %struct.irq_remap_table** %irt,\l... metadata !6105, metadata !DIExpression()), !dbg !6106\l  call void @llvm.dbg.declare(metadata %struct.amd_ir_data** %ir_data,\l... metadata !6107, metadata !DIExpression()), !dbg !6108\l  %0 = load i8*, i8** %data.addr, align 8, !dbg !6109\l  %1 = bitcast i8* %0 to %struct.amd_ir_data*, !dbg !6110\l  store %struct.amd_ir_data* %1, %struct.amd_ir_data** %ir_data, align 8, !dbg\l... !6108\l  call void @llvm.dbg.declare(metadata i32* %devid, metadata !6111, metadata\l... !DIExpression()), !dbg !6112\l  %2 = load %struct.amd_ir_data*, %struct.amd_ir_data** %ir_data, align 8,\l... !dbg !6113\l  %irq_2_irte = getelementptr inbounds %struct.amd_ir_data,\l... %struct.amd_ir_data* %2, i32 0, i32 1, !dbg !6114\l  %devid1 = getelementptr inbounds %struct.irq_2_irte, %struct.irq_2_irte*\l... %irq_2_irte, i32 0, i32 0, !dbg !6115\l  %3 = load i16, i16* %devid1, align 4, !dbg !6115\l  %conv = zext i16 %3 to i32, !dbg !6113\l  store i32 %conv, i32* %devid, align 4, !dbg !6112\l  call void @llvm.dbg.declare(metadata %struct.irte_ga** %entry2, metadata\l... !6116, metadata !DIExpression()), !dbg !6117\l  %4 = load %struct.amd_ir_data*, %struct.amd_ir_data** %ir_data, align 8,\l... !dbg !6118\l  %entry3 = getelementptr inbounds %struct.amd_ir_data, %struct.amd_ir_data*\l... %4, i32 0, i32 3, !dbg !6119\l  %5 = load i8*, i8** %entry3, align 8, !dbg !6119\l  %6 = bitcast i8* %5 to %struct.irte_ga*, !dbg !6120\l  store %struct.irte_ga* %6, %struct.irte_ga** %entry2, align 8, !dbg !6117\l  call void @llvm.dbg.declare(metadata %struct.irte_ga** %ref, metadata !6121,\l... metadata !DIExpression()), !dbg !6122\l  %7 = load %struct.amd_ir_data*, %struct.amd_ir_data** %ir_data, align 8,\l... !dbg !6123\l  %ref4 = getelementptr inbounds %struct.amd_ir_data, %struct.amd_ir_data* %7,\l... i32 0, i32 4, !dbg !6124\l  %8 = load i8*, i8** %ref4, align 8, !dbg !6124\l  %9 = bitcast i8* %8 to %struct.irte_ga*, !dbg !6125\l  store %struct.irte_ga* %9, %struct.irte_ga** %ref, align 8, !dbg !6122\l  %10 = load i32, i32* @amd_iommu_guest_ir, align 4, !dbg !6126\l  %cmp = icmp eq i32 %10, 2, !dbg !6126\l  br i1 %cmp, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-1, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-4, !dbg !6128\l|{<s0>T|<s1>F}}"];
	Node0x561b9471fba0:s0 -> Node0x561b947200d0;
	Node0x561b9471fba0:s1 -> Node0x561b947201c0;
	Node0x561b947200d0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-1: \l  %11 = load %struct.irte_ga*, %struct.irte_ga** %ref, align 8, !dbg !6129\l  %tobool = icmp ne %struct.irte_ga* %11, null, !dbg !6129\l  br i1 %tobool, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-2, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-4, !dbg !6130\l|{<s0>T|<s1>F}}"];
	Node0x561b947200d0:s0 -> Node0x561b94720120;
	Node0x561b947200d0:s1 -> Node0x561b947201c0;
	Node0x561b94720120 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-2: \l  %12 = load %struct.irte_ga*, %struct.irte_ga** %entry2, align 8, !dbg !6131\l  %tobool7 = icmp ne %struct.irte_ga* %12, null, !dbg !6131\l  br i1 %tobool7, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-3, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-4, !dbg !6132\l|{<s0>T|<s1>F}}"];
	Node0x561b94720120:s0 -> Node0x561b94720170;
	Node0x561b94720120:s1 -> Node0x561b947201c0;
	Node0x561b94720170 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-3: \l  %13 = load %struct.irte_ga*, %struct.irte_ga** %entry2, align 8, !dbg !6133\l  %lo = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %13, i32 0,\l... i32 0, !dbg !6134\l  %fields_vapic = bitcast %union.irte_ga_lo* %lo to %struct.anon.73*, !dbg\l... !6135\l  %14 = bitcast %struct.anon.73* %fields_vapic to i64*, !dbg !6136\l  %bf.load = load i64, i64* %14, align 8, !dbg !6136\l  %bf.lshr = lshr i64 %bf.load, 7, !dbg !6136\l  %bf.clear = and i64 %bf.lshr, 1, !dbg !6136\l  %tobool9 = icmp ne i64 %bf.clear, 0, !dbg !6133\l  br i1 %tobool9, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-5, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-4, !dbg !6137\l|{<s0>T|<s1>F}}"];
	Node0x561b94720170:s0 -> Node0x561b94720210;
	Node0x561b94720170:s1 -> Node0x561b947201c0;
	Node0x561b947201c0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-4: \l  store i32 0, i32* %retval, align 4, !dbg !6138\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-18, !dbg !6138\l}"];
	Node0x561b947201c0 -> Node0x561b94720620;
	Node0x561b94720210 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-5: \l  %15 = load %struct.amd_iommu**, %struct.amd_iommu***\l... @amd_iommu_rlookup_table, align 8, !dbg !6139\l  %16 = load i32, i32* %devid, align 4, !dbg !6140\l  %idxprom = sext i32 %16 to i64, !dbg !6139\l  %arrayidx = getelementptr %struct.amd_iommu*, %struct.amd_iommu** %15, i64\l... %idxprom, !dbg !6139\l  %17 = load %struct.amd_iommu*, %struct.amd_iommu** %arrayidx, align 8, !dbg\l... !6139\l  store %struct.amd_iommu* %17, %struct.amd_iommu** %iommu, align 8, !dbg !6141\l  %18 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu, align 8, !dbg\l... !6142\l  %tobool10 = icmp ne %struct.amd_iommu* %18, null, !dbg !6142\l  br i1 %tobool10, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-7, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-6, !dbg !6144\l|{<s0>T|<s1>F}}"];
	Node0x561b94720210:s0 -> Node0x561b947202b0;
	Node0x561b94720210:s1 -> Node0x561b94720260;
	Node0x561b94720260 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-6: \l  store i32 -19, i32* %retval, align 4, !dbg !6145\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-18, !dbg !6145\l}"];
	Node0x561b94720260 -> Node0x561b94720620;
	Node0x561b947202b0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-7: \l  %19 = load i32, i32* %devid, align 4, !dbg !6146\l  %conv13 = trunc i32 %19 to i16, !dbg !6146\l  %call = call %struct.irq_remap_table* @get_irq_table(i16 zeroext %conv13, i1\l... zeroext false) #8, !dbg !6147\l  store %struct.irq_remap_table* %call, %struct.irq_remap_table** %irt, align\l... 8, !dbg !6148\l  %20 = load %struct.irq_remap_table*, %struct.irq_remap_table** %irt, align\l... 8, !dbg !6149\l  %tobool14 = icmp ne %struct.irq_remap_table* %20, null, !dbg !6149\l  br i1 %tobool14, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-9, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-8, !dbg !6151\l|{<s0>T|<s1>F}}"];
	Node0x561b947202b0:s0 -> Node0x561b94720350;
	Node0x561b947202b0:s1 -> Node0x561b94720300;
	Node0x561b94720300 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-8: \l  store i32 -19, i32* %retval, align 4, !dbg !6152\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-18, !dbg !6152\l}"];
	Node0x561b94720300 -> Node0x561b94720620;
	Node0x561b94720350 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-9: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-10, !dbg !6153\l}"];
	Node0x561b94720350 -> Node0x561b947203a0;
	Node0x561b947203a0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-10: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-11, !dbg !6154\l}"];
	Node0x561b947203a0 -> Node0x561b947203f0;
	Node0x561b947203f0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-11: \l  call void @llvm.dbg.declare(metadata i64* %__dummy, metadata !6155, metadata\l... !DIExpression()), !dbg !6157\l  call void @llvm.dbg.declare(metadata i64* %__dummy2, metadata !6158,\l... metadata !DIExpression()), !dbg !6157\l  %cmp18 = icmp eq i64* %__dummy, %__dummy2, !dbg !6157\l  %conv19 = zext i1 %cmp18 to i32, !dbg !6157\l  store i32 1, i32* %tmp, align 4, !dbg !6157\l  %21 = load i32, i32* %tmp, align 4, !dbg !6157\l  %22 = load %struct.irq_remap_table*, %struct.irq_remap_table** %irt, align\l... 8, !dbg !6159\l  %lock = getelementptr inbounds %struct.irq_remap_table,\l... %struct.irq_remap_table* %22, i32 0, i32 0, !dbg !6159\l  store %struct.spinlock* %lock, %struct.spinlock** %lock.addr.i, align 8\l  %23 = load %struct.spinlock*, %struct.spinlock** %lock.addr.i, align 8, !dbg\l... !6160\l  %24 = getelementptr inbounds %struct.spinlock, %struct.spinlock* %23, i32 0,\l... i32 0, !dbg !6161\l  %rlock.i = bitcast %union.anon.1* %24 to %struct.raw_spinlock*, !dbg !6161\l  %call21 = call i64 @_raw_spin_lock_irqsave(%struct.raw_spinlock* %rlock.i)\l... #8, !dbg !6159\l  store i64 %call21, i64* %flags, align 8, !dbg !6159\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-12, !dbg !6159\l}"];
	Node0x561b947203f0 -> Node0x561b94720440;
	Node0x561b94720440 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-12: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-13, !dbg !6154\l}"];
	Node0x561b94720440 -> Node0x561b94720490;
	Node0x561b94720490 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-13: \l  %25 = load %struct.irte_ga*, %struct.irte_ga** %ref, align 8, !dbg !6162\l  %lo23 = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %25, i32 0,\l... i32 0, !dbg !6164\l  %fields_vapic24 = bitcast %union.irte_ga_lo* %lo23 to %struct.anon.73*, !dbg\l... !6165\l  %26 = bitcast %struct.anon.73* %fields_vapic24 to i64*, !dbg !6166\l  %bf.load25 = load i64, i64* %26, align 8, !dbg !6166\l  %bf.lshr26 = lshr i64 %bf.load25, 7, !dbg !6166\l  %bf.clear27 = and i64 %bf.lshr26, 1, !dbg !6166\l  %tobool28 = icmp ne i64 %bf.clear27, 0, !dbg !6162\l  br i1 %tobool28, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-14, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-17, !dbg !6167\l|{<s0>T|<s1>F}}"];
	Node0x561b94720490:s0 -> Node0x561b947204e0;
	Node0x561b94720490:s1 -> Node0x561b947205d0;
	Node0x561b947204e0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-14: \l  %27 = load i32, i32* %cpu.addr, align 4, !dbg !6168\l  %cmp30 = icmp sge i32 %27, 0, !dbg !6171\l  br i1 %cmp30, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-15, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-16, !dbg !6172\l|{<s0>T|<s1>F}}"];
	Node0x561b947204e0:s0 -> Node0x561b94720530;
	Node0x561b947204e0:s1 -> Node0x561b94720580;
	Node0x561b94720530 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-15: \l  %28 = load i32, i32* %cpu.addr, align 4, !dbg !6173\l  %conv33 = sext i32 %28 to i64, !dbg !6173\l  %29 = load %struct.irte_ga*, %struct.irte_ga** %ref, align 8, !dbg !6174\l  %lo34 = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %29, i32 0,\l... i32 0, !dbg !6175\l  %fields_vapic35 = bitcast %union.irte_ga_lo* %lo34 to %struct.anon.73*, !dbg\l... !6176\l  %30 = bitcast %struct.anon.73* %fields_vapic35 to i64*, !dbg !6177\l  %bf.load36 = load i64, i64* %30, align 8, !dbg !6178\l  %bf.value = and i64 %conv33, 255, !dbg !6178\l  %bf.shl = shl i64 %bf.value, 8, !dbg !6178\l  %bf.clear37 = and i64 %bf.load36, -65281, !dbg !6178\l  %bf.set = or i64 %bf.clear37, %bf.shl, !dbg !6178\l  store i64 %bf.set, i64* %30, align 8, !dbg !6178\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-16, !dbg !6174\l}"];
	Node0x561b94720530 -> Node0x561b94720580;
	Node0x561b94720580 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-16: \l  %31 = load i8, i8* %is_run.addr, align 1, !dbg !6179\l  %tobool39 = trunc i8 %31 to i1, !dbg !6179\l  %conv40 = zext i1 %tobool39 to i64, !dbg !6179\l  %32 = load %struct.irte_ga*, %struct.irte_ga** %ref, align 8, !dbg !6180\l  %lo41 = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %32, i32 0,\l... i32 0, !dbg !6181\l  %fields_vapic42 = bitcast %union.irte_ga_lo* %lo41 to %struct.anon.73*, !dbg\l... !6182\l  %33 = bitcast %struct.anon.73* %fields_vapic42 to i64*, !dbg !6183\l  %bf.load43 = load i64, i64* %33, align 8, !dbg !6184\l  %bf.value44 = and i64 %conv40, 1, !dbg !6184\l  %bf.shl45 = shl i64 %bf.value44, 6, !dbg !6184\l  %bf.clear46 = and i64 %bf.load43, -65, !dbg !6184\l  %bf.set47 = or i64 %bf.clear46, %bf.shl45, !dbg !6184\l  store i64 %bf.set47, i64* %33, align 8, !dbg !6184\l  call void asm sideeffect \"\", \"~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\"() #7,\l... !dbg !6185, !srcloc !6186\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-17, !dbg !6187\l}"];
	Node0x561b94720580 -> Node0x561b947205d0;
	Node0x561b947205d0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-17: \l  %34 = load %struct.irq_remap_table*, %struct.irq_remap_table** %irt, align\l... 8, !dbg !6188\l  %lock49 = getelementptr inbounds %struct.irq_remap_table,\l... %struct.irq_remap_table* %34, i32 0, i32 0, !dbg !6189\l  %35 = load i64, i64* %flags, align 8, !dbg !6190\l  store %struct.spinlock* %lock49, %struct.spinlock** %lock.addr.i52, align 8\l  store i64 %35, i64* %flags.addr.i, align 8\l  store i32 1, i32* %tmp.i, align 4, !dbg !6084\l  %36 = load i32, i32* %tmp.i, align 4, !dbg !6084\l  %37 = load %struct.spinlock*, %struct.spinlock** %lock.addr.i52, align 8,\l... !dbg !6191\l  %38 = getelementptr inbounds %struct.spinlock, %struct.spinlock* %37, i32 0,\l... i32 0, !dbg !6191\l  %rlock.i53 = bitcast %union.anon.1* %38 to %struct.raw_spinlock*, !dbg !6191\l  %39 = load i64, i64* %flags.addr.i, align 8, !dbg !6191\l  call void @_raw_spin_unlock_irqrestore(%struct.raw_spinlock* %rlock.i53, i64\l... %39) #9, !dbg !6191\l  %40 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu, align 8, !dbg\l... !6192\l  %41 = load i32, i32* %devid, align 4, !dbg !6193\l  %conv50 = trunc i32 %41 to i16, !dbg !6193\l  call void @iommu_flush_irt(%struct.amd_iommu* %40, i16 zeroext %conv50) #8,\l... !dbg !6194\l  %42 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu, align 8, !dbg\l... !6195\l  %call51 = call i32 @iommu_completion_wait(%struct.amd_iommu* %42) #8, !dbg\l... !6196\l  store i32 0, i32* %retval, align 4, !dbg !6197\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_iommu_update_ga-18, !dbg !6197\l}"];
	Node0x561b947205d0 -> Node0x561b94720620;
	Node0x561b94720620 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_iommu_update_ga-18: \l  %43 = load i32, i32* %retval, align 4, !dbg !6198\l  ret i32 %43, !dbg !6198\l}"];
}
