Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Mon Mar 29 16:57:49 2021
| Host             : DESKTOP-PFE3LVD running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.836        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.684        |
| Device Static (W)        | 0.152        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.8         |
| Junction Temperature (C) | 46.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.088 |       13 |       --- |             --- |
| Slice Logic              |     0.022 |    39721 |       --- |             --- |
|   LUT as Logic           |     0.018 |    13060 |     53200 |           24.55 |
|   CARRY4                 |     0.002 |      584 |     13300 |            4.39 |
|   Register               |     0.002 |    20025 |    106400 |           18.82 |
|   F7/F8 Muxes            |    <0.001 |      424 |     53200 |            0.80 |
|   LUT as Distributed RAM |    <0.001 |       60 |     17400 |            0.34 |
|   LUT as Shift Register  |    <0.001 |      929 |     17400 |            5.34 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |     1754 |       --- |             --- |
| Signals                  |     0.030 |    28341 |       --- |             --- |
| Block RAM                |     0.013 |     48.5 |       140 |           34.64 |
| MMCM                     |     0.107 |        1 |         4 |           25.00 |
| I/O                      |     0.134 |       64 |       125 |           51.20 |
| PS7                      |     1.290 |        1 |       --- |             --- |
| Static Power             |     0.152 |          |           |                 |
| Total                    |     1.836 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.172 |       0.154 |      0.018 |
| Vccaux    |       1.800 |     0.075 |       0.059 |      0.016 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.001 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.712 |       0.680 |      0.032 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.019 |       0.016 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-----------------------------------------------------------+-----------------+
| Clock                  | Domain                                                    | Constraint (ns) |
+------------------------+-----------------------------------------------------------+-----------------+
| I                      | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/I                |             2.0 |
| I                      | system_i/axi_dynclk_0/U0/PXL_CLK_5X_O                     |             2.0 |
| axi_dynclk_0_PXL_CLK_O | system_i/axi_dynclk_0/U0/PXL_CLK_O                        |            10.0 |
| clk_fpga_0             | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1             | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             8.3 |
| clk_fpga_2             | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |            40.0 |
| cmos1_pclk             | cmos1_pclk                                                |            10.4 |
| cmos2_pclk             | cmos2_pclk                                                |            10.4 |
| cmos3_pclk             | cmos3_pclk                                                |            10.4 |
| cmos4_pclk             | cmos4_pclk                                                |            10.4 |
| mmcm_fbclk_out         | system_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out   |            10.0 |
+------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| top                                 |     1.684 |
|   system_i                          |     1.680 |
|     axi_dynclk_0                    |     0.110 |
|       U0                            |     0.110 |
|     axi_interconnect_0              |     0.004 |
|       m00_couplers                  |     0.002 |
|       xbar                          |     0.002 |
|     axi_vdma_0                      |     0.009 |
|       U0                            |     0.009 |
|     axi_vdma_1                      |     0.014 |
|       U0                            |     0.014 |
|     axi_vdma_2                      |     0.014 |
|       U0                            |     0.014 |
|     axi_vdma_3                      |     0.015 |
|       U0                            |     0.015 |
|     axi_vdma_4                      |     0.015 |
|       U0                            |     0.015 |
|     ov5640_axis_0                   |     0.004 |
|       inst                          |     0.004 |
|     ov5640_axis_1                   |     0.004 |
|       inst                          |     0.004 |
|     ov5640_axis_2                   |     0.003 |
|       inst                          |     0.003 |
|     ov5640_axis_3                   |     0.004 |
|       inst                          |     0.004 |
|     processing_system7_0            |     1.293 |
|       inst                          |     1.293 |
|     processing_system7_0_axi_periph |     0.036 |
|       m00_couplers                  |     0.004 |
|       m01_couplers                  |     0.004 |
|       m02_couplers                  |     0.004 |
|       m04_couplers                  |     0.004 |
|       m05_couplers                  |     0.004 |
|       m06_couplers                  |     0.004 |
|       m07_couplers                  |     0.004 |
|       xbar                          |     0.010 |
|     rgb2dvi_0                       |     0.134 |
|       U0                            |     0.134 |
|     v_axi4s_vid_out_0               |     0.007 |
|       inst                          |     0.007 |
|     v_tc_0                          |     0.014 |
|       U0                            |     0.014 |
+-------------------------------------+-----------+


