# uob-hep-pc065

Design Files for DUNE Timing System FIB (Fibre Interface Board)

Designed using Cadence DE-HDL for schematic capture and Cadence Allegro PCB for layout

Versions:
* pc065a_toplevel.cpm - first version. Not used much
* pc065b_toplevel.cpm - second version. Used for tests with AFC v4
* pc065c_fibv2_toplevel.cpm - "final" / pre-production prototype
  
