// Seed: 1313878833
program module_0;
  logic [1 : 1] id_1 = ~id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endprogram
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output tri0  id_3,
    output wor   id_4,
    output tri0  id_5
    , id_8,
    input  tri0  id_6
);
  assign #1 id_5 = (id_0);
  module_0 modCall_1 ();
  assign id_8 = 1'h0 - 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge -1) #1;
endmodule
