/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Aug 14 09:26:29 2015
 *                 Full Compile MD5 Checksum  498077c0ce1e95e6ab4307854b2612d7
 *                     (minus title and desc)
 *                 MD5 Checksum               d5991b102b67d0c014966f49ee5cb996
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     16421
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_UFE_MISC2_H__
#define BCHP_UFE_MISC2_H__

/***************************************************************************
 *UFE_MISC2 - UFE Misc 2 Register Set
 ***************************************************************************/
#define BCHP_UFE_MISC2_CLK_RESET                 0x00eb0780 /* [RW] Clock reset registers */
#define BCHP_UFE_MISC2_INTR2_STATUS              0x00eb07a0 /* [RO] Interrupt Status Register */
#define BCHP_UFE_MISC2_INTR2_SET                 0x00eb07a4 /* [WO] Interrupt Set Register */
#define BCHP_UFE_MISC2_INTR2_CLEAR               0x00eb07a8 /* [WO] Interrupt Clear Register */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS         0x00eb07ac /* [RO] Interrupt Mask Status Register */
#define BCHP_UFE_MISC2_INTR2_MASK_SET            0x00eb07b0 /* [WO] Interrupt Mask Set Register */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR          0x00eb07b4 /* [WO] Interrupt Mask Clear Register */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS          0x00eb07b8 /* [RO] Interrupt Status Register */
#define BCHP_UFE_MISC2_INTR2_PCI_SET             0x00eb07bc /* [WO] Interrupt Set Register */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR           0x00eb07c0 /* [WO] Interrupt Clear Register */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS     0x00eb07c4 /* [RO] Interrupt Mask Status Register */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET        0x00eb07c8 /* [WO] Interrupt Mask Set Register */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR      0x00eb07cc /* [WO] Interrupt Mask Clear Register */
#define BCHP_UFE_MISC2_SW_SPARE1                 0x00eb07d0 /* [RW] Software spare register #1 */
#define BCHP_UFE_MISC2_SW_SPARE2                 0x00eb07d4 /* [RW] Software spare register #2 */
#define BCHP_UFE_MISC2_SW_SPARE3                 0x00eb07d8 /* [RW] Software spare register #3 */
#define BCHP_UFE_MISC2_SW_SPARE4                 0x00eb07dc /* [RW] Software spare register #4 */
#define BCHP_UFE_MISC2_SW_SPARE5                 0x00eb07e0 /* [RW] Software spare register #5 */
#define BCHP_UFE_MISC2_SW_SPARE6                 0x00eb07e4 /* [RW] Software spare register #6 */
#define BCHP_UFE_MISC2_SW_SPARE7                 0x00eb07e8 /* [RW] Software spare register #7 */
#define BCHP_UFE_MISC2_SW_SPARE8                 0x00eb07ec /* [RW] Software spare register #8 */

/***************************************************************************
 *CLK_RESET - Clock reset registers
 ***************************************************************************/
/* UFE_MISC2 :: CLK_RESET :: reserved0 [31:26] */
#define BCHP_UFE_MISC2_CLK_RESET_reserved0_MASK                    0xfc000000
#define BCHP_UFE_MISC2_CLK_RESET_reserved0_SHIFT                   26

/* UFE_MISC2 :: CLK_RESET :: CLK_OBSERVE_SEL [25:24] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_OBSERVE_SEL_MASK              0x03000000
#define BCHP_UFE_MISC2_CLK_RESET_CLK_OBSERVE_SEL_SHIFT             24
#define BCHP_UFE_MISC2_CLK_RESET_CLK_OBSERVE_SEL_DEFAULT           0x00000000

/* UFE_MISC2 :: CLK_RESET :: reserved_for_eco1 [23:19] */
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco1_MASK            0x00f80000
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco1_SHIFT           19
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco1_DEFAULT         0x00000000

/* UFE_MISC2 :: CLK_RESET :: RESET_SDADC [18:18] */
#define BCHP_UFE_MISC2_CLK_RESET_RESET_SDADC_MASK                  0x00040000
#define BCHP_UFE_MISC2_CLK_RESET_RESET_SDADC_SHIFT                 18
#define BCHP_UFE_MISC2_CLK_RESET_RESET_SDADC_DEFAULT               0x00000000
#define BCHP_UFE_MISC2_CLK_RESET_RESET_SDADC_DEASSERT              0
#define BCHP_UFE_MISC2_CLK_RESET_RESET_SDADC_ASSERT                1

/* UFE_MISC2 :: CLK_RESET :: RESET_UFE_AFE [17:17] */
#define BCHP_UFE_MISC2_CLK_RESET_RESET_UFE_AFE_MASK                0x00020000
#define BCHP_UFE_MISC2_CLK_RESET_RESET_UFE_AFE_SHIFT               17
#define BCHP_UFE_MISC2_CLK_RESET_RESET_UFE_AFE_DEFAULT             0x00000000
#define BCHP_UFE_MISC2_CLK_RESET_RESET_UFE_AFE_DEASSERT            0
#define BCHP_UFE_MISC2_CLK_RESET_RESET_UFE_AFE_ASSERT              1

/* UFE_MISC2 :: CLK_RESET :: RESET_ALL [16:16] */
#define BCHP_UFE_MISC2_CLK_RESET_RESET_ALL_MASK                    0x00010000
#define BCHP_UFE_MISC2_CLK_RESET_RESET_ALL_SHIFT                   16
#define BCHP_UFE_MISC2_CLK_RESET_RESET_ALL_DEFAULT                 0x00000000
#define BCHP_UFE_MISC2_CLK_RESET_RESET_ALL_DEASSERT                0
#define BCHP_UFE_MISC2_CLK_RESET_RESET_ALL_ASSERT                  1

/* UFE_MISC2 :: CLK_RESET :: reserved_for_eco2 [15:11] */
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco2_MASK            0x0000f800
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco2_SHIFT           11
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco2_DEFAULT         0x00000000

/* UFE_MISC2 :: CLK_RESET :: CLK_DAC_PWRDN [10:10] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_PWRDN_MASK                0x00000400
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_PWRDN_SHIFT               10
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_PWRDN_DEFAULT             0x00000001
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_PWRDN_DEASSERT            0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_PWRDN_ASSERT              1

/* UFE_MISC2 :: CLK_RESET :: reserved_for_eco3 [09:09] */
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco3_MASK            0x00000200
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco3_SHIFT           9
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco3_DEFAULT         0x00000000

/* UFE_MISC2 :: CLK_RESET :: CLK_SDADC_PWRDN [08:08] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_PWRDN_MASK              0x00000100
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_PWRDN_SHIFT             8
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_PWRDN_DEFAULT           0x00000001
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_PWRDN_DEASSERT          0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_PWRDN_ASSERT            1

/* UFE_MISC2 :: CLK_RESET :: reserved_for_eco4 [07:03] */
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco4_MASK            0x000000f8
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco4_SHIFT           3
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco4_DEFAULT         0x00000000

/* UFE_MISC2 :: CLK_RESET :: CLK_DAC_RESET [02:02] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_MASK                0x00000004
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_SHIFT               2
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_DEFAULT             0x00000001
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_DEASSERT            0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_DAC_RESET_ASSERT              1

/* UFE_MISC2 :: CLK_RESET :: reserved_for_eco5 [01:01] */
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco5_MASK            0x00000002
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco5_SHIFT           1
#define BCHP_UFE_MISC2_CLK_RESET_reserved_for_eco5_DEFAULT         0x00000000

/* UFE_MISC2 :: CLK_RESET :: CLK_SDADC_RESET [00:00] */
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_MASK              0x00000001
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_SHIFT             0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_DEFAULT           0x00000001
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_DEASSERT          0
#define BCHP_UFE_MISC2_CLK_RESET_CLK_SDADC_RESET_ASSERT            1

/***************************************************************************
 *INTR2_STATUS - Interrupt Status Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_STATUS :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_STATUS_reserved0_MASK                 0xffffc000
#define BCHP_UFE_MISC2_INTR2_STATUS_reserved0_SHIFT                14

/* UFE_MISC2 :: INTR2_STATUS :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_STATUS_TPOUT_MASK                     0x00002000
#define BCHP_UFE_MISC2_INTR2_STATUS_TPOUT_SHIFT                    13
#define BCHP_UFE_MISC2_INTR2_STATUS_TPOUT_DEFAULT                  0x00000000

/* UFE_MISC2 :: INTR2_STATUS :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_STATUS_DAC_CRC_MASK                   0x00001000
#define BCHP_UFE_MISC2_INTR2_STATUS_DAC_CRC_SHIFT                  12
#define BCHP_UFE_MISC2_INTR2_STATUS_DAC_CRC_DEFAULT                0x00000000

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC3_OVF_MASK            0x00000800
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC3_OVF_SHIFT           11
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC3_OVF_DEFAULT         0x00000000

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC2_OVF_MASK            0x00000400
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC2_OVF_SHIFT           10
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC2_OVF_DEFAULT         0x00000000

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC1_OVF_MASK            0x00000200
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC1_OVF_SHIFT           9
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC1_OVF_DEFAULT         0x00000000

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC0_OVF_MASK            0x00000100
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC0_OVF_SHIFT           8
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AGC0_OVF_DEFAULT         0x00000000

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI3_CHK_MASK             0x00000080
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI3_CHK_SHIFT            7
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI3_CHK_DEFAULT          0x00000000

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI2_CHK_MASK             0x00000040
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI2_CHK_SHIFT            6
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI2_CHK_DEFAULT          0x00000000

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI1_CHK_MASK             0x00000020
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI1_CHK_SHIFT            5
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI1_CHK_DEFAULT          0x00000000

/* UFE_MISC2 :: INTR2_STATUS :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI0_CHK_MASK             0x00000010
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI0_CHK_SHIFT            4
#define BCHP_UFE_MISC2_INTR2_STATUS_WBADC_AI0_CHK_DEFAULT          0x00000000

/* UFE_MISC2 :: INTR2_STATUS :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_STATUS_SDADC_I_CHK_MASK               0x00000008
#define BCHP_UFE_MISC2_INTR2_STATUS_SDADC_I_CHK_SHIFT              3
#define BCHP_UFE_MISC2_INTR2_STATUS_SDADC_I_CHK_DEFAULT            0x00000000

/* UFE_MISC2 :: INTR2_STATUS :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_STATUS_SDADC_Q_CHK_MASK               0x00000004
#define BCHP_UFE_MISC2_INTR2_STATUS_SDADC_Q_CHK_SHIFT              2
#define BCHP_UFE_MISC2_INTR2_STATUS_SDADC_Q_CHK_DEFAULT            0x00000000

/* UFE_MISC2 :: INTR2_STATUS :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_STATUS_CLIP_I_MASK                    0x00000002
#define BCHP_UFE_MISC2_INTR2_STATUS_CLIP_I_SHIFT                   1
#define BCHP_UFE_MISC2_INTR2_STATUS_CLIP_I_DEFAULT                 0x00000000

/* UFE_MISC2 :: INTR2_STATUS :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_STATUS_CLIP_Q_MASK                    0x00000001
#define BCHP_UFE_MISC2_INTR2_STATUS_CLIP_Q_SHIFT                   0
#define BCHP_UFE_MISC2_INTR2_STATUS_CLIP_Q_DEFAULT                 0x00000000

/***************************************************************************
 *INTR2_SET - Interrupt Set Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_SET :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_SET_reserved0_MASK                    0xffffc000
#define BCHP_UFE_MISC2_INTR2_SET_reserved0_SHIFT                   14

/* UFE_MISC2 :: INTR2_SET :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_SET_TPOUT_MASK                        0x00002000
#define BCHP_UFE_MISC2_INTR2_SET_TPOUT_SHIFT                       13
#define BCHP_UFE_MISC2_INTR2_SET_TPOUT_DEFAULT                     0x00000000

/* UFE_MISC2 :: INTR2_SET :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_SET_DAC_CRC_MASK                      0x00001000
#define BCHP_UFE_MISC2_INTR2_SET_DAC_CRC_SHIFT                     12
#define BCHP_UFE_MISC2_INTR2_SET_DAC_CRC_DEFAULT                   0x00000000

/* UFE_MISC2 :: INTR2_SET :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC3_OVF_MASK               0x00000800
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC3_OVF_SHIFT              11
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC3_OVF_DEFAULT            0x00000000

/* UFE_MISC2 :: INTR2_SET :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC2_OVF_MASK               0x00000400
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC2_OVF_SHIFT              10
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC2_OVF_DEFAULT            0x00000000

/* UFE_MISC2 :: INTR2_SET :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC1_OVF_MASK               0x00000200
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC1_OVF_SHIFT              9
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC1_OVF_DEFAULT            0x00000000

/* UFE_MISC2 :: INTR2_SET :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC0_OVF_MASK               0x00000100
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC0_OVF_SHIFT              8
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AGC0_OVF_DEFAULT            0x00000000

/* UFE_MISC2 :: INTR2_SET :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI3_CHK_MASK                0x00000080
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI3_CHK_SHIFT               7
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI3_CHK_DEFAULT             0x00000000

/* UFE_MISC2 :: INTR2_SET :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI2_CHK_MASK                0x00000040
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI2_CHK_SHIFT               6
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI2_CHK_DEFAULT             0x00000000

/* UFE_MISC2 :: INTR2_SET :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI1_CHK_MASK                0x00000020
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI1_CHK_SHIFT               5
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI1_CHK_DEFAULT             0x00000000

/* UFE_MISC2 :: INTR2_SET :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI0_CHK_MASK                0x00000010
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI0_CHK_SHIFT               4
#define BCHP_UFE_MISC2_INTR2_SET_WBADC_AI0_CHK_DEFAULT             0x00000000

/* UFE_MISC2 :: INTR2_SET :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_SET_SDADC_I_CHK_MASK                  0x00000008
#define BCHP_UFE_MISC2_INTR2_SET_SDADC_I_CHK_SHIFT                 3
#define BCHP_UFE_MISC2_INTR2_SET_SDADC_I_CHK_DEFAULT               0x00000000

/* UFE_MISC2 :: INTR2_SET :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_SET_SDADC_Q_CHK_MASK                  0x00000004
#define BCHP_UFE_MISC2_INTR2_SET_SDADC_Q_CHK_SHIFT                 2
#define BCHP_UFE_MISC2_INTR2_SET_SDADC_Q_CHK_DEFAULT               0x00000000

/* UFE_MISC2 :: INTR2_SET :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_SET_CLIP_I_MASK                       0x00000002
#define BCHP_UFE_MISC2_INTR2_SET_CLIP_I_SHIFT                      1
#define BCHP_UFE_MISC2_INTR2_SET_CLIP_I_DEFAULT                    0x00000000

/* UFE_MISC2 :: INTR2_SET :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_SET_CLIP_Q_MASK                       0x00000001
#define BCHP_UFE_MISC2_INTR2_SET_CLIP_Q_SHIFT                      0
#define BCHP_UFE_MISC2_INTR2_SET_CLIP_Q_DEFAULT                    0x00000000

/***************************************************************************
 *INTR2_CLEAR - Interrupt Clear Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_CLEAR :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_reserved0_MASK                  0xffffc000
#define BCHP_UFE_MISC2_INTR2_CLEAR_reserved0_SHIFT                 14

/* UFE_MISC2 :: INTR2_CLEAR :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_TPOUT_MASK                      0x00002000
#define BCHP_UFE_MISC2_INTR2_CLEAR_TPOUT_SHIFT                     13
#define BCHP_UFE_MISC2_INTR2_CLEAR_TPOUT_DEFAULT                   0x00000000

/* UFE_MISC2 :: INTR2_CLEAR :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_DAC_CRC_MASK                    0x00001000
#define BCHP_UFE_MISC2_INTR2_CLEAR_DAC_CRC_SHIFT                   12
#define BCHP_UFE_MISC2_INTR2_CLEAR_DAC_CRC_DEFAULT                 0x00000000

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC3_OVF_MASK             0x00000800
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC3_OVF_SHIFT            11
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC3_OVF_DEFAULT          0x00000000

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC2_OVF_MASK             0x00000400
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC2_OVF_SHIFT            10
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC2_OVF_DEFAULT          0x00000000

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC1_OVF_MASK             0x00000200
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC1_OVF_SHIFT            9
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC1_OVF_DEFAULT          0x00000000

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC0_OVF_MASK             0x00000100
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC0_OVF_SHIFT            8
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AGC0_OVF_DEFAULT          0x00000000

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI3_CHK_MASK              0x00000080
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI3_CHK_SHIFT             7
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI3_CHK_DEFAULT           0x00000000

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI2_CHK_MASK              0x00000040
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI2_CHK_SHIFT             6
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI2_CHK_DEFAULT           0x00000000

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI1_CHK_MASK              0x00000020
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI1_CHK_SHIFT             5
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI1_CHK_DEFAULT           0x00000000

/* UFE_MISC2 :: INTR2_CLEAR :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI0_CHK_MASK              0x00000010
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI0_CHK_SHIFT             4
#define BCHP_UFE_MISC2_INTR2_CLEAR_WBADC_AI0_CHK_DEFAULT           0x00000000

/* UFE_MISC2 :: INTR2_CLEAR :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_SDADC_I_CHK_MASK                0x00000008
#define BCHP_UFE_MISC2_INTR2_CLEAR_SDADC_I_CHK_SHIFT               3
#define BCHP_UFE_MISC2_INTR2_CLEAR_SDADC_I_CHK_DEFAULT             0x00000000

/* UFE_MISC2 :: INTR2_CLEAR :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_SDADC_Q_CHK_MASK                0x00000004
#define BCHP_UFE_MISC2_INTR2_CLEAR_SDADC_Q_CHK_SHIFT               2
#define BCHP_UFE_MISC2_INTR2_CLEAR_SDADC_Q_CHK_DEFAULT             0x00000000

/* UFE_MISC2 :: INTR2_CLEAR :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_CLIP_I_MASK                     0x00000002
#define BCHP_UFE_MISC2_INTR2_CLEAR_CLIP_I_SHIFT                    1
#define BCHP_UFE_MISC2_INTR2_CLEAR_CLIP_I_DEFAULT                  0x00000000

/* UFE_MISC2 :: INTR2_CLEAR :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_CLEAR_CLIP_Q_MASK                     0x00000001
#define BCHP_UFE_MISC2_INTR2_CLEAR_CLIP_Q_SHIFT                    0
#define BCHP_UFE_MISC2_INTR2_CLEAR_CLIP_Q_DEFAULT                  0x00000000

/***************************************************************************
 *INTR2_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_MASK_STATUS :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_reserved0_MASK            0xffffc000
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_reserved0_SHIFT           14

/* UFE_MISC2 :: INTR2_MASK_STATUS :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_TPOUT_MASK                0x00002000
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_TPOUT_SHIFT               13
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_TPOUT_DEFAULT             0x00000001

/* UFE_MISC2 :: INTR2_MASK_STATUS :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_DAC_CRC_MASK              0x00001000
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_DAC_CRC_SHIFT             12
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_DAC_CRC_DEFAULT           0x00000001

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC3_OVF_MASK       0x00000800
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC3_OVF_SHIFT      11
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC3_OVF_DEFAULT    0x00000001

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC2_OVF_MASK       0x00000400
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC2_OVF_SHIFT      10
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC2_OVF_DEFAULT    0x00000001

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC1_OVF_MASK       0x00000200
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC1_OVF_SHIFT      9
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC1_OVF_DEFAULT    0x00000001

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC0_OVF_MASK       0x00000100
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC0_OVF_SHIFT      8
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AGC0_OVF_DEFAULT    0x00000001

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI3_CHK_MASK        0x00000080
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI3_CHK_SHIFT       7
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI3_CHK_DEFAULT     0x00000001

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI2_CHK_MASK        0x00000040
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI2_CHK_SHIFT       6
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI2_CHK_DEFAULT     0x00000001

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI1_CHK_MASK        0x00000020
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI1_CHK_SHIFT       5
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI1_CHK_DEFAULT     0x00000001

/* UFE_MISC2 :: INTR2_MASK_STATUS :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI0_CHK_MASK        0x00000010
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI0_CHK_SHIFT       4
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_WBADC_AI0_CHK_DEFAULT     0x00000001

/* UFE_MISC2 :: INTR2_MASK_STATUS :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_SDADC_I_CHK_MASK          0x00000008
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_SDADC_I_CHK_SHIFT         3
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_SDADC_I_CHK_DEFAULT       0x00000001

/* UFE_MISC2 :: INTR2_MASK_STATUS :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_SDADC_Q_CHK_MASK          0x00000004
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_SDADC_Q_CHK_SHIFT         2
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_SDADC_Q_CHK_DEFAULT       0x00000001

/* UFE_MISC2 :: INTR2_MASK_STATUS :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_CLIP_I_MASK               0x00000002
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_CLIP_I_SHIFT              1
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_CLIP_I_DEFAULT            0x00000001

/* UFE_MISC2 :: INTR2_MASK_STATUS :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_CLIP_Q_MASK               0x00000001
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_CLIP_Q_SHIFT              0
#define BCHP_UFE_MISC2_INTR2_MASK_STATUS_CLIP_Q_DEFAULT            0x00000001

/***************************************************************************
 *INTR2_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_MASK_SET :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_reserved0_MASK               0xffffc000
#define BCHP_UFE_MISC2_INTR2_MASK_SET_reserved0_SHIFT              14

/* UFE_MISC2 :: INTR2_MASK_SET :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_TPOUT_MASK                   0x00002000
#define BCHP_UFE_MISC2_INTR2_MASK_SET_TPOUT_SHIFT                  13
#define BCHP_UFE_MISC2_INTR2_MASK_SET_TPOUT_DEFAULT                0x00000001

/* UFE_MISC2 :: INTR2_MASK_SET :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_DAC_CRC_MASK                 0x00001000
#define BCHP_UFE_MISC2_INTR2_MASK_SET_DAC_CRC_SHIFT                12
#define BCHP_UFE_MISC2_INTR2_MASK_SET_DAC_CRC_DEFAULT              0x00000001

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC3_OVF_MASK          0x00000800
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC3_OVF_SHIFT         11
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC3_OVF_DEFAULT       0x00000001

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC2_OVF_MASK          0x00000400
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC2_OVF_SHIFT         10
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC2_OVF_DEFAULT       0x00000001

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC1_OVF_MASK          0x00000200
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC1_OVF_SHIFT         9
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC1_OVF_DEFAULT       0x00000001

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC0_OVF_MASK          0x00000100
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC0_OVF_SHIFT         8
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AGC0_OVF_DEFAULT       0x00000001

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI3_CHK_MASK           0x00000080
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI3_CHK_SHIFT          7
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI3_CHK_DEFAULT        0x00000001

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI2_CHK_MASK           0x00000040
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI2_CHK_SHIFT          6
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI2_CHK_DEFAULT        0x00000001

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI1_CHK_MASK           0x00000020
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI1_CHK_SHIFT          5
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI1_CHK_DEFAULT        0x00000001

/* UFE_MISC2 :: INTR2_MASK_SET :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI0_CHK_MASK           0x00000010
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI0_CHK_SHIFT          4
#define BCHP_UFE_MISC2_INTR2_MASK_SET_WBADC_AI0_CHK_DEFAULT        0x00000001

/* UFE_MISC2 :: INTR2_MASK_SET :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_SDADC_I_CHK_MASK             0x00000008
#define BCHP_UFE_MISC2_INTR2_MASK_SET_SDADC_I_CHK_SHIFT            3
#define BCHP_UFE_MISC2_INTR2_MASK_SET_SDADC_I_CHK_DEFAULT          0x00000001

/* UFE_MISC2 :: INTR2_MASK_SET :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_SDADC_Q_CHK_MASK             0x00000004
#define BCHP_UFE_MISC2_INTR2_MASK_SET_SDADC_Q_CHK_SHIFT            2
#define BCHP_UFE_MISC2_INTR2_MASK_SET_SDADC_Q_CHK_DEFAULT          0x00000001

/* UFE_MISC2 :: INTR2_MASK_SET :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_CLIP_I_MASK                  0x00000002
#define BCHP_UFE_MISC2_INTR2_MASK_SET_CLIP_I_SHIFT                 1
#define BCHP_UFE_MISC2_INTR2_MASK_SET_CLIP_I_DEFAULT               0x00000001

/* UFE_MISC2 :: INTR2_MASK_SET :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_MASK_SET_CLIP_Q_MASK                  0x00000001
#define BCHP_UFE_MISC2_INTR2_MASK_SET_CLIP_Q_SHIFT                 0
#define BCHP_UFE_MISC2_INTR2_MASK_SET_CLIP_Q_DEFAULT               0x00000001

/***************************************************************************
 *INTR2_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_MASK_CLEAR :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_reserved0_MASK             0xffffc000
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_reserved0_SHIFT            14

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_TPOUT_MASK                 0x00002000
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_TPOUT_SHIFT                13
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_TPOUT_DEFAULT              0x00000001

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_DAC_CRC_MASK               0x00001000
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_DAC_CRC_SHIFT              12
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_DAC_CRC_DEFAULT            0x00000001

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC3_OVF_MASK        0x00000800
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC3_OVF_SHIFT       11
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC3_OVF_DEFAULT     0x00000001

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC2_OVF_MASK        0x00000400
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC2_OVF_SHIFT       10
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC2_OVF_DEFAULT     0x00000001

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC1_OVF_MASK        0x00000200
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC1_OVF_SHIFT       9
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC1_OVF_DEFAULT     0x00000001

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC0_OVF_MASK        0x00000100
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC0_OVF_SHIFT       8
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AGC0_OVF_DEFAULT     0x00000001

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI3_CHK_MASK         0x00000080
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI3_CHK_SHIFT        7
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI3_CHK_DEFAULT      0x00000001

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI2_CHK_MASK         0x00000040
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI2_CHK_SHIFT        6
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI2_CHK_DEFAULT      0x00000001

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI1_CHK_MASK         0x00000020
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI1_CHK_SHIFT        5
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI1_CHK_DEFAULT      0x00000001

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI0_CHK_MASK         0x00000010
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI0_CHK_SHIFT        4
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_WBADC_AI0_CHK_DEFAULT      0x00000001

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_SDADC_I_CHK_MASK           0x00000008
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_SDADC_I_CHK_SHIFT          3
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_SDADC_I_CHK_DEFAULT        0x00000001

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_SDADC_Q_CHK_MASK           0x00000004
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_SDADC_Q_CHK_SHIFT          2
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_SDADC_Q_CHK_DEFAULT        0x00000001

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_CLIP_I_MASK                0x00000002
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_CLIP_I_SHIFT               1
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_CLIP_I_DEFAULT             0x00000001

/* UFE_MISC2 :: INTR2_MASK_CLEAR :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_CLIP_Q_MASK                0x00000001
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_CLIP_Q_SHIFT               0
#define BCHP_UFE_MISC2_INTR2_MASK_CLEAR_CLIP_Q_DEFAULT             0x00000001

/***************************************************************************
 *INTR2_PCI_STATUS - Interrupt Status Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_PCI_STATUS :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_reserved0_MASK             0xffffc000
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_reserved0_SHIFT            14

/* UFE_MISC2 :: INTR2_PCI_STATUS :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_TPOUT_MASK                 0x00002000
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_TPOUT_SHIFT                13
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_TPOUT_DEFAULT              0x00000000

/* UFE_MISC2 :: INTR2_PCI_STATUS :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_DAC_CRC_MASK               0x00001000
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_DAC_CRC_SHIFT              12
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_DAC_CRC_DEFAULT            0x00000000

/* UFE_MISC2 :: INTR2_PCI_STATUS :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AGC3_OVF_MASK        0x00000800
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AGC3_OVF_SHIFT       11
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AGC3_OVF_DEFAULT     0x00000000

/* UFE_MISC2 :: INTR2_PCI_STATUS :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AGC2_OVF_MASK        0x00000400
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AGC2_OVF_SHIFT       10
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AGC2_OVF_DEFAULT     0x00000000

/* UFE_MISC2 :: INTR2_PCI_STATUS :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AGC1_OVF_MASK        0x00000200
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AGC1_OVF_SHIFT       9
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AGC1_OVF_DEFAULT     0x00000000

/* UFE_MISC2 :: INTR2_PCI_STATUS :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AGC0_OVF_MASK        0x00000100
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AGC0_OVF_SHIFT       8
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AGC0_OVF_DEFAULT     0x00000000

/* UFE_MISC2 :: INTR2_PCI_STATUS :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AI3_CHK_MASK         0x00000080
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AI3_CHK_SHIFT        7
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AI3_CHK_DEFAULT      0x00000000

/* UFE_MISC2 :: INTR2_PCI_STATUS :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AI2_CHK_MASK         0x00000040
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AI2_CHK_SHIFT        6
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AI2_CHK_DEFAULT      0x00000000

/* UFE_MISC2 :: INTR2_PCI_STATUS :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AI1_CHK_MASK         0x00000020
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AI1_CHK_SHIFT        5
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AI1_CHK_DEFAULT      0x00000000

/* UFE_MISC2 :: INTR2_PCI_STATUS :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AI0_CHK_MASK         0x00000010
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AI0_CHK_SHIFT        4
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_WBADC_AI0_CHK_DEFAULT      0x00000000

/* UFE_MISC2 :: INTR2_PCI_STATUS :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_SDADC_I_CHK_MASK           0x00000008
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_SDADC_I_CHK_SHIFT          3
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_SDADC_I_CHK_DEFAULT        0x00000000

/* UFE_MISC2 :: INTR2_PCI_STATUS :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_SDADC_Q_CHK_MASK           0x00000004
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_SDADC_Q_CHK_SHIFT          2
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_SDADC_Q_CHK_DEFAULT        0x00000000

/* UFE_MISC2 :: INTR2_PCI_STATUS :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_CLIP_I_MASK                0x00000002
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_CLIP_I_SHIFT               1
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_CLIP_I_DEFAULT             0x00000000

/* UFE_MISC2 :: INTR2_PCI_STATUS :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_CLIP_Q_MASK                0x00000001
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_CLIP_Q_SHIFT               0
#define BCHP_UFE_MISC2_INTR2_PCI_STATUS_CLIP_Q_DEFAULT             0x00000000

/***************************************************************************
 *INTR2_PCI_SET - Interrupt Set Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_PCI_SET :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_reserved0_MASK                0xffffc000
#define BCHP_UFE_MISC2_INTR2_PCI_SET_reserved0_SHIFT               14

/* UFE_MISC2 :: INTR2_PCI_SET :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_TPOUT_MASK                    0x00002000
#define BCHP_UFE_MISC2_INTR2_PCI_SET_TPOUT_SHIFT                   13
#define BCHP_UFE_MISC2_INTR2_PCI_SET_TPOUT_DEFAULT                 0x00000000

/* UFE_MISC2 :: INTR2_PCI_SET :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_DAC_CRC_MASK                  0x00001000
#define BCHP_UFE_MISC2_INTR2_PCI_SET_DAC_CRC_SHIFT                 12
#define BCHP_UFE_MISC2_INTR2_PCI_SET_DAC_CRC_DEFAULT               0x00000000

/* UFE_MISC2 :: INTR2_PCI_SET :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AGC3_OVF_MASK           0x00000800
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AGC3_OVF_SHIFT          11
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AGC3_OVF_DEFAULT        0x00000000

/* UFE_MISC2 :: INTR2_PCI_SET :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AGC2_OVF_MASK           0x00000400
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AGC2_OVF_SHIFT          10
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AGC2_OVF_DEFAULT        0x00000000

/* UFE_MISC2 :: INTR2_PCI_SET :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AGC1_OVF_MASK           0x00000200
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AGC1_OVF_SHIFT          9
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AGC1_OVF_DEFAULT        0x00000000

/* UFE_MISC2 :: INTR2_PCI_SET :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AGC0_OVF_MASK           0x00000100
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AGC0_OVF_SHIFT          8
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AGC0_OVF_DEFAULT        0x00000000

/* UFE_MISC2 :: INTR2_PCI_SET :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AI3_CHK_MASK            0x00000080
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AI3_CHK_SHIFT           7
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AI3_CHK_DEFAULT         0x00000000

/* UFE_MISC2 :: INTR2_PCI_SET :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AI2_CHK_MASK            0x00000040
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AI2_CHK_SHIFT           6
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AI2_CHK_DEFAULT         0x00000000

/* UFE_MISC2 :: INTR2_PCI_SET :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AI1_CHK_MASK            0x00000020
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AI1_CHK_SHIFT           5
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AI1_CHK_DEFAULT         0x00000000

/* UFE_MISC2 :: INTR2_PCI_SET :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AI0_CHK_MASK            0x00000010
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AI0_CHK_SHIFT           4
#define BCHP_UFE_MISC2_INTR2_PCI_SET_WBADC_AI0_CHK_DEFAULT         0x00000000

/* UFE_MISC2 :: INTR2_PCI_SET :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_SDADC_I_CHK_MASK              0x00000008
#define BCHP_UFE_MISC2_INTR2_PCI_SET_SDADC_I_CHK_SHIFT             3
#define BCHP_UFE_MISC2_INTR2_PCI_SET_SDADC_I_CHK_DEFAULT           0x00000000

/* UFE_MISC2 :: INTR2_PCI_SET :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_SDADC_Q_CHK_MASK              0x00000004
#define BCHP_UFE_MISC2_INTR2_PCI_SET_SDADC_Q_CHK_SHIFT             2
#define BCHP_UFE_MISC2_INTR2_PCI_SET_SDADC_Q_CHK_DEFAULT           0x00000000

/* UFE_MISC2 :: INTR2_PCI_SET :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_CLIP_I_MASK                   0x00000002
#define BCHP_UFE_MISC2_INTR2_PCI_SET_CLIP_I_SHIFT                  1
#define BCHP_UFE_MISC2_INTR2_PCI_SET_CLIP_I_DEFAULT                0x00000000

/* UFE_MISC2 :: INTR2_PCI_SET :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_PCI_SET_CLIP_Q_MASK                   0x00000001
#define BCHP_UFE_MISC2_INTR2_PCI_SET_CLIP_Q_SHIFT                  0
#define BCHP_UFE_MISC2_INTR2_PCI_SET_CLIP_Q_DEFAULT                0x00000000

/***************************************************************************
 *INTR2_PCI_CLEAR - Interrupt Clear Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_PCI_CLEAR :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_reserved0_MASK              0xffffc000
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_reserved0_SHIFT             14

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_TPOUT_MASK                  0x00002000
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_TPOUT_SHIFT                 13
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_TPOUT_DEFAULT               0x00000000

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_DAC_CRC_MASK                0x00001000
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_DAC_CRC_SHIFT               12
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_DAC_CRC_DEFAULT             0x00000000

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AGC3_OVF_MASK         0x00000800
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AGC3_OVF_SHIFT        11
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AGC3_OVF_DEFAULT      0x00000000

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AGC2_OVF_MASK         0x00000400
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AGC2_OVF_SHIFT        10
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AGC2_OVF_DEFAULT      0x00000000

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AGC1_OVF_MASK         0x00000200
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AGC1_OVF_SHIFT        9
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AGC1_OVF_DEFAULT      0x00000000

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AGC0_OVF_MASK         0x00000100
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AGC0_OVF_SHIFT        8
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AGC0_OVF_DEFAULT      0x00000000

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AI3_CHK_MASK          0x00000080
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AI3_CHK_SHIFT         7
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AI3_CHK_DEFAULT       0x00000000

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AI2_CHK_MASK          0x00000040
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AI2_CHK_SHIFT         6
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AI2_CHK_DEFAULT       0x00000000

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AI1_CHK_MASK          0x00000020
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AI1_CHK_SHIFT         5
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AI1_CHK_DEFAULT       0x00000000

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AI0_CHK_MASK          0x00000010
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AI0_CHK_SHIFT         4
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_WBADC_AI0_CHK_DEFAULT       0x00000000

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_SDADC_I_CHK_MASK            0x00000008
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_SDADC_I_CHK_SHIFT           3
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_SDADC_I_CHK_DEFAULT         0x00000000

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_SDADC_Q_CHK_MASK            0x00000004
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_SDADC_Q_CHK_SHIFT           2
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_SDADC_Q_CHK_DEFAULT         0x00000000

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_CLIP_I_MASK                 0x00000002
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_CLIP_I_SHIFT                1
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_CLIP_I_DEFAULT              0x00000000

/* UFE_MISC2 :: INTR2_PCI_CLEAR :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_CLIP_Q_MASK                 0x00000001
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_CLIP_Q_SHIFT                0
#define BCHP_UFE_MISC2_INTR2_PCI_CLEAR_CLIP_Q_DEFAULT              0x00000000

/***************************************************************************
 *INTR2_PCI_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_reserved0_MASK        0xffffc000
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_reserved0_SHIFT       14

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_TPOUT_MASK            0x00002000
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_TPOUT_SHIFT           13
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_TPOUT_DEFAULT         0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_DAC_CRC_MASK          0x00001000
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_DAC_CRC_SHIFT         12
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_DAC_CRC_DEFAULT       0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AGC3_OVF_MASK   0x00000800
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AGC3_OVF_SHIFT  11
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AGC3_OVF_DEFAULT 0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AGC2_OVF_MASK   0x00000400
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AGC2_OVF_SHIFT  10
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AGC2_OVF_DEFAULT 0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AGC1_OVF_MASK   0x00000200
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AGC1_OVF_SHIFT  9
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AGC1_OVF_DEFAULT 0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AGC0_OVF_MASK   0x00000100
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AGC0_OVF_SHIFT  8
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AGC0_OVF_DEFAULT 0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AI3_CHK_MASK    0x00000080
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AI3_CHK_SHIFT   7
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AI3_CHK_DEFAULT 0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AI2_CHK_MASK    0x00000040
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AI2_CHK_SHIFT   6
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AI2_CHK_DEFAULT 0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AI1_CHK_MASK    0x00000020
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AI1_CHK_SHIFT   5
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AI1_CHK_DEFAULT 0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AI0_CHK_MASK    0x00000010
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AI0_CHK_SHIFT   4
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_WBADC_AI0_CHK_DEFAULT 0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_SDADC_I_CHK_MASK      0x00000008
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_SDADC_I_CHK_SHIFT     3
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_SDADC_I_CHK_DEFAULT   0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_SDADC_Q_CHK_MASK      0x00000004
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_SDADC_Q_CHK_SHIFT     2
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_SDADC_Q_CHK_DEFAULT   0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_CLIP_I_MASK           0x00000002
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_CLIP_I_SHIFT          1
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_CLIP_I_DEFAULT        0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_STATUS :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_CLIP_Q_MASK           0x00000001
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_CLIP_Q_SHIFT          0
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_STATUS_CLIP_Q_DEFAULT        0x00000001

/***************************************************************************
 *INTR2_PCI_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_reserved0_MASK           0xffffc000
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_reserved0_SHIFT          14

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_TPOUT_MASK               0x00002000
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_TPOUT_SHIFT              13
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_TPOUT_DEFAULT            0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_DAC_CRC_MASK             0x00001000
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_DAC_CRC_SHIFT            12
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_DAC_CRC_DEFAULT          0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AGC3_OVF_MASK      0x00000800
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AGC3_OVF_SHIFT     11
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AGC3_OVF_DEFAULT   0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AGC2_OVF_MASK      0x00000400
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AGC2_OVF_SHIFT     10
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AGC2_OVF_DEFAULT   0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AGC1_OVF_MASK      0x00000200
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AGC1_OVF_SHIFT     9
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AGC1_OVF_DEFAULT   0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AGC0_OVF_MASK      0x00000100
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AGC0_OVF_SHIFT     8
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AGC0_OVF_DEFAULT   0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AI3_CHK_MASK       0x00000080
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AI3_CHK_SHIFT      7
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AI3_CHK_DEFAULT    0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AI2_CHK_MASK       0x00000040
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AI2_CHK_SHIFT      6
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AI2_CHK_DEFAULT    0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AI1_CHK_MASK       0x00000020
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AI1_CHK_SHIFT      5
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AI1_CHK_DEFAULT    0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AI0_CHK_MASK       0x00000010
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AI0_CHK_SHIFT      4
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_WBADC_AI0_CHK_DEFAULT    0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_SDADC_I_CHK_MASK         0x00000008
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_SDADC_I_CHK_SHIFT        3
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_SDADC_I_CHK_DEFAULT      0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_SDADC_Q_CHK_MASK         0x00000004
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_SDADC_Q_CHK_SHIFT        2
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_SDADC_Q_CHK_DEFAULT      0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_CLIP_I_MASK              0x00000002
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_CLIP_I_SHIFT             1
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_CLIP_I_DEFAULT           0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_SET :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_CLIP_Q_MASK              0x00000001
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_CLIP_Q_SHIFT             0
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_SET_CLIP_Q_DEFAULT           0x00000001

/***************************************************************************
 *INTR2_PCI_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: reserved0 [31:14] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_reserved0_MASK         0xffffc000
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT        14

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: TPOUT [13:13] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_TPOUT_MASK             0x00002000
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_TPOUT_SHIFT            13
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_TPOUT_DEFAULT          0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: DAC_CRC [12:12] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_DAC_CRC_MASK           0x00001000
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_DAC_CRC_SHIFT          12
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_DAC_CRC_DEFAULT        0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: WBADC_AGC3_OVF [11:11] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AGC3_OVF_MASK    0x00000800
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AGC3_OVF_SHIFT   11
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AGC3_OVF_DEFAULT 0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: WBADC_AGC2_OVF [10:10] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AGC2_OVF_MASK    0x00000400
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AGC2_OVF_SHIFT   10
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AGC2_OVF_DEFAULT 0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: WBADC_AGC1_OVF [09:09] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AGC1_OVF_MASK    0x00000200
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AGC1_OVF_SHIFT   9
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AGC1_OVF_DEFAULT 0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: WBADC_AGC0_OVF [08:08] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AGC0_OVF_MASK    0x00000100
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AGC0_OVF_SHIFT   8
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AGC0_OVF_DEFAULT 0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: WBADC_AI3_CHK [07:07] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AI3_CHK_MASK     0x00000080
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AI3_CHK_SHIFT    7
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AI3_CHK_DEFAULT  0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: WBADC_AI2_CHK [06:06] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AI2_CHK_MASK     0x00000040
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AI2_CHK_SHIFT    6
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AI2_CHK_DEFAULT  0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: WBADC_AI1_CHK [05:05] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AI1_CHK_MASK     0x00000020
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AI1_CHK_SHIFT    5
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AI1_CHK_DEFAULT  0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: WBADC_AI0_CHK [04:04] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AI0_CHK_MASK     0x00000010
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AI0_CHK_SHIFT    4
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_WBADC_AI0_CHK_DEFAULT  0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: SDADC_I_CHK [03:03] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_SDADC_I_CHK_MASK       0x00000008
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_SDADC_I_CHK_SHIFT      3
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_SDADC_I_CHK_DEFAULT    0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: SDADC_Q_CHK [02:02] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_SDADC_Q_CHK_MASK       0x00000004
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_SDADC_Q_CHK_SHIFT      2
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_SDADC_Q_CHK_DEFAULT    0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: CLIP_I [01:01] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_CLIP_I_MASK            0x00000002
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_CLIP_I_SHIFT           1
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_CLIP_I_DEFAULT         0x00000001

/* UFE_MISC2 :: INTR2_PCI_MASK_CLEAR :: CLIP_Q [00:00] */
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_CLIP_Q_MASK            0x00000001
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_CLIP_Q_SHIFT           0
#define BCHP_UFE_MISC2_INTR2_PCI_MASK_CLEAR_CLIP_Q_DEFAULT         0x00000001

/***************************************************************************
 *SW_SPARE1 - Software spare register #1
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE1 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE1_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE1_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE1_spare_DEFAULT                     0x00000000

/***************************************************************************
 *SW_SPARE2 - Software spare register #2
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE2 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE2_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE2_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE2_spare_DEFAULT                     0x00000000

/***************************************************************************
 *SW_SPARE3 - Software spare register #3
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE3 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE3_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE3_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE3_spare_DEFAULT                     0x00000000

/***************************************************************************
 *SW_SPARE4 - Software spare register #4
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE4 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE4_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE4_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE4_spare_DEFAULT                     0x00000000

/***************************************************************************
 *SW_SPARE5 - Software spare register #5
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE5 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE5_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE5_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE5_spare_DEFAULT                     0x00000000

/***************************************************************************
 *SW_SPARE6 - Software spare register #6
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE6 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE6_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE6_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE6_spare_DEFAULT                     0x00000000

/***************************************************************************
 *SW_SPARE7 - Software spare register #7
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE7 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE7_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE7_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE7_spare_DEFAULT                     0x00000000

/***************************************************************************
 *SW_SPARE8 - Software spare register #8
 ***************************************************************************/
/* UFE_MISC2 :: SW_SPARE8 :: spare [31:00] */
#define BCHP_UFE_MISC2_SW_SPARE8_spare_MASK                        0xffffffff
#define BCHP_UFE_MISC2_SW_SPARE8_spare_SHIFT                       0
#define BCHP_UFE_MISC2_SW_SPARE8_spare_DEFAULT                     0x00000000

#endif /* #ifndef BCHP_UFE_MISC2_H__ */

/* End of File */
