Classic Timing Analyzer report for CPU_PC
Fri Jan 05 23:35:12 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.945 ns                                       ; LD_PC      ; R_PC[7]     ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.224 ns                                       ; R_PC[4]    ; Data_out[4] ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.213 ns                                      ; Data_in[3] ; R_PC[3]     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[0]    ; R_PC[7]     ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[0] ; R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[0] ; R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[1] ; R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[0] ; R_PC[5] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[1] ; R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[2] ; R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[0] ; R_PC[4] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[1] ; R_PC[5] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[2] ; R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[3] ; R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[0] ; R_PC[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[1] ; R_PC[4] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[2] ; R_PC[5] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[3] ; R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[4] ; R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[0] ; R_PC[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[1] ; R_PC[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[2] ; R_PC[4] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[3] ; R_PC[5] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[4] ; R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[5] ; R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[0] ; R_PC[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[1] ; R_PC[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[2] ; R_PC[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[3] ; R_PC[4] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[4] ; R_PC[5] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[5] ; R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[6] ; R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[0] ; R_PC[0] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[1] ; R_PC[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[2] ; R_PC[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[3] ; R_PC[3] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[4] ; R_PC[4] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[5] ; R_PC[5] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[6] ; R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; R_PC[7] ; R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To      ; To Clock ;
+-------+--------------+------------+------------+---------+----------+
; N/A   ; None         ; 3.945 ns   ; LD_PC      ; R_PC[0] ; clk      ;
; N/A   ; None         ; 3.945 ns   ; LD_PC      ; R_PC[1] ; clk      ;
; N/A   ; None         ; 3.945 ns   ; LD_PC      ; R_PC[2] ; clk      ;
; N/A   ; None         ; 3.945 ns   ; LD_PC      ; R_PC[3] ; clk      ;
; N/A   ; None         ; 3.945 ns   ; LD_PC      ; R_PC[4] ; clk      ;
; N/A   ; None         ; 3.945 ns   ; LD_PC      ; R_PC[5] ; clk      ;
; N/A   ; None         ; 3.945 ns   ; LD_PC      ; R_PC[6] ; clk      ;
; N/A   ; None         ; 3.945 ns   ; LD_PC      ; R_PC[7] ; clk      ;
; N/A   ; None         ; 3.589 ns   ; IN_PC      ; R_PC[0] ; clk      ;
; N/A   ; None         ; 3.589 ns   ; IN_PC      ; R_PC[1] ; clk      ;
; N/A   ; None         ; 3.589 ns   ; IN_PC      ; R_PC[2] ; clk      ;
; N/A   ; None         ; 3.589 ns   ; IN_PC      ; R_PC[3] ; clk      ;
; N/A   ; None         ; 3.589 ns   ; IN_PC      ; R_PC[4] ; clk      ;
; N/A   ; None         ; 3.589 ns   ; IN_PC      ; R_PC[5] ; clk      ;
; N/A   ; None         ; 3.589 ns   ; IN_PC      ; R_PC[6] ; clk      ;
; N/A   ; None         ; 3.589 ns   ; IN_PC      ; R_PC[7] ; clk      ;
; N/A   ; None         ; 3.281 ns   ; Data_in[6] ; R_PC[6] ; clk      ;
; N/A   ; None         ; 2.760 ns   ; Data_in[2] ; R_PC[2] ; clk      ;
; N/A   ; None         ; 2.711 ns   ; Data_in[7] ; R_PC[7] ; clk      ;
; N/A   ; None         ; 2.711 ns   ; Data_in[1] ; R_PC[1] ; clk      ;
; N/A   ; None         ; 2.703 ns   ; Data_in[4] ; R_PC[4] ; clk      ;
; N/A   ; None         ; 2.696 ns   ; Data_in[5] ; R_PC[5] ; clk      ;
; N/A   ; None         ; 2.498 ns   ; Data_in[0] ; R_PC[0] ; clk      ;
; N/A   ; None         ; 2.452 ns   ; Data_in[3] ; R_PC[3] ; clk      ;
+-------+--------------+------------+------------+---------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+---------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To          ; From Clock ;
+-------+--------------+------------+---------+-------------+------------+
; N/A   ; None         ; 7.224 ns   ; R_PC[4] ; Data_out[4] ; clk        ;
; N/A   ; None         ; 6.439 ns   ; R_PC[2] ; Data_out[2] ; clk        ;
; N/A   ; None         ; 5.943 ns   ; R_PC[5] ; Data_out[5] ; clk        ;
; N/A   ; None         ; 5.660 ns   ; R_PC[1] ; Data_out[1] ; clk        ;
; N/A   ; None         ; 5.581 ns   ; R_PC[7] ; Data_out[7] ; clk        ;
; N/A   ; None         ; 5.453 ns   ; R_PC[0] ; Data_out[0] ; clk        ;
; N/A   ; None         ; 5.250 ns   ; R_PC[3] ; Data_out[3] ; clk        ;
; N/A   ; None         ; 5.016 ns   ; R_PC[6] ; Data_out[6] ; clk        ;
+-------+--------------+------------+---------+-------------+------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To      ; To Clock ;
+---------------+-------------+-----------+------------+---------+----------+
; N/A           ; None        ; -2.213 ns ; Data_in[3] ; R_PC[3] ; clk      ;
; N/A           ; None        ; -2.259 ns ; Data_in[0] ; R_PC[0] ; clk      ;
; N/A           ; None        ; -2.457 ns ; Data_in[5] ; R_PC[5] ; clk      ;
; N/A           ; None        ; -2.464 ns ; Data_in[4] ; R_PC[4] ; clk      ;
; N/A           ; None        ; -2.472 ns ; Data_in[7] ; R_PC[7] ; clk      ;
; N/A           ; None        ; -2.472 ns ; Data_in[1] ; R_PC[1] ; clk      ;
; N/A           ; None        ; -2.521 ns ; Data_in[2] ; R_PC[2] ; clk      ;
; N/A           ; None        ; -3.042 ns ; Data_in[6] ; R_PC[6] ; clk      ;
; N/A           ; None        ; -3.177 ns ; LD_PC      ; R_PC[0] ; clk      ;
; N/A           ; None        ; -3.177 ns ; LD_PC      ; R_PC[1] ; clk      ;
; N/A           ; None        ; -3.177 ns ; LD_PC      ; R_PC[2] ; clk      ;
; N/A           ; None        ; -3.177 ns ; LD_PC      ; R_PC[3] ; clk      ;
; N/A           ; None        ; -3.177 ns ; LD_PC      ; R_PC[4] ; clk      ;
; N/A           ; None        ; -3.177 ns ; LD_PC      ; R_PC[5] ; clk      ;
; N/A           ; None        ; -3.177 ns ; LD_PC      ; R_PC[6] ; clk      ;
; N/A           ; None        ; -3.177 ns ; LD_PC      ; R_PC[7] ; clk      ;
; N/A           ; None        ; -3.350 ns ; IN_PC      ; R_PC[0] ; clk      ;
; N/A           ; None        ; -3.350 ns ; IN_PC      ; R_PC[1] ; clk      ;
; N/A           ; None        ; -3.350 ns ; IN_PC      ; R_PC[2] ; clk      ;
; N/A           ; None        ; -3.350 ns ; IN_PC      ; R_PC[3] ; clk      ;
; N/A           ; None        ; -3.350 ns ; IN_PC      ; R_PC[4] ; clk      ;
; N/A           ; None        ; -3.350 ns ; IN_PC      ; R_PC[5] ; clk      ;
; N/A           ; None        ; -3.350 ns ; IN_PC      ; R_PC[6] ; clk      ;
; N/A           ; None        ; -3.350 ns ; IN_PC      ; R_PC[7] ; clk      ;
+---------------+-------------+-----------+------------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 05 23:35:12 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_PC -c CPU_PC --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "R_PC[0]" and destination register "R_PC[7]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.890 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 3; REG Node = 'R_PC[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 2; COMB Node = 'Add0~2'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 2; COMB Node = 'Add0~6'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X17_Y2_N4; Fanout = 2; COMB Node = 'Add0~10'
            Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X17_Y2_N6; Fanout = 2; COMB Node = 'Add0~14'
            Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X17_Y2_N8; Fanout = 2; COMB Node = 'Add0~18'
            Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X17_Y2_N10; Fanout = 2; COMB Node = 'Add0~22'
            Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X17_Y2_N12; Fanout = 1; COMB Node = 'Add0~26'
            Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.793 ns; Loc. = LCCOMB_X17_Y2_N14; Fanout = 1; COMB Node = 'Add0~29'
            Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 0.890 ns; Loc. = LCFF_X17_Y2_N15; Fanout = 2; REG Node = 'R_PC[7]'
            Info: Total cell delay = 0.890 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.472 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X17_Y2_N15; Fanout = 2; REG Node = 'R_PC[7]'
                Info: Total cell delay = 1.472 ns ( 59.55 % )
                Info: Total interconnect delay = 1.000 ns ( 40.45 % )
            Info: - Longest clock path from clock "clk" to source register is 2.472 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 3; REG Node = 'R_PC[0]'
                Info: Total cell delay = 1.472 ns ( 59.55 % )
                Info: Total interconnect delay = 1.000 ns ( 40.45 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "R_PC[0]" (data pin = "LD_PC", clock pin = "clk") is 3.945 ns
    Info: + Longest pin to register delay is 6.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 9; PIN Node = 'LD_PC'
        Info: 2: + IC(4.453 ns) + CELL(0.053 ns) = 5.363 ns; Loc. = LCCOMB_X17_Y2_N16; Fanout = 8; COMB Node = 'R_PC[0]~16'
        Info: 3: + IC(0.218 ns) + CELL(0.746 ns) = 6.327 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 3; REG Node = 'R_PC[0]'
        Info: Total cell delay = 1.656 ns ( 26.17 % )
        Info: Total interconnect delay = 4.671 ns ( 73.83 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 3; REG Node = 'R_PC[0]'
        Info: Total cell delay = 1.472 ns ( 59.55 % )
        Info: Total interconnect delay = 1.000 ns ( 40.45 % )
Info: tco from clock "clk" to destination pin "Data_out[4]" through register "R_PC[4]" is 7.224 ns
    Info: + Longest clock path from clock "clk" to source register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X17_Y2_N9; Fanout = 3; REG Node = 'R_PC[4]'
        Info: Total cell delay = 1.472 ns ( 59.55 % )
        Info: Total interconnect delay = 1.000 ns ( 40.45 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.658 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y2_N9; Fanout = 3; REG Node = 'R_PC[4]'
        Info: 2: + IC(2.686 ns) + CELL(1.972 ns) = 4.658 ns; Loc. = PIN_B16; Fanout = 0; PIN Node = 'Data_out[4]'
        Info: Total cell delay = 1.972 ns ( 42.34 % )
        Info: Total interconnect delay = 2.686 ns ( 57.66 % )
Info: th for register "R_PC[3]" (data pin = "Data_in[3]", clock pin = "clk") is -2.213 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X17_Y2_N7; Fanout = 3; REG Node = 'R_PC[3]'
        Info: Total cell delay = 1.472 ns ( 59.55 % )
        Info: Total interconnect delay = 1.000 ns ( 40.45 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.834 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 1; PIN Node = 'Data_in[3]'
        Info: 2: + IC(3.716 ns) + CELL(0.309 ns) = 4.834 ns; Loc. = LCFF_X17_Y2_N7; Fanout = 3; REG Node = 'R_PC[3]'
        Info: Total cell delay = 1.118 ns ( 23.13 % )
        Info: Total interconnect delay = 3.716 ns ( 76.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Fri Jan 05 23:35:12 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


