// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "06/12/2022 22:11:37"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE10_LITE_Golden_Top (
	MAX10_CLK1_50,
	MAX10_CLK2_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW,
	ARDUINO_RESET_N,
	GPIO);
input 	MAX10_CLK1_50;
input 	MAX10_CLK2_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
inout 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
input 	[1:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;
inout 	ARDUINO_RESET_N;
inout 	[35:0] GPIO;

// Design Ports Information
// MAX10_CLK2_50	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_LDQM	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_UDQM	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ARDUINO_RESET_N	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[0]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[9]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[10]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[11]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[12]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[13]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[14]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[15]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[16]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[17]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[18]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[19]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[20]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[21]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[22]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[23]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[24]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[25]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[26]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[27]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[28]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[29]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[30]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[31]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[32]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[33]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[34]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[35]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MAX10_CLK2_50~input_o ;
wire \KEY[1]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \ARDUINO_RESET_N~input_o ;
wire \GPIO[0]~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[2]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[4]~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[8]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[33]~input_o ;
wire \GPIO[34]~input_o ;
wire \GPIO[35]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \ARDUINO_RESET_N~output_o ;
wire \GPIO[0]~output_o ;
wire \GPIO[1]~output_o ;
wire \GPIO[2]~output_o ;
wire \GPIO[3]~output_o ;
wire \GPIO[4]~output_o ;
wire \GPIO[5]~output_o ;
wire \GPIO[6]~output_o ;
wire \GPIO[7]~output_o ;
wire \GPIO[8]~output_o ;
wire \GPIO[9]~output_o ;
wire \GPIO[10]~output_o ;
wire \GPIO[11]~output_o ;
wire \GPIO[12]~output_o ;
wire \GPIO[13]~output_o ;
wire \GPIO[14]~output_o ;
wire \GPIO[15]~output_o ;
wire \GPIO[16]~output_o ;
wire \GPIO[17]~output_o ;
wire \GPIO[18]~output_o ;
wire \GPIO[19]~output_o ;
wire \GPIO[20]~output_o ;
wire \GPIO[21]~output_o ;
wire \GPIO[22]~output_o ;
wire \GPIO[23]~output_o ;
wire \GPIO[24]~output_o ;
wire \GPIO[25]~output_o ;
wire \GPIO[26]~output_o ;
wire \GPIO[27]~output_o ;
wire \GPIO[28]~output_o ;
wire \GPIO[29]~output_o ;
wire \GPIO[30]~output_o ;
wire \GPIO[31]~output_o ;
wire \GPIO[32]~output_o ;
wire \GPIO[33]~output_o ;
wire \GPIO[34]~output_o ;
wire \GPIO[35]~output_o ;
wire \DRAM_DQ[0]~output_o ;
wire \DRAM_DQ[1]~output_o ;
wire \DRAM_DQ[2]~output_o ;
wire \DRAM_DQ[3]~output_o ;
wire \DRAM_DQ[4]~output_o ;
wire \DRAM_DQ[5]~output_o ;
wire \DRAM_DQ[6]~output_o ;
wire \DRAM_DQ[7]~output_o ;
wire \DRAM_DQ[8]~output_o ;
wire \DRAM_DQ[9]~output_o ;
wire \DRAM_DQ[10]~output_o ;
wire \DRAM_DQ[11]~output_o ;
wire \DRAM_DQ[12]~output_o ;
wire \DRAM_DQ[13]~output_o ;
wire \DRAM_DQ[14]~output_o ;
wire \DRAM_DQ[15]~output_o ;
wire \DRAM_ADDR[0]~output_o ;
wire \DRAM_ADDR[1]~output_o ;
wire \DRAM_ADDR[2]~output_o ;
wire \DRAM_ADDR[3]~output_o ;
wire \DRAM_ADDR[4]~output_o ;
wire \DRAM_ADDR[5]~output_o ;
wire \DRAM_ADDR[6]~output_o ;
wire \DRAM_ADDR[7]~output_o ;
wire \DRAM_ADDR[8]~output_o ;
wire \DRAM_ADDR[9]~output_o ;
wire \DRAM_ADDR[10]~output_o ;
wire \DRAM_ADDR[11]~output_o ;
wire \DRAM_ADDR[12]~output_o ;
wire \DRAM_BA[0]~output_o ;
wire \DRAM_BA[1]~output_o ;
wire \DRAM_CAS_N~output_o ;
wire \DRAM_CKE~output_o ;
wire \DRAM_CLK~output_o ;
wire \DRAM_CS_N~output_o ;
wire \DRAM_LDQM~output_o ;
wire \DRAM_RAS_N~output_o ;
wire \DRAM_UDQM~output_o ;
wire \DRAM_WE_N~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[7]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[7]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[7]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[7]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[7]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[7]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \SW[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \Selector3~0_combout ;
wire \state.10011~feeder_combout ;
wire \KEY[0]~input_o ;
wire \state.10011~q ;
wire \nop_count~2_combout ;
wire \Selector2~0_combout ;
wire \state.00011~q ;
wire \nop_count~1_combout ;
wire \nop_count~0_combout ;
wire \Selector1~0_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~4_combout ;
wire \init_count[0]~59_combout ;
wire \init_count[1]~21_combout ;
wire \init_count[1]~22 ;
wire \init_count[2]~23_combout ;
wire \init_count[2]~24 ;
wire \init_count[3]~25_combout ;
wire \init_count[3]~26 ;
wire \init_count[4]~27_combout ;
wire \init_count[4]~28 ;
wire \init_count[5]~29_combout ;
wire \init_count[5]~30 ;
wire \init_count[6]~31_combout ;
wire \init_count[6]~32 ;
wire \init_count[7]~33_combout ;
wire \init_count[7]~34 ;
wire \init_count[8]~35_combout ;
wire \init_count[8]~36 ;
wire \init_count[9]~37_combout ;
wire \init_count[9]~38 ;
wire \init_count[10]~39_combout ;
wire \init_count[10]~40 ;
wire \init_count[11]~41_combout ;
wire \init_count[11]~42 ;
wire \init_count[12]~43_combout ;
wire \init_count[12]~44 ;
wire \init_count[13]~45_combout ;
wire \init_count[13]~46 ;
wire \init_count[14]~47_combout ;
wire \init_count[14]~48 ;
wire \init_count[15]~49_combout ;
wire \init_count[15]~50 ;
wire \init_count[16]~51_combout ;
wire \init_count[16]~52 ;
wire \init_count[17]~53_combout ;
wire \init_count[17]~54 ;
wire \init_count[18]~55_combout ;
wire \init_count[18]~56 ;
wire \init_count[19]~57_combout ;
wire \init_count[19]~19_combout ;
wire \init_count[19]~20_combout ;
wire \state.00000~0_combout ;
wire \state.00000~q ;
wire \precharge_count[0]~1_combout ;
wire \precharge_count[1]~0_combout ;
wire \Selector0~0_combout ;
wire \state.00001~q ;
wire \Selector1~1_combout ;
wire \state.00010~q ;
wire \refresh_count[0]~4_combout ;
wire \refresh_count[1]~3_combout ;
wire \refresh_count[2]~0_combout ;
wire \refresh_count[2]~2_combout ;
wire \refresh_count[3]~1_combout ;
wire \nstate.00100~0_combout ;
wire \state.00100~q ;
wire \nstate.10100~0_combout ;
wire \state.10100~q ;
wire \state.10101~q ;
wire \state.10110~feeder_combout ;
wire \state.10110~q ;
wire \state.10111~feeder_combout ;
wire \state.10111~q ;
wire \state.11000~q ;
wire \state.11001~q ;
wire \nstate.00110~0_combout ;
wire \state.00110~q ;
wire \state.00111~feeder_combout ;
wire \state.00111~q ;
wire \state.01000~feeder_combout ;
wire \state.01000~q ;
wire \state.01001~q ;
wire \state.01010~q ;
wire \state.01011~feeder_combout ;
wire \state.01011~q ;
wire \Selector3~1_combout ;
wire \Selector3~2_combout ;
wire \state.00101~q ;
wire \nstate.01100~0_combout ;
wire \state.01100~q ;
wire \state.01101~feeder_combout ;
wire \state.01101~q ;
wire \state.01110~q ;
wire \state.01111~q ;
wire \state.10010~q ;
wire \WideOr42~0_combout ;
wire \WideOr28~0_combout ;
wire \WideOr40~combout ;
wire \WideOr30~0_combout ;
wire \WideOr39~0_combout ;
wire \WideOr37~0_combout ;
wire \WideOr36~combout ;
wire \DRAM_BA~0_combout ;
wire \WideOr30~combout ;
wire \WideOr41~0_combout ;
wire \WideOr41~1_combout ;
wire \WideOr28~combout ;
wire \WideOr29~combout ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \WideOr6~0_combout ;
wire \WideOr5~0_combout ;
wire \WideOr4~0_combout ;
wire \WideOr3~0_combout ;
wire \WideOr2~0_combout ;
wire \WideOr1~0_combout ;
wire \WideOr0~0_combout ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \WideOr13~0_combout ;
wire \WideOr12~0_combout ;
wire \WideOr11~0_combout ;
wire \WideOr10~0_combout ;
wire \WideOr9~0_combout ;
wire \WideOr8~0_combout ;
wire \WideOr7~0_combout ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \WideOr20~0_combout ;
wire \WideOr19~0_combout ;
wire \WideOr18~0_combout ;
wire \WideOr17~0_combout ;
wire \WideOr16~0_combout ;
wire \WideOr15~0_combout ;
wire \WideOr14~0_combout ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \WideOr27~0_combout ;
wire \WideOr26~0_combout ;
wire \WideOr25~0_combout ;
wire \WideOr24~0_combout ;
wire \WideOr23~0_combout ;
wire \WideOr22~0_combout ;
wire \WideOr21~0_combout ;
wire \SW[0]~input_o ;
wire [19:0] init_count;
wire [3:0] refresh_count;
wire [1:0] precharge_count;
wire [2:0] nop_count;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \ARDUINO_RESET_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_RESET_N~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_RESET_N~output .bus_hold = "false";
defparam \ARDUINO_RESET_N~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \GPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \GPIO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \GPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
fiftyfivenm_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \DRAM_DQ[0]~output (
	.i(\state.10010~q ),
	.oe(!\WideOr42~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N9
fiftyfivenm_io_obuf \DRAM_DQ[1]~output (
	.i(\state.10010~q ),
	.oe(!\WideOr42~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \DRAM_DQ[2]~output (
	.i(\state.10010~q ),
	.oe(!\WideOr42~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \DRAM_DQ[3]~output (
	.i(!\state.10010~q ),
	.oe(!\WideOr42~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \DRAM_DQ[4]~output (
	.i(\state.10010~q ),
	.oe(!\WideOr42~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N2
fiftyfivenm_io_obuf \DRAM_DQ[5]~output (
	.i(!\state.10010~q ),
	.oe(!\WideOr42~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N16
fiftyfivenm_io_obuf \DRAM_DQ[6]~output (
	.i(\WideOr42~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \DRAM_DQ[7]~output (
	.i(\state.10010~q ),
	.oe(!\WideOr42~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \DRAM_DQ[8]~output (
	.i(!\state.10010~q ),
	.oe(!\WideOr42~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N9
fiftyfivenm_io_obuf \DRAM_DQ[9]~output (
	.i(\state.10010~q ),
	.oe(!\WideOr42~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N2
fiftyfivenm_io_obuf \DRAM_DQ[10]~output (
	.i(!\state.10010~q ),
	.oe(!\WideOr42~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \DRAM_DQ[11]~output (
	.i(\WideOr42~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(!\WideOr42~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(!\WideOr42~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \DRAM_DQ[14]~output (
	.i(!\state.10010~q ),
	.oe(!\WideOr42~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N2
fiftyfivenm_io_obuf \DRAM_DQ[15]~output (
	.i(\WideOr42~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N16
fiftyfivenm_io_obuf \DRAM_ADDR[0]~output (
	.i(!\state.00100~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \DRAM_ADDR[1]~output (
	.i(!\WideOr40~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \DRAM_ADDR[2]~output (
	.i(!\state.00100~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \DRAM_ADDR[3]~output (
	.i(\WideOr39~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \DRAM_ADDR[4]~output (
	.i(\WideOr37~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \DRAM_ADDR[5]~output (
	.i(\WideOr39~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \DRAM_ADDR[6]~output (
	.i(\WideOr37~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \DRAM_ADDR[7]~output (
	.i(\WideOr37~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \DRAM_ADDR[8]~output (
	.i(\WideOr37~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \DRAM_ADDR[9]~output (
	.i(\WideOr39~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \DRAM_ADDR[10]~output (
	.i(\WideOr28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \DRAM_ADDR[11]~output (
	.i(\WideOr37~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \DRAM_ADDR[12]~output (
	.i(\WideOr37~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \DRAM_BA[0]~output (
	.i(!\WideOr36~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \DRAM_BA[1]~output (
	.i(\DRAM_BA~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \DRAM_CAS_N~output (
	.i(!\WideOr30~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \DRAM_CKE~output (
	.i(!\state.10011~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CKE~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \DRAM_CLK~output (
	.i(\MAX10_CLK1_50~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \DRAM_LDQM~output (
	.i(!\WideOr41~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_LDQM~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \DRAM_RAS_N~output (
	.i(!\WideOr28~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_RAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \DRAM_UDQM~output (
	.i(!\WideOr41~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_UDQM~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \DRAM_WE_N~output (
	.i(!\WideOr29~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\WideOr13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\WideOr12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\WideOr11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\WideOr10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\WideOr9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\WideOr8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\WideOr7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\WideOr20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\WideOr19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\WideOr18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\WideOr17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\WideOr16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\WideOr15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\WideOr14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\WideOr27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\WideOr26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\WideOr25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\WideOr24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\WideOr23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\WideOr22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\WideOr21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\state.01100~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\state.00110~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\state.00101~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\KEY[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\state.10010~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
fiftyfivenm_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\state.00101~q  & ((\SW[3]~input_o  & ((\SW[1]~input_o ) # (\SW[2]~input_o ))) # (!\SW[3]~input_o  & (\SW[1]~input_o  $ (!\SW[2]~input_o )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\state.00101~q ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hE900;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
fiftyfivenm_lcell_comb \state.10011~feeder (
// Equation(s):
// \state.10011~feeder_combout  = \state.10010~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.10010~q ),
	.cin(gnd),
	.combout(\state.10011~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.10011~feeder .lut_mask = 16'hFF00;
defparam \state.10011~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y40_N15
dffeas \state.10011 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\state.10011~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.10011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.10011 .is_wysiwyg = "true";
defparam \state.10011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
fiftyfivenm_lcell_comb \nop_count~2 (
// Equation(s):
// \nop_count~2_combout  = (!nop_count[0] & !nop_count[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(nop_count[0]),
	.datad(nop_count[2]),
	.cin(gnd),
	.combout(\nop_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \nop_count~2 .lut_mask = 16'h000F;
defparam \nop_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
fiftyfivenm_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\state.00010~q ) # ((!refresh_count[3] & (\state.00011~q  & !nop_count[2])))

	.dataa(\state.00010~q ),
	.datab(refresh_count[3]),
	.datac(\state.00011~q ),
	.datad(nop_count[2]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hAABA;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N3
dffeas \state.00011 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00011 .is_wysiwyg = "true";
defparam \state.00011 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N23
dffeas \nop_count[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nop_count~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.00011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(nop_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \nop_count[0] .is_wysiwyg = "true";
defparam \nop_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
fiftyfivenm_lcell_comb \nop_count~1 (
// Equation(s):
// \nop_count~1_combout  = (!nop_count[2] & (nop_count[0] $ (nop_count[1])))

	.dataa(nop_count[0]),
	.datab(gnd),
	.datac(nop_count[1]),
	.datad(nop_count[2]),
	.cin(gnd),
	.combout(\nop_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \nop_count~1 .lut_mask = 16'h005A;
defparam \nop_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N17
dffeas \nop_count[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nop_count~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.00011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(nop_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \nop_count[1] .is_wysiwyg = "true";
defparam \nop_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
fiftyfivenm_lcell_comb \nop_count~0 (
// Equation(s):
// \nop_count~0_combout  = (nop_count[0] & (!nop_count[2] & nop_count[1]))

	.dataa(nop_count[0]),
	.datab(gnd),
	.datac(nop_count[2]),
	.datad(nop_count[1]),
	.cin(gnd),
	.combout(\nop_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \nop_count~0 .lut_mask = 16'h0A00;
defparam \nop_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N7
dffeas \nop_count[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nop_count~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\state.00011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(nop_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \nop_count[2] .is_wysiwyg = "true";
defparam \nop_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
fiftyfivenm_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (nop_count[2] & (!refresh_count[3] & \state.00011~q ))

	.dataa(nop_count[2]),
	.datab(refresh_count[3]),
	.datac(gnd),
	.datad(\state.00011~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h2200;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
fiftyfivenm_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (!init_count[14] & (!init_count[15] & (!init_count[17] & !init_count[16])))

	.dataa(init_count[14]),
	.datab(init_count[15]),
	.datac(init_count[17]),
	.datad(init_count[16]),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'h0001;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
fiftyfivenm_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!init_count[5] & (!init_count[6] & (!init_count[7] & !init_count[4])))

	.dataa(init_count[5]),
	.datab(init_count[6]),
	.datac(init_count[7]),
	.datad(init_count[4]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0001;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
fiftyfivenm_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (init_count[9] & (init_count[10] & (init_count[8] & !\LessThan0~0_combout )))

	.dataa(init_count[9]),
	.datab(init_count[10]),
	.datac(init_count[8]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0080;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
fiftyfivenm_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ((!init_count[11] & (!init_count[12] & !\LessThan0~1_combout ))) # (!init_count[13])

	.dataa(init_count[11]),
	.datab(init_count[12]),
	.datac(init_count[13]),
	.datad(\LessThan0~1_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h0F1F;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
fiftyfivenm_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (!init_count[18] & (\LessThan0~3_combout  & (\LessThan0~2_combout  & !init_count[19])))

	.dataa(init_count[18]),
	.datab(\LessThan0~3_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(init_count[19]),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'h0040;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
fiftyfivenm_lcell_comb \init_count[0]~59 (
// Equation(s):
// \init_count[0]~59_combout  = init_count[0] $ (((!\state.00000~q  & \LessThan0~4_combout )))

	.dataa(\state.00000~q ),
	.datab(gnd),
	.datac(init_count[0]),
	.datad(\LessThan0~4_combout ),
	.cin(gnd),
	.combout(\init_count[0]~59_combout ),
	.cout());
// synopsys translate_off
defparam \init_count[0]~59 .lut_mask = 16'hA5F0;
defparam \init_count[0]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N7
dffeas \init_count[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[0]~59_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[0] .is_wysiwyg = "true";
defparam \init_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
fiftyfivenm_lcell_comb \init_count[1]~21 (
// Equation(s):
// \init_count[1]~21_combout  = (init_count[0] & (init_count[1] $ (VCC))) # (!init_count[0] & (init_count[1] & VCC))
// \init_count[1]~22  = CARRY((init_count[0] & init_count[1]))

	.dataa(init_count[0]),
	.datab(init_count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\init_count[1]~21_combout ),
	.cout(\init_count[1]~22 ));
// synopsys translate_off
defparam \init_count[1]~21 .lut_mask = 16'h6688;
defparam \init_count[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N15
dffeas \init_count[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[1]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[1] .is_wysiwyg = "true";
defparam \init_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
fiftyfivenm_lcell_comb \init_count[2]~23 (
// Equation(s):
// \init_count[2]~23_combout  = (init_count[2] & (!\init_count[1]~22 )) # (!init_count[2] & ((\init_count[1]~22 ) # (GND)))
// \init_count[2]~24  = CARRY((!\init_count[1]~22 ) # (!init_count[2]))

	.dataa(gnd),
	.datab(init_count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[1]~22 ),
	.combout(\init_count[2]~23_combout ),
	.cout(\init_count[2]~24 ));
// synopsys translate_off
defparam \init_count[2]~23 .lut_mask = 16'h3C3F;
defparam \init_count[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N17
dffeas \init_count[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[2]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[2] .is_wysiwyg = "true";
defparam \init_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
fiftyfivenm_lcell_comb \init_count[3]~25 (
// Equation(s):
// \init_count[3]~25_combout  = (init_count[3] & (\init_count[2]~24  $ (GND))) # (!init_count[3] & (!\init_count[2]~24  & VCC))
// \init_count[3]~26  = CARRY((init_count[3] & !\init_count[2]~24 ))

	.dataa(gnd),
	.datab(init_count[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[2]~24 ),
	.combout(\init_count[3]~25_combout ),
	.cout(\init_count[3]~26 ));
// synopsys translate_off
defparam \init_count[3]~25 .lut_mask = 16'hC30C;
defparam \init_count[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N19
dffeas \init_count[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[3]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[3] .is_wysiwyg = "true";
defparam \init_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
fiftyfivenm_lcell_comb \init_count[4]~27 (
// Equation(s):
// \init_count[4]~27_combout  = (init_count[4] & (!\init_count[3]~26 )) # (!init_count[4] & ((\init_count[3]~26 ) # (GND)))
// \init_count[4]~28  = CARRY((!\init_count[3]~26 ) # (!init_count[4]))

	.dataa(init_count[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[3]~26 ),
	.combout(\init_count[4]~27_combout ),
	.cout(\init_count[4]~28 ));
// synopsys translate_off
defparam \init_count[4]~27 .lut_mask = 16'h5A5F;
defparam \init_count[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N21
dffeas \init_count[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[4]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[4] .is_wysiwyg = "true";
defparam \init_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
fiftyfivenm_lcell_comb \init_count[5]~29 (
// Equation(s):
// \init_count[5]~29_combout  = (init_count[5] & (\init_count[4]~28  $ (GND))) # (!init_count[5] & (!\init_count[4]~28  & VCC))
// \init_count[5]~30  = CARRY((init_count[5] & !\init_count[4]~28 ))

	.dataa(gnd),
	.datab(init_count[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[4]~28 ),
	.combout(\init_count[5]~29_combout ),
	.cout(\init_count[5]~30 ));
// synopsys translate_off
defparam \init_count[5]~29 .lut_mask = 16'hC30C;
defparam \init_count[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N23
dffeas \init_count[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[5]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[5] .is_wysiwyg = "true";
defparam \init_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
fiftyfivenm_lcell_comb \init_count[6]~31 (
// Equation(s):
// \init_count[6]~31_combout  = (init_count[6] & (!\init_count[5]~30 )) # (!init_count[6] & ((\init_count[5]~30 ) # (GND)))
// \init_count[6]~32  = CARRY((!\init_count[5]~30 ) # (!init_count[6]))

	.dataa(init_count[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[5]~30 ),
	.combout(\init_count[6]~31_combout ),
	.cout(\init_count[6]~32 ));
// synopsys translate_off
defparam \init_count[6]~31 .lut_mask = 16'h5A5F;
defparam \init_count[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N25
dffeas \init_count[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[6]~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[6] .is_wysiwyg = "true";
defparam \init_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
fiftyfivenm_lcell_comb \init_count[7]~33 (
// Equation(s):
// \init_count[7]~33_combout  = (init_count[7] & (\init_count[6]~32  $ (GND))) # (!init_count[7] & (!\init_count[6]~32  & VCC))
// \init_count[7]~34  = CARRY((init_count[7] & !\init_count[6]~32 ))

	.dataa(gnd),
	.datab(init_count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[6]~32 ),
	.combout(\init_count[7]~33_combout ),
	.cout(\init_count[7]~34 ));
// synopsys translate_off
defparam \init_count[7]~33 .lut_mask = 16'hC30C;
defparam \init_count[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N27
dffeas \init_count[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[7]~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[7] .is_wysiwyg = "true";
defparam \init_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
fiftyfivenm_lcell_comb \init_count[8]~35 (
// Equation(s):
// \init_count[8]~35_combout  = (init_count[8] & (!\init_count[7]~34 )) # (!init_count[8] & ((\init_count[7]~34 ) # (GND)))
// \init_count[8]~36  = CARRY((!\init_count[7]~34 ) # (!init_count[8]))

	.dataa(gnd),
	.datab(init_count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[7]~34 ),
	.combout(\init_count[8]~35_combout ),
	.cout(\init_count[8]~36 ));
// synopsys translate_off
defparam \init_count[8]~35 .lut_mask = 16'h3C3F;
defparam \init_count[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N29
dffeas \init_count[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[8]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[8] .is_wysiwyg = "true";
defparam \init_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
fiftyfivenm_lcell_comb \init_count[9]~37 (
// Equation(s):
// \init_count[9]~37_combout  = (init_count[9] & (\init_count[8]~36  $ (GND))) # (!init_count[9] & (!\init_count[8]~36  & VCC))
// \init_count[9]~38  = CARRY((init_count[9] & !\init_count[8]~36 ))

	.dataa(init_count[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[8]~36 ),
	.combout(\init_count[9]~37_combout ),
	.cout(\init_count[9]~38 ));
// synopsys translate_off
defparam \init_count[9]~37 .lut_mask = 16'hA50A;
defparam \init_count[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N31
dffeas \init_count[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[9]~37_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[9] .is_wysiwyg = "true";
defparam \init_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
fiftyfivenm_lcell_comb \init_count[10]~39 (
// Equation(s):
// \init_count[10]~39_combout  = (init_count[10] & (!\init_count[9]~38 )) # (!init_count[10] & ((\init_count[9]~38 ) # (GND)))
// \init_count[10]~40  = CARRY((!\init_count[9]~38 ) # (!init_count[10]))

	.dataa(gnd),
	.datab(init_count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[9]~38 ),
	.combout(\init_count[10]~39_combout ),
	.cout(\init_count[10]~40 ));
// synopsys translate_off
defparam \init_count[10]~39 .lut_mask = 16'h3C3F;
defparam \init_count[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y40_N1
dffeas \init_count[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[10]~39_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[10] .is_wysiwyg = "true";
defparam \init_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
fiftyfivenm_lcell_comb \init_count[11]~41 (
// Equation(s):
// \init_count[11]~41_combout  = (init_count[11] & (\init_count[10]~40  $ (GND))) # (!init_count[11] & (!\init_count[10]~40  & VCC))
// \init_count[11]~42  = CARRY((init_count[11] & !\init_count[10]~40 ))

	.dataa(init_count[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[10]~40 ),
	.combout(\init_count[11]~41_combout ),
	.cout(\init_count[11]~42 ));
// synopsys translate_off
defparam \init_count[11]~41 .lut_mask = 16'hA50A;
defparam \init_count[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y40_N3
dffeas \init_count[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[11]~41_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[11] .is_wysiwyg = "true";
defparam \init_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
fiftyfivenm_lcell_comb \init_count[12]~43 (
// Equation(s):
// \init_count[12]~43_combout  = (init_count[12] & (!\init_count[11]~42 )) # (!init_count[12] & ((\init_count[11]~42 ) # (GND)))
// \init_count[12]~44  = CARRY((!\init_count[11]~42 ) # (!init_count[12]))

	.dataa(gnd),
	.datab(init_count[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[11]~42 ),
	.combout(\init_count[12]~43_combout ),
	.cout(\init_count[12]~44 ));
// synopsys translate_off
defparam \init_count[12]~43 .lut_mask = 16'h3C3F;
defparam \init_count[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y40_N5
dffeas \init_count[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[12]~43_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[12] .is_wysiwyg = "true";
defparam \init_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
fiftyfivenm_lcell_comb \init_count[13]~45 (
// Equation(s):
// \init_count[13]~45_combout  = (init_count[13] & (\init_count[12]~44  $ (GND))) # (!init_count[13] & (!\init_count[12]~44  & VCC))
// \init_count[13]~46  = CARRY((init_count[13] & !\init_count[12]~44 ))

	.dataa(gnd),
	.datab(init_count[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[12]~44 ),
	.combout(\init_count[13]~45_combout ),
	.cout(\init_count[13]~46 ));
// synopsys translate_off
defparam \init_count[13]~45 .lut_mask = 16'hC30C;
defparam \init_count[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y40_N7
dffeas \init_count[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[13]~45_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[13] .is_wysiwyg = "true";
defparam \init_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
fiftyfivenm_lcell_comb \init_count[14]~47 (
// Equation(s):
// \init_count[14]~47_combout  = (init_count[14] & (!\init_count[13]~46 )) # (!init_count[14] & ((\init_count[13]~46 ) # (GND)))
// \init_count[14]~48  = CARRY((!\init_count[13]~46 ) # (!init_count[14]))

	.dataa(gnd),
	.datab(init_count[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[13]~46 ),
	.combout(\init_count[14]~47_combout ),
	.cout(\init_count[14]~48 ));
// synopsys translate_off
defparam \init_count[14]~47 .lut_mask = 16'h3C3F;
defparam \init_count[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y40_N9
dffeas \init_count[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[14]~47_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[14] .is_wysiwyg = "true";
defparam \init_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
fiftyfivenm_lcell_comb \init_count[15]~49 (
// Equation(s):
// \init_count[15]~49_combout  = (init_count[15] & (\init_count[14]~48  $ (GND))) # (!init_count[15] & (!\init_count[14]~48  & VCC))
// \init_count[15]~50  = CARRY((init_count[15] & !\init_count[14]~48 ))

	.dataa(gnd),
	.datab(init_count[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[14]~48 ),
	.combout(\init_count[15]~49_combout ),
	.cout(\init_count[15]~50 ));
// synopsys translate_off
defparam \init_count[15]~49 .lut_mask = 16'hC30C;
defparam \init_count[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y40_N11
dffeas \init_count[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[15]~49_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[15] .is_wysiwyg = "true";
defparam \init_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
fiftyfivenm_lcell_comb \init_count[16]~51 (
// Equation(s):
// \init_count[16]~51_combout  = (init_count[16] & (!\init_count[15]~50 )) # (!init_count[16] & ((\init_count[15]~50 ) # (GND)))
// \init_count[16]~52  = CARRY((!\init_count[15]~50 ) # (!init_count[16]))

	.dataa(init_count[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[15]~50 ),
	.combout(\init_count[16]~51_combout ),
	.cout(\init_count[16]~52 ));
// synopsys translate_off
defparam \init_count[16]~51 .lut_mask = 16'h5A5F;
defparam \init_count[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y40_N13
dffeas \init_count[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[16]~51_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[16] .is_wysiwyg = "true";
defparam \init_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
fiftyfivenm_lcell_comb \init_count[17]~53 (
// Equation(s):
// \init_count[17]~53_combout  = (init_count[17] & (\init_count[16]~52  $ (GND))) # (!init_count[17] & (!\init_count[16]~52  & VCC))
// \init_count[17]~54  = CARRY((init_count[17] & !\init_count[16]~52 ))

	.dataa(gnd),
	.datab(init_count[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[16]~52 ),
	.combout(\init_count[17]~53_combout ),
	.cout(\init_count[17]~54 ));
// synopsys translate_off
defparam \init_count[17]~53 .lut_mask = 16'hC30C;
defparam \init_count[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y40_N15
dffeas \init_count[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[17]~53_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[17] .is_wysiwyg = "true";
defparam \init_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
fiftyfivenm_lcell_comb \init_count[18]~55 (
// Equation(s):
// \init_count[18]~55_combout  = (init_count[18] & (!\init_count[17]~54 )) # (!init_count[18] & ((\init_count[17]~54 ) # (GND)))
// \init_count[18]~56  = CARRY((!\init_count[17]~54 ) # (!init_count[18]))

	.dataa(gnd),
	.datab(init_count[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\init_count[17]~54 ),
	.combout(\init_count[18]~55_combout ),
	.cout(\init_count[18]~56 ));
// synopsys translate_off
defparam \init_count[18]~55 .lut_mask = 16'h3C3F;
defparam \init_count[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y40_N17
dffeas \init_count[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[18]~55_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[18] .is_wysiwyg = "true";
defparam \init_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
fiftyfivenm_lcell_comb \init_count[19]~57 (
// Equation(s):
// \init_count[19]~57_combout  = init_count[19] $ (!\init_count[18]~56 )

	.dataa(init_count[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\init_count[18]~56 ),
	.combout(\init_count[19]~57_combout ),
	.cout());
// synopsys translate_off
defparam \init_count[19]~57 .lut_mask = 16'hA5A5;
defparam \init_count[19]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y40_N19
dffeas \init_count[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\init_count[19]~57_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\init_count[19]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(init_count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \init_count[19] .is_wysiwyg = "true";
defparam \init_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
fiftyfivenm_lcell_comb \init_count[19]~19 (
// Equation(s):
// \init_count[19]~19_combout  = (!init_count[19] & !init_count[18])

	.dataa(gnd),
	.datab(gnd),
	.datac(init_count[19]),
	.datad(init_count[18]),
	.cin(gnd),
	.combout(\init_count[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \init_count[19]~19 .lut_mask = 16'h000F;
defparam \init_count[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
fiftyfivenm_lcell_comb \init_count[19]~20 (
// Equation(s):
// \init_count[19]~20_combout  = (\init_count[19]~19_combout  & (\LessThan0~3_combout  & (\LessThan0~2_combout  & !\state.00000~q )))

	.dataa(\init_count[19]~19_combout ),
	.datab(\LessThan0~3_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\state.00000~q ),
	.cin(gnd),
	.combout(\init_count[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \init_count[19]~20 .lut_mask = 16'h0080;
defparam \init_count[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
fiftyfivenm_lcell_comb \state.00000~0 (
// Equation(s):
// \state.00000~0_combout  = !\init_count[19]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\init_count[19]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.00000~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.00000~0 .lut_mask = 16'h0F0F;
defparam \state.00000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N13
dffeas \state.00000 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\state.00000~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00000 .is_wysiwyg = "true";
defparam \state.00000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
fiftyfivenm_lcell_comb \precharge_count[0]~1 (
// Equation(s):
// \precharge_count[0]~1_combout  = precharge_count[0] $ (((\state.00001~q  & !precharge_count[1])))

	.dataa(\state.00001~q ),
	.datab(gnd),
	.datac(precharge_count[0]),
	.datad(precharge_count[1]),
	.cin(gnd),
	.combout(\precharge_count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \precharge_count[0]~1 .lut_mask = 16'hF05A;
defparam \precharge_count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N11
dffeas \precharge_count[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\precharge_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(precharge_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \precharge_count[0] .is_wysiwyg = "true";
defparam \precharge_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
fiftyfivenm_lcell_comb \precharge_count[1]~0 (
// Equation(s):
// \precharge_count[1]~0_combout  = (precharge_count[1]) # ((\state.00001~q  & precharge_count[0]))

	.dataa(\state.00001~q ),
	.datab(gnd),
	.datac(precharge_count[1]),
	.datad(precharge_count[0]),
	.cin(gnd),
	.combout(\precharge_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \precharge_count[1]~0 .lut_mask = 16'hFAF0;
defparam \precharge_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N5
dffeas \precharge_count[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\precharge_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(precharge_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \precharge_count[1] .is_wysiwyg = "true";
defparam \precharge_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
fiftyfivenm_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\state.00000~q  & (!precharge_count[1] & (\state.00001~q ))) # (!\state.00000~q  & (((!precharge_count[1] & \state.00001~q )) # (!\LessThan0~4_combout )))

	.dataa(\state.00000~q ),
	.datab(precharge_count[1]),
	.datac(\state.00001~q ),
	.datad(\LessThan0~4_combout ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h3075;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N29
dffeas \state.00001 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00001 .is_wysiwyg = "true";
defparam \state.00001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
fiftyfivenm_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Selector1~0_combout ) # ((\state.00001~q  & precharge_count[1]))

	.dataa(\Selector1~0_combout ),
	.datab(gnd),
	.datac(\state.00001~q ),
	.datad(precharge_count[1]),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hFAAA;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N27
dffeas \state.00010 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00010 .is_wysiwyg = "true";
defparam \state.00010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
fiftyfivenm_lcell_comb \refresh_count[0]~4 (
// Equation(s):
// \refresh_count[0]~4_combout  = refresh_count[0] $ (((!refresh_count[3] & \state.00010~q )))

	.dataa(gnd),
	.datab(refresh_count[3]),
	.datac(refresh_count[0]),
	.datad(\state.00010~q ),
	.cin(gnd),
	.combout(\refresh_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \refresh_count[0]~4 .lut_mask = 16'hC3F0;
defparam \refresh_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N31
dffeas \refresh_count[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\refresh_count[0]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(refresh_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \refresh_count[0] .is_wysiwyg = "true";
defparam \refresh_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
fiftyfivenm_lcell_comb \refresh_count[1]~3 (
// Equation(s):
// \refresh_count[1]~3_combout  = refresh_count[1] $ (((refresh_count[0] & (!refresh_count[3] & \state.00010~q ))))

	.dataa(refresh_count[0]),
	.datab(refresh_count[3]),
	.datac(refresh_count[1]),
	.datad(\state.00010~q ),
	.cin(gnd),
	.combout(\refresh_count[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \refresh_count[1]~3 .lut_mask = 16'hD2F0;
defparam \refresh_count[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N13
dffeas \refresh_count[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\refresh_count[1]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(refresh_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \refresh_count[1] .is_wysiwyg = "true";
defparam \refresh_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
fiftyfivenm_lcell_comb \refresh_count[2]~0 (
// Equation(s):
// \refresh_count[2]~0_combout  = (refresh_count[1] & (!refresh_count[3] & (refresh_count[0] & \state.00010~q )))

	.dataa(refresh_count[1]),
	.datab(refresh_count[3]),
	.datac(refresh_count[0]),
	.datad(\state.00010~q ),
	.cin(gnd),
	.combout(\refresh_count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \refresh_count[2]~0 .lut_mask = 16'h2000;
defparam \refresh_count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
fiftyfivenm_lcell_comb \refresh_count[2]~2 (
// Equation(s):
// \refresh_count[2]~2_combout  = refresh_count[2] $ (\refresh_count[2]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(refresh_count[2]),
	.datad(\refresh_count[2]~0_combout ),
	.cin(gnd),
	.combout(\refresh_count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \refresh_count[2]~2 .lut_mask = 16'h0FF0;
defparam \refresh_count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N11
dffeas \refresh_count[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\refresh_count[2]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(refresh_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \refresh_count[2] .is_wysiwyg = "true";
defparam \refresh_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
fiftyfivenm_lcell_comb \refresh_count[3]~1 (
// Equation(s):
// \refresh_count[3]~1_combout  = refresh_count[3] $ (((refresh_count[2] & \refresh_count[2]~0_combout )))

	.dataa(refresh_count[2]),
	.datab(gnd),
	.datac(refresh_count[3]),
	.datad(\refresh_count[2]~0_combout ),
	.cin(gnd),
	.combout(\refresh_count[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \refresh_count[3]~1 .lut_mask = 16'h5AF0;
defparam \refresh_count[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N25
dffeas \refresh_count[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\refresh_count[3]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(refresh_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \refresh_count[3] .is_wysiwyg = "true";
defparam \refresh_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
fiftyfivenm_lcell_comb \nstate.00100~0 (
// Equation(s):
// \nstate.00100~0_combout  = (refresh_count[3] & \state.00011~q )

	.dataa(gnd),
	.datab(refresh_count[3]),
	.datac(gnd),
	.datad(\state.00011~q ),
	.cin(gnd),
	.combout(\nstate.00100~0_combout ),
	.cout());
// synopsys translate_off
defparam \nstate.00100~0 .lut_mask = 16'hCC00;
defparam \nstate.00100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N25
dffeas \state.00100 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nstate.00100~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00100 .is_wysiwyg = "true";
defparam \state.00100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
fiftyfivenm_lcell_comb \nstate.10100~0 (
// Equation(s):
// \nstate.10100~0_combout  = (\SW[3]~input_o  & (!\SW[1]~input_o  & (!\SW[2]~input_o  & \state.00101~q )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\state.00101~q ),
	.cin(gnd),
	.combout(\nstate.10100~0_combout ),
	.cout());
// synopsys translate_off
defparam \nstate.10100~0 .lut_mask = 16'h0200;
defparam \nstate.10100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N31
dffeas \state.10100 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nstate.10100~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.10100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.10100 .is_wysiwyg = "true";
defparam \state.10100 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N11
dffeas \state.10101 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.10100~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.10101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.10101 .is_wysiwyg = "true";
defparam \state.10101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
fiftyfivenm_lcell_comb \state.10110~feeder (
// Equation(s):
// \state.10110~feeder_combout  = \state.10101~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.10101~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.10110~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.10110~feeder .lut_mask = 16'hF0F0;
defparam \state.10110~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N29
dffeas \state.10110 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\state.10110~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.10110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.10110 .is_wysiwyg = "true";
defparam \state.10110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
fiftyfivenm_lcell_comb \state.10111~feeder (
// Equation(s):
// \state.10111~feeder_combout  = \state.10110~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.10110~q ),
	.cin(gnd),
	.combout(\state.10111~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.10111~feeder .lut_mask = 16'hFF00;
defparam \state.10111~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N17
dffeas \state.10111 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\state.10111~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.10111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.10111 .is_wysiwyg = "true";
defparam \state.10111 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N9
dffeas \state.11000 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.10111~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.11000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.11000 .is_wysiwyg = "true";
defparam \state.11000 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N25
dffeas \state.11001 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.11000~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.11001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.11001 .is_wysiwyg = "true";
defparam \state.11001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
fiftyfivenm_lcell_comb \nstate.00110~0 (
// Equation(s):
// \nstate.00110~0_combout  = (!\SW[3]~input_o  & (!\SW[1]~input_o  & (\SW[2]~input_o  & \state.00101~q )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\state.00101~q ),
	.cin(gnd),
	.combout(\nstate.00110~0_combout ),
	.cout());
// synopsys translate_off
defparam \nstate.00110~0 .lut_mask = 16'h1000;
defparam \nstate.00110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N7
dffeas \state.00110 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nstate.00110~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00110 .is_wysiwyg = "true";
defparam \state.00110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
fiftyfivenm_lcell_comb \state.00111~feeder (
// Equation(s):
// \state.00111~feeder_combout  = \state.00110~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.00110~q ),
	.cin(gnd),
	.combout(\state.00111~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.00111~feeder .lut_mask = 16'hFF00;
defparam \state.00111~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N29
dffeas \state.00111 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\state.00111~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00111 .is_wysiwyg = "true";
defparam \state.00111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
fiftyfivenm_lcell_comb \state.01000~feeder (
// Equation(s):
// \state.01000~feeder_combout  = \state.00111~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.00111~q ),
	.cin(gnd),
	.combout(\state.01000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.01000~feeder .lut_mask = 16'hFF00;
defparam \state.01000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N23
dffeas \state.01000 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\state.01000~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01000 .is_wysiwyg = "true";
defparam \state.01000 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N15
dffeas \state.01001 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.01000~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01001 .is_wysiwyg = "true";
defparam \state.01001 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N13
dffeas \state.01010 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.01001~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01010 .is_wysiwyg = "true";
defparam \state.01010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
fiftyfivenm_lcell_comb \state.01011~feeder (
// Equation(s):
// \state.01011~feeder_combout  = \state.01010~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.01010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.01011~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.01011~feeder .lut_mask = 16'hF0F0;
defparam \state.01011~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N15
dffeas \state.01011 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\state.01011~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01011 .is_wysiwyg = "true";
defparam \state.01011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
fiftyfivenm_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\state.10011~q ) # ((\state.00100~q ) # ((\state.11001~q ) # (\state.01011~q )))

	.dataa(\state.10011~q ),
	.datab(\state.00100~q ),
	.datac(\state.11001~q ),
	.datad(\state.01011~q ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hFFFE;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
fiftyfivenm_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\Selector3~0_combout ) # (\Selector3~1_combout )

	.dataa(gnd),
	.datab(\Selector3~0_combout ),
	.datac(\Selector3~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hFCFC;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N19
dffeas \state.00101 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\Selector3~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.00101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.00101 .is_wysiwyg = "true";
defparam \state.00101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
fiftyfivenm_lcell_comb \nstate.01100~0 (
// Equation(s):
// \nstate.01100~0_combout  = (!\SW[3]~input_o  & (\SW[1]~input_o  & (!\SW[2]~input_o  & \state.00101~q )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\state.00101~q ),
	.cin(gnd),
	.combout(\nstate.01100~0_combout ),
	.cout());
// synopsys translate_off
defparam \nstate.01100~0 .lut_mask = 16'h0400;
defparam \nstate.01100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N17
dffeas \state.01100 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nstate.01100~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01100 .is_wysiwyg = "true";
defparam \state.01100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
fiftyfivenm_lcell_comb \state.01101~feeder (
// Equation(s):
// \state.01101~feeder_combout  = \state.01100~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.01100~q ),
	.cin(gnd),
	.combout(\state.01101~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.01101~feeder .lut_mask = 16'hFF00;
defparam \state.01101~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N5
dffeas \state.01101 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\state.01101~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01101 .is_wysiwyg = "true";
defparam \state.01101 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N27
dffeas \state.01110 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.01101~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01110 .is_wysiwyg = "true";
defparam \state.01110 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N1
dffeas \state.01111 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.01110~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.01111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.01111 .is_wysiwyg = "true";
defparam \state.01111 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N29
dffeas \state.10010 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.01111~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.10010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.10010 .is_wysiwyg = "true";
defparam \state.10010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
fiftyfivenm_lcell_comb \WideOr42~0 (
// Equation(s):
// \WideOr42~0_combout  = (!\state.10010~q  & !\state.01111~q )

	.dataa(\state.10010~q ),
	.datab(gnd),
	.datac(\state.01111~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr42~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr42~0 .lut_mask = 16'h0505;
defparam \WideOr42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
fiftyfivenm_lcell_comb \WideOr28~0 (
// Equation(s):
// \WideOr28~0_combout  = (!\state.00110~q  & (!\state.01100~q  & (!\state.10100~q  & !\state.00100~q )))

	.dataa(\state.00110~q ),
	.datab(\state.01100~q ),
	.datac(\state.10100~q ),
	.datad(\state.00100~q ),
	.cin(gnd),
	.combout(\WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr28~0 .lut_mask = 16'h0001;
defparam \WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
fiftyfivenm_lcell_comb WideOr40(
// Equation(s):
// \WideOr40~combout  = ((\state.01111~q ) # (\state.01001~q )) # (!\WideOr28~0_combout )

	.dataa(gnd),
	.datab(\WideOr28~0_combout ),
	.datac(\state.01111~q ),
	.datad(\state.01001~q ),
	.cin(gnd),
	.combout(\WideOr40~combout ),
	.cout());
// synopsys translate_off
defparam WideOr40.lut_mask = 16'hFFF3;
defparam WideOr40.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N14
fiftyfivenm_lcell_comb \WideOr30~0 (
// Equation(s):
// \WideOr30~0_combout  = (!\state.10010~q  & (!\state.01111~q  & (!\state.01001~q  & !\state.10111~q )))

	.dataa(\state.10010~q ),
	.datab(\state.01111~q ),
	.datac(\state.01001~q ),
	.datad(\state.10111~q ),
	.cin(gnd),
	.combout(\WideOr30~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr30~0 .lut_mask = 16'h0001;
defparam \WideOr30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
fiftyfivenm_lcell_comb \WideOr39~0 (
// Equation(s):
// \WideOr39~0_combout  = (\WideOr30~0_combout  & (!\state.01100~q  & (!\state.10100~q  & !\state.00110~q )))

	.dataa(\WideOr30~0_combout ),
	.datab(\state.01100~q ),
	.datac(\state.10100~q ),
	.datad(\state.00110~q ),
	.cin(gnd),
	.combout(\WideOr39~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr39~0 .lut_mask = 16'h0002;
defparam \WideOr39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
fiftyfivenm_lcell_comb \WideOr37~0 (
// Equation(s):
// \WideOr37~0_combout  = (\WideOr42~0_combout  & (!\state.01001~q  & (!\state.10111~q  & \WideOr28~0_combout )))

	.dataa(\WideOr42~0_combout ),
	.datab(\state.01001~q ),
	.datac(\state.10111~q ),
	.datad(\WideOr28~0_combout ),
	.cin(gnd),
	.combout(\WideOr37~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr37~0 .lut_mask = 16'h0200;
defparam \WideOr37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
fiftyfivenm_lcell_comb WideOr36(
// Equation(s):
// \WideOr36~combout  = ((\state.00001~q ) # (!\WideOr28~0_combout )) # (!\WideOr30~0_combout )

	.dataa(gnd),
	.datab(\WideOr30~0_combout ),
	.datac(\WideOr28~0_combout ),
	.datad(\state.00001~q ),
	.cin(gnd),
	.combout(\WideOr36~combout ),
	.cout());
// synopsys translate_off
defparam WideOr36.lut_mask = 16'hFF3F;
defparam WideOr36.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
fiftyfivenm_lcell_comb \DRAM_BA~0 (
// Equation(s):
// \DRAM_BA~0_combout  = (!\state.00001~q  & !\state.00100~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.00001~q ),
	.datad(\state.00100~q ),
	.cin(gnd),
	.combout(\DRAM_BA~0_combout ),
	.cout());
// synopsys translate_off
defparam \DRAM_BA~0 .lut_mask = 16'h000F;
defparam \DRAM_BA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
fiftyfivenm_lcell_comb WideOr30(
// Equation(s):
// \WideOr30~combout  = (\state.00010~q ) # ((\state.00100~q ) # (!\WideOr30~0_combout ))

	.dataa(\state.00010~q ),
	.datab(gnd),
	.datac(\WideOr30~0_combout ),
	.datad(\state.00100~q ),
	.cin(gnd),
	.combout(\WideOr30~combout ),
	.cout());
// synopsys translate_off
defparam WideOr30.lut_mask = 16'hFFAF;
defparam WideOr30.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
fiftyfivenm_lcell_comb \WideOr41~0 (
// Equation(s):
// \WideOr41~0_combout  = (\state.01011~q ) # ((\state.11001~q ) # ((\state.01110~q ) # (\state.01010~q )))

	.dataa(\state.01011~q ),
	.datab(\state.11001~q ),
	.datac(\state.01110~q ),
	.datad(\state.01010~q ),
	.cin(gnd),
	.combout(\WideOr41~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr41~0 .lut_mask = 16'hFFFE;
defparam \WideOr41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
fiftyfivenm_lcell_comb \WideOr41~1 (
// Equation(s):
// \WideOr41~1_combout  = ((\state.11000~q ) # (\WideOr41~0_combout )) # (!\WideOr30~0_combout )

	.dataa(\WideOr30~0_combout ),
	.datab(\state.11000~q ),
	.datac(gnd),
	.datad(\WideOr41~0_combout ),
	.cin(gnd),
	.combout(\WideOr41~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr41~1 .lut_mask = 16'hFFDD;
defparam \WideOr41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
fiftyfivenm_lcell_comb WideOr28(
// Equation(s):
// \WideOr28~combout  = (\state.00010~q ) # ((\state.00001~q ) # (!\WideOr28~0_combout ))

	.dataa(\state.00010~q ),
	.datab(\WideOr28~0_combout ),
	.datac(\state.00001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr28~combout ),
	.cout());
// synopsys translate_off
defparam WideOr28.lut_mask = 16'hFBFB;
defparam WideOr28.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
fiftyfivenm_lcell_comb WideOr29(
// Equation(s):
// \WideOr29~combout  = (\state.00001~q ) # ((\state.01111~q ) # ((\state.10010~q ) # (\state.00100~q )))

	.dataa(\state.00001~q ),
	.datab(\state.01111~q ),
	.datac(\state.10010~q ),
	.datad(\state.00100~q ),
	.cin(gnd),
	.combout(\WideOr29~combout ),
	.cout());
// synopsys translate_off
defparam WideOr29.lut_mask = 16'hFFFE;
defparam WideOr29.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N1
fiftyfivenm_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N1
fiftyfivenm_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N8
fiftyfivenm_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N4
fiftyfivenm_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = (\DRAM_DQ[2]~input_o  & (!\DRAM_DQ[1]~input_o  & (\DRAM_DQ[0]~input_o  $ (!\DRAM_DQ[3]~input_o )))) # (!\DRAM_DQ[2]~input_o  & (\DRAM_DQ[0]~input_o  & (\DRAM_DQ[1]~input_o  $ (!\DRAM_DQ[3]~input_o ))))

	.dataa(\DRAM_DQ[2]~input_o ),
	.datab(\DRAM_DQ[0]~input_o ),
	.datac(\DRAM_DQ[1]~input_o ),
	.datad(\DRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr6~0 .lut_mask = 16'h4806;
defparam \WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N2
fiftyfivenm_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (\DRAM_DQ[1]~input_o  & ((\DRAM_DQ[0]~input_o  & ((\DRAM_DQ[3]~input_o ))) # (!\DRAM_DQ[0]~input_o  & (\DRAM_DQ[2]~input_o )))) # (!\DRAM_DQ[1]~input_o  & (\DRAM_DQ[2]~input_o  & (\DRAM_DQ[0]~input_o  $ (\DRAM_DQ[3]~input_o ))))

	.dataa(\DRAM_DQ[2]~input_o ),
	.datab(\DRAM_DQ[0]~input_o ),
	.datac(\DRAM_DQ[1]~input_o ),
	.datad(\DRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = 16'hE228;
defparam \WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N28
fiftyfivenm_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (\DRAM_DQ[2]~input_o  & (\DRAM_DQ[3]~input_o  & ((\DRAM_DQ[1]~input_o ) # (!\DRAM_DQ[0]~input_o )))) # (!\DRAM_DQ[2]~input_o  & (!\DRAM_DQ[0]~input_o  & (\DRAM_DQ[1]~input_o  & !\DRAM_DQ[3]~input_o )))

	.dataa(\DRAM_DQ[2]~input_o ),
	.datab(\DRAM_DQ[0]~input_o ),
	.datac(\DRAM_DQ[1]~input_o ),
	.datad(\DRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = 16'hA210;
defparam \WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N26
fiftyfivenm_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (\DRAM_DQ[0]~input_o  & (\DRAM_DQ[2]~input_o  $ ((!\DRAM_DQ[1]~input_o )))) # (!\DRAM_DQ[0]~input_o  & ((\DRAM_DQ[2]~input_o  & (!\DRAM_DQ[1]~input_o  & !\DRAM_DQ[3]~input_o )) # (!\DRAM_DQ[2]~input_o  & (\DRAM_DQ[1]~input_o  & 
// \DRAM_DQ[3]~input_o ))))

	.dataa(\DRAM_DQ[2]~input_o ),
	.datab(\DRAM_DQ[0]~input_o ),
	.datac(\DRAM_DQ[1]~input_o ),
	.datad(\DRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = 16'h9486;
defparam \WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N0
fiftyfivenm_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\DRAM_DQ[1]~input_o  & (((\DRAM_DQ[0]~input_o  & !\DRAM_DQ[3]~input_o )))) # (!\DRAM_DQ[1]~input_o  & ((\DRAM_DQ[2]~input_o  & ((!\DRAM_DQ[3]~input_o ))) # (!\DRAM_DQ[2]~input_o  & (\DRAM_DQ[0]~input_o ))))

	.dataa(\DRAM_DQ[2]~input_o ),
	.datab(\DRAM_DQ[0]~input_o ),
	.datac(\DRAM_DQ[1]~input_o ),
	.datad(\DRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'h04CE;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N22
fiftyfivenm_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (\DRAM_DQ[2]~input_o  & (\DRAM_DQ[0]~input_o  & (\DRAM_DQ[1]~input_o  $ (\DRAM_DQ[3]~input_o )))) # (!\DRAM_DQ[2]~input_o  & (!\DRAM_DQ[3]~input_o  & ((\DRAM_DQ[0]~input_o ) # (\DRAM_DQ[1]~input_o ))))

	.dataa(\DRAM_DQ[2]~input_o ),
	.datab(\DRAM_DQ[0]~input_o ),
	.datac(\DRAM_DQ[1]~input_o ),
	.datad(\DRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'h08D4;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y50_N12
fiftyfivenm_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\DRAM_DQ[0]~input_o  & ((\DRAM_DQ[3]~input_o ) # (\DRAM_DQ[2]~input_o  $ (\DRAM_DQ[1]~input_o )))) # (!\DRAM_DQ[0]~input_o  & ((\DRAM_DQ[1]~input_o ) # (\DRAM_DQ[2]~input_o  $ (\DRAM_DQ[3]~input_o ))))

	.dataa(\DRAM_DQ[2]~input_o ),
	.datab(\DRAM_DQ[0]~input_o ),
	.datac(\DRAM_DQ[1]~input_o ),
	.datad(\DRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hFD7A;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N1
fiftyfivenm_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N8
fiftyfivenm_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y16_N15
fiftyfivenm_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N8
fiftyfivenm_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N4
fiftyfivenm_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = (\DRAM_DQ[6]~input_o  & (!\DRAM_DQ[5]~input_o  & (\DRAM_DQ[4]~input_o  $ (!\DRAM_DQ[7]~input_o )))) # (!\DRAM_DQ[6]~input_o  & (\DRAM_DQ[4]~input_o  & (\DRAM_DQ[5]~input_o  $ (!\DRAM_DQ[7]~input_o ))))

	.dataa(\DRAM_DQ[5]~input_o ),
	.datab(\DRAM_DQ[4]~input_o ),
	.datac(\DRAM_DQ[6]~input_o ),
	.datad(\DRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr13~0 .lut_mask = 16'h4814;
defparam \WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N30
fiftyfivenm_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = (\DRAM_DQ[5]~input_o  & ((\DRAM_DQ[4]~input_o  & ((\DRAM_DQ[7]~input_o ))) # (!\DRAM_DQ[4]~input_o  & (\DRAM_DQ[6]~input_o )))) # (!\DRAM_DQ[5]~input_o  & (\DRAM_DQ[6]~input_o  & (\DRAM_DQ[4]~input_o  $ (\DRAM_DQ[7]~input_o ))))

	.dataa(\DRAM_DQ[5]~input_o ),
	.datab(\DRAM_DQ[4]~input_o ),
	.datac(\DRAM_DQ[6]~input_o ),
	.datad(\DRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr12~0 .lut_mask = 16'hB860;
defparam \WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N8
fiftyfivenm_lcell_comb \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = (\DRAM_DQ[6]~input_o  & (\DRAM_DQ[7]~input_o  & ((\DRAM_DQ[5]~input_o ) # (!\DRAM_DQ[4]~input_o )))) # (!\DRAM_DQ[6]~input_o  & (\DRAM_DQ[5]~input_o  & (!\DRAM_DQ[4]~input_o  & !\DRAM_DQ[7]~input_o )))

	.dataa(\DRAM_DQ[5]~input_o ),
	.datab(\DRAM_DQ[4]~input_o ),
	.datac(\DRAM_DQ[6]~input_o ),
	.datad(\DRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr11~0 .lut_mask = 16'hB002;
defparam \WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N22
fiftyfivenm_lcell_comb \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = (\DRAM_DQ[4]~input_o  & (\DRAM_DQ[5]~input_o  $ ((!\DRAM_DQ[6]~input_o )))) # (!\DRAM_DQ[4]~input_o  & ((\DRAM_DQ[5]~input_o  & (!\DRAM_DQ[6]~input_o  & \DRAM_DQ[7]~input_o )) # (!\DRAM_DQ[5]~input_o  & (\DRAM_DQ[6]~input_o  & 
// !\DRAM_DQ[7]~input_o ))))

	.dataa(\DRAM_DQ[5]~input_o ),
	.datab(\DRAM_DQ[4]~input_o ),
	.datac(\DRAM_DQ[6]~input_o ),
	.datad(\DRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr10~0 .lut_mask = 16'h8694;
defparam \WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N16
fiftyfivenm_lcell_comb \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = (\DRAM_DQ[5]~input_o  & (\DRAM_DQ[4]~input_o  & ((!\DRAM_DQ[7]~input_o )))) # (!\DRAM_DQ[5]~input_o  & ((\DRAM_DQ[6]~input_o  & ((!\DRAM_DQ[7]~input_o ))) # (!\DRAM_DQ[6]~input_o  & (\DRAM_DQ[4]~input_o ))))

	.dataa(\DRAM_DQ[5]~input_o ),
	.datab(\DRAM_DQ[4]~input_o ),
	.datac(\DRAM_DQ[6]~input_o ),
	.datad(\DRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr9~0 .lut_mask = 16'h04DC;
defparam \WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N10
fiftyfivenm_lcell_comb \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = (\DRAM_DQ[5]~input_o  & (!\DRAM_DQ[7]~input_o  & ((\DRAM_DQ[4]~input_o ) # (!\DRAM_DQ[6]~input_o )))) # (!\DRAM_DQ[5]~input_o  & (\DRAM_DQ[4]~input_o  & (\DRAM_DQ[6]~input_o  $ (!\DRAM_DQ[7]~input_o ))))

	.dataa(\DRAM_DQ[5]~input_o ),
	.datab(\DRAM_DQ[4]~input_o ),
	.datac(\DRAM_DQ[6]~input_o ),
	.datad(\DRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr8~0 .lut_mask = 16'h408E;
defparam \WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y50_N12
fiftyfivenm_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = (\DRAM_DQ[4]~input_o  & ((\DRAM_DQ[7]~input_o ) # (\DRAM_DQ[5]~input_o  $ (\DRAM_DQ[6]~input_o )))) # (!\DRAM_DQ[4]~input_o  & ((\DRAM_DQ[5]~input_o ) # (\DRAM_DQ[6]~input_o  $ (\DRAM_DQ[7]~input_o ))))

	.dataa(\DRAM_DQ[5]~input_o ),
	.datab(\DRAM_DQ[4]~input_o ),
	.datac(\DRAM_DQ[6]~input_o ),
	.datad(\DRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr7~0 .lut_mask = 16'hEF7A;
defparam \WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N8
fiftyfivenm_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N8
fiftyfivenm_lcell_comb \WideOr20~0 (
// Equation(s):
// \WideOr20~0_combout  = (\DRAM_DQ[10]~input_o  & (!\DRAM_DQ[9]~input_o  & (\DRAM_DQ[11]~input_o  $ (!\DRAM_DQ[8]~input_o )))) # (!\DRAM_DQ[10]~input_o  & (\DRAM_DQ[8]~input_o  & (\DRAM_DQ[11]~input_o  $ (!\DRAM_DQ[9]~input_o ))))

	.dataa(\DRAM_DQ[10]~input_o ),
	.datab(\DRAM_DQ[11]~input_o ),
	.datac(\DRAM_DQ[8]~input_o ),
	.datad(\DRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr20~0 .lut_mask = 16'h4092;
defparam \WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N10
fiftyfivenm_lcell_comb \WideOr19~0 (
// Equation(s):
// \WideOr19~0_combout  = (\DRAM_DQ[11]~input_o  & ((\DRAM_DQ[8]~input_o  & ((\DRAM_DQ[9]~input_o ))) # (!\DRAM_DQ[8]~input_o  & (\DRAM_DQ[10]~input_o )))) # (!\DRAM_DQ[11]~input_o  & (\DRAM_DQ[10]~input_o  & (\DRAM_DQ[8]~input_o  $ (\DRAM_DQ[9]~input_o ))))

	.dataa(\DRAM_DQ[10]~input_o ),
	.datab(\DRAM_DQ[11]~input_o ),
	.datac(\DRAM_DQ[8]~input_o ),
	.datad(\DRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr19~0 .lut_mask = 16'hCA28;
defparam \WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N16
fiftyfivenm_lcell_comb \WideOr18~0 (
// Equation(s):
// \WideOr18~0_combout  = (\DRAM_DQ[10]~input_o  & (\DRAM_DQ[11]~input_o  & ((\DRAM_DQ[9]~input_o ) # (!\DRAM_DQ[8]~input_o )))) # (!\DRAM_DQ[10]~input_o  & (!\DRAM_DQ[11]~input_o  & (!\DRAM_DQ[8]~input_o  & \DRAM_DQ[9]~input_o )))

	.dataa(\DRAM_DQ[10]~input_o ),
	.datab(\DRAM_DQ[11]~input_o ),
	.datac(\DRAM_DQ[8]~input_o ),
	.datad(\DRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr18~0 .lut_mask = 16'h8908;
defparam \WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N2
fiftyfivenm_lcell_comb \WideOr17~0 (
// Equation(s):
// \WideOr17~0_combout  = (\DRAM_DQ[8]~input_o  & (\DRAM_DQ[10]~input_o  $ (((!\DRAM_DQ[9]~input_o ))))) # (!\DRAM_DQ[8]~input_o  & ((\DRAM_DQ[10]~input_o  & (!\DRAM_DQ[11]~input_o  & !\DRAM_DQ[9]~input_o )) # (!\DRAM_DQ[10]~input_o  & (\DRAM_DQ[11]~input_o  
// & \DRAM_DQ[9]~input_o ))))

	.dataa(\DRAM_DQ[10]~input_o ),
	.datab(\DRAM_DQ[11]~input_o ),
	.datac(\DRAM_DQ[8]~input_o ),
	.datad(\DRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr17~0 .lut_mask = 16'hA452;
defparam \WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N0
fiftyfivenm_lcell_comb \WideOr16~0 (
// Equation(s):
// \WideOr16~0_combout  = (\DRAM_DQ[9]~input_o  & (((!\DRAM_DQ[11]~input_o  & \DRAM_DQ[8]~input_o )))) # (!\DRAM_DQ[9]~input_o  & ((\DRAM_DQ[10]~input_o  & (!\DRAM_DQ[11]~input_o )) # (!\DRAM_DQ[10]~input_o  & ((\DRAM_DQ[8]~input_o )))))

	.dataa(\DRAM_DQ[10]~input_o ),
	.datab(\DRAM_DQ[11]~input_o ),
	.datac(\DRAM_DQ[8]~input_o ),
	.datad(\DRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr16~0 .lut_mask = 16'h3072;
defparam \WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N30
fiftyfivenm_lcell_comb \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = (\DRAM_DQ[10]~input_o  & (\DRAM_DQ[8]~input_o  & (\DRAM_DQ[11]~input_o  $ (\DRAM_DQ[9]~input_o )))) # (!\DRAM_DQ[10]~input_o  & (!\DRAM_DQ[11]~input_o  & ((\DRAM_DQ[8]~input_o ) # (\DRAM_DQ[9]~input_o ))))

	.dataa(\DRAM_DQ[10]~input_o ),
	.datab(\DRAM_DQ[11]~input_o ),
	.datac(\DRAM_DQ[8]~input_o ),
	.datad(\DRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr15~0 .lut_mask = 16'h3190;
defparam \WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y40_N12
fiftyfivenm_lcell_comb \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = (\DRAM_DQ[8]~input_o  & ((\DRAM_DQ[11]~input_o ) # (\DRAM_DQ[10]~input_o  $ (\DRAM_DQ[9]~input_o )))) # (!\DRAM_DQ[8]~input_o  & ((\DRAM_DQ[9]~input_o ) # (\DRAM_DQ[10]~input_o  $ (\DRAM_DQ[11]~input_o ))))

	.dataa(\DRAM_DQ[10]~input_o ),
	.datab(\DRAM_DQ[11]~input_o ),
	.datac(\DRAM_DQ[8]~input_o ),
	.datad(\DRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr14~0 .lut_mask = 16'hDFE6;
defparam \WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N8
fiftyfivenm_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N15
fiftyfivenm_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N1
fiftyfivenm_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y31_N22
fiftyfivenm_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .listen_to_nsleep_signal = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N16
fiftyfivenm_lcell_comb \WideOr27~0 (
// Equation(s):
// \WideOr27~0_combout  = (\DRAM_DQ[14]~input_o  & (!\DRAM_DQ[13]~input_o  & (\DRAM_DQ[12]~input_o  $ (!\DRAM_DQ[15]~input_o )))) # (!\DRAM_DQ[14]~input_o  & (\DRAM_DQ[12]~input_o  & (\DRAM_DQ[15]~input_o  $ (!\DRAM_DQ[13]~input_o ))))

	.dataa(\DRAM_DQ[12]~input_o ),
	.datab(\DRAM_DQ[14]~input_o ),
	.datac(\DRAM_DQ[15]~input_o ),
	.datad(\DRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr27~0 .lut_mask = 16'h2086;
defparam \WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N18
fiftyfivenm_lcell_comb \WideOr26~0 (
// Equation(s):
// \WideOr26~0_combout  = (\DRAM_DQ[15]~input_o  & ((\DRAM_DQ[12]~input_o  & ((\DRAM_DQ[13]~input_o ))) # (!\DRAM_DQ[12]~input_o  & (\DRAM_DQ[14]~input_o )))) # (!\DRAM_DQ[15]~input_o  & (\DRAM_DQ[14]~input_o  & (\DRAM_DQ[12]~input_o  $ (\DRAM_DQ[13]~input_o 
// ))))

	.dataa(\DRAM_DQ[12]~input_o ),
	.datab(\DRAM_DQ[14]~input_o ),
	.datac(\DRAM_DQ[15]~input_o ),
	.datad(\DRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr26~0 .lut_mask = 16'hE448;
defparam \WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N20
fiftyfivenm_lcell_comb \WideOr25~0 (
// Equation(s):
// \WideOr25~0_combout  = (\DRAM_DQ[14]~input_o  & (\DRAM_DQ[15]~input_o  & ((\DRAM_DQ[13]~input_o ) # (!\DRAM_DQ[12]~input_o )))) # (!\DRAM_DQ[14]~input_o  & (!\DRAM_DQ[12]~input_o  & (!\DRAM_DQ[15]~input_o  & \DRAM_DQ[13]~input_o )))

	.dataa(\DRAM_DQ[12]~input_o ),
	.datab(\DRAM_DQ[14]~input_o ),
	.datac(\DRAM_DQ[15]~input_o ),
	.datad(\DRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr25~0 .lut_mask = 16'hC140;
defparam \WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N30
fiftyfivenm_lcell_comb \WideOr24~0 (
// Equation(s):
// \WideOr24~0_combout  = (\DRAM_DQ[12]~input_o  & (\DRAM_DQ[14]~input_o  $ (((!\DRAM_DQ[13]~input_o ))))) # (!\DRAM_DQ[12]~input_o  & ((\DRAM_DQ[14]~input_o  & (!\DRAM_DQ[15]~input_o  & !\DRAM_DQ[13]~input_o )) # (!\DRAM_DQ[14]~input_o  & 
// (\DRAM_DQ[15]~input_o  & \DRAM_DQ[13]~input_o ))))

	.dataa(\DRAM_DQ[12]~input_o ),
	.datab(\DRAM_DQ[14]~input_o ),
	.datac(\DRAM_DQ[15]~input_o ),
	.datad(\DRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr24~0 .lut_mask = 16'h9826;
defparam \WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N4
fiftyfivenm_lcell_comb \WideOr23~0 (
// Equation(s):
// \WideOr23~0_combout  = (\DRAM_DQ[13]~input_o  & (\DRAM_DQ[12]~input_o  & ((!\DRAM_DQ[15]~input_o )))) # (!\DRAM_DQ[13]~input_o  & ((\DRAM_DQ[14]~input_o  & ((!\DRAM_DQ[15]~input_o ))) # (!\DRAM_DQ[14]~input_o  & (\DRAM_DQ[12]~input_o ))))

	.dataa(\DRAM_DQ[12]~input_o ),
	.datab(\DRAM_DQ[14]~input_o ),
	.datac(\DRAM_DQ[15]~input_o ),
	.datad(\DRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr23~0 .lut_mask = 16'h0A2E;
defparam \WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N2
fiftyfivenm_lcell_comb \WideOr22~0 (
// Equation(s):
// \WideOr22~0_combout  = (\DRAM_DQ[12]~input_o  & (\DRAM_DQ[15]~input_o  $ (((\DRAM_DQ[13]~input_o ) # (!\DRAM_DQ[14]~input_o ))))) # (!\DRAM_DQ[12]~input_o  & (!\DRAM_DQ[14]~input_o  & (!\DRAM_DQ[15]~input_o  & \DRAM_DQ[13]~input_o )))

	.dataa(\DRAM_DQ[12]~input_o ),
	.datab(\DRAM_DQ[14]~input_o ),
	.datac(\DRAM_DQ[15]~input_o ),
	.datad(\DRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr22~0 .lut_mask = 16'h0B82;
defparam \WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N24
fiftyfivenm_lcell_comb \WideOr21~0 (
// Equation(s):
// \WideOr21~0_combout  = (\DRAM_DQ[12]~input_o  & ((\DRAM_DQ[15]~input_o ) # (\DRAM_DQ[14]~input_o  $ (\DRAM_DQ[13]~input_o )))) # (!\DRAM_DQ[12]~input_o  & ((\DRAM_DQ[13]~input_o ) # (\DRAM_DQ[14]~input_o  $ (\DRAM_DQ[15]~input_o ))))

	.dataa(\DRAM_DQ[12]~input_o ),
	.datab(\DRAM_DQ[14]~input_o ),
	.datac(\DRAM_DQ[15]~input_o ),
	.datad(\DRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr21~0 .lut_mask = 16'hF7BC;
defparam \WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N22
fiftyfivenm_io_ibuf \MAX10_CLK2_50~input (
	.i(MAX10_CLK2_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK2_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK2_50~input .bus_hold = "false";
defparam \MAX10_CLK2_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y54_N29
fiftyfivenm_io_ibuf \ARDUINO_RESET_N~input (
	.i(ARDUINO_RESET_N),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_RESET_N~input_o ));
// synopsys translate_off
defparam \ARDUINO_RESET_N~input .bus_hold = "false";
defparam \ARDUINO_RESET_N~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N29
fiftyfivenm_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N29
fiftyfivenm_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
fiftyfivenm_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
fiftyfivenm_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
fiftyfivenm_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
fiftyfivenm_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N29
fiftyfivenm_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N22
fiftyfivenm_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
fiftyfivenm_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
fiftyfivenm_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
fiftyfivenm_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
fiftyfivenm_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
fiftyfivenm_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
fiftyfivenm_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
fiftyfivenm_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
fiftyfivenm_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
fiftyfivenm_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
fiftyfivenm_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N15
fiftyfivenm_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
fiftyfivenm_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
fiftyfivenm_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N29
fiftyfivenm_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
fiftyfivenm_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
fiftyfivenm_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
fiftyfivenm_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N15
fiftyfivenm_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
fiftyfivenm_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N22
fiftyfivenm_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
fiftyfivenm_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
fiftyfivenm_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .listen_to_nsleep_signal = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign DRAM_ADDR[0] = \DRAM_ADDR[0]~output_o ;

assign DRAM_ADDR[1] = \DRAM_ADDR[1]~output_o ;

assign DRAM_ADDR[2] = \DRAM_ADDR[2]~output_o ;

assign DRAM_ADDR[3] = \DRAM_ADDR[3]~output_o ;

assign DRAM_ADDR[4] = \DRAM_ADDR[4]~output_o ;

assign DRAM_ADDR[5] = \DRAM_ADDR[5]~output_o ;

assign DRAM_ADDR[6] = \DRAM_ADDR[6]~output_o ;

assign DRAM_ADDR[7] = \DRAM_ADDR[7]~output_o ;

assign DRAM_ADDR[8] = \DRAM_ADDR[8]~output_o ;

assign DRAM_ADDR[9] = \DRAM_ADDR[9]~output_o ;

assign DRAM_ADDR[10] = \DRAM_ADDR[10]~output_o ;

assign DRAM_ADDR[11] = \DRAM_ADDR[11]~output_o ;

assign DRAM_ADDR[12] = \DRAM_ADDR[12]~output_o ;

assign DRAM_BA[0] = \DRAM_BA[0]~output_o ;

assign DRAM_BA[1] = \DRAM_BA[1]~output_o ;

assign DRAM_CAS_N = \DRAM_CAS_N~output_o ;

assign DRAM_CKE = \DRAM_CKE~output_o ;

assign DRAM_CLK = \DRAM_CLK~output_o ;

assign DRAM_CS_N = \DRAM_CS_N~output_o ;

assign DRAM_LDQM = \DRAM_LDQM~output_o ;

assign DRAM_RAS_N = \DRAM_RAS_N~output_o ;

assign DRAM_UDQM = \DRAM_UDQM~output_o ;

assign DRAM_WE_N = \DRAM_WE_N~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[7] = \HEX0[7]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[7] = \HEX1[7]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[7] = \HEX2[7]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[7] = \HEX3[7]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[7] = \HEX4[7]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[7] = \HEX5[7]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign ARDUINO_RESET_N = \ARDUINO_RESET_N~output_o ;

assign GPIO[0] = \GPIO[0]~output_o ;

assign GPIO[1] = \GPIO[1]~output_o ;

assign GPIO[2] = \GPIO[2]~output_o ;

assign GPIO[3] = \GPIO[3]~output_o ;

assign GPIO[4] = \GPIO[4]~output_o ;

assign GPIO[5] = \GPIO[5]~output_o ;

assign GPIO[6] = \GPIO[6]~output_o ;

assign GPIO[7] = \GPIO[7]~output_o ;

assign GPIO[8] = \GPIO[8]~output_o ;

assign GPIO[9] = \GPIO[9]~output_o ;

assign GPIO[10] = \GPIO[10]~output_o ;

assign GPIO[11] = \GPIO[11]~output_o ;

assign GPIO[12] = \GPIO[12]~output_o ;

assign GPIO[13] = \GPIO[13]~output_o ;

assign GPIO[14] = \GPIO[14]~output_o ;

assign GPIO[15] = \GPIO[15]~output_o ;

assign GPIO[16] = \GPIO[16]~output_o ;

assign GPIO[17] = \GPIO[17]~output_o ;

assign GPIO[18] = \GPIO[18]~output_o ;

assign GPIO[19] = \GPIO[19]~output_o ;

assign GPIO[20] = \GPIO[20]~output_o ;

assign GPIO[21] = \GPIO[21]~output_o ;

assign GPIO[22] = \GPIO[22]~output_o ;

assign GPIO[23] = \GPIO[23]~output_o ;

assign GPIO[24] = \GPIO[24]~output_o ;

assign GPIO[25] = \GPIO[25]~output_o ;

assign GPIO[26] = \GPIO[26]~output_o ;

assign GPIO[27] = \GPIO[27]~output_o ;

assign GPIO[28] = \GPIO[28]~output_o ;

assign GPIO[29] = \GPIO[29]~output_o ;

assign GPIO[30] = \GPIO[30]~output_o ;

assign GPIO[31] = \GPIO[31]~output_o ;

assign GPIO[32] = \GPIO[32]~output_o ;

assign GPIO[33] = \GPIO[33]~output_o ;

assign GPIO[34] = \GPIO[34]~output_o ;

assign GPIO[35] = \GPIO[35]~output_o ;

assign DRAM_DQ[0] = \DRAM_DQ[0]~output_o ;

assign DRAM_DQ[1] = \DRAM_DQ[1]~output_o ;

assign DRAM_DQ[2] = \DRAM_DQ[2]~output_o ;

assign DRAM_DQ[3] = \DRAM_DQ[3]~output_o ;

assign DRAM_DQ[4] = \DRAM_DQ[4]~output_o ;

assign DRAM_DQ[5] = \DRAM_DQ[5]~output_o ;

assign DRAM_DQ[6] = \DRAM_DQ[6]~output_o ;

assign DRAM_DQ[7] = \DRAM_DQ[7]~output_o ;

assign DRAM_DQ[8] = \DRAM_DQ[8]~output_o ;

assign DRAM_DQ[9] = \DRAM_DQ[9]~output_o ;

assign DRAM_DQ[10] = \DRAM_DQ[10]~output_o ;

assign DRAM_DQ[11] = \DRAM_DQ[11]~output_o ;

assign DRAM_DQ[12] = \DRAM_DQ[12]~output_o ;

assign DRAM_DQ[13] = \DRAM_DQ[13]~output_o ;

assign DRAM_DQ[14] = \DRAM_DQ[14]~output_o ;

assign DRAM_DQ[15] = \DRAM_DQ[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
