{
	"name": "hdlconvertor",
	"project": "hdlconv",
	"should_fail": "0",
	"paths": [
		["tests", "hdlconvertor", "tests", "sv_test", "*"],
		["tests", "hdlconvertor", "tests", "verilog"]
	],
	"matches": ["*.sv", "*.v"],
	"blacklist": ["p12.sv", "p940.sv", "directive_verilogpp.v"]
}
