<profile>

<section name = "Vitis HLS Report for 'winograd'" level="0">
<item name = "Date">Tue Sep 23 21:11:02 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">convolution_accelerator</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">virtexu</item>
<item name = "Target device">xcvu440_CIV-flgb2377-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">96, 96, 0.960 us, 0.960 us, 97, 97, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_winograd_Pipeline_read_g_fu_234">winograd_Pipeline_read_g, 11, 11, 0.110 us, 0.110 us, 10, 10, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_winograd_Pipeline_read_d_fu_250">winograd_Pipeline_read_d, 18, 18, 0.180 us, 0.180 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_winograd_Pipeline_compute_Y_fu_269">winograd_Pipeline_compute_Y, 4, 4, 40.000 ns, 40.000 ns, 3, 3, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 21, 4619, 3530, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 879, 1005, -</column>
<column name="Register">-, -, 895, -, -</column>
<specialColumn name="Available SLR">1680, 960, 1688640, 844320, 0</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 2, ~0, ~0, 100</specialColumn>
<specialColumn name="Available">5040, 2880, 5065920, 2532960, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_s_axi_U">CTRL_s_axi, 0, 0, 246, 424, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U39">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 206, 0</column>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U34">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 206, 0</column>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U35">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 206, 0</column>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U36">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 206, 0</column>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U37">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 206, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U40">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 140, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U41">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 140, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U42">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 140, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U38">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 206, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 770, 722, 0</column>
<column name="grp_winograd_Pipeline_compute_Y_fu_269">winograd_Pipeline_compute_Y, 0, 0, 285, 183, 0</column>
<column name="grp_winograd_Pipeline_read_d_fu_250">winograd_Pipeline_read_d, 0, 0, 878, 273, 0</column>
<column name="grp_winograd_Pipeline_read_g_fu_234">winograd_Pipeline_read_g, 0, 0, 781, 272, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="xor_ln93_2_fu_574_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln93_fu_609_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">279, 65, 1, 65</column>
<column name="gmem_0_ARADDR">26, 5, 64, 320</column>
<column name="gmem_0_ARLEN">26, 5, 32, 160</column>
<column name="gmem_0_ARVALID">20, 4, 1, 4</column>
<column name="gmem_0_RREADY">14, 3, 1, 3</column>
<column name="gmem_0_WDATA">26, 5, 32, 160</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_281_opcode">14, 3, 2, 6</column>
<column name="grp_fu_281_p0">51, 10, 32, 320</column>
<column name="grp_fu_281_p1">53, 11, 32, 352</column>
<column name="grp_fu_285_opcode">14, 3, 2, 6</column>
<column name="grp_fu_285_p0">51, 10, 32, 320</column>
<column name="grp_fu_285_p1">53, 11, 32, 352</column>
<column name="grp_fu_289_opcode">14, 3, 2, 6</column>
<column name="grp_fu_289_p0">49, 9, 32, 288</column>
<column name="grp_fu_289_p1">43, 8, 32, 256</column>
<column name="grp_fu_293_opcode">14, 3, 2, 6</column>
<column name="grp_fu_293_p0">26, 5, 32, 160</column>
<column name="grp_fu_293_p1">26, 5, 32, 160</column>
<column name="grp_fu_297_p0">14, 3, 32, 96</column>
<column name="grp_fu_297_p1">14, 3, 32, 96</column>
<column name="grp_fu_308_p0">31, 6, 32, 192</column>
<column name="grp_fu_308_p1">20, 4, 32, 128</column>
<column name="grp_fu_313_p0">31, 6, 32, 192</column>
<column name="grp_fu_313_p1">20, 4, 32, 128</column>
<column name="grp_fu_318_p0">20, 4, 32, 128</column>
<column name="grp_fu_318_p1">20, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add170_2_reg_909">32, 0, 32, 0</column>
<column name="add230_1_reg_933">32, 0, 32, 0</column>
<column name="ap_CS_fsm">64, 0, 64, 0</column>
<column name="gmem_addr_2_reg_826">64, 0, 64, 0</column>
<column name="grp_winograd_Pipeline_compute_Y_fu_269_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_winograd_Pipeline_read_d_fu_250_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_winograd_Pipeline_read_g_fu_234_ap_start_reg">1, 0, 1, 0</column>
<column name="mul266_1_reg_938">32, 0, 32, 0</column>
<column name="mul_1_2_reg_916">32, 0, 32, 0</column>
<column name="reg_323">32, 0, 32, 0</column>
<column name="reg_331">32, 0, 32, 0</column>
<column name="reg_342">32, 0, 32, 0</column>
<column name="reg_351">32, 0, 32, 0</column>
<column name="reg_361">32, 0, 32, 0</column>
<column name="reg_370">32, 0, 32, 0</column>
<column name="reg_376">32, 0, 32, 0</column>
<column name="reg_383">32, 0, 32, 0</column>
<column name="reg_389">32, 0, 32, 0</column>
<column name="reg_395">32, 0, 32, 0</column>
<column name="reg_401">32, 0, 32, 0</column>
<column name="reg_408">32, 0, 32, 0</column>
<column name="sub131_1_reg_923">32, 0, 32, 0</column>
<column name="sub160_2_reg_903">32, 0, 32, 0</column>
<column name="sub1_reg_897">32, 0, 32, 0</column>
<column name="sub209_1_reg_928">32, 0, 32, 0</column>
<column name="trunc_ln1_reg_820">62, 0, 62, 0</column>
<column name="trunc_ln_reg_814">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, winograd, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, winograd, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, winograd, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
