LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;

ENTITY B_A_S IS
    PORT (
        A     : IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
        B     : IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
        Mode  : IN  STD_LOGIC;  -- 0 for addition, 1 for subtraction
        Sum   : OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
        Carry : OUT STD_LOGIC
    );
END B_A_S;

ARCHITECTURE Behavioral OF B_A_S IS
    SIGNAL B_twos_complement : STD_LOGIC_VECTOR (3 DOWNTO 0);

BEGIN
    -- Compute 2's complement of B if Mode = 1
    B_twos_complement <= (B XOR (Mode & Mode & Mode & Mode)) + Mode;
   -- SIGNAL Carry_internal : STD_LOGIC;
    -- Perform addition
    PROCESS (A, B_twos_complement, Mode)
    VARIABLE Temp : STD_LOGIC_VECTOR (4 DOWNTO 0);
    BEGIN
        Temp := ('0' & A) + ('0' & B_twos_complement);
        Sum <= Temp(3 DOWNTO 0);
        Carry <= Temp(4); -- Carry out
    END PROCESS;
END Behavioral;
