%\begin{frame}{Experiment Setup}
%
%We implement our algorithms in the following setting:
%
%\begin{itemize}
%\item Plain-C code
%\item Compiled by {\tt arm-none-eabi-gcc 10.3.1}
%\item Using ChipWhisperer with target board STM32F303 with an Arm Cortex-M4 MCU
%\item Clock: 7.38MHz
%\item We compare the result with the reference implementation of the NIST Round-3 Submission of \textsc{Falcon} \cite{NISTPQC-R3:FALCON20}.
%\end{itemize}
%
%\end{frame}



\begin{frame}{Performance Evaluation on ARM Cortex-M4}


%\begin{tabular}{r l  r r r} 
%\toprule
%\multicolumn{2}{c}{ \multirow{2}{*}{\textbf{Algorithm}} } & \multicolumn{3}{c}{ \textbf{Cycles} } \\ \cline{3-5}
%\multicolumn{2}{c}{} & \textbf{Unmasked} & \textbf{2 Shares} & \textbf{3 Shares} \\
%\midrule
%
%\multirow{6}{5em}{\hfil {\sf SecFprMul}}
%& \textbf{Total} & \textbf{308} & \textbf{7134 ($\mathbf{23 \times}$)} & \textbf{36388} \\
%& \quad 128-bit ${\sf A2B}$ & - & 1619 & 19253 \\ 
%& \quad 64-bit ${\sf SecNonzero}$ & - & 389 & 1350 \\
%& \quad Two 16-bit ${\sf SecNonzero}$ & - & 662 & 2012 \\ 
%& \quad ${\sf SecFPR}$ & - & 3362 & 10813\\
%& \#randombytes & - & 333  & 2005 \\
%
%\midrule
% 
%\multirow{8}{5em}{\hfil {\sf SecFprAdd}}
%& \textbf{Total} & \textbf{487} & \textbf{17154} & \textbf{48291} \\
%& \quad Three 64-bit ${\sf SecAdd}$ & - & 6990 & 16956 \\ 
%& \quad Two 16-bit ${\sf B2A}$ & - & 88 & 332 \\ 
%& \quad 16-bit ${\sf A2B}$ & - & 146  & 2267  \\
%& \quad ${\sf SecFprUrsh}$ & - & 1112 & 3214 \\
%& \quad ${\sf SecFprNorm64}$ & - & 2846 & 7270 \\
%& \quad ${\sf SecFPR}$ & - & 3362  & 10813 \\
%& \#randombytes & - & 849 & 2691  \\
%
%\bottomrule
%\medskip
%\end{tabular}

\begin{table}[ht]
\footnotesize
\centering
\begin{tabular}{r l r r@{\hspace{2pt}}l r@{\hspace{2pt}}l} 
\toprule
\multicolumn{2}{c}{ \multirow{2}{*}{\textbf{Algorithm}} } & \multicolumn{5}{c}{ \textbf{Cycles} } \\ \cline{3-7}
\multicolumn{2}{c}{} & \textbf{Unmasked} & \multicolumn{2}{c}{\textbf{2 Shares}} & \multicolumn{2}{c}{\textbf{3 Shares}} \\
\midrule

\multirow{6}{5em}{\hfil {\sf SecFprMul}}
& \textbf{Total} & \textbf{308} & \textbf{7134} & ($\mathbf{23 \times}$)  & \textbf{36388} & ($\mathbf{118 \times}$)  \\
& \textcolor<2>{red}{\quad 128-bit ${\sf A2B}$} & - & \textcolor<2>{red}{1619} & & \textcolor<2>{red}{19253} \\ 
& \quad 64-bit ${\sf SecNonzero}$ & - & 389 & & 1350 \\
& \quad Two 16-bit ${\sf SecNonzero}$ & - & 662 & & 2012 \\ 
& \textcolor<2>{red}{\quad ${\sf SecFPR}$} & - & \textcolor<2>{red}{3362} & & \textcolor<2>{red}{10813} \\
& \#randombytes & - & 333  & & 2005 \\

\midrule
 
\multirow{8}{5em}{\hfil {\sf SecFprAdd}}
& \textbf{Total} & \textbf{487} & \textbf{17154} & ($\mathbf{35 \times}$)  & \textbf{48291} & ($\mathbf{99 \times}$) \\
& \textcolor<2>{red}{\quad Three 64-bit ${\sf SecAdd}$} & - & \textcolor<2>{red}{6990} & & \textcolor<2>{red}{16956} \\ 
& \quad Two 16-bit ${\sf B2A}$ & - & 88 & & 332 \\ 
& \quad 16-bit ${\sf A2B}$ & - & 146 &  & 2267  \\
& \quad ${\sf SecFprUrsh}$ & - & 1112 & & 3214 \\
& \quad ${\sf SecFprNorm64}$ & - & 2846 & & 7270 \\
& \textcolor<2>{red}{\quad ${\sf SecFPR}$} & - & \textcolor<2>{red}{3362} &  & \textcolor<2>{red}{10813} \\
& \#randombytes & - & 849 & & 2691  \\

\bottomrule
\medskip
\end{tabular}
\caption{Performance results of each component in Algorithm \ref{alg:SecFPR}, \ref{alg:SecFprMul}, and \ref{alg:SecFprAdd}. We count the cycles for subroutines and the total random numbers used in bytes.}
\label{table:performance:component}
\end{table}


\end{frame}


%\begin{frame}{Performance Evaluation}
%
%Some features:
%\begin{itemize}
%	\item For {\sf SecFprMul}, the cycle counts of 2-shared and 3-shared are about $23\times$ and $118\times$ than the unmasked.
%	\item For {\sf SecFprAdd}, the cycle counts of 2-shared and 3-shared are about $35\times$ and $99\times$ than the unmasked.
%	\item The main bottleneck is the SecAdd and A2B gadgets.
%\end{itemize}
%
%\end{frame}


\begin{frame}{Performance Evaluation on General Purpose CPU}
\medskip

We also test the time for signing one message on Intel-Core i9-12900 KF.
\medskip
%\begin{itemize}
%	\item For 2-shared, and 3-shared, the times are about $7.7 \times$ and $24.9 \times$ than the unmasked.
%	\item For {\sf Falcon-512}, 2-shared takes about 1.9ms, and 3-shared takes about 6.1ms.
%\end{itemize}

\begin{table}
\centering
\begin{tabular}{c r r@{\hspace{2pt}}l r@{\hspace{2pt}}l} 
\toprule
\textbf{Security Level} & \textbf{Unmasked} & \multicolumn{2}{c}{\textbf{2 Shares}} & \multicolumn{2}{c}{\textbf{3 Shares}} \\
\midrule
{\sf Falcon-512} & 246.56 & 1905.55 & ($7.7 \times$) & 6137.25 & $(24.9 \times)$  \\
{\sf Falcon-1024} & 501.62 & 3819.76 & ($7.6 \times$) & 12287.29 & $(24.5 \times)$ \\
\bottomrule
\end{tabular}
\caption{Time (in microseconds) for signing a message on Intel-Core i9-12900KF CPU.}
\label{table:performance:sign}
\end{table}


\end{frame}