m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/sim_reg_dir
T_opt
!s110 1748391067
V5R^;H_HZQlM<@kdC4T[Qa3
04 11 4 work reg_siso_tb fast 0
=6-ac675dfda9e9-6836549a-258-3300
R1
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vreg_siso
2D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v
Z4 !s110 1748391059
!i10b 1
!s100 ARFZCQ]6I[P4_bGUf7n5;3
IFFN^HZzO^lP?Y?VPCVAFO2
R2
w1748390689
8D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v
FD:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v
!i122 8
L0 1 23
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1748391059.000000
!s107 D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vreg_siso_tb
2D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_tf.v
R4
!i10b 1
!s100 X?m:`56UM46o5a6[gFBLE1
IA3TT8X2A3gR:_oj<Y>A<W1
R2
w1748391055
8D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_tf.v
FD:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_tf.v
!i122 9
L0 3 49
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_tf.v|
!i113 0
R8
R3
