
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.018323                       # Number of seconds simulated
sim_ticks                                 18323083064                       # Number of ticks simulated
final_tick                                18323083064                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 360148                       # Simulator instruction rate (inst/s)
host_op_rate                                   369434                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              540938752                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650300                       # Number of bytes of host memory used
host_seconds                                    33.87                       # Real time elapsed on the host
sim_insts                                    12199196                       # Number of instructions simulated
sim_ops                                      12513737                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1111                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           72640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          120768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              193408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        72640                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          72640                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2880                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2880                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1135                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1887                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3022                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            45                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  45                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3964398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6591031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               10555429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3964398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3964398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          157179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                157179                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          157179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3964398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6591031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              10712608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        45.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1135.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1881.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.025550761540                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             1                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             1                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7107                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  15                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3022                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          45                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3022                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        45                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  193024                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      384                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     1024                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   193408                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  2880                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                181                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                148                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                244                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                245                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                263                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                211                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                257                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               188                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               175                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               160                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               178                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               166                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  6                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    18322749764                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3022                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    45                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2874                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      134                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          910                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     212.465934                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    131.836494                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    241.768972                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           514     56.48%     56.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           95     10.44%     66.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          142     15.60%     82.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           70      7.69%     90.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           14      1.54%     91.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           21      2.31%     94.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      1.21%     95.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      0.44%     95.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           39      4.29%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           910                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            2988                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean    2988.000000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev            nan                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2944-3071            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              1                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev            nan                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              1                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        72640                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       120384                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         1024                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 3964398.335491822101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 6570073.364810676314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 55885.791513541109                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1135                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1887                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           45                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     45832187                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    285518803                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  38560251659                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     40380.78                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    151308.32                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 856894481.31                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     274800990                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                331350990                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    15080000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      91114.39                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                109864.39                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         10.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      10.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.08                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.08                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        2.14                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2106                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       12                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  69.83                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 26.67                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     5974160.34                       # Average gap between requests
system.mem_ctrl.pageHitRate                     69.19                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2970240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1567335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 11488260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                   78300                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          173328480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              52777440                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              12898560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        583810530                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        306567840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3914737860                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              5060224845                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             276.166671                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           18173287244                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      27094441                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       73320000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   16095114612                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    798329447                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       48896736                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1280327828                       # Time in different power states
system.mem_ctrl_1.actEnergy                   3555720                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1886115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10045980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                    5220                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          463438560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             105277860                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              43679520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1373190990                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       1002087840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3154660080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              6157827885                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             336.069419                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           17978431723                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      97453726                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      196040000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   12357482486                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   2609614005                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       51087787                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   3011405060                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1047286                       # Number of BP lookups
system.cpu.branchPred.condPredicted            752446                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             34402                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               849617                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  842366                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.146557                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  112645                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 64                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             931                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                554                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              377                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          252                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     18323083064                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         16492424                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    12199196                       # Number of instructions committed
system.cpu.committedOps                      12513737                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                         94755                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.351927                       # CPI: cycles per instruction
system.cpu.ipc                               0.739685                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5553542     44.38%     44.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                    259      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     44.38% # Class of committed instruction
system.cpu.op_class_0::MemRead                5610370     44.83%     89.22% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1349550     10.78%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               16      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 12513737                       # Class of committed instruction
system.cpu.tickCycles                        15622096                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          870328                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions            4759299                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions           5800392                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1227986                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.452926                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6750420                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5050                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1336.716832                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255530                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.452926                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991119                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991119                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27015242                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27015242                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5401428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5401428                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1343842                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1343842                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      6745270                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6745270                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6745270                       # number of overall hits
system.cpu.dcache.overall_hits::total         6745270                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2493                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         4685                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4685                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         7178                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7178                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7178                       # number of overall misses
system.cpu.dcache.overall_misses::total          7178                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    134518769                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    134518769                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    665223471                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    665223471                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    799742240                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    799742240                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    799742240                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    799742240                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5403921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5403921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1348527                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1348527                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6752448                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6752448                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6752448                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6752448                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000461                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003474                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001063                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001063                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53958.591657                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53958.591657                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 141990.068517                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 141990.068517                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 111415.748119                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 111415.748119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 111415.748119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 111415.748119                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4026                       # number of writebacks
system.cpu.dcache.writebacks::total              4026                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2105                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         2128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2128                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2128                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2470                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2470                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2580                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2580                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5050                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5050                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5050                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    126392915                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    126392915                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    441745821                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    441745821                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    568138736                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    568138736                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    568138736                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    568138736                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001913                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001913                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000748                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000748                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000748                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000748                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 51171.220648                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51171.220648                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 171219.310465                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 171219.310465                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 112502.720000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 112502.720000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 112502.720000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 112502.720000                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4538                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           486.967839                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3308757                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2443.690547                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123321                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.967839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.951109                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.951109                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6618870                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6618870                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3307403                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3307403                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3307403                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3307403                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3307403                       # number of overall hits
system.cpu.icache.overall_hits::total         3307403                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1355                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1355                       # number of overall misses
system.cpu.icache.overall_misses::total          1355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    158468596                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    158468596                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    158468596                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    158468596                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    158468596                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    158468596                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3308758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3308758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3308758                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3308758                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3308758                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3308758                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000410                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000410                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000410                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000410                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000410                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000410                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 116950.993358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 116950.993358                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 116950.993358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 116950.993358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 116950.993358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 116950.993358                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155460008                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155460008                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155460008                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155460008                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155460008                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155460008                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000410                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000410                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000410                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000410                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000410                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000410                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 114730.633210                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 114730.633210                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 114730.633210                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 114730.633210                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 114730.633210                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 114730.633210                       # average overall mshr miss latency
system.cpu.icache.replacements                    847                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         1874.185557                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs              10416                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             3025                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             3.443306                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            98879                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     2.934380                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   671.856257                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data  1199.394921                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.001433                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.328055                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.585642                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.915130                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3          665                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4         1077                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses            86473                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses           86473                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks         4026                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total         4026                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data         1130                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total         1130                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst          219                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data         2019                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total         2238                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst          219                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data         3149                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total            3368                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst          219                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data         3149                       # number of overall hits
system.cpu.l2cache.overall_hits::total           3368                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data         1450                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total         1450                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst         1136                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          451                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total         1587                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst         1136                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data         1901                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          3037                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst         1136                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data         1901                       # number of overall misses
system.cpu.l2cache.overall_misses::total         3037                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data    395100486                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    395100486                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst    142517969                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     52342543                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total    194860512                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst    142517969                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data    447443029                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    589960998                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst    142517969                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data    447443029                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    589960998                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks         4026                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total         4026                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data         2580                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total         2580                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst         1355                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data         2470                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         3825                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst         1355                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data         5050                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         6405                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst         1355                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data         5050                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         6405                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.562016                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.562016                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.838376                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.182591                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.414902                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.838376                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.376436                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.474161                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.838376                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.376436                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.474161                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 272483.093793                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 272483.093793                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 125455.958627                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 116058.853659                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 122785.451796                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 125455.958627                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 235372.450815                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 194257.819559                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 125455.958627                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 235372.450815                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 194257.819559                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks           45                       # number of writebacks
system.cpu.l2cache.writebacks::total               45                       # number of writebacks
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data           14                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data           14                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data           14                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data         1450                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total         1450                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1136                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          437                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total         1573                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst         1136                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data         1887                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         3023                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst         1136                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data         1887                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         3023                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    362881486                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    362881486                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117298269                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     41164772                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total    158463041                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst    117298269                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data    404046258                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    521344527                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst    117298269                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data    404046258                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    521344527                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.562016                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.562016                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.838376                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.176923                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.411242                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.838376                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.373663                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.471975                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.838376                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.373663                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.471975                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 250263.093793                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 250263.093793                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 103255.518486                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94198.562929                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 100739.377622                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 103255.518486                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 214120.963434                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 172459.320873                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 103255.518486                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 214120.963434                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 172459.320873                       # average overall mshr miss latency
system.cpu.l2cache.replacements                   977                       # number of replacements
system.l2bus.snoop_filter.tot_requests          11790                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         5400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          107                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              280                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          280                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3824                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4071                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2291                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2580                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2580                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3825                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         3556                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        14638                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   18194                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        86656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       580864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   667520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               977                       # Total snoops (count)
system.l2bus.snoopTraffic                        2880                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               7382                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.054457                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.226932                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     6980     94.55%     94.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                      402      5.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 7382                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             30990234                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             7521470                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            28068290                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          3719                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  18323083064                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1572                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           45                       # Transaction distribution
system.membus.trans_dist::CleanEvict              652                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1450                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1450                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1572                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         6741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port       196288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  196288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3022                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3022    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3022                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4331789                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           18737506                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
