module tbb5 ();
  parameter na = 500*500;
  wire [31:0] out_c;
  wire [31:0] do;
  reg [7:0] r,g,b;
  wire [7:0] out;
  reg [7:0] red [na-1:0];
  reg [7:0] green [na-1:0];
  reg [7:0] blue [na-1:0];
  reg [7:0] Verilog;
  reg ivl = 1;
  reg ovl = 1;
  reg clk = 0;
  integer i;
initial begin
  $readmemb("red8b.txt", red);
  $readmemb("green8b.txt", green);
  $readmemb("blue8b.txt", blue);
  Verilog = $fopen("Verilog.txt");
#6;
for ( i = 0; i <= na; i= i + 1) 
   begin
    r = red[i];
    g = green[i];
    b = blue [i];
    $fdisplay(product333,"%d",out);
    #60;
  end
  $finish;
end
   always @ clk begin
      #10 clk <= ~clk;
   end
   always @ivl begin
      #15 ivl <= ~ivl;
   end
   always @ivl begin
      #20 ovl <= ~ovl;
   end

all3 haha256 (ivl,clk,r,g,b, ovl, out, out_c,do);
endmodule