// Seed: 81137639
module module_0 (
    output wand id_0,
    output tri  id_1
);
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    input supply0 id_4,
    input wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input tri1 id_8,
    input uwire id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri1 id_12,
    input tri id_13,
    output supply0 id_14,
    input tri0 id_15,
    output supply1 id_16,
    output tri1 id_17,
    input wire id_18,
    output tri0 id_19,
    output tri id_20,
    input wand id_21,
    input tri0 id_22,
    output uwire id_23,
    inout tri0 id_24,
    output wor id_25,
    output tri0 id_26,
    input uwire id_27,
    input tri1 id_28,
    input supply0 id_29,
    input wire id_30,
    input wand id_31,
    output supply0 id_32
    , id_51,
    output supply1 id_33,
    output uwire id_34,
    output wand id_35,
    output wor id_36,
    input wor id_37,
    output tri0 id_38,
    input wand id_39,
    inout supply0 id_40,
    input wor id_41,
    output wor id_42,
    input supply0 id_43,
    output wor id_44,
    input wor id_45,
    input wire id_46,
    output tri0 id_47,
    output wand id_48,
    inout wor id_49
);
  assign id_24 = ~id_18;
  wire id_52;
  module_0 modCall_1 (
      id_34,
      id_17
  );
  assign modCall_1.id_1 = 0;
  wire id_53, id_54;
endmodule
