# VSD-IAT

This repository consists of a practical implication of the FPGA workshop taking into account the case studies of a normal counter and RISC-V (RVMYTH). The report is further divided into 5 days tasks which are highlighted separately and subsequently.
