
PCR102_Truestudio_2_8_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a9c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004098  08008c2c  08008c2c  00018c2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ccc4  0800ccc4  0001ccc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800cccc  0800cccc  0001cccc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ccd0  0800ccd0  0001ccd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001a8  20000000  0800ccd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001f8  200001a8  0800ce7c  000201a8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200003a0  0800ce7c  000203a0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201a8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00039d33  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00008190  00000000  00000000  00059f0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001850  00000000  00000000  000620a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000026f0  00000000  00000000  000638f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00022b31  00000000  00000000  00065fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00016bf8  00000000  00000000  00088b11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000d1ae8  00000000  00000000  0009f709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000d2  00000000  00000000  001711f1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005e20  00000000  00000000  001712c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loc    0000b1fa  00000000  00000000  001770e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001a8 	.word	0x200001a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008c14 	.word	0x08008c14

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ac 	.word	0x200001ac
 80001cc:	08008c14 	.word	0x08008c14

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800056e:	2300      	movs	r3, #0
 8000570:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000572:	2003      	movs	r0, #3
 8000574:	f000 f942 	bl	80007fc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000578:	2000      	movs	r0, #0
 800057a:	f000 f80d 	bl	8000598 <HAL_InitTick>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d002      	beq.n	800058a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000584:	2301      	movs	r3, #1
 8000586:	71fb      	strb	r3, [r7, #7]
 8000588:	e001      	b.n	800058e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800058a:	f002 fed1 	bl	8003330 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800058e:	79fb      	ldrb	r3, [r7, #7]
}
 8000590:	4618      	mov	r0, r3
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}

08000598 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b084      	sub	sp, #16
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005a0:	2300      	movs	r3, #0
 80005a2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80005a4:	4b17      	ldr	r3, [pc, #92]	; (8000604 <HAL_InitTick+0x6c>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d023      	beq.n	80005f4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80005ac:	4b16      	ldr	r3, [pc, #88]	; (8000608 <HAL_InitTick+0x70>)
 80005ae:	681a      	ldr	r2, [r3, #0]
 80005b0:	4b14      	ldr	r3, [pc, #80]	; (8000604 <HAL_InitTick+0x6c>)
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	4619      	mov	r1, r3
 80005b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80005be:	fbb2 f3f3 	udiv	r3, r2, r3
 80005c2:	4618      	mov	r0, r3
 80005c4:	f000 f941 	bl	800084a <HAL_SYSTICK_Config>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d10f      	bne.n	80005ee <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2b0f      	cmp	r3, #15
 80005d2:	d809      	bhi.n	80005e8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005d4:	2200      	movs	r2, #0
 80005d6:	6879      	ldr	r1, [r7, #4]
 80005d8:	f04f 30ff 	mov.w	r0, #4294967295
 80005dc:	f000 f919 	bl	8000812 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005e0:	4a0a      	ldr	r2, [pc, #40]	; (800060c <HAL_InitTick+0x74>)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	6013      	str	r3, [r2, #0]
 80005e6:	e007      	b.n	80005f8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80005e8:	2301      	movs	r3, #1
 80005ea:	73fb      	strb	r3, [r7, #15]
 80005ec:	e004      	b.n	80005f8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80005ee:	2301      	movs	r3, #1
 80005f0:	73fb      	strb	r3, [r7, #15]
 80005f2:	e001      	b.n	80005f8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80005f4:	2301      	movs	r3, #1
 80005f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80005f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	3710      	adds	r7, #16
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	20000004 	.word	0x20000004
 8000608:	20000008 	.word	0x20000008
 800060c:	20000000 	.word	0x20000000

08000610 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000614:	4b06      	ldr	r3, [pc, #24]	; (8000630 <HAL_IncTick+0x20>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	461a      	mov	r2, r3
 800061a:	4b06      	ldr	r3, [pc, #24]	; (8000634 <HAL_IncTick+0x24>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4413      	add	r3, r2
 8000620:	4a04      	ldr	r2, [pc, #16]	; (8000634 <HAL_IncTick+0x24>)
 8000622:	6013      	str	r3, [r2, #0]
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	20000004 	.word	0x20000004
 8000634:	2000026c 	.word	0x2000026c

08000638 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return uwTick;
 800063c:	4b03      	ldr	r3, [pc, #12]	; (800064c <HAL_GetTick+0x14>)
 800063e:	681b      	ldr	r3, [r3, #0]
}
 8000640:	4618      	mov	r0, r3
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	2000026c 	.word	0x2000026c

08000650 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000658:	f7ff ffee 	bl	8000638 <HAL_GetTick>
 800065c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000668:	d005      	beq.n	8000676 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800066a:	4b0a      	ldr	r3, [pc, #40]	; (8000694 <HAL_Delay+0x44>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	461a      	mov	r2, r3
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	4413      	add	r3, r2
 8000674:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000676:	bf00      	nop
 8000678:	f7ff ffde 	bl	8000638 <HAL_GetTick>
 800067c:	4602      	mov	r2, r0
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	1ad3      	subs	r3, r2, r3
 8000682:	68fa      	ldr	r2, [r7, #12]
 8000684:	429a      	cmp	r2, r3
 8000686:	d8f7      	bhi.n	8000678 <HAL_Delay+0x28>
  {
  }
}
 8000688:	bf00      	nop
 800068a:	bf00      	nop
 800068c:	3710      	adds	r7, #16
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	20000004 	.word	0x20000004

08000698 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000698:	b480      	push	{r7}
 800069a:	b085      	sub	sp, #20
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	f003 0307 	and.w	r3, r3, #7
 80006a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a8:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <__NVIC_SetPriorityGrouping+0x44>)
 80006aa:	68db      	ldr	r3, [r3, #12]
 80006ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ae:	68ba      	ldr	r2, [r7, #8]
 80006b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006b4:	4013      	ands	r3, r2
 80006b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ca:	4a04      	ldr	r2, [pc, #16]	; (80006dc <__NVIC_SetPriorityGrouping+0x44>)
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	60d3      	str	r3, [r2, #12]
}
 80006d0:	bf00      	nop
 80006d2:	3714      	adds	r7, #20
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	e000ed00 	.word	0xe000ed00

080006e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006e4:	4b04      	ldr	r3, [pc, #16]	; (80006f8 <__NVIC_GetPriorityGrouping+0x18>)
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	0a1b      	lsrs	r3, r3, #8
 80006ea:	f003 0307 	and.w	r3, r3, #7
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr
 80006f8:	e000ed00 	.word	0xe000ed00

080006fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	6039      	str	r1, [r7, #0]
 8000706:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000708:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800070c:	2b00      	cmp	r3, #0
 800070e:	db0a      	blt.n	8000726 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	b2da      	uxtb	r2, r3
 8000714:	490c      	ldr	r1, [pc, #48]	; (8000748 <__NVIC_SetPriority+0x4c>)
 8000716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071a:	0112      	lsls	r2, r2, #4
 800071c:	b2d2      	uxtb	r2, r2
 800071e:	440b      	add	r3, r1
 8000720:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000724:	e00a      	b.n	800073c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	b2da      	uxtb	r2, r3
 800072a:	4908      	ldr	r1, [pc, #32]	; (800074c <__NVIC_SetPriority+0x50>)
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	f003 030f 	and.w	r3, r3, #15
 8000732:	3b04      	subs	r3, #4
 8000734:	0112      	lsls	r2, r2, #4
 8000736:	b2d2      	uxtb	r2, r2
 8000738:	440b      	add	r3, r1
 800073a:	761a      	strb	r2, [r3, #24]
}
 800073c:	bf00      	nop
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	e000e100 	.word	0xe000e100
 800074c:	e000ed00 	.word	0xe000ed00

08000750 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000750:	b480      	push	{r7}
 8000752:	b089      	sub	sp, #36	; 0x24
 8000754:	af00      	add	r7, sp, #0
 8000756:	60f8      	str	r0, [r7, #12]
 8000758:	60b9      	str	r1, [r7, #8]
 800075a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	f003 0307 	and.w	r3, r3, #7
 8000762:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000764:	69fb      	ldr	r3, [r7, #28]
 8000766:	f1c3 0307 	rsb	r3, r3, #7
 800076a:	2b04      	cmp	r3, #4
 800076c:	bf28      	it	cs
 800076e:	2304      	movcs	r3, #4
 8000770:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000772:	69fb      	ldr	r3, [r7, #28]
 8000774:	3304      	adds	r3, #4
 8000776:	2b06      	cmp	r3, #6
 8000778:	d902      	bls.n	8000780 <NVIC_EncodePriority+0x30>
 800077a:	69fb      	ldr	r3, [r7, #28]
 800077c:	3b03      	subs	r3, #3
 800077e:	e000      	b.n	8000782 <NVIC_EncodePriority+0x32>
 8000780:	2300      	movs	r3, #0
 8000782:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000784:	f04f 32ff 	mov.w	r2, #4294967295
 8000788:	69bb      	ldr	r3, [r7, #24]
 800078a:	fa02 f303 	lsl.w	r3, r2, r3
 800078e:	43da      	mvns	r2, r3
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	401a      	ands	r2, r3
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000798:	f04f 31ff 	mov.w	r1, #4294967295
 800079c:	697b      	ldr	r3, [r7, #20]
 800079e:	fa01 f303 	lsl.w	r3, r1, r3
 80007a2:	43d9      	mvns	r1, r3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a8:	4313      	orrs	r3, r2
         );
}
 80007aa:	4618      	mov	r0, r3
 80007ac:	3724      	adds	r7, #36	; 0x24
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
	...

080007b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3b01      	subs	r3, #1
 80007c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007c8:	d301      	bcc.n	80007ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007ca:	2301      	movs	r3, #1
 80007cc:	e00f      	b.n	80007ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ce:	4a0a      	ldr	r2, [pc, #40]	; (80007f8 <SysTick_Config+0x40>)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	3b01      	subs	r3, #1
 80007d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007d6:	210f      	movs	r1, #15
 80007d8:	f04f 30ff 	mov.w	r0, #4294967295
 80007dc:	f7ff ff8e 	bl	80006fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007e0:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <SysTick_Config+0x40>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007e6:	4b04      	ldr	r3, [pc, #16]	; (80007f8 <SysTick_Config+0x40>)
 80007e8:	2207      	movs	r2, #7
 80007ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007ec:	2300      	movs	r3, #0
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	e000e010 	.word	0xe000e010

080007fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000804:	6878      	ldr	r0, [r7, #4]
 8000806:	f7ff ff47 	bl	8000698 <__NVIC_SetPriorityGrouping>
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000812:	b580      	push	{r7, lr}
 8000814:	b086      	sub	sp, #24
 8000816:	af00      	add	r7, sp, #0
 8000818:	4603      	mov	r3, r0
 800081a:	60b9      	str	r1, [r7, #8]
 800081c:	607a      	str	r2, [r7, #4]
 800081e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000820:	2300      	movs	r3, #0
 8000822:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000824:	f7ff ff5c 	bl	80006e0 <__NVIC_GetPriorityGrouping>
 8000828:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	68b9      	ldr	r1, [r7, #8]
 800082e:	6978      	ldr	r0, [r7, #20]
 8000830:	f7ff ff8e 	bl	8000750 <NVIC_EncodePriority>
 8000834:	4602      	mov	r2, r0
 8000836:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800083a:	4611      	mov	r1, r2
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff ff5d 	bl	80006fc <__NVIC_SetPriority>
}
 8000842:	bf00      	nop
 8000844:	3718      	adds	r7, #24
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}

0800084a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	b082      	sub	sp, #8
 800084e:	af00      	add	r7, sp, #0
 8000850:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f7ff ffb0 	bl	80007b8 <SysTick_Config>
 8000858:	4603      	mov	r3, r0
}
 800085a:	4618      	mov	r0, r3
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
	...

08000864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000864:	b480      	push	{r7}
 8000866:	b087      	sub	sp, #28
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800086e:	2300      	movs	r3, #0
 8000870:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000872:	e154      	b.n	8000b1e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	681a      	ldr	r2, [r3, #0]
 8000878:	2101      	movs	r1, #1
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	fa01 f303 	lsl.w	r3, r1, r3
 8000880:	4013      	ands	r3, r2
 8000882:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	2b00      	cmp	r3, #0
 8000888:	f000 8146 	beq.w	8000b18 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	2b01      	cmp	r3, #1
 8000892:	d00b      	beq.n	80008ac <HAL_GPIO_Init+0x48>
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	2b02      	cmp	r3, #2
 800089a:	d007      	beq.n	80008ac <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008a0:	2b11      	cmp	r3, #17
 80008a2:	d003      	beq.n	80008ac <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	2b12      	cmp	r3, #18
 80008aa:	d130      	bne.n	800090e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	689b      	ldr	r3, [r3, #8]
 80008b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80008b2:	697b      	ldr	r3, [r7, #20]
 80008b4:	005b      	lsls	r3, r3, #1
 80008b6:	2203      	movs	r2, #3
 80008b8:	fa02 f303 	lsl.w	r3, r2, r3
 80008bc:	43db      	mvns	r3, r3
 80008be:	693a      	ldr	r2, [r7, #16]
 80008c0:	4013      	ands	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	68da      	ldr	r2, [r3, #12]
 80008c8:	697b      	ldr	r3, [r7, #20]
 80008ca:	005b      	lsls	r3, r3, #1
 80008cc:	fa02 f303 	lsl.w	r3, r2, r3
 80008d0:	693a      	ldr	r2, [r7, #16]
 80008d2:	4313      	orrs	r3, r2
 80008d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	693a      	ldr	r2, [r7, #16]
 80008da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	685b      	ldr	r3, [r3, #4]
 80008e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80008e2:	2201      	movs	r2, #1
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ea:	43db      	mvns	r3, r3
 80008ec:	693a      	ldr	r2, [r7, #16]
 80008ee:	4013      	ands	r3, r2
 80008f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	091b      	lsrs	r3, r3, #4
 80008f8:	f003 0201 	and.w	r2, r3, #1
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000902:	693a      	ldr	r2, [r7, #16]
 8000904:	4313      	orrs	r3, r2
 8000906:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	68db      	ldr	r3, [r3, #12]
 8000912:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	2203      	movs	r2, #3
 800091a:	fa02 f303 	lsl.w	r3, r2, r3
 800091e:	43db      	mvns	r3, r3
 8000920:	693a      	ldr	r2, [r7, #16]
 8000922:	4013      	ands	r3, r2
 8000924:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	689a      	ldr	r2, [r3, #8]
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	fa02 f303 	lsl.w	r3, r2, r3
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	4313      	orrs	r3, r2
 8000936:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	693a      	ldr	r2, [r7, #16]
 800093c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	2b02      	cmp	r3, #2
 8000944:	d003      	beq.n	800094e <HAL_GPIO_Init+0xea>
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	685b      	ldr	r3, [r3, #4]
 800094a:	2b12      	cmp	r3, #18
 800094c:	d123      	bne.n	8000996 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	08da      	lsrs	r2, r3, #3
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	3208      	adds	r2, #8
 8000956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800095a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	f003 0307 	and.w	r3, r3, #7
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	220f      	movs	r2, #15
 8000966:	fa02 f303 	lsl.w	r3, r2, r3
 800096a:	43db      	mvns	r3, r3
 800096c:	693a      	ldr	r2, [r7, #16]
 800096e:	4013      	ands	r3, r2
 8000970:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	691a      	ldr	r2, [r3, #16]
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	f003 0307 	and.w	r3, r3, #7
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	fa02 f303 	lsl.w	r3, r2, r3
 8000982:	693a      	ldr	r2, [r7, #16]
 8000984:	4313      	orrs	r3, r2
 8000986:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	08da      	lsrs	r2, r3, #3
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	3208      	adds	r2, #8
 8000990:	6939      	ldr	r1, [r7, #16]
 8000992:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	005b      	lsls	r3, r3, #1
 80009a0:	2203      	movs	r2, #3
 80009a2:	fa02 f303 	lsl.w	r3, r2, r3
 80009a6:	43db      	mvns	r3, r3
 80009a8:	693a      	ldr	r2, [r7, #16]
 80009aa:	4013      	ands	r3, r2
 80009ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	f003 0203 	and.w	r2, r3, #3
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	005b      	lsls	r3, r3, #1
 80009ba:	fa02 f303 	lsl.w	r3, r2, r3
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	f000 80a0 	beq.w	8000b18 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d8:	4b58      	ldr	r3, [pc, #352]	; (8000b3c <HAL_GPIO_Init+0x2d8>)
 80009da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009dc:	4a57      	ldr	r2, [pc, #348]	; (8000b3c <HAL_GPIO_Init+0x2d8>)
 80009de:	f043 0301 	orr.w	r3, r3, #1
 80009e2:	6613      	str	r3, [r2, #96]	; 0x60
 80009e4:	4b55      	ldr	r3, [pc, #340]	; (8000b3c <HAL_GPIO_Init+0x2d8>)
 80009e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009e8:	f003 0301 	and.w	r3, r3, #1
 80009ec:	60bb      	str	r3, [r7, #8]
 80009ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009f0:	4a53      	ldr	r2, [pc, #332]	; (8000b40 <HAL_GPIO_Init+0x2dc>)
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	089b      	lsrs	r3, r3, #2
 80009f6:	3302      	adds	r3, #2
 80009f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	f003 0303 	and.w	r3, r3, #3
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	220f      	movs	r2, #15
 8000a08:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0c:	43db      	mvns	r3, r3
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4013      	ands	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a1a:	d019      	beq.n	8000a50 <HAL_GPIO_Init+0x1ec>
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a49      	ldr	r2, [pc, #292]	; (8000b44 <HAL_GPIO_Init+0x2e0>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d013      	beq.n	8000a4c <HAL_GPIO_Init+0x1e8>
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4a48      	ldr	r2, [pc, #288]	; (8000b48 <HAL_GPIO_Init+0x2e4>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d00d      	beq.n	8000a48 <HAL_GPIO_Init+0x1e4>
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	4a47      	ldr	r2, [pc, #284]	; (8000b4c <HAL_GPIO_Init+0x2e8>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d007      	beq.n	8000a44 <HAL_GPIO_Init+0x1e0>
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	4a46      	ldr	r2, [pc, #280]	; (8000b50 <HAL_GPIO_Init+0x2ec>)
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d101      	bne.n	8000a40 <HAL_GPIO_Init+0x1dc>
 8000a3c:	2304      	movs	r3, #4
 8000a3e:	e008      	b.n	8000a52 <HAL_GPIO_Init+0x1ee>
 8000a40:	2307      	movs	r3, #7
 8000a42:	e006      	b.n	8000a52 <HAL_GPIO_Init+0x1ee>
 8000a44:	2303      	movs	r3, #3
 8000a46:	e004      	b.n	8000a52 <HAL_GPIO_Init+0x1ee>
 8000a48:	2302      	movs	r3, #2
 8000a4a:	e002      	b.n	8000a52 <HAL_GPIO_Init+0x1ee>
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	e000      	b.n	8000a52 <HAL_GPIO_Init+0x1ee>
 8000a50:	2300      	movs	r3, #0
 8000a52:	697a      	ldr	r2, [r7, #20]
 8000a54:	f002 0203 	and.w	r2, r2, #3
 8000a58:	0092      	lsls	r2, r2, #2
 8000a5a:	4093      	lsls	r3, r2
 8000a5c:	693a      	ldr	r2, [r7, #16]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a62:	4937      	ldr	r1, [pc, #220]	; (8000b40 <HAL_GPIO_Init+0x2dc>)
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	089b      	lsrs	r3, r3, #2
 8000a68:	3302      	adds	r3, #2
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000a70:	4b38      	ldr	r3, [pc, #224]	; (8000b54 <HAL_GPIO_Init+0x2f0>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	43db      	mvns	r3, r3
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d003      	beq.n	8000a94 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000a8c:	693a      	ldr	r2, [r7, #16]
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a94:	4a2f      	ldr	r2, [pc, #188]	; (8000b54 <HAL_GPIO_Init+0x2f0>)
 8000a96:	693b      	ldr	r3, [r7, #16]
 8000a98:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000a9a:	4b2e      	ldr	r3, [pc, #184]	; (8000b54 <HAL_GPIO_Init+0x2f0>)
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	43db      	mvns	r3, r3
 8000aa4:	693a      	ldr	r2, [r7, #16]
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d003      	beq.n	8000abe <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000abe:	4a25      	ldr	r2, [pc, #148]	; (8000b54 <HAL_GPIO_Init+0x2f0>)
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000ac4:	4b23      	ldr	r3, [pc, #140]	; (8000b54 <HAL_GPIO_Init+0x2f0>)
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	43db      	mvns	r3, r3
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d003      	beq.n	8000ae8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000ae0:	693a      	ldr	r2, [r7, #16]
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000ae8:	4a1a      	ldr	r2, [pc, #104]	; (8000b54 <HAL_GPIO_Init+0x2f0>)
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000aee:	4b19      	ldr	r3, [pc, #100]	; (8000b54 <HAL_GPIO_Init+0x2f0>)
 8000af0:	68db      	ldr	r3, [r3, #12]
 8000af2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	43db      	mvns	r3, r3
 8000af8:	693a      	ldr	r2, [r7, #16]
 8000afa:	4013      	ands	r3, r2
 8000afc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d003      	beq.n	8000b12 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b12:	4a10      	ldr	r2, [pc, #64]	; (8000b54 <HAL_GPIO_Init+0x2f0>)
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	fa22 f303 	lsr.w	r3, r2, r3
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	f47f aea3 	bne.w	8000874 <HAL_GPIO_Init+0x10>
  }
}
 8000b2e:	bf00      	nop
 8000b30:	bf00      	nop
 8000b32:	371c      	adds	r7, #28
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	40010000 	.word	0x40010000
 8000b44:	48000400 	.word	0x48000400
 8000b48:	48000800 	.word	0x48000800
 8000b4c:	48000c00 	.word	0x48000c00
 8000b50:	48001000 	.word	0x48001000
 8000b54:	40010400 	.word	0x40010400

08000b58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	460b      	mov	r3, r1
 8000b62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	691a      	ldr	r2, [r3, #16]
 8000b68:	887b      	ldrh	r3, [r7, #2]
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d002      	beq.n	8000b76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000b70:	2301      	movs	r3, #1
 8000b72:	73fb      	strb	r3, [r7, #15]
 8000b74:	e001      	b.n	8000b7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000b76:	2300      	movs	r3, #0
 8000b78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3714      	adds	r7, #20
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr

08000b88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b083      	sub	sp, #12
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
 8000b90:	460b      	mov	r3, r1
 8000b92:	807b      	strh	r3, [r7, #2]
 8000b94:	4613      	mov	r3, r2
 8000b96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b98:	787b      	ldrb	r3, [r7, #1]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d003      	beq.n	8000ba6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b9e:	887a      	ldrh	r2, [r7, #2]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ba4:	e002      	b.n	8000bac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ba6:	887a      	ldrh	r2, [r7, #2]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000bac:	bf00      	nop
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000bbc:	4b04      	ldr	r3, [pc, #16]	; (8000bd0 <HAL_PWREx_GetVoltageRange+0x18>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	40007000 	.word	0x40007000

08000bd4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000be2:	d130      	bne.n	8000c46 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000be4:	4b23      	ldr	r3, [pc, #140]	; (8000c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000bec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bf0:	d038      	beq.n	8000c64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bf2:	4b20      	ldr	r3, [pc, #128]	; (8000c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000bfa:	4a1e      	ldr	r2, [pc, #120]	; (8000c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bfc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c00:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000c02:	4b1d      	ldr	r3, [pc, #116]	; (8000c78 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	2232      	movs	r2, #50	; 0x32
 8000c08:	fb02 f303 	mul.w	r3, r2, r3
 8000c0c:	4a1b      	ldr	r2, [pc, #108]	; (8000c7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c12:	0c9b      	lsrs	r3, r3, #18
 8000c14:	3301      	adds	r3, #1
 8000c16:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c18:	e002      	b.n	8000c20 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	3b01      	subs	r3, #1
 8000c1e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c20:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c22:	695b      	ldr	r3, [r3, #20]
 8000c24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c2c:	d102      	bne.n	8000c34 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d1f2      	bne.n	8000c1a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c34:	4b0f      	ldr	r3, [pc, #60]	; (8000c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c36:	695b      	ldr	r3, [r3, #20]
 8000c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c40:	d110      	bne.n	8000c64 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000c42:	2303      	movs	r3, #3
 8000c44:	e00f      	b.n	8000c66 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c46:	4b0b      	ldr	r3, [pc, #44]	; (8000c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000c4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c52:	d007      	beq.n	8000c64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c54:	4b07      	ldr	r3, [pc, #28]	; (8000c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000c5c:	4a05      	ldr	r2, [pc, #20]	; (8000c74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c62:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000c64:	2300      	movs	r3, #0
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3714      	adds	r7, #20
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	40007000 	.word	0x40007000
 8000c78:	20000008 	.word	0x20000008
 8000c7c:	431bde83 	.word	0x431bde83

08000c80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b088      	sub	sp, #32
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d102      	bne.n	8000c94 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	f000 bc11 	b.w	80014b6 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c94:	4ba0      	ldr	r3, [pc, #640]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000c96:	689b      	ldr	r3, [r3, #8]
 8000c98:	f003 030c 	and.w	r3, r3, #12
 8000c9c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c9e:	4b9e      	ldr	r3, [pc, #632]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000ca0:	68db      	ldr	r3, [r3, #12]
 8000ca2:	f003 0303 	and.w	r3, r3, #3
 8000ca6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f003 0310 	and.w	r3, r3, #16
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	f000 80e4 	beq.w	8000e7e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d007      	beq.n	8000ccc <HAL_RCC_OscConfig+0x4c>
 8000cbc:	69bb      	ldr	r3, [r7, #24]
 8000cbe:	2b0c      	cmp	r3, #12
 8000cc0:	f040 808b 	bne.w	8000dda <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	f040 8087 	bne.w	8000dda <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ccc:	4b92      	ldr	r3, [pc, #584]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f003 0302 	and.w	r3, r3, #2
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d005      	beq.n	8000ce4 <HAL_RCC_OscConfig+0x64>
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	699b      	ldr	r3, [r3, #24]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d101      	bne.n	8000ce4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	e3e8      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6a1a      	ldr	r2, [r3, #32]
 8000ce8:	4b8b      	ldr	r3, [pc, #556]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f003 0308 	and.w	r3, r3, #8
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d004      	beq.n	8000cfe <HAL_RCC_OscConfig+0x7e>
 8000cf4:	4b88      	ldr	r3, [pc, #544]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000cfc:	e005      	b.n	8000d0a <HAL_RCC_OscConfig+0x8a>
 8000cfe:	4b86      	ldr	r3, [pc, #536]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000d00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000d04:	091b      	lsrs	r3, r3, #4
 8000d06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d223      	bcs.n	8000d56 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6a1b      	ldr	r3, [r3, #32]
 8000d12:	4618      	mov	r0, r3
 8000d14:	f000 fd7a 	bl	800180c <RCC_SetFlashLatencyFromMSIRange>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	e3c9      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d22:	4b7d      	ldr	r3, [pc, #500]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4a7c      	ldr	r2, [pc, #496]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000d28:	f043 0308 	orr.w	r3, r3, #8
 8000d2c:	6013      	str	r3, [r2, #0]
 8000d2e:	4b7a      	ldr	r3, [pc, #488]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6a1b      	ldr	r3, [r3, #32]
 8000d3a:	4977      	ldr	r1, [pc, #476]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d40:	4b75      	ldr	r3, [pc, #468]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	69db      	ldr	r3, [r3, #28]
 8000d4c:	021b      	lsls	r3, r3, #8
 8000d4e:	4972      	ldr	r1, [pc, #456]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000d50:	4313      	orrs	r3, r2
 8000d52:	604b      	str	r3, [r1, #4]
 8000d54:	e025      	b.n	8000da2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d56:	4b70      	ldr	r3, [pc, #448]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a6f      	ldr	r2, [pc, #444]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000d5c:	f043 0308 	orr.w	r3, r3, #8
 8000d60:	6013      	str	r3, [r2, #0]
 8000d62:	4b6d      	ldr	r3, [pc, #436]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6a1b      	ldr	r3, [r3, #32]
 8000d6e:	496a      	ldr	r1, [pc, #424]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000d70:	4313      	orrs	r3, r2
 8000d72:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d74:	4b68      	ldr	r3, [pc, #416]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	69db      	ldr	r3, [r3, #28]
 8000d80:	021b      	lsls	r3, r3, #8
 8000d82:	4965      	ldr	r1, [pc, #404]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000d84:	4313      	orrs	r3, r2
 8000d86:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d109      	bne.n	8000da2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	6a1b      	ldr	r3, [r3, #32]
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 fd3a 	bl	800180c <RCC_SetFlashLatencyFromMSIRange>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e389      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000da2:	f000 fc6f 	bl	8001684 <HAL_RCC_GetSysClockFreq>
 8000da6:	4602      	mov	r2, r0
 8000da8:	4b5b      	ldr	r3, [pc, #364]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000daa:	689b      	ldr	r3, [r3, #8]
 8000dac:	091b      	lsrs	r3, r3, #4
 8000dae:	f003 030f 	and.w	r3, r3, #15
 8000db2:	495a      	ldr	r1, [pc, #360]	; (8000f1c <HAL_RCC_OscConfig+0x29c>)
 8000db4:	5ccb      	ldrb	r3, [r1, r3]
 8000db6:	f003 031f 	and.w	r3, r3, #31
 8000dba:	fa22 f303 	lsr.w	r3, r2, r3
 8000dbe:	4a58      	ldr	r2, [pc, #352]	; (8000f20 <HAL_RCC_OscConfig+0x2a0>)
 8000dc0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000dc2:	4b58      	ldr	r3, [pc, #352]	; (8000f24 <HAL_RCC_OscConfig+0x2a4>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff fbe6 	bl	8000598 <HAL_InitTick>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000dd0:	7bfb      	ldrb	r3, [r7, #15]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d052      	beq.n	8000e7c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000dd6:	7bfb      	ldrb	r3, [r7, #15]
 8000dd8:	e36d      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	699b      	ldr	r3, [r3, #24]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d032      	beq.n	8000e48 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000de2:	4b4d      	ldr	r3, [pc, #308]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a4c      	ldr	r2, [pc, #304]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000dee:	f7ff fc23 	bl	8000638 <HAL_GetTick>
 8000df2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000df4:	e008      	b.n	8000e08 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000df6:	f7ff fc1f 	bl	8000638 <HAL_GetTick>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	2b02      	cmp	r3, #2
 8000e02:	d901      	bls.n	8000e08 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000e04:	2303      	movs	r3, #3
 8000e06:	e356      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e08:	4b43      	ldr	r3, [pc, #268]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f003 0302 	and.w	r3, r3, #2
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d0f0      	beq.n	8000df6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e14:	4b40      	ldr	r3, [pc, #256]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a3f      	ldr	r2, [pc, #252]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000e1a:	f043 0308 	orr.w	r3, r3, #8
 8000e1e:	6013      	str	r3, [r2, #0]
 8000e20:	4b3d      	ldr	r3, [pc, #244]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6a1b      	ldr	r3, [r3, #32]
 8000e2c:	493a      	ldr	r1, [pc, #232]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e32:	4b39      	ldr	r3, [pc, #228]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	69db      	ldr	r3, [r3, #28]
 8000e3e:	021b      	lsls	r3, r3, #8
 8000e40:	4935      	ldr	r1, [pc, #212]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000e42:	4313      	orrs	r3, r2
 8000e44:	604b      	str	r3, [r1, #4]
 8000e46:	e01a      	b.n	8000e7e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000e48:	4b33      	ldr	r3, [pc, #204]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a32      	ldr	r2, [pc, #200]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000e4e:	f023 0301 	bic.w	r3, r3, #1
 8000e52:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e54:	f7ff fbf0 	bl	8000638 <HAL_GetTick>
 8000e58:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e5a:	e008      	b.n	8000e6e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e5c:	f7ff fbec 	bl	8000638 <HAL_GetTick>
 8000e60:	4602      	mov	r2, r0
 8000e62:	693b      	ldr	r3, [r7, #16]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	d901      	bls.n	8000e6e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	e323      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e6e:	4b2a      	ldr	r3, [pc, #168]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f003 0302 	and.w	r3, r3, #2
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d1f0      	bne.n	8000e5c <HAL_RCC_OscConfig+0x1dc>
 8000e7a:	e000      	b.n	8000e7e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e7c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f003 0301 	and.w	r3, r3, #1
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d073      	beq.n	8000f72 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000e8a:	69bb      	ldr	r3, [r7, #24]
 8000e8c:	2b08      	cmp	r3, #8
 8000e8e:	d005      	beq.n	8000e9c <HAL_RCC_OscConfig+0x21c>
 8000e90:	69bb      	ldr	r3, [r7, #24]
 8000e92:	2b0c      	cmp	r3, #12
 8000e94:	d10e      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	2b03      	cmp	r3, #3
 8000e9a:	d10b      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e9c:	4b1e      	ldr	r3, [pc, #120]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d063      	beq.n	8000f70 <HAL_RCC_OscConfig+0x2f0>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d15f      	bne.n	8000f70 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	e300      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ebc:	d106      	bne.n	8000ecc <HAL_RCC_OscConfig+0x24c>
 8000ebe:	4b16      	ldr	r3, [pc, #88]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a15      	ldr	r2, [pc, #84]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000ec4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ec8:	6013      	str	r3, [r2, #0]
 8000eca:	e01d      	b.n	8000f08 <HAL_RCC_OscConfig+0x288>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ed4:	d10c      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x270>
 8000ed6:	4b10      	ldr	r3, [pc, #64]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a0f      	ldr	r2, [pc, #60]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000edc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ee0:	6013      	str	r3, [r2, #0]
 8000ee2:	4b0d      	ldr	r3, [pc, #52]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4a0c      	ldr	r2, [pc, #48]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000ee8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eec:	6013      	str	r3, [r2, #0]
 8000eee:	e00b      	b.n	8000f08 <HAL_RCC_OscConfig+0x288>
 8000ef0:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a08      	ldr	r2, [pc, #32]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000ef6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000efa:	6013      	str	r3, [r2, #0]
 8000efc:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a05      	ldr	r2, [pc, #20]	; (8000f18 <HAL_RCC_OscConfig+0x298>)
 8000f02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d01b      	beq.n	8000f48 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f10:	f7ff fb92 	bl	8000638 <HAL_GetTick>
 8000f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f16:	e010      	b.n	8000f3a <HAL_RCC_OscConfig+0x2ba>
 8000f18:	40021000 	.word	0x40021000
 8000f1c:	0800a380 	.word	0x0800a380
 8000f20:	20000008 	.word	0x20000008
 8000f24:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f28:	f7ff fb86 	bl	8000638 <HAL_GetTick>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	2b64      	cmp	r3, #100	; 0x64
 8000f34:	d901      	bls.n	8000f3a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000f36:	2303      	movs	r3, #3
 8000f38:	e2bd      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f3a:	4baf      	ldr	r3, [pc, #700]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d0f0      	beq.n	8000f28 <HAL_RCC_OscConfig+0x2a8>
 8000f46:	e014      	b.n	8000f72 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f48:	f7ff fb76 	bl	8000638 <HAL_GetTick>
 8000f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f4e:	e008      	b.n	8000f62 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f50:	f7ff fb72 	bl	8000638 <HAL_GetTick>
 8000f54:	4602      	mov	r2, r0
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	2b64      	cmp	r3, #100	; 0x64
 8000f5c:	d901      	bls.n	8000f62 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	e2a9      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f62:	4ba5      	ldr	r3, [pc, #660]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d1f0      	bne.n	8000f50 <HAL_RCC_OscConfig+0x2d0>
 8000f6e:	e000      	b.n	8000f72 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f003 0302 	and.w	r3, r3, #2
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d060      	beq.n	8001040 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000f7e:	69bb      	ldr	r3, [r7, #24]
 8000f80:	2b04      	cmp	r3, #4
 8000f82:	d005      	beq.n	8000f90 <HAL_RCC_OscConfig+0x310>
 8000f84:	69bb      	ldr	r3, [r7, #24]
 8000f86:	2b0c      	cmp	r3, #12
 8000f88:	d119      	bne.n	8000fbe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	d116      	bne.n	8000fbe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f90:	4b99      	ldr	r3, [pc, #612]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d005      	beq.n	8000fa8 <HAL_RCC_OscConfig+0x328>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	68db      	ldr	r3, [r3, #12]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d101      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	e286      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fa8:	4b93      	ldr	r3, [pc, #588]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	691b      	ldr	r3, [r3, #16]
 8000fb4:	061b      	lsls	r3, r3, #24
 8000fb6:	4990      	ldr	r1, [pc, #576]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000fbc:	e040      	b.n	8001040 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	68db      	ldr	r3, [r3, #12]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d023      	beq.n	800100e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fc6:	4b8c      	ldr	r3, [pc, #560]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a8b      	ldr	r2, [pc, #556]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8000fcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fd2:	f7ff fb31 	bl	8000638 <HAL_GetTick>
 8000fd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fd8:	e008      	b.n	8000fec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fda:	f7ff fb2d 	bl	8000638 <HAL_GetTick>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d901      	bls.n	8000fec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000fe8:	2303      	movs	r3, #3
 8000fea:	e264      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fec:	4b82      	ldr	r3, [pc, #520]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d0f0      	beq.n	8000fda <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ff8:	4b7f      	ldr	r3, [pc, #508]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	691b      	ldr	r3, [r3, #16]
 8001004:	061b      	lsls	r3, r3, #24
 8001006:	497c      	ldr	r1, [pc, #496]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001008:	4313      	orrs	r3, r2
 800100a:	604b      	str	r3, [r1, #4]
 800100c:	e018      	b.n	8001040 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800100e:	4b7a      	ldr	r3, [pc, #488]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a79      	ldr	r2, [pc, #484]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001014:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001018:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800101a:	f7ff fb0d 	bl	8000638 <HAL_GetTick>
 800101e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001020:	e008      	b.n	8001034 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001022:	f7ff fb09 	bl	8000638 <HAL_GetTick>
 8001026:	4602      	mov	r2, r0
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	2b02      	cmp	r3, #2
 800102e:	d901      	bls.n	8001034 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001030:	2303      	movs	r3, #3
 8001032:	e240      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001034:	4b70      	ldr	r3, [pc, #448]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800103c:	2b00      	cmp	r3, #0
 800103e:	d1f0      	bne.n	8001022 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f003 0308 	and.w	r3, r3, #8
 8001048:	2b00      	cmp	r3, #0
 800104a:	d03c      	beq.n	80010c6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	695b      	ldr	r3, [r3, #20]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d01c      	beq.n	800108e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001054:	4b68      	ldr	r3, [pc, #416]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001056:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800105a:	4a67      	ldr	r2, [pc, #412]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001064:	f7ff fae8 	bl	8000638 <HAL_GetTick>
 8001068:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800106a:	e008      	b.n	800107e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800106c:	f7ff fae4 	bl	8000638 <HAL_GetTick>
 8001070:	4602      	mov	r2, r0
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b02      	cmp	r3, #2
 8001078:	d901      	bls.n	800107e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	e21b      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800107e:	4b5e      	ldr	r3, [pc, #376]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001080:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001084:	f003 0302 	and.w	r3, r3, #2
 8001088:	2b00      	cmp	r3, #0
 800108a:	d0ef      	beq.n	800106c <HAL_RCC_OscConfig+0x3ec>
 800108c:	e01b      	b.n	80010c6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800108e:	4b5a      	ldr	r3, [pc, #360]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001090:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001094:	4a58      	ldr	r2, [pc, #352]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001096:	f023 0301 	bic.w	r3, r3, #1
 800109a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800109e:	f7ff facb 	bl	8000638 <HAL_GetTick>
 80010a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010a4:	e008      	b.n	80010b8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010a6:	f7ff fac7 	bl	8000638 <HAL_GetTick>
 80010aa:	4602      	mov	r2, r0
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	2b02      	cmp	r3, #2
 80010b2:	d901      	bls.n	80010b8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80010b4:	2303      	movs	r3, #3
 80010b6:	e1fe      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010b8:	4b4f      	ldr	r3, [pc, #316]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 80010ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010be:	f003 0302 	and.w	r3, r3, #2
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1ef      	bne.n	80010a6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	f000 80a6 	beq.w	8001220 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010d4:	2300      	movs	r3, #0
 80010d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80010d8:	4b47      	ldr	r3, [pc, #284]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 80010da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d10d      	bne.n	8001100 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010e4:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 80010e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010e8:	4a43      	ldr	r2, [pc, #268]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 80010ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ee:	6593      	str	r3, [r2, #88]	; 0x58
 80010f0:	4b41      	ldr	r3, [pc, #260]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 80010f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f8:	60bb      	str	r3, [r7, #8]
 80010fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010fc:	2301      	movs	r3, #1
 80010fe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001100:	4b3e      	ldr	r3, [pc, #248]	; (80011fc <HAL_RCC_OscConfig+0x57c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001108:	2b00      	cmp	r3, #0
 800110a:	d118      	bne.n	800113e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800110c:	4b3b      	ldr	r3, [pc, #236]	; (80011fc <HAL_RCC_OscConfig+0x57c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a3a      	ldr	r2, [pc, #232]	; (80011fc <HAL_RCC_OscConfig+0x57c>)
 8001112:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001116:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001118:	f7ff fa8e 	bl	8000638 <HAL_GetTick>
 800111c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800111e:	e008      	b.n	8001132 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001120:	f7ff fa8a 	bl	8000638 <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b02      	cmp	r3, #2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e1c1      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001132:	4b32      	ldr	r3, [pc, #200]	; (80011fc <HAL_RCC_OscConfig+0x57c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800113a:	2b00      	cmp	r3, #0
 800113c:	d0f0      	beq.n	8001120 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	2b01      	cmp	r3, #1
 8001144:	d108      	bne.n	8001158 <HAL_RCC_OscConfig+0x4d8>
 8001146:	4b2c      	ldr	r3, [pc, #176]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001148:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800114c:	4a2a      	ldr	r2, [pc, #168]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 800114e:	f043 0301 	orr.w	r3, r3, #1
 8001152:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001156:	e024      	b.n	80011a2 <HAL_RCC_OscConfig+0x522>
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	2b05      	cmp	r3, #5
 800115e:	d110      	bne.n	8001182 <HAL_RCC_OscConfig+0x502>
 8001160:	4b25      	ldr	r3, [pc, #148]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001166:	4a24      	ldr	r2, [pc, #144]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001168:	f043 0304 	orr.w	r3, r3, #4
 800116c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001170:	4b21      	ldr	r3, [pc, #132]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001172:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001176:	4a20      	ldr	r2, [pc, #128]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001178:	f043 0301 	orr.w	r3, r3, #1
 800117c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001180:	e00f      	b.n	80011a2 <HAL_RCC_OscConfig+0x522>
 8001182:	4b1d      	ldr	r3, [pc, #116]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001184:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001188:	4a1b      	ldr	r2, [pc, #108]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 800118a:	f023 0301 	bic.w	r3, r3, #1
 800118e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001192:	4b19      	ldr	r3, [pc, #100]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 8001194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001198:	4a17      	ldr	r2, [pc, #92]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 800119a:	f023 0304 	bic.w	r3, r3, #4
 800119e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d016      	beq.n	80011d8 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011aa:	f7ff fa45 	bl	8000638 <HAL_GetTick>
 80011ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011b0:	e00a      	b.n	80011c8 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011b2:	f7ff fa41 	bl	8000638 <HAL_GetTick>
 80011b6:	4602      	mov	r2, r0
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	1ad3      	subs	r3, r2, r3
 80011bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d901      	bls.n	80011c8 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80011c4:	2303      	movs	r3, #3
 80011c6:	e176      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011c8:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <HAL_RCC_OscConfig+0x578>)
 80011ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d0ed      	beq.n	80011b2 <HAL_RCC_OscConfig+0x532>
 80011d6:	e01a      	b.n	800120e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011d8:	f7ff fa2e 	bl	8000638 <HAL_GetTick>
 80011dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011de:	e00f      	b.n	8001200 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011e0:	f7ff fa2a 	bl	8000638 <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d906      	bls.n	8001200 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80011f2:	2303      	movs	r3, #3
 80011f4:	e15f      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
 80011f6:	bf00      	nop
 80011f8:	40021000 	.word	0x40021000
 80011fc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001200:	4baa      	ldr	r3, [pc, #680]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	2b00      	cmp	r3, #0
 800120c:	d1e8      	bne.n	80011e0 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800120e:	7ffb      	ldrb	r3, [r7, #31]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d105      	bne.n	8001220 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001214:	4ba5      	ldr	r3, [pc, #660]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001216:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001218:	4aa4      	ldr	r2, [pc, #656]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 800121a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800121e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0320 	and.w	r3, r3, #32
 8001228:	2b00      	cmp	r3, #0
 800122a:	d03c      	beq.n	80012a6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001230:	2b00      	cmp	r3, #0
 8001232:	d01c      	beq.n	800126e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001234:	4b9d      	ldr	r3, [pc, #628]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001236:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800123a:	4a9c      	ldr	r2, [pc, #624]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 800123c:	f043 0301 	orr.w	r3, r3, #1
 8001240:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001244:	f7ff f9f8 	bl	8000638 <HAL_GetTick>
 8001248:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800124a:	e008      	b.n	800125e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800124c:	f7ff f9f4 	bl	8000638 <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b02      	cmp	r3, #2
 8001258:	d901      	bls.n	800125e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e12b      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800125e:	4b93      	ldr	r3, [pc, #588]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001260:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001264:	f003 0302 	and.w	r3, r3, #2
 8001268:	2b00      	cmp	r3, #0
 800126a:	d0ef      	beq.n	800124c <HAL_RCC_OscConfig+0x5cc>
 800126c:	e01b      	b.n	80012a6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800126e:	4b8f      	ldr	r3, [pc, #572]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001270:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001274:	4a8d      	ldr	r2, [pc, #564]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001276:	f023 0301 	bic.w	r3, r3, #1
 800127a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800127e:	f7ff f9db 	bl	8000638 <HAL_GetTick>
 8001282:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001284:	e008      	b.n	8001298 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001286:	f7ff f9d7 	bl	8000638 <HAL_GetTick>
 800128a:	4602      	mov	r2, r0
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	2b02      	cmp	r3, #2
 8001292:	d901      	bls.n	8001298 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001294:	2303      	movs	r3, #3
 8001296:	e10e      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001298:	4b84      	ldr	r3, [pc, #528]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 800129a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d1ef      	bne.n	8001286 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	f000 8102 	beq.w	80014b4 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	f040 80c5 	bne.w	8001444 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80012ba:	4b7c      	ldr	r3, [pc, #496]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	f003 0203 	and.w	r2, r3, #3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ca:	429a      	cmp	r2, r3
 80012cc:	d12c      	bne.n	8001328 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d8:	3b01      	subs	r3, #1
 80012da:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012dc:	429a      	cmp	r2, r3
 80012de:	d123      	bne.n	8001328 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ea:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d11b      	bne.n	8001328 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012fa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d113      	bne.n	8001328 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800130a:	085b      	lsrs	r3, r3, #1
 800130c:	3b01      	subs	r3, #1
 800130e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001310:	429a      	cmp	r2, r3
 8001312:	d109      	bne.n	8001328 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131e:	085b      	lsrs	r3, r3, #1
 8001320:	3b01      	subs	r3, #1
 8001322:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001324:	429a      	cmp	r2, r3
 8001326:	d067      	beq.n	80013f8 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001328:	69bb      	ldr	r3, [r7, #24]
 800132a:	2b0c      	cmp	r3, #12
 800132c:	d062      	beq.n	80013f4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800132e:	4b5f      	ldr	r3, [pc, #380]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e0bb      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800133e:	4b5b      	ldr	r3, [pc, #364]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a5a      	ldr	r2, [pc, #360]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001344:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001348:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800134a:	f7ff f975 	bl	8000638 <HAL_GetTick>
 800134e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001350:	e008      	b.n	8001364 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001352:	f7ff f971 	bl	8000638 <HAL_GetTick>
 8001356:	4602      	mov	r2, r0
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d901      	bls.n	8001364 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e0a8      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001364:	4b51      	ldr	r3, [pc, #324]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800136c:	2b00      	cmp	r3, #0
 800136e:	d1f0      	bne.n	8001352 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001370:	4b4e      	ldr	r3, [pc, #312]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001372:	68da      	ldr	r2, [r3, #12]
 8001374:	4b4e      	ldr	r3, [pc, #312]	; (80014b0 <HAL_RCC_OscConfig+0x830>)
 8001376:	4013      	ands	r3, r2
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001380:	3a01      	subs	r2, #1
 8001382:	0112      	lsls	r2, r2, #4
 8001384:	4311      	orrs	r1, r2
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800138a:	0212      	lsls	r2, r2, #8
 800138c:	4311      	orrs	r1, r2
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001392:	0852      	lsrs	r2, r2, #1
 8001394:	3a01      	subs	r2, #1
 8001396:	0552      	lsls	r2, r2, #21
 8001398:	4311      	orrs	r1, r2
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800139e:	0852      	lsrs	r2, r2, #1
 80013a0:	3a01      	subs	r2, #1
 80013a2:	0652      	lsls	r2, r2, #25
 80013a4:	4311      	orrs	r1, r2
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80013aa:	06d2      	lsls	r2, r2, #27
 80013ac:	430a      	orrs	r2, r1
 80013ae:	493f      	ldr	r1, [pc, #252]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 80013b0:	4313      	orrs	r3, r2
 80013b2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80013b4:	4b3d      	ldr	r3, [pc, #244]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a3c      	ldr	r2, [pc, #240]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 80013ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013be:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80013c0:	4b3a      	ldr	r3, [pc, #232]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	4a39      	ldr	r2, [pc, #228]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 80013c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013ca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80013cc:	f7ff f934 	bl	8000638 <HAL_GetTick>
 80013d0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013d2:	e008      	b.n	80013e6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013d4:	f7ff f930 	bl	8000638 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e067      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013e6:	4b31      	ldr	r3, [pc, #196]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d0f0      	beq.n	80013d4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013f2:	e05f      	b.n	80014b4 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	e05e      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013f8:	4b2c      	ldr	r3, [pc, #176]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001400:	2b00      	cmp	r3, #0
 8001402:	d157      	bne.n	80014b4 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001404:	4b29      	ldr	r3, [pc, #164]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a28      	ldr	r2, [pc, #160]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 800140a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800140e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001410:	4b26      	ldr	r3, [pc, #152]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	4a25      	ldr	r2, [pc, #148]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001416:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800141a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800141c:	f7ff f90c 	bl	8000638 <HAL_GetTick>
 8001420:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001422:	e008      	b.n	8001436 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001424:	f7ff f908 	bl	8000638 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	2b02      	cmp	r3, #2
 8001430:	d901      	bls.n	8001436 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e03f      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001436:	4b1d      	ldr	r3, [pc, #116]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d0f0      	beq.n	8001424 <HAL_RCC_OscConfig+0x7a4>
 8001442:	e037      	b.n	80014b4 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	2b0c      	cmp	r3, #12
 8001448:	d02d      	beq.n	80014a6 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800144a:	4b18      	ldr	r3, [pc, #96]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a17      	ldr	r2, [pc, #92]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001450:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001454:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001456:	4b15      	ldr	r3, [pc, #84]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d105      	bne.n	800146e <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001462:	4b12      	ldr	r3, [pc, #72]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	4a11      	ldr	r2, [pc, #68]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001468:	f023 0303 	bic.w	r3, r3, #3
 800146c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800146e:	4b0f      	ldr	r3, [pc, #60]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001470:	68db      	ldr	r3, [r3, #12]
 8001472:	4a0e      	ldr	r2, [pc, #56]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 8001474:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001478:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800147c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147e:	f7ff f8db 	bl	8000638 <HAL_GetTick>
 8001482:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001484:	e008      	b.n	8001498 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001486:	f7ff f8d7 	bl	8000638 <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	2b02      	cmp	r3, #2
 8001492:	d901      	bls.n	8001498 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8001494:	2303      	movs	r3, #3
 8001496:	e00e      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001498:	4b04      	ldr	r3, [pc, #16]	; (80014ac <HAL_RCC_OscConfig+0x82c>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d1f0      	bne.n	8001486 <HAL_RCC_OscConfig+0x806>
 80014a4:	e006      	b.n	80014b4 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e005      	b.n	80014b6 <HAL_RCC_OscConfig+0x836>
 80014aa:	bf00      	nop
 80014ac:	40021000 	.word	0x40021000
 80014b0:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3720      	adds	r7, #32
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop

080014c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d101      	bne.n	80014d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e0c8      	b.n	8001666 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014d4:	4b66      	ldr	r3, [pc, #408]	; (8001670 <HAL_RCC_ClockConfig+0x1b0>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f003 0307 	and.w	r3, r3, #7
 80014dc:	683a      	ldr	r2, [r7, #0]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d910      	bls.n	8001504 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014e2:	4b63      	ldr	r3, [pc, #396]	; (8001670 <HAL_RCC_ClockConfig+0x1b0>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f023 0207 	bic.w	r2, r3, #7
 80014ea:	4961      	ldr	r1, [pc, #388]	; (8001670 <HAL_RCC_ClockConfig+0x1b0>)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014f2:	4b5f      	ldr	r3, [pc, #380]	; (8001670 <HAL_RCC_ClockConfig+0x1b0>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0307 	and.w	r3, r3, #7
 80014fa:	683a      	ldr	r2, [r7, #0]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d001      	beq.n	8001504 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	e0b0      	b.n	8001666 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	2b00      	cmp	r3, #0
 800150e:	d04c      	beq.n	80015aa <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	2b03      	cmp	r3, #3
 8001516:	d107      	bne.n	8001528 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001518:	4b56      	ldr	r3, [pc, #344]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d121      	bne.n	8001568 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	e09e      	b.n	8001666 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	2b02      	cmp	r3, #2
 800152e:	d107      	bne.n	8001540 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001530:	4b50      	ldr	r3, [pc, #320]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001538:	2b00      	cmp	r3, #0
 800153a:	d115      	bne.n	8001568 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e092      	b.n	8001666 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d107      	bne.n	8001558 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001548:	4b4a      	ldr	r3, [pc, #296]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0302 	and.w	r3, r3, #2
 8001550:	2b00      	cmp	r3, #0
 8001552:	d109      	bne.n	8001568 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
 8001556:	e086      	b.n	8001666 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001558:	4b46      	ldr	r3, [pc, #280]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001560:	2b00      	cmp	r3, #0
 8001562:	d101      	bne.n	8001568 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e07e      	b.n	8001666 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001568:	4b42      	ldr	r3, [pc, #264]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	f023 0203 	bic.w	r2, r3, #3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	493f      	ldr	r1, [pc, #252]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 8001576:	4313      	orrs	r3, r2
 8001578:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800157a:	f7ff f85d 	bl	8000638 <HAL_GetTick>
 800157e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001580:	e00a      	b.n	8001598 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001582:	f7ff f859 	bl	8000638 <HAL_GetTick>
 8001586:	4602      	mov	r2, r0
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001590:	4293      	cmp	r3, r2
 8001592:	d901      	bls.n	8001598 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001594:	2303      	movs	r3, #3
 8001596:	e066      	b.n	8001666 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001598:	4b36      	ldr	r3, [pc, #216]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	f003 020c 	and.w	r2, r3, #12
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d1eb      	bne.n	8001582 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0302 	and.w	r3, r3, #2
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d008      	beq.n	80015c8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015b6:	4b2f      	ldr	r3, [pc, #188]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	492c      	ldr	r1, [pc, #176]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 80015c4:	4313      	orrs	r3, r2
 80015c6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015c8:	4b29      	ldr	r3, [pc, #164]	; (8001670 <HAL_RCC_ClockConfig+0x1b0>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 0307 	and.w	r3, r3, #7
 80015d0:	683a      	ldr	r2, [r7, #0]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d210      	bcs.n	80015f8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015d6:	4b26      	ldr	r3, [pc, #152]	; (8001670 <HAL_RCC_ClockConfig+0x1b0>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f023 0207 	bic.w	r2, r3, #7
 80015de:	4924      	ldr	r1, [pc, #144]	; (8001670 <HAL_RCC_ClockConfig+0x1b0>)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015e6:	4b22      	ldr	r3, [pc, #136]	; (8001670 <HAL_RCC_ClockConfig+0x1b0>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	683a      	ldr	r2, [r7, #0]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d001      	beq.n	80015f8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e036      	b.n	8001666 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 0304 	and.w	r3, r3, #4
 8001600:	2b00      	cmp	r3, #0
 8001602:	d008      	beq.n	8001616 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001604:	4b1b      	ldr	r3, [pc, #108]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	4918      	ldr	r1, [pc, #96]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 8001612:	4313      	orrs	r3, r2
 8001614:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0308 	and.w	r3, r3, #8
 800161e:	2b00      	cmp	r3, #0
 8001620:	d009      	beq.n	8001636 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001622:	4b14      	ldr	r3, [pc, #80]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	691b      	ldr	r3, [r3, #16]
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	4910      	ldr	r1, [pc, #64]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 8001632:	4313      	orrs	r3, r2
 8001634:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001636:	f000 f825 	bl	8001684 <HAL_RCC_GetSysClockFreq>
 800163a:	4602      	mov	r2, r0
 800163c:	4b0d      	ldr	r3, [pc, #52]	; (8001674 <HAL_RCC_ClockConfig+0x1b4>)
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	091b      	lsrs	r3, r3, #4
 8001642:	f003 030f 	and.w	r3, r3, #15
 8001646:	490c      	ldr	r1, [pc, #48]	; (8001678 <HAL_RCC_ClockConfig+0x1b8>)
 8001648:	5ccb      	ldrb	r3, [r1, r3]
 800164a:	f003 031f 	and.w	r3, r3, #31
 800164e:	fa22 f303 	lsr.w	r3, r2, r3
 8001652:	4a0a      	ldr	r2, [pc, #40]	; (800167c <HAL_RCC_ClockConfig+0x1bc>)
 8001654:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001656:	4b0a      	ldr	r3, [pc, #40]	; (8001680 <HAL_RCC_ClockConfig+0x1c0>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4618      	mov	r0, r3
 800165c:	f7fe ff9c 	bl	8000598 <HAL_InitTick>
 8001660:	4603      	mov	r3, r0
 8001662:	72fb      	strb	r3, [r7, #11]

  return status;
 8001664:	7afb      	ldrb	r3, [r7, #11]
}
 8001666:	4618      	mov	r0, r3
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40022000 	.word	0x40022000
 8001674:	40021000 	.word	0x40021000
 8001678:	0800a380 	.word	0x0800a380
 800167c:	20000008 	.word	0x20000008
 8001680:	20000000 	.word	0x20000000

08001684 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001684:	b480      	push	{r7}
 8001686:	b089      	sub	sp, #36	; 0x24
 8001688:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800168a:	2300      	movs	r3, #0
 800168c:	61fb      	str	r3, [r7, #28]
 800168e:	2300      	movs	r3, #0
 8001690:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001692:	4b3e      	ldr	r3, [pc, #248]	; (800178c <HAL_RCC_GetSysClockFreq+0x108>)
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	f003 030c 	and.w	r3, r3, #12
 800169a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800169c:	4b3b      	ldr	r3, [pc, #236]	; (800178c <HAL_RCC_GetSysClockFreq+0x108>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	f003 0303 	and.w	r3, r3, #3
 80016a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d005      	beq.n	80016b8 <HAL_RCC_GetSysClockFreq+0x34>
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	2b0c      	cmp	r3, #12
 80016b0:	d121      	bne.n	80016f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d11e      	bne.n	80016f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80016b8:	4b34      	ldr	r3, [pc, #208]	; (800178c <HAL_RCC_GetSysClockFreq+0x108>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0308 	and.w	r3, r3, #8
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d107      	bne.n	80016d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80016c4:	4b31      	ldr	r3, [pc, #196]	; (800178c <HAL_RCC_GetSysClockFreq+0x108>)
 80016c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016ca:	0a1b      	lsrs	r3, r3, #8
 80016cc:	f003 030f 	and.w	r3, r3, #15
 80016d0:	61fb      	str	r3, [r7, #28]
 80016d2:	e005      	b.n	80016e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80016d4:	4b2d      	ldr	r3, [pc, #180]	; (800178c <HAL_RCC_GetSysClockFreq+0x108>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	091b      	lsrs	r3, r3, #4
 80016da:	f003 030f 	and.w	r3, r3, #15
 80016de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80016e0:	4a2b      	ldr	r2, [pc, #172]	; (8001790 <HAL_RCC_GetSysClockFreq+0x10c>)
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d10d      	bne.n	800170c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80016f0:	69fb      	ldr	r3, [r7, #28]
 80016f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016f4:	e00a      	b.n	800170c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	2b04      	cmp	r3, #4
 80016fa:	d102      	bne.n	8001702 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80016fc:	4b25      	ldr	r3, [pc, #148]	; (8001794 <HAL_RCC_GetSysClockFreq+0x110>)
 80016fe:	61bb      	str	r3, [r7, #24]
 8001700:	e004      	b.n	800170c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	2b08      	cmp	r3, #8
 8001706:	d101      	bne.n	800170c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001708:	4b23      	ldr	r3, [pc, #140]	; (8001798 <HAL_RCC_GetSysClockFreq+0x114>)
 800170a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	2b0c      	cmp	r3, #12
 8001710:	d134      	bne.n	800177c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001712:	4b1e      	ldr	r3, [pc, #120]	; (800178c <HAL_RCC_GetSysClockFreq+0x108>)
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	f003 0303 	and.w	r3, r3, #3
 800171a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	2b02      	cmp	r3, #2
 8001720:	d003      	beq.n	800172a <HAL_RCC_GetSysClockFreq+0xa6>
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	2b03      	cmp	r3, #3
 8001726:	d003      	beq.n	8001730 <HAL_RCC_GetSysClockFreq+0xac>
 8001728:	e005      	b.n	8001736 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800172a:	4b1a      	ldr	r3, [pc, #104]	; (8001794 <HAL_RCC_GetSysClockFreq+0x110>)
 800172c:	617b      	str	r3, [r7, #20]
      break;
 800172e:	e005      	b.n	800173c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001730:	4b19      	ldr	r3, [pc, #100]	; (8001798 <HAL_RCC_GetSysClockFreq+0x114>)
 8001732:	617b      	str	r3, [r7, #20]
      break;
 8001734:	e002      	b.n	800173c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	617b      	str	r3, [r7, #20]
      break;
 800173a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800173c:	4b13      	ldr	r3, [pc, #76]	; (800178c <HAL_RCC_GetSysClockFreq+0x108>)
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	091b      	lsrs	r3, r3, #4
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	3301      	adds	r3, #1
 8001748:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800174a:	4b10      	ldr	r3, [pc, #64]	; (800178c <HAL_RCC_GetSysClockFreq+0x108>)
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	0a1b      	lsrs	r3, r3, #8
 8001750:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001754:	697a      	ldr	r2, [r7, #20]
 8001756:	fb02 f203 	mul.w	r2, r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001760:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001762:	4b0a      	ldr	r3, [pc, #40]	; (800178c <HAL_RCC_GetSysClockFreq+0x108>)
 8001764:	68db      	ldr	r3, [r3, #12]
 8001766:	0e5b      	lsrs	r3, r3, #25
 8001768:	f003 0303 	and.w	r3, r3, #3
 800176c:	3301      	adds	r3, #1
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001772:	697a      	ldr	r2, [r7, #20]
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	fbb2 f3f3 	udiv	r3, r2, r3
 800177a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800177c:	69bb      	ldr	r3, [r7, #24]
}
 800177e:	4618      	mov	r0, r3
 8001780:	3724      	adds	r7, #36	; 0x24
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	40021000 	.word	0x40021000
 8001790:	0800a398 	.word	0x0800a398
 8001794:	00f42400 	.word	0x00f42400
 8001798:	007a1200 	.word	0x007a1200

0800179c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017a0:	4b03      	ldr	r3, [pc, #12]	; (80017b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80017a2:	681b      	ldr	r3, [r3, #0]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	20000008 	.word	0x20000008

080017b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80017b8:	f7ff fff0 	bl	800179c <HAL_RCC_GetHCLKFreq>
 80017bc:	4602      	mov	r2, r0
 80017be:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	0a1b      	lsrs	r3, r3, #8
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	4904      	ldr	r1, [pc, #16]	; (80017dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80017ca:	5ccb      	ldrb	r3, [r1, r3]
 80017cc:	f003 031f 	and.w	r3, r3, #31
 80017d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40021000 	.word	0x40021000
 80017dc:	0800a390 	.word	0x0800a390

080017e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80017e4:	f7ff ffda 	bl	800179c <HAL_RCC_GetHCLKFreq>
 80017e8:	4602      	mov	r2, r0
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <HAL_RCC_GetPCLK2Freq+0x24>)
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	0adb      	lsrs	r3, r3, #11
 80017f0:	f003 0307 	and.w	r3, r3, #7
 80017f4:	4904      	ldr	r1, [pc, #16]	; (8001808 <HAL_RCC_GetPCLK2Freq+0x28>)
 80017f6:	5ccb      	ldrb	r3, [r1, r3]
 80017f8:	f003 031f 	and.w	r3, r3, #31
 80017fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001800:	4618      	mov	r0, r3
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40021000 	.word	0x40021000
 8001808:	0800a390 	.word	0x0800a390

0800180c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001814:	2300      	movs	r3, #0
 8001816:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001818:	4b2a      	ldr	r3, [pc, #168]	; (80018c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800181a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800181c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001820:	2b00      	cmp	r3, #0
 8001822:	d003      	beq.n	800182c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001824:	f7ff f9c8 	bl	8000bb8 <HAL_PWREx_GetVoltageRange>
 8001828:	6178      	str	r0, [r7, #20]
 800182a:	e014      	b.n	8001856 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800182c:	4b25      	ldr	r3, [pc, #148]	; (80018c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800182e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001830:	4a24      	ldr	r2, [pc, #144]	; (80018c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001832:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001836:	6593      	str	r3, [r2, #88]	; 0x58
 8001838:	4b22      	ldr	r3, [pc, #136]	; (80018c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800183a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800183c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001844:	f7ff f9b8 	bl	8000bb8 <HAL_PWREx_GetVoltageRange>
 8001848:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800184a:	4b1e      	ldr	r3, [pc, #120]	; (80018c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800184c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800184e:	4a1d      	ldr	r2, [pc, #116]	; (80018c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001850:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001854:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800185c:	d10b      	bne.n	8001876 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2b80      	cmp	r3, #128	; 0x80
 8001862:	d919      	bls.n	8001898 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2ba0      	cmp	r3, #160	; 0xa0
 8001868:	d902      	bls.n	8001870 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800186a:	2302      	movs	r3, #2
 800186c:	613b      	str	r3, [r7, #16]
 800186e:	e013      	b.n	8001898 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001870:	2301      	movs	r3, #1
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	e010      	b.n	8001898 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2b80      	cmp	r3, #128	; 0x80
 800187a:	d902      	bls.n	8001882 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800187c:	2303      	movs	r3, #3
 800187e:	613b      	str	r3, [r7, #16]
 8001880:	e00a      	b.n	8001898 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2b80      	cmp	r3, #128	; 0x80
 8001886:	d102      	bne.n	800188e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001888:	2302      	movs	r3, #2
 800188a:	613b      	str	r3, [r7, #16]
 800188c:	e004      	b.n	8001898 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2b70      	cmp	r3, #112	; 0x70
 8001892:	d101      	bne.n	8001898 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001894:	2301      	movs	r3, #1
 8001896:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001898:	4b0b      	ldr	r3, [pc, #44]	; (80018c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f023 0207 	bic.w	r2, r3, #7
 80018a0:	4909      	ldr	r1, [pc, #36]	; (80018c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	4313      	orrs	r3, r2
 80018a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80018a8:	4b07      	ldr	r3, [pc, #28]	; (80018c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 0307 	and.w	r3, r3, #7
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d001      	beq.n	80018ba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e000      	b.n	80018bc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80018ba:	2300      	movs	r3, #0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3718      	adds	r7, #24
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40021000 	.word	0x40021000
 80018c8:	40022000 	.word	0x40022000

080018cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80018d4:	2300      	movs	r3, #0
 80018d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80018d8:	2300      	movs	r3, #0
 80018da:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d031      	beq.n	800194c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ec:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80018f0:	d01a      	beq.n	8001928 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80018f2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80018f6:	d814      	bhi.n	8001922 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d009      	beq.n	8001910 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80018fc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001900:	d10f      	bne.n	8001922 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8001902:	4b5d      	ldr	r3, [pc, #372]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	4a5c      	ldr	r2, [pc, #368]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001908:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800190c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800190e:	e00c      	b.n	800192a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3304      	adds	r3, #4
 8001914:	2100      	movs	r1, #0
 8001916:	4618      	mov	r0, r3
 8001918:	f000 f9f0 	bl	8001cfc <RCCEx_PLLSAI1_Config>
 800191c:	4603      	mov	r3, r0
 800191e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001920:	e003      	b.n	800192a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	74fb      	strb	r3, [r7, #19]
      break;
 8001926:	e000      	b.n	800192a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8001928:	bf00      	nop
    }

    if(ret == HAL_OK)
 800192a:	7cfb      	ldrb	r3, [r7, #19]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d10b      	bne.n	8001948 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001930:	4b51      	ldr	r3, [pc, #324]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001932:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001936:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800193e:	494e      	ldr	r1, [pc, #312]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001940:	4313      	orrs	r3, r2
 8001942:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001946:	e001      	b.n	800194c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001948:	7cfb      	ldrb	r3, [r7, #19]
 800194a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001954:	2b00      	cmp	r3, #0
 8001956:	f000 809e 	beq.w	8001a96 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800195a:	2300      	movs	r3, #0
 800195c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800195e:	4b46      	ldr	r3, [pc, #280]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d101      	bne.n	800196e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800196a:	2301      	movs	r3, #1
 800196c:	e000      	b.n	8001970 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800196e:	2300      	movs	r3, #0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d00d      	beq.n	8001990 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001974:	4b40      	ldr	r3, [pc, #256]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001978:	4a3f      	ldr	r2, [pc, #252]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800197a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800197e:	6593      	str	r3, [r2, #88]	; 0x58
 8001980:	4b3d      	ldr	r3, [pc, #244]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001984:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001988:	60bb      	str	r3, [r7, #8]
 800198a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800198c:	2301      	movs	r3, #1
 800198e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001990:	4b3a      	ldr	r3, [pc, #232]	; (8001a7c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a39      	ldr	r2, [pc, #228]	; (8001a7c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001996:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800199a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800199c:	f7fe fe4c 	bl	8000638 <HAL_GetTick>
 80019a0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80019a2:	e009      	b.n	80019b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019a4:	f7fe fe48 	bl	8000638 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d902      	bls.n	80019b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	74fb      	strb	r3, [r7, #19]
        break;
 80019b6:	e005      	b.n	80019c4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80019b8:	4b30      	ldr	r3, [pc, #192]	; (8001a7c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d0ef      	beq.n	80019a4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80019c4:	7cfb      	ldrb	r3, [r7, #19]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d15a      	bne.n	8001a80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80019ca:	4b2b      	ldr	r3, [pc, #172]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80019cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80019d4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d01e      	beq.n	8001a1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019e0:	697a      	ldr	r2, [r7, #20]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d019      	beq.n	8001a1a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80019e6:	4b24      	ldr	r3, [pc, #144]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80019e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019f0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80019f2:	4b21      	ldr	r3, [pc, #132]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80019f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019f8:	4a1f      	ldr	r2, [pc, #124]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80019fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001a02:	4b1d      	ldr	r3, [pc, #116]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a08:	4a1b      	ldr	r2, [pc, #108]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001a0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001a12:	4a19      	ldr	r2, [pc, #100]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d016      	beq.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a24:	f7fe fe08 	bl	8000638 <HAL_GetTick>
 8001a28:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a2a:	e00b      	b.n	8001a44 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a2c:	f7fe fe04 	bl	8000638 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d902      	bls.n	8001a44 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	74fb      	strb	r3, [r7, #19]
            break;
 8001a42:	e006      	b.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a44:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d0ec      	beq.n	8001a2c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8001a52:	7cfb      	ldrb	r3, [r7, #19]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d10b      	bne.n	8001a70 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a58:	4b07      	ldr	r3, [pc, #28]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a5e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a66:	4904      	ldr	r1, [pc, #16]	; (8001a78 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001a6e:	e009      	b.n	8001a84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001a70:	7cfb      	ldrb	r3, [r7, #19]
 8001a72:	74bb      	strb	r3, [r7, #18]
 8001a74:	e006      	b.n	8001a84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8001a76:	bf00      	nop
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001a80:	7cfb      	ldrb	r3, [r7, #19]
 8001a82:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a84:	7c7b      	ldrb	r3, [r7, #17]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d105      	bne.n	8001a96 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a8a:	4b9b      	ldr	r3, [pc, #620]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a8e:	4a9a      	ldr	r2, [pc, #616]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001a90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a94:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d00a      	beq.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001aa2:	4b95      	ldr	r3, [pc, #596]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aa8:	f023 0203 	bic.w	r2, r3, #3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6a1b      	ldr	r3, [r3, #32]
 8001ab0:	4991      	ldr	r1, [pc, #580]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0302 	and.w	r3, r3, #2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d00a      	beq.n	8001ada <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001ac4:	4b8c      	ldr	r3, [pc, #560]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aca:	f023 020c 	bic.w	r2, r3, #12
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad2:	4989      	ldr	r1, [pc, #548]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0304 	and.w	r3, r3, #4
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d00a      	beq.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001ae6:	4b84      	ldr	r3, [pc, #528]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001aec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af4:	4980      	ldr	r1, [pc, #512]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001af6:	4313      	orrs	r3, r2
 8001af8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0320 	and.w	r3, r3, #32
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d00a      	beq.n	8001b1e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001b08:	4b7b      	ldr	r3, [pc, #492]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b0e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b16:	4978      	ldr	r1, [pc, #480]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d00a      	beq.n	8001b40 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001b2a:	4b73      	ldr	r3, [pc, #460]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b30:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b38:	496f      	ldr	r1, [pc, #444]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d00a      	beq.n	8001b62 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001b4c:	4b6a      	ldr	r3, [pc, #424]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b52:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b5a:	4967      	ldr	r1, [pc, #412]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d00a      	beq.n	8001b84 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b6e:	4b62      	ldr	r3, [pc, #392]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b74:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7c:	495e      	ldr	r1, [pc, #376]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d00a      	beq.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001b90:	4b59      	ldr	r3, [pc, #356]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b96:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b9e:	4956      	ldr	r1, [pc, #344]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d00a      	beq.n	8001bc8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001bb2:	4b51      	ldr	r3, [pc, #324]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bb8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bc0:	494d      	ldr	r1, [pc, #308]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d028      	beq.n	8001c26 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001bd4:	4b48      	ldr	r3, [pc, #288]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bda:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001be2:	4945      	ldr	r1, [pc, #276]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001be4:	4313      	orrs	r3, r2
 8001be6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001bf2:	d106      	bne.n	8001c02 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001bf4:	4b40      	ldr	r3, [pc, #256]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	4a3f      	ldr	r2, [pc, #252]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001bfa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001bfe:	60d3      	str	r3, [r2, #12]
 8001c00:	e011      	b.n	8001c26 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c06:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001c0a:	d10c      	bne.n	8001c26 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3304      	adds	r3, #4
 8001c10:	2101      	movs	r1, #1
 8001c12:	4618      	mov	r0, r3
 8001c14:	f000 f872 	bl	8001cfc <RCCEx_PLLSAI1_Config>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001c1c:	7cfb      	ldrb	r3, [r7, #19]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* set overall return value */
        status = ret;
 8001c22:	7cfb      	ldrb	r3, [r7, #19]
 8001c24:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d028      	beq.n	8001c84 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001c32:	4b31      	ldr	r3, [pc, #196]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c38:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c40:	492d      	ldr	r1, [pc, #180]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001c42:	4313      	orrs	r3, r2
 8001c44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c4c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001c50:	d106      	bne.n	8001c60 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c52:	4b29      	ldr	r3, [pc, #164]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	4a28      	ldr	r2, [pc, #160]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001c58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001c5c:	60d3      	str	r3, [r2, #12]
 8001c5e:	e011      	b.n	8001c84 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c64:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001c68:	d10c      	bne.n	8001c84 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	3304      	adds	r3, #4
 8001c6e:	2101      	movs	r1, #1
 8001c70:	4618      	mov	r0, r3
 8001c72:	f000 f843 	bl	8001cfc <RCCEx_PLLSAI1_Config>
 8001c76:	4603      	mov	r3, r0
 8001c78:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001c7a:	7cfb      	ldrb	r3, [r7, #19]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8001c80:	7cfb      	ldrb	r3, [r7, #19]
 8001c82:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d01c      	beq.n	8001cca <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001c90:	4b19      	ldr	r3, [pc, #100]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c96:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c9e:	4916      	ldr	r1, [pc, #88]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001caa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001cae:	d10c      	bne.n	8001cca <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	3304      	adds	r3, #4
 8001cb4:	2102      	movs	r1, #2
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f000 f820 	bl	8001cfc <RCCEx_PLLSAI1_Config>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001cc0:	7cfb      	ldrb	r3, [r7, #19]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* set overall return value */
        status = ret;
 8001cc6:	7cfb      	ldrb	r3, [r7, #19]
 8001cc8:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d00a      	beq.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8001cd6:	4b08      	ldr	r3, [pc, #32]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cdc:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ce4:	4904      	ldr	r1, [pc, #16]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8001cec:	7cbb      	ldrb	r3, [r7, #18]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3718      	adds	r7, #24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40021000 	.word	0x40021000

08001cfc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8001d06:	2300      	movs	r3, #0
 8001d08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001d0a:	4b74      	ldr	r3, [pc, #464]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	f003 0303 	and.w	r3, r3, #3
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d018      	beq.n	8001d48 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001d16:	4b71      	ldr	r3, [pc, #452]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	f003 0203 	and.w	r2, r3, #3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d10d      	bne.n	8001d42 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
       ||
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d009      	beq.n	8001d42 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001d2e:	4b6b      	ldr	r3, [pc, #428]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	091b      	lsrs	r3, r3, #4
 8001d34:	f003 0307 	and.w	r3, r3, #7
 8001d38:	1c5a      	adds	r2, r3, #1
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	685b      	ldr	r3, [r3, #4]
       ||
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d047      	beq.n	8001dd2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	73fb      	strb	r3, [r7, #15]
 8001d46:	e044      	b.n	8001dd2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2b03      	cmp	r3, #3
 8001d4e:	d018      	beq.n	8001d82 <RCCEx_PLLSAI1_Config+0x86>
 8001d50:	2b03      	cmp	r3, #3
 8001d52:	d825      	bhi.n	8001da0 <RCCEx_PLLSAI1_Config+0xa4>
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d002      	beq.n	8001d5e <RCCEx_PLLSAI1_Config+0x62>
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d009      	beq.n	8001d70 <RCCEx_PLLSAI1_Config+0x74>
 8001d5c:	e020      	b.n	8001da0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001d5e:	4b5f      	ldr	r3, [pc, #380]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d11d      	bne.n	8001da6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d6e:	e01a      	b.n	8001da6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001d70:	4b5a      	ldr	r3, [pc, #360]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d116      	bne.n	8001daa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001d80:	e013      	b.n	8001daa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001d82:	4b56      	ldr	r3, [pc, #344]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d10f      	bne.n	8001dae <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001d8e:	4b53      	ldr	r3, [pc, #332]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d109      	bne.n	8001dae <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8001d9e:	e006      	b.n	8001dae <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	73fb      	strb	r3, [r7, #15]
      break;
 8001da4:	e004      	b.n	8001db0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8001da6:	bf00      	nop
 8001da8:	e002      	b.n	8001db0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8001daa:	bf00      	nop
 8001dac:	e000      	b.n	8001db0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8001dae:	bf00      	nop
    }

    if(status == HAL_OK)
 8001db0:	7bfb      	ldrb	r3, [r7, #15]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d10d      	bne.n	8001dd2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001db6:	4b49      	ldr	r3, [pc, #292]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6819      	ldr	r1, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	3b01      	subs	r3, #1
 8001dc8:	011b      	lsls	r3, r3, #4
 8001dca:	430b      	orrs	r3, r1
 8001dcc:	4943      	ldr	r1, [pc, #268]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8001dd2:	7bfb      	ldrb	r3, [r7, #15]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d17c      	bne.n	8001ed2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001dd8:	4b40      	ldr	r3, [pc, #256]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a3f      	ldr	r2, [pc, #252]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001dde:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001de2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001de4:	f7fe fc28 	bl	8000638 <HAL_GetTick>
 8001de8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001dea:	e009      	b.n	8001e00 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001dec:	f7fe fc24 	bl	8000638 <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d902      	bls.n	8001e00 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	73fb      	strb	r3, [r7, #15]
        break;
 8001dfe:	e005      	b.n	8001e0c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001e00:	4b36      	ldr	r3, [pc, #216]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d1ef      	bne.n	8001dec <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8001e0c:	7bfb      	ldrb	r3, [r7, #15]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d15f      	bne.n	8001ed2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d110      	bne.n	8001e3a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001e18:	4b30      	ldr	r3, [pc, #192]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001e1a:	691b      	ldr	r3, [r3, #16]
 8001e1c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8001e20:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	6892      	ldr	r2, [r2, #8]
 8001e28:	0211      	lsls	r1, r2, #8
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	68d2      	ldr	r2, [r2, #12]
 8001e2e:	06d2      	lsls	r2, r2, #27
 8001e30:	430a      	orrs	r2, r1
 8001e32:	492a      	ldr	r1, [pc, #168]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001e34:	4313      	orrs	r3, r2
 8001e36:	610b      	str	r3, [r1, #16]
 8001e38:	e027      	b.n	8001e8a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d112      	bne.n	8001e66 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001e40:	4b26      	ldr	r3, [pc, #152]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001e42:	691b      	ldr	r3, [r3, #16]
 8001e44:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8001e48:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	6892      	ldr	r2, [r2, #8]
 8001e50:	0211      	lsls	r1, r2, #8
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	6912      	ldr	r2, [r2, #16]
 8001e56:	0852      	lsrs	r2, r2, #1
 8001e58:	3a01      	subs	r2, #1
 8001e5a:	0552      	lsls	r2, r2, #21
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	491f      	ldr	r1, [pc, #124]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001e60:	4313      	orrs	r3, r2
 8001e62:	610b      	str	r3, [r1, #16]
 8001e64:	e011      	b.n	8001e8a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001e66:	4b1d      	ldr	r3, [pc, #116]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001e6e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	6892      	ldr	r2, [r2, #8]
 8001e76:	0211      	lsls	r1, r2, #8
 8001e78:	687a      	ldr	r2, [r7, #4]
 8001e7a:	6952      	ldr	r2, [r2, #20]
 8001e7c:	0852      	lsrs	r2, r2, #1
 8001e7e:	3a01      	subs	r2, #1
 8001e80:	0652      	lsls	r2, r2, #25
 8001e82:	430a      	orrs	r2, r1
 8001e84:	4915      	ldr	r1, [pc, #84]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8001e8a:	4b14      	ldr	r3, [pc, #80]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a13      	ldr	r2, [pc, #76]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001e90:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001e94:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e96:	f7fe fbcf 	bl	8000638 <HAL_GetTick>
 8001e9a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001e9c:	e009      	b.n	8001eb2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001e9e:	f7fe fbcb 	bl	8000638 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d902      	bls.n	8001eb2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	73fb      	strb	r3, [r7, #15]
          break;
 8001eb0:	e005      	b.n	8001ebe <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001eb2:	4b0a      	ldr	r3, [pc, #40]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0ef      	beq.n	8001e9e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d106      	bne.n	8001ed2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001ec4:	4b05      	ldr	r3, [pc, #20]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001ec6:	691a      	ldr	r2, [r3, #16]
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	4903      	ldr	r1, [pc, #12]	; (8001edc <RCCEx_PLLSAI1_Config+0x1e0>)
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8001ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	40021000 	.word	0x40021000

08001ee0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b084      	sub	sp, #16
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d101      	bne.n	8001ef2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e095      	b.n	800201e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d108      	bne.n	8001f0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f02:	d009      	beq.n	8001f18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	61da      	str	r2, [r3, #28]
 8001f0a:	e005      	b.n	8001f18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d106      	bne.n	8001f38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f001 f9b8 	bl	80032a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2202      	movs	r2, #2
 8001f3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f4e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001f58:	d902      	bls.n	8001f60 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60fb      	str	r3, [r7, #12]
 8001f5e:	e002      	b.n	8001f66 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001f60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f64:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8001f6e:	d007      	beq.n	8001f80 <HAL_SPI_Init+0xa0>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001f78:	d002      	beq.n	8001f80 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001f90:	431a      	orrs	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	691b      	ldr	r3, [r3, #16]
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	431a      	orrs	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	695b      	ldr	r3, [r3, #20]
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	431a      	orrs	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fae:	431a      	orrs	r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	69db      	ldr	r3, [r3, #28]
 8001fb4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001fb8:	431a      	orrs	r2, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a1b      	ldr	r3, [r3, #32]
 8001fbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fc2:	ea42 0103 	orr.w	r1, r2, r3
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fca:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	0c1b      	lsrs	r3, r3, #16
 8001fdc:	f003 0204 	and.w	r2, r3, #4
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe4:	f003 0310 	and.w	r3, r3, #16
 8001fe8:	431a      	orrs	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fee:	f003 0308 	and.w	r3, r3, #8
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001ffc:	ea42 0103 	orr.w	r1, r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	430a      	orrs	r2, r1
 800200c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3710      	adds	r7, #16
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b08a      	sub	sp, #40	; 0x28
 800202a:	af00      	add	r7, sp, #0
 800202c:	60f8      	str	r0, [r7, #12]
 800202e:	60b9      	str	r1, [r7, #8]
 8002030:	607a      	str	r2, [r7, #4]
 8002032:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002034:	2301      	movs	r3, #1
 8002036:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002038:	2300      	movs	r3, #0
 800203a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002044:	2b01      	cmp	r3, #1
 8002046:	d101      	bne.n	800204c <HAL_SPI_TransmitReceive+0x26>
 8002048:	2302      	movs	r3, #2
 800204a:	e1fb      	b.n	8002444 <HAL_SPI_TransmitReceive+0x41e>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002054:	f7fe faf0 	bl	8000638 <HAL_GetTick>
 8002058:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002060:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002068:	887b      	ldrh	r3, [r7, #2]
 800206a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800206c:	887b      	ldrh	r3, [r7, #2]
 800206e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002070:	7efb      	ldrb	r3, [r7, #27]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d00e      	beq.n	8002094 <HAL_SPI_TransmitReceive+0x6e>
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800207c:	d106      	bne.n	800208c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d102      	bne.n	800208c <HAL_SPI_TransmitReceive+0x66>
 8002086:	7efb      	ldrb	r3, [r7, #27]
 8002088:	2b04      	cmp	r3, #4
 800208a:	d003      	beq.n	8002094 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800208c:	2302      	movs	r3, #2
 800208e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8002092:	e1cd      	b.n	8002430 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d005      	beq.n	80020a6 <HAL_SPI_TransmitReceive+0x80>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d002      	beq.n	80020a6 <HAL_SPI_TransmitReceive+0x80>
 80020a0:	887b      	ldrh	r3, [r7, #2]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d103      	bne.n	80020ae <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80020ac:	e1c0      	b.n	8002430 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	2b04      	cmp	r3, #4
 80020b8:	d003      	beq.n	80020c2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2205      	movs	r2, #5
 80020be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	887a      	ldrh	r2, [r7, #2]
 80020d2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	887a      	ldrh	r2, [r7, #2]
 80020da:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	68ba      	ldr	r2, [r7, #8]
 80020e2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	887a      	ldrh	r2, [r7, #2]
 80020e8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	887a      	ldrh	r2, [r7, #2]
 80020ee:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2200      	movs	r2, #0
 80020f4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2200      	movs	r2, #0
 80020fa:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002104:	d802      	bhi.n	800210c <HAL_SPI_TransmitReceive+0xe6>
 8002106:	8a3b      	ldrh	r3, [r7, #16]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d908      	bls.n	800211e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	685a      	ldr	r2, [r3, #4]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800211a:	605a      	str	r2, [r3, #4]
 800211c:	e007      	b.n	800212e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	685a      	ldr	r2, [r3, #4]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800212c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002138:	2b40      	cmp	r3, #64	; 0x40
 800213a:	d007      	beq.n	800214c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800214a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002154:	d97c      	bls.n	8002250 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d002      	beq.n	8002164 <HAL_SPI_TransmitReceive+0x13e>
 800215e:	8a7b      	ldrh	r3, [r7, #18]
 8002160:	2b01      	cmp	r3, #1
 8002162:	d169      	bne.n	8002238 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002168:	881a      	ldrh	r2, [r3, #0]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002174:	1c9a      	adds	r2, r3, #2
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800217e:	b29b      	uxth	r3, r3
 8002180:	3b01      	subs	r3, #1
 8002182:	b29a      	uxth	r2, r3
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002188:	e056      	b.n	8002238 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	2b02      	cmp	r3, #2
 8002196:	d11b      	bne.n	80021d0 <HAL_SPI_TransmitReceive+0x1aa>
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800219c:	b29b      	uxth	r3, r3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d016      	beq.n	80021d0 <HAL_SPI_TransmitReceive+0x1aa>
 80021a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d113      	bne.n	80021d0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021ac:	881a      	ldrh	r2, [r3, #0]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021b8:	1c9a      	adds	r2, r3, #2
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80021c2:	b29b      	uxth	r3, r3
 80021c4:	3b01      	subs	r3, #1
 80021c6:	b29a      	uxth	r2, r3
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80021cc:	2300      	movs	r3, #0
 80021ce:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d11c      	bne.n	8002218 <HAL_SPI_TransmitReceive+0x1f2>
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d016      	beq.n	8002218 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	68da      	ldr	r2, [r3, #12]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f4:	b292      	uxth	r2, r2
 80021f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fc:	1c9a      	adds	r2, r3, #2
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002208:	b29b      	uxth	r3, r3
 800220a:	3b01      	subs	r3, #1
 800220c:	b29a      	uxth	r2, r3
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002214:	2301      	movs	r3, #1
 8002216:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002218:	f7fe fa0e 	bl	8000638 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002224:	429a      	cmp	r2, r3
 8002226:	d807      	bhi.n	8002238 <HAL_SPI_TransmitReceive+0x212>
 8002228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800222a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800222e:	d003      	beq.n	8002238 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002236:	e0fb      	b.n	8002430 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800223c:	b29b      	uxth	r3, r3
 800223e:	2b00      	cmp	r3, #0
 8002240:	d1a3      	bne.n	800218a <HAL_SPI_TransmitReceive+0x164>
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002248:	b29b      	uxth	r3, r3
 800224a:	2b00      	cmp	r3, #0
 800224c:	d19d      	bne.n	800218a <HAL_SPI_TransmitReceive+0x164>
 800224e:	e0df      	b.n	8002410 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d003      	beq.n	8002260 <HAL_SPI_TransmitReceive+0x23a>
 8002258:	8a7b      	ldrh	r3, [r7, #18]
 800225a:	2b01      	cmp	r3, #1
 800225c:	f040 80cb 	bne.w	80023f6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002264:	b29b      	uxth	r3, r3
 8002266:	2b01      	cmp	r3, #1
 8002268:	d912      	bls.n	8002290 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800226e:	881a      	ldrh	r2, [r3, #0]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800227a:	1c9a      	adds	r2, r3, #2
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002284:	b29b      	uxth	r3, r3
 8002286:	3b02      	subs	r3, #2
 8002288:	b29a      	uxth	r2, r3
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800228e:	e0b2      	b.n	80023f6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	330c      	adds	r3, #12
 800229a:	7812      	ldrb	r2, [r2, #0]
 800229c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022a2:	1c5a      	adds	r2, r3, #1
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	3b01      	subs	r3, #1
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80022b6:	e09e      	b.n	80023f6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d134      	bne.n	8002330 <HAL_SPI_TransmitReceive+0x30a>
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d02f      	beq.n	8002330 <HAL_SPI_TransmitReceive+0x30a>
 80022d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d12c      	bne.n	8002330 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80022da:	b29b      	uxth	r3, r3
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d912      	bls.n	8002306 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022e4:	881a      	ldrh	r2, [r3, #0]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022f0:	1c9a      	adds	r2, r3, #2
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	3b02      	subs	r3, #2
 80022fe:	b29a      	uxth	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002304:	e012      	b.n	800232c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	330c      	adds	r3, #12
 8002310:	7812      	ldrb	r2, [r2, #0]
 8002312:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002318:	1c5a      	adds	r2, r3, #1
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002322:	b29b      	uxth	r3, r3
 8002324:	3b01      	subs	r3, #1
 8002326:	b29a      	uxth	r2, r3
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800232c:	2300      	movs	r3, #0
 800232e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b01      	cmp	r3, #1
 800233c:	d148      	bne.n	80023d0 <HAL_SPI_TransmitReceive+0x3aa>
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002344:	b29b      	uxth	r3, r3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d042      	beq.n	80023d0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002350:	b29b      	uxth	r3, r3
 8002352:	2b01      	cmp	r3, #1
 8002354:	d923      	bls.n	800239e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	68da      	ldr	r2, [r3, #12]
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002360:	b292      	uxth	r2, r2
 8002362:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002368:	1c9a      	adds	r2, r3, #2
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002374:	b29b      	uxth	r3, r3
 8002376:	3b02      	subs	r3, #2
 8002378:	b29a      	uxth	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002386:	b29b      	uxth	r3, r3
 8002388:	2b01      	cmp	r3, #1
 800238a:	d81f      	bhi.n	80023cc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800239a:	605a      	str	r2, [r3, #4]
 800239c:	e016      	b.n	80023cc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f103 020c 	add.w	r2, r3, #12
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	7812      	ldrb	r2, [r2, #0]
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b4:	1c5a      	adds	r2, r3, #1
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	3b01      	subs	r3, #1
 80023c4:	b29a      	uxth	r2, r3
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80023cc:	2301      	movs	r3, #1
 80023ce:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80023d0:	f7fe f932 	bl	8000638 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80023dc:	429a      	cmp	r2, r3
 80023de:	d803      	bhi.n	80023e8 <HAL_SPI_TransmitReceive+0x3c2>
 80023e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e6:	d102      	bne.n	80023ee <HAL_SPI_TransmitReceive+0x3c8>
 80023e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d103      	bne.n	80023f6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80023f4:	e01c      	b.n	8002430 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f47f af5b 	bne.w	80022b8 <HAL_SPI_TransmitReceive+0x292>
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002408:	b29b      	uxth	r3, r3
 800240a:	2b00      	cmp	r3, #0
 800240c:	f47f af54 	bne.w	80022b8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002410:	69fa      	ldr	r2, [r7, #28]
 8002412:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002414:	68f8      	ldr	r0, [r7, #12]
 8002416:	f000 f933 	bl	8002680 <SPI_EndRxTxTransaction>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d006      	beq.n	800242e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2220      	movs	r2, #32
 800242a:	661a      	str	r2, [r3, #96]	; 0x60
 800242c:	e000      	b.n	8002430 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800242e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2201      	movs	r2, #1
 8002434:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002440:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002444:	4618      	mov	r0, r3
 8002446:	3728      	adds	r7, #40	; 0x28
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b088      	sub	sp, #32
 8002450:	af00      	add	r7, sp, #0
 8002452:	60f8      	str	r0, [r7, #12]
 8002454:	60b9      	str	r1, [r7, #8]
 8002456:	603b      	str	r3, [r7, #0]
 8002458:	4613      	mov	r3, r2
 800245a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800245c:	f7fe f8ec 	bl	8000638 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002464:	1a9b      	subs	r3, r3, r2
 8002466:	683a      	ldr	r2, [r7, #0]
 8002468:	4413      	add	r3, r2
 800246a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800246c:	f7fe f8e4 	bl	8000638 <HAL_GetTick>
 8002470:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002472:	4b39      	ldr	r3, [pc, #228]	; (8002558 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	015b      	lsls	r3, r3, #5
 8002478:	0d1b      	lsrs	r3, r3, #20
 800247a:	69fa      	ldr	r2, [r7, #28]
 800247c:	fb02 f303 	mul.w	r3, r2, r3
 8002480:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002482:	e054      	b.n	800252e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800248a:	d050      	beq.n	800252e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800248c:	f7fe f8d4 	bl	8000638 <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	69fa      	ldr	r2, [r7, #28]
 8002498:	429a      	cmp	r2, r3
 800249a:	d902      	bls.n	80024a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d13d      	bne.n	800251e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80024b0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80024ba:	d111      	bne.n	80024e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024c4:	d004      	beq.n	80024d0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024ce:	d107      	bne.n	80024e0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024e8:	d10f      	bne.n	800250a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024f8:	601a      	str	r2, [r3, #0]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002508:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2201      	movs	r2, #1
 800250e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	2200      	movs	r2, #0
 8002516:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e017      	b.n	800254e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d101      	bne.n	8002528 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002524:	2300      	movs	r3, #0
 8002526:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	3b01      	subs	r3, #1
 800252c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689a      	ldr	r2, [r3, #8]
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	4013      	ands	r3, r2
 8002538:	68ba      	ldr	r2, [r7, #8]
 800253a:	429a      	cmp	r2, r3
 800253c:	bf0c      	ite	eq
 800253e:	2301      	moveq	r3, #1
 8002540:	2300      	movne	r3, #0
 8002542:	b2db      	uxtb	r3, r3
 8002544:	461a      	mov	r2, r3
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	429a      	cmp	r2, r3
 800254a:	d19b      	bne.n	8002484 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3720      	adds	r7, #32
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20000008 	.word	0x20000008

0800255c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b088      	sub	sp, #32
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
 8002568:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800256a:	f7fe f865 	bl	8000638 <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002572:	1a9b      	subs	r3, r3, r2
 8002574:	683a      	ldr	r2, [r7, #0]
 8002576:	4413      	add	r3, r2
 8002578:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800257a:	f7fe f85d 	bl	8000638 <HAL_GetTick>
 800257e:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002580:	4b3e      	ldr	r3, [pc, #248]	; (800267c <SPI_WaitFifoStateUntilTimeout+0x120>)
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	4613      	mov	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4413      	add	r3, r2
 800258a:	00da      	lsls	r2, r3, #3
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	0d1b      	lsrs	r3, r3, #20
 8002590:	69fa      	ldr	r2, [r7, #28]
 8002592:	fb02 f303 	mul.w	r3, r2, r3
 8002596:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8002598:	e062      	b.n	8002660 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80025a0:	d109      	bne.n	80025b6 <SPI_WaitFifoStateUntilTimeout+0x5a>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d106      	bne.n	80025b6 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	330c      	adds	r3, #12
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80025b4:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025bc:	d050      	beq.n	8002660 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80025be:	f7fe f83b 	bl	8000638 <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	69fa      	ldr	r2, [r7, #28]
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d902      	bls.n	80025d4 <SPI_WaitFifoStateUntilTimeout+0x78>
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d13d      	bne.n	8002650 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80025e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80025ec:	d111      	bne.n	8002612 <SPI_WaitFifoStateUntilTimeout+0xb6>
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025f6:	d004      	beq.n	8002602 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002600:	d107      	bne.n	8002612 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002610:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002616:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800261a:	d10f      	bne.n	800263c <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800263a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e010      	b.n	8002672 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8002656:	2300      	movs	r3, #0
 8002658:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	3b01      	subs	r3, #1
 800265e:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	689a      	ldr	r2, [r3, #8]
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	4013      	ands	r3, r2
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	429a      	cmp	r2, r3
 800266e:	d194      	bne.n	800259a <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8002670:	2300      	movs	r3, #0
}
 8002672:	4618      	mov	r0, r3
 8002674:	3720      	adds	r7, #32
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	20000008 	.word	0x20000008

08002680 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af02      	add	r7, sp, #8
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	9300      	str	r3, [sp, #0]
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	2200      	movs	r2, #0
 8002694:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8002698:	68f8      	ldr	r0, [r7, #12]
 800269a:	f7ff ff5f 	bl	800255c <SPI_WaitFifoStateUntilTimeout>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d007      	beq.n	80026b4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026a8:	f043 0220 	orr.w	r2, r3, #32
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e027      	b.n	8002704 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	9300      	str	r3, [sp, #0]
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	2200      	movs	r2, #0
 80026bc:	2180      	movs	r1, #128	; 0x80
 80026be:	68f8      	ldr	r0, [r7, #12]
 80026c0:	f7ff fec4 	bl	800244c <SPI_WaitFlagStateUntilTimeout>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d007      	beq.n	80026da <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026ce:	f043 0220 	orr.w	r2, r3, #32
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e014      	b.n	8002704 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	9300      	str	r3, [sp, #0]
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f7ff ff38 	bl	800255c <SPI_WaitFifoStateUntilTimeout>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d007      	beq.n	8002702 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026f6:	f043 0220 	orr.w	r2, r3, #32
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e000      	b.n	8002704 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002702:	2300      	movs	r3, #0
}
 8002704:	4618      	mov	r0, r3
 8002706:	3710      	adds	r7, #16
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e040      	b.n	80027a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002722:	2b00      	cmp	r3, #0
 8002724:	d106      	bne.n	8002734 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 ff2c 	bl	800358c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2224      	movs	r2, #36	; 0x24
 8002738:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f022 0201 	bic.w	r2, r2, #1
 8002748:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 f8c0 	bl	80028d0 <UART_SetConfig>
 8002750:	4603      	mov	r3, r0
 8002752:	2b01      	cmp	r3, #1
 8002754:	d101      	bne.n	800275a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e022      	b.n	80027a0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275e:	2b00      	cmp	r3, #0
 8002760:	d002      	beq.n	8002768 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f000 fae8 	bl	8002d38 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002776:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	689a      	ldr	r2, [r3, #8]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002786:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f042 0201 	orr.w	r2, r2, #1
 8002796:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 fb6f 	bl	8002e7c <UART_CheckIdleState>
 800279e:	4603      	mov	r3, r0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b08a      	sub	sp, #40	; 0x28
 80027ac:	af02      	add	r7, sp, #8
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	603b      	str	r3, [r7, #0]
 80027b4:	4613      	mov	r3, r2
 80027b6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027bc:	2b20      	cmp	r3, #32
 80027be:	f040 8082 	bne.w	80028c6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d002      	beq.n	80027ce <HAL_UART_Transmit+0x26>
 80027c8:	88fb      	ldrh	r3, [r7, #6]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d101      	bne.n	80027d2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e07a      	b.n	80028c8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d101      	bne.n	80027e0 <HAL_UART_Transmit+0x38>
 80027dc:	2302      	movs	r3, #2
 80027de:	e073      	b.n	80028c8 <HAL_UART_Transmit+0x120>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2221      	movs	r2, #33	; 0x21
 80027f4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027f6:	f7fd ff1f 	bl	8000638 <HAL_GetTick>
 80027fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	88fa      	ldrh	r2, [r7, #6]
 8002800:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	88fa      	ldrh	r2, [r7, #6]
 8002808:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002814:	d108      	bne.n	8002828 <HAL_UART_Transmit+0x80>
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d104      	bne.n	8002828 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800281e:	2300      	movs	r3, #0
 8002820:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	61bb      	str	r3, [r7, #24]
 8002826:	e003      	b.n	8002830 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800282c:	2300      	movs	r3, #0
 800282e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2200      	movs	r2, #0
 8002834:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002838:	e02d      	b.n	8002896 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	2200      	movs	r2, #0
 8002842:	2180      	movs	r1, #128	; 0x80
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f000 fb62 	bl	8002f0e <UART_WaitOnFlagUntilTimeout>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e039      	b.n	80028c8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d10b      	bne.n	8002872 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	881a      	ldrh	r2, [r3, #0]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002866:	b292      	uxth	r2, r2
 8002868:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800286a:	69bb      	ldr	r3, [r7, #24]
 800286c:	3302      	adds	r3, #2
 800286e:	61bb      	str	r3, [r7, #24]
 8002870:	e008      	b.n	8002884 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	781a      	ldrb	r2, [r3, #0]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	b292      	uxth	r2, r2
 800287c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	3301      	adds	r3, #1
 8002882:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800288a:	b29b      	uxth	r3, r3
 800288c:	3b01      	subs	r3, #1
 800288e:	b29a      	uxth	r2, r3
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800289c:	b29b      	uxth	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1cb      	bne.n	800283a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	9300      	str	r3, [sp, #0]
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	2200      	movs	r2, #0
 80028aa:	2140      	movs	r1, #64	; 0x40
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 fb2e 	bl	8002f0e <UART_WaitOnFlagUntilTimeout>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80028b8:	2303      	movs	r3, #3
 80028ba:	e005      	b.n	80028c8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2220      	movs	r2, #32
 80028c0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80028c2:	2300      	movs	r3, #0
 80028c4:	e000      	b.n	80028c8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80028c6:	2302      	movs	r3, #2
  }
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3720      	adds	r7, #32
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028d0:	b5b0      	push	{r4, r5, r7, lr}
 80028d2:	b088      	sub	sp, #32
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80028d8:	2300      	movs	r3, #0
 80028da:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	431a      	orrs	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	431a      	orrs	r2, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	69db      	ldr	r3, [r3, #28]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	4baa      	ldr	r3, [pc, #680]	; (8002ba4 <UART_SetConfig+0x2d4>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6812      	ldr	r2, [r2, #0]
 8002902:	69f9      	ldr	r1, [r7, #28]
 8002904:	430b      	orrs	r3, r1
 8002906:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	68da      	ldr	r2, [r3, #12]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	430a      	orrs	r2, r1
 800291c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a9f      	ldr	r2, [pc, #636]	; (8002ba8 <UART_SetConfig+0x2d8>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d004      	beq.n	8002938 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a1b      	ldr	r3, [r3, #32]
 8002932:	69fa      	ldr	r2, [r7, #28]
 8002934:	4313      	orrs	r3, r2
 8002936:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	69fa      	ldr	r2, [r7, #28]
 8002948:	430a      	orrs	r2, r1
 800294a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a96      	ldr	r2, [pc, #600]	; (8002bac <UART_SetConfig+0x2dc>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d121      	bne.n	800299a <UART_SetConfig+0xca>
 8002956:	4b96      	ldr	r3, [pc, #600]	; (8002bb0 <UART_SetConfig+0x2e0>)
 8002958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800295c:	f003 0303 	and.w	r3, r3, #3
 8002960:	2b03      	cmp	r3, #3
 8002962:	d817      	bhi.n	8002994 <UART_SetConfig+0xc4>
 8002964:	a201      	add	r2, pc, #4	; (adr r2, 800296c <UART_SetConfig+0x9c>)
 8002966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800296a:	bf00      	nop
 800296c:	0800297d 	.word	0x0800297d
 8002970:	08002989 	.word	0x08002989
 8002974:	08002983 	.word	0x08002983
 8002978:	0800298f 	.word	0x0800298f
 800297c:	2301      	movs	r3, #1
 800297e:	76fb      	strb	r3, [r7, #27]
 8002980:	e096      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002982:	2302      	movs	r3, #2
 8002984:	76fb      	strb	r3, [r7, #27]
 8002986:	e093      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002988:	2304      	movs	r3, #4
 800298a:	76fb      	strb	r3, [r7, #27]
 800298c:	e090      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 800298e:	2308      	movs	r3, #8
 8002990:	76fb      	strb	r3, [r7, #27]
 8002992:	e08d      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002994:	2310      	movs	r3, #16
 8002996:	76fb      	strb	r3, [r7, #27]
 8002998:	e08a      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a85      	ldr	r2, [pc, #532]	; (8002bb4 <UART_SetConfig+0x2e4>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d132      	bne.n	8002a0a <UART_SetConfig+0x13a>
 80029a4:	4b82      	ldr	r3, [pc, #520]	; (8002bb0 <UART_SetConfig+0x2e0>)
 80029a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029aa:	f003 030c 	and.w	r3, r3, #12
 80029ae:	2b0c      	cmp	r3, #12
 80029b0:	d828      	bhi.n	8002a04 <UART_SetConfig+0x134>
 80029b2:	a201      	add	r2, pc, #4	; (adr r2, 80029b8 <UART_SetConfig+0xe8>)
 80029b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b8:	080029ed 	.word	0x080029ed
 80029bc:	08002a05 	.word	0x08002a05
 80029c0:	08002a05 	.word	0x08002a05
 80029c4:	08002a05 	.word	0x08002a05
 80029c8:	080029f9 	.word	0x080029f9
 80029cc:	08002a05 	.word	0x08002a05
 80029d0:	08002a05 	.word	0x08002a05
 80029d4:	08002a05 	.word	0x08002a05
 80029d8:	080029f3 	.word	0x080029f3
 80029dc:	08002a05 	.word	0x08002a05
 80029e0:	08002a05 	.word	0x08002a05
 80029e4:	08002a05 	.word	0x08002a05
 80029e8:	080029ff 	.word	0x080029ff
 80029ec:	2300      	movs	r3, #0
 80029ee:	76fb      	strb	r3, [r7, #27]
 80029f0:	e05e      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 80029f2:	2302      	movs	r3, #2
 80029f4:	76fb      	strb	r3, [r7, #27]
 80029f6:	e05b      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 80029f8:	2304      	movs	r3, #4
 80029fa:	76fb      	strb	r3, [r7, #27]
 80029fc:	e058      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 80029fe:	2308      	movs	r3, #8
 8002a00:	76fb      	strb	r3, [r7, #27]
 8002a02:	e055      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002a04:	2310      	movs	r3, #16
 8002a06:	76fb      	strb	r3, [r7, #27]
 8002a08:	e052      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a6a      	ldr	r2, [pc, #424]	; (8002bb8 <UART_SetConfig+0x2e8>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d120      	bne.n	8002a56 <UART_SetConfig+0x186>
 8002a14:	4b66      	ldr	r3, [pc, #408]	; (8002bb0 <UART_SetConfig+0x2e0>)
 8002a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a1a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002a1e:	2b30      	cmp	r3, #48	; 0x30
 8002a20:	d013      	beq.n	8002a4a <UART_SetConfig+0x17a>
 8002a22:	2b30      	cmp	r3, #48	; 0x30
 8002a24:	d814      	bhi.n	8002a50 <UART_SetConfig+0x180>
 8002a26:	2b20      	cmp	r3, #32
 8002a28:	d009      	beq.n	8002a3e <UART_SetConfig+0x16e>
 8002a2a:	2b20      	cmp	r3, #32
 8002a2c:	d810      	bhi.n	8002a50 <UART_SetConfig+0x180>
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d002      	beq.n	8002a38 <UART_SetConfig+0x168>
 8002a32:	2b10      	cmp	r3, #16
 8002a34:	d006      	beq.n	8002a44 <UART_SetConfig+0x174>
 8002a36:	e00b      	b.n	8002a50 <UART_SetConfig+0x180>
 8002a38:	2300      	movs	r3, #0
 8002a3a:	76fb      	strb	r3, [r7, #27]
 8002a3c:	e038      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002a3e:	2302      	movs	r3, #2
 8002a40:	76fb      	strb	r3, [r7, #27]
 8002a42:	e035      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002a44:	2304      	movs	r3, #4
 8002a46:	76fb      	strb	r3, [r7, #27]
 8002a48:	e032      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002a4a:	2308      	movs	r3, #8
 8002a4c:	76fb      	strb	r3, [r7, #27]
 8002a4e:	e02f      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002a50:	2310      	movs	r3, #16
 8002a52:	76fb      	strb	r3, [r7, #27]
 8002a54:	e02c      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a53      	ldr	r2, [pc, #332]	; (8002ba8 <UART_SetConfig+0x2d8>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d125      	bne.n	8002aac <UART_SetConfig+0x1dc>
 8002a60:	4b53      	ldr	r3, [pc, #332]	; (8002bb0 <UART_SetConfig+0x2e0>)
 8002a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a66:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a6a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002a6e:	d017      	beq.n	8002aa0 <UART_SetConfig+0x1d0>
 8002a70:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002a74:	d817      	bhi.n	8002aa6 <UART_SetConfig+0x1d6>
 8002a76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a7a:	d00b      	beq.n	8002a94 <UART_SetConfig+0x1c4>
 8002a7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a80:	d811      	bhi.n	8002aa6 <UART_SetConfig+0x1d6>
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d003      	beq.n	8002a8e <UART_SetConfig+0x1be>
 8002a86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a8a:	d006      	beq.n	8002a9a <UART_SetConfig+0x1ca>
 8002a8c:	e00b      	b.n	8002aa6 <UART_SetConfig+0x1d6>
 8002a8e:	2300      	movs	r3, #0
 8002a90:	76fb      	strb	r3, [r7, #27]
 8002a92:	e00d      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002a94:	2302      	movs	r3, #2
 8002a96:	76fb      	strb	r3, [r7, #27]
 8002a98:	e00a      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002a9a:	2304      	movs	r3, #4
 8002a9c:	76fb      	strb	r3, [r7, #27]
 8002a9e:	e007      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002aa0:	2308      	movs	r3, #8
 8002aa2:	76fb      	strb	r3, [r7, #27]
 8002aa4:	e004      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002aa6:	2310      	movs	r3, #16
 8002aa8:	76fb      	strb	r3, [r7, #27]
 8002aaa:	e001      	b.n	8002ab0 <UART_SetConfig+0x1e0>
 8002aac:	2310      	movs	r3, #16
 8002aae:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a3c      	ldr	r2, [pc, #240]	; (8002ba8 <UART_SetConfig+0x2d8>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	f040 8082 	bne.w	8002bc0 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002abc:	7efb      	ldrb	r3, [r7, #27]
 8002abe:	2b08      	cmp	r3, #8
 8002ac0:	d823      	bhi.n	8002b0a <UART_SetConfig+0x23a>
 8002ac2:	a201      	add	r2, pc, #4	; (adr r2, 8002ac8 <UART_SetConfig+0x1f8>)
 8002ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ac8:	08002aed 	.word	0x08002aed
 8002acc:	08002b0b 	.word	0x08002b0b
 8002ad0:	08002af5 	.word	0x08002af5
 8002ad4:	08002b0b 	.word	0x08002b0b
 8002ad8:	08002afb 	.word	0x08002afb
 8002adc:	08002b0b 	.word	0x08002b0b
 8002ae0:	08002b0b 	.word	0x08002b0b
 8002ae4:	08002b0b 	.word	0x08002b0b
 8002ae8:	08002b03 	.word	0x08002b03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002aec:	f7fe fe62 	bl	80017b4 <HAL_RCC_GetPCLK1Freq>
 8002af0:	6178      	str	r0, [r7, #20]
        break;
 8002af2:	e00f      	b.n	8002b14 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002af4:	4b31      	ldr	r3, [pc, #196]	; (8002bbc <UART_SetConfig+0x2ec>)
 8002af6:	617b      	str	r3, [r7, #20]
        break;
 8002af8:	e00c      	b.n	8002b14 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002afa:	f7fe fdc3 	bl	8001684 <HAL_RCC_GetSysClockFreq>
 8002afe:	6178      	str	r0, [r7, #20]
        break;
 8002b00:	e008      	b.n	8002b14 <UART_SetConfig+0x244>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b06:	617b      	str	r3, [r7, #20]
        break;
 8002b08:	e004      	b.n	8002b14 <UART_SetConfig+0x244>
      default:
        pclk = 0U;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	76bb      	strb	r3, [r7, #26]
        break;
 8002b12:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f000 8100 	beq.w	8002d1c <UART_SetConfig+0x44c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	4613      	mov	r3, r2
 8002b22:	005b      	lsls	r3, r3, #1
 8002b24:	4413      	add	r3, r2
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d305      	bcc.n	8002b38 <UART_SetConfig+0x268>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d902      	bls.n	8002b3e <UART_SetConfig+0x26e>
      {
        ret = HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	76bb      	strb	r3, [r7, #26]
 8002b3c:	e0ee      	b.n	8002d1c <UART_SetConfig+0x44c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f04f 0100 	mov.w	r1, #0
 8002b46:	f04f 0200 	mov.w	r2, #0
 8002b4a:	f04f 0300 	mov.w	r3, #0
 8002b4e:	020b      	lsls	r3, r1, #8
 8002b50:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002b54:	0202      	lsls	r2, r0, #8
 8002b56:	6879      	ldr	r1, [r7, #4]
 8002b58:	6849      	ldr	r1, [r1, #4]
 8002b5a:	0849      	lsrs	r1, r1, #1
 8002b5c:	4608      	mov	r0, r1
 8002b5e:	f04f 0100 	mov.w	r1, #0
 8002b62:	1814      	adds	r4, r2, r0
 8002b64:	eb43 0501 	adc.w	r5, r3, r1
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	f04f 0300 	mov.w	r3, #0
 8002b72:	4620      	mov	r0, r4
 8002b74:	4629      	mov	r1, r5
 8002b76:	f7fd fb7b 	bl	8000270 <__aeabi_uldivmod>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	4613      	mov	r3, r2
 8002b80:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b88:	d308      	bcc.n	8002b9c <UART_SetConfig+0x2cc>
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b90:	d204      	bcs.n	8002b9c <UART_SetConfig+0x2cc>
        {
          huart->Instance->BRR = usartdiv;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	60da      	str	r2, [r3, #12]
 8002b9a:	e0bf      	b.n	8002d1c <UART_SetConfig+0x44c>
        }
        else
        {
          ret = HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	76bb      	strb	r3, [r7, #26]
 8002ba0:	e0bc      	b.n	8002d1c <UART_SetConfig+0x44c>
 8002ba2:	bf00      	nop
 8002ba4:	efff69f3 	.word	0xefff69f3
 8002ba8:	40008000 	.word	0x40008000
 8002bac:	40013800 	.word	0x40013800
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	40004400 	.word	0x40004400
 8002bb8:	40004800 	.word	0x40004800
 8002bbc:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	69db      	ldr	r3, [r3, #28]
 8002bc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bc8:	d15c      	bne.n	8002c84 <UART_SetConfig+0x3b4>
  {
    switch (clocksource)
 8002bca:	7efb      	ldrb	r3, [r7, #27]
 8002bcc:	2b08      	cmp	r3, #8
 8002bce:	d828      	bhi.n	8002c22 <UART_SetConfig+0x352>
 8002bd0:	a201      	add	r2, pc, #4	; (adr r2, 8002bd8 <UART_SetConfig+0x308>)
 8002bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd6:	bf00      	nop
 8002bd8:	08002bfd 	.word	0x08002bfd
 8002bdc:	08002c05 	.word	0x08002c05
 8002be0:	08002c0d 	.word	0x08002c0d
 8002be4:	08002c23 	.word	0x08002c23
 8002be8:	08002c13 	.word	0x08002c13
 8002bec:	08002c23 	.word	0x08002c23
 8002bf0:	08002c23 	.word	0x08002c23
 8002bf4:	08002c23 	.word	0x08002c23
 8002bf8:	08002c1b 	.word	0x08002c1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002bfc:	f7fe fdda 	bl	80017b4 <HAL_RCC_GetPCLK1Freq>
 8002c00:	6178      	str	r0, [r7, #20]
        break;
 8002c02:	e013      	b.n	8002c2c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c04:	f7fe fdec 	bl	80017e0 <HAL_RCC_GetPCLK2Freq>
 8002c08:	6178      	str	r0, [r7, #20]
        break;
 8002c0a:	e00f      	b.n	8002c2c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c0c:	4b49      	ldr	r3, [pc, #292]	; (8002d34 <UART_SetConfig+0x464>)
 8002c0e:	617b      	str	r3, [r7, #20]
        break;
 8002c10:	e00c      	b.n	8002c2c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c12:	f7fe fd37 	bl	8001684 <HAL_RCC_GetSysClockFreq>
 8002c16:	6178      	str	r0, [r7, #20]
        break;
 8002c18:	e008      	b.n	8002c2c <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c1e:	617b      	str	r3, [r7, #20]
        break;
 8002c20:	e004      	b.n	8002c2c <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 8002c22:	2300      	movs	r3, #0
 8002c24:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	76bb      	strb	r3, [r7, #26]
        break;
 8002c2a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d074      	beq.n	8002d1c <UART_SetConfig+0x44c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	005a      	lsls	r2, r3, #1
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	085b      	lsrs	r3, r3, #1
 8002c3c:	441a      	add	r2, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	2b0f      	cmp	r3, #15
 8002c4e:	d916      	bls.n	8002c7e <UART_SetConfig+0x3ae>
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c56:	d212      	bcs.n	8002c7e <UART_SetConfig+0x3ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	f023 030f 	bic.w	r3, r3, #15
 8002c60:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	085b      	lsrs	r3, r3, #1
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	f003 0307 	and.w	r3, r3, #7
 8002c6c:	b29a      	uxth	r2, r3
 8002c6e:	89fb      	ldrh	r3, [r7, #14]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	89fa      	ldrh	r2, [r7, #14]
 8002c7a:	60da      	str	r2, [r3, #12]
 8002c7c:	e04e      	b.n	8002d1c <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	76bb      	strb	r3, [r7, #26]
 8002c82:	e04b      	b.n	8002d1c <UART_SetConfig+0x44c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002c84:	7efb      	ldrb	r3, [r7, #27]
 8002c86:	2b08      	cmp	r3, #8
 8002c88:	d827      	bhi.n	8002cda <UART_SetConfig+0x40a>
 8002c8a:	a201      	add	r2, pc, #4	; (adr r2, 8002c90 <UART_SetConfig+0x3c0>)
 8002c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c90:	08002cb5 	.word	0x08002cb5
 8002c94:	08002cbd 	.word	0x08002cbd
 8002c98:	08002cc5 	.word	0x08002cc5
 8002c9c:	08002cdb 	.word	0x08002cdb
 8002ca0:	08002ccb 	.word	0x08002ccb
 8002ca4:	08002cdb 	.word	0x08002cdb
 8002ca8:	08002cdb 	.word	0x08002cdb
 8002cac:	08002cdb 	.word	0x08002cdb
 8002cb0:	08002cd3 	.word	0x08002cd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cb4:	f7fe fd7e 	bl	80017b4 <HAL_RCC_GetPCLK1Freq>
 8002cb8:	6178      	str	r0, [r7, #20]
        break;
 8002cba:	e013      	b.n	8002ce4 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002cbc:	f7fe fd90 	bl	80017e0 <HAL_RCC_GetPCLK2Freq>
 8002cc0:	6178      	str	r0, [r7, #20]
        break;
 8002cc2:	e00f      	b.n	8002ce4 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002cc4:	4b1b      	ldr	r3, [pc, #108]	; (8002d34 <UART_SetConfig+0x464>)
 8002cc6:	617b      	str	r3, [r7, #20]
        break;
 8002cc8:	e00c      	b.n	8002ce4 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cca:	f7fe fcdb 	bl	8001684 <HAL_RCC_GetSysClockFreq>
 8002cce:	6178      	str	r0, [r7, #20]
        break;
 8002cd0:	e008      	b.n	8002ce4 <UART_SetConfig+0x414>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002cd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002cd6:	617b      	str	r3, [r7, #20]
        break;
 8002cd8:	e004      	b.n	8002ce4 <UART_SetConfig+0x414>
      default:
        pclk = 0U;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	76bb      	strb	r3, [r7, #26]
        break;
 8002ce2:	bf00      	nop
    }

    if (pclk != 0U)
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d018      	beq.n	8002d1c <UART_SetConfig+0x44c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	085a      	lsrs	r2, r3, #1
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	441a      	add	r2, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	2b0f      	cmp	r3, #15
 8002d04:	d908      	bls.n	8002d18 <UART_SetConfig+0x448>
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d0c:	d204      	bcs.n	8002d18 <UART_SetConfig+0x448>
      {
        huart->Instance->BRR = usartdiv;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	60da      	str	r2, [r3, #12]
 8002d16:	e001      	b.n	8002d1c <UART_SetConfig+0x44c>
      }
      else
      {
        ret = HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002d28:	7ebb      	ldrb	r3, [r7, #26]
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3720      	adds	r7, #32
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bdb0      	pop	{r4, r5, r7, pc}
 8002d32:	bf00      	nop
 8002d34:	00f42400 	.word	0x00f42400

08002d38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d44:	f003 0301 	and.w	r3, r3, #1
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d00a      	beq.n	8002d62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d66:	f003 0302 	and.w	r3, r3, #2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00a      	beq.n	8002d84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	430a      	orrs	r2, r1
 8002d82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d88:	f003 0304 	and.w	r3, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d00a      	beq.n	8002da6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	430a      	orrs	r2, r1
 8002da4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002daa:	f003 0308 	and.w	r3, r3, #8
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00a      	beq.n	8002dc8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dcc:	f003 0310 	and.w	r3, r3, #16
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d00a      	beq.n	8002dea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	430a      	orrs	r2, r1
 8002de8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dee:	f003 0320 	and.w	r3, r3, #32
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00a      	beq.n	8002e0c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d01a      	beq.n	8002e4e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e36:	d10a      	bne.n	8002e4e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d00a      	beq.n	8002e70 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	605a      	str	r2, [r3, #4]
  }
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af02      	add	r7, sp, #8
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002e8c:	f7fd fbd4 	bl	8000638 <HAL_GetTick>
 8002e90:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0308 	and.w	r3, r3, #8
 8002e9c:	2b08      	cmp	r3, #8
 8002e9e:	d10e      	bne.n	8002ebe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ea0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002ea4:	9300      	str	r3, [sp, #0]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 f82d 	bl	8002f0e <UART_WaitOnFlagUntilTimeout>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e023      	b.n	8002f06 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0304 	and.w	r3, r3, #4
 8002ec8:	2b04      	cmp	r3, #4
 8002eca:	d10e      	bne.n	8002eea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ecc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002ed0:	9300      	str	r3, [sp, #0]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f000 f817 	bl	8002f0e <UART_WaitOnFlagUntilTimeout>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e00d      	b.n	8002f06 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2220      	movs	r2, #32
 8002eee:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2220      	movs	r2, #32
 8002ef4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}

08002f0e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b084      	sub	sp, #16
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	60f8      	str	r0, [r7, #12]
 8002f16:	60b9      	str	r1, [r7, #8]
 8002f18:	603b      	str	r3, [r7, #0]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f1e:	e05e      	b.n	8002fde <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f26:	d05a      	beq.n	8002fde <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f28:	f7fd fb86 	bl	8000638 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	69ba      	ldr	r2, [r7, #24]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d302      	bcc.n	8002f3e <UART_WaitOnFlagUntilTimeout+0x30>
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d11b      	bne.n	8002f76 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002f4c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 0201 	bic.w	r2, r2, #1
 8002f5c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2220      	movs	r2, #32
 8002f62:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2220      	movs	r2, #32
 8002f68:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e043      	b.n	8002ffe <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0304 	and.w	r3, r3, #4
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d02c      	beq.n	8002fde <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	69db      	ldr	r3, [r3, #28]
 8002f8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f92:	d124      	bne.n	8002fde <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f9c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002fac:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689a      	ldr	r2, [r3, #8]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f022 0201 	bic.w	r2, r2, #1
 8002fbc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	2220      	movs	r2, #32
 8002fc2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2220      	movs	r2, #32
 8002fc8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2220      	movs	r2, #32
 8002fce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e00f      	b.n	8002ffe <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	69da      	ldr	r2, [r3, #28]
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	bf0c      	ite	eq
 8002fee:	2301      	moveq	r3, #1
 8002ff0:	2300      	movne	r3, #0
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	79fb      	ldrb	r3, [r7, #7]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d091      	beq.n	8002f20 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3710      	adds	r7, #16
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
	...

08003008 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b08a      	sub	sp, #40	; 0x28
 800300c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800300e:	f107 0314 	add.w	r3, r7, #20
 8003012:	2200      	movs	r2, #0
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	605a      	str	r2, [r3, #4]
 8003018:	609a      	str	r2, [r3, #8]
 800301a:	60da      	str	r2, [r3, #12]
 800301c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800301e:	4b35      	ldr	r3, [pc, #212]	; (80030f4 <MX_GPIO_Init+0xec>)
 8003020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003022:	4a34      	ldr	r2, [pc, #208]	; (80030f4 <MX_GPIO_Init+0xec>)
 8003024:	f043 0304 	orr.w	r3, r3, #4
 8003028:	64d3      	str	r3, [r2, #76]	; 0x4c
 800302a:	4b32      	ldr	r3, [pc, #200]	; (80030f4 <MX_GPIO_Init+0xec>)
 800302c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800302e:	f003 0304 	and.w	r3, r3, #4
 8003032:	613b      	str	r3, [r7, #16]
 8003034:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003036:	4b2f      	ldr	r3, [pc, #188]	; (80030f4 <MX_GPIO_Init+0xec>)
 8003038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800303a:	4a2e      	ldr	r2, [pc, #184]	; (80030f4 <MX_GPIO_Init+0xec>)
 800303c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003040:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003042:	4b2c      	ldr	r3, [pc, #176]	; (80030f4 <MX_GPIO_Init+0xec>)
 8003044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800304a:	60fb      	str	r3, [r7, #12]
 800304c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800304e:	4b29      	ldr	r3, [pc, #164]	; (80030f4 <MX_GPIO_Init+0xec>)
 8003050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003052:	4a28      	ldr	r2, [pc, #160]	; (80030f4 <MX_GPIO_Init+0xec>)
 8003054:	f043 0301 	orr.w	r3, r3, #1
 8003058:	64d3      	str	r3, [r2, #76]	; 0x4c
 800305a:	4b26      	ldr	r3, [pc, #152]	; (80030f4 <MX_GPIO_Init+0xec>)
 800305c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	60bb      	str	r3, [r7, #8]
 8003064:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003066:	4b23      	ldr	r3, [pc, #140]	; (80030f4 <MX_GPIO_Init+0xec>)
 8003068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800306a:	4a22      	ldr	r2, [pc, #136]	; (80030f4 <MX_GPIO_Init+0xec>)
 800306c:	f043 0302 	orr.w	r3, r3, #2
 8003070:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003072:	4b20      	ldr	r3, [pc, #128]	; (80030f4 <MX_GPIO_Init+0xec>)
 8003074:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	607b      	str	r3, [r7, #4]
 800307c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|A111_SPI_SS_Pin|A111_ENABLE_Pin, GPIO_PIN_RESET);
 800307e:	2200      	movs	r2, #0
 8003080:	f44f 5103 	mov.w	r1, #8384	; 0x20c0
 8003084:	481c      	ldr	r0, [pc, #112]	; (80030f8 <MX_GPIO_Init+0xf0>)
 8003086:	f7fd fd7f 	bl	8000b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|Power_1_8_EN_Pin, GPIO_PIN_RESET);
 800308a:	2200      	movs	r2, #0
 800308c:	2103      	movs	r1, #3
 800308e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003092:	f7fd fd79 	bl	8000b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED2_Pin|A111_SPI_SS_Pin|A111_ENABLE_Pin;
 8003096:	f44f 5303 	mov.w	r3, #8384	; 0x20c0
 800309a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800309c:	2301      	movs	r3, #1
 800309e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030a4:	2300      	movs	r3, #0
 80030a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030a8:	f107 0314 	add.w	r3, r7, #20
 80030ac:	4619      	mov	r1, r3
 80030ae:	4812      	ldr	r0, [pc, #72]	; (80030f8 <MX_GPIO_Init+0xf0>)
 80030b0:	f7fd fbd8 	bl	8000864 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED1_Pin|Power_1_8_EN_Pin;
 80030b4:	2303      	movs	r3, #3
 80030b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030b8:	2301      	movs	r3, #1
 80030ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030bc:	2300      	movs	r3, #0
 80030be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c0:	2300      	movs	r3, #0
 80030c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030c4:	f107 0314 	add.w	r3, r7, #20
 80030c8:	4619      	mov	r1, r3
 80030ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030ce:	f7fd fbc9 	bl	8000864 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = A111_SENSOR_INTERRUPT_Pin;
 80030d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030d8:	2300      	movs	r3, #0
 80030da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030dc:	2300      	movs	r3, #0
 80030de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(A111_SENSOR_INTERRUPT_GPIO_Port, &GPIO_InitStruct);
 80030e0:	f107 0314 	add.w	r3, r7, #20
 80030e4:	4619      	mov	r1, r3
 80030e6:	4805      	ldr	r0, [pc, #20]	; (80030fc <MX_GPIO_Init+0xf4>)
 80030e8:	f7fd fbbc 	bl	8000864 <HAL_GPIO_Init>

}
 80030ec:	bf00      	nop
 80030ee:	3728      	adds	r7, #40	; 0x28
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	40021000 	.word	0x40021000
 80030f8:	48000800 	.word	0x48000800
 80030fc:	48000400 	.word	0x48000400

08003100 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003104:	f7fd fa30 	bl	8000568 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003108:	f000 f81c 	bl	8003144 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800310c:	f7ff ff7c 	bl	8003008 <MX_GPIO_Init>
  MX_SPI2_Init();
 8003110:	f000 f88c 	bl	800322c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8003114:	f000 fa0a 	bl	800352c <MX_USART1_UART_Init>
//  MX_IWDG_Init();
  /* USER CODE BEGIN 2 */

  POWER_ON
 8003118:	2201      	movs	r2, #1
 800311a:	2102      	movs	r1, #2
 800311c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003120:	f7fd fd32 	bl	8000b88 <HAL_GPIO_WritePin>

  HAL_Delay(1000);
 8003124:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003128:	f7fd fa92 	bl	8000650 <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
//	  LED1_ON
	  LED2_ON
 800312c:	2201      	movs	r2, #1
 800312e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003132:	4803      	ldr	r0, [pc, #12]	; (8003140 <main+0x40>)
 8003134:	f7fd fd28 	bl	8000b88 <HAL_GPIO_WritePin>

	  acc_example_assembly_test();				//
 8003138:	f000 fa9a 	bl	8003670 <acc_example_assembly_test>
  {
 800313c:	e7f6      	b.n	800312c <main+0x2c>
 800313e:	bf00      	nop
 8003140:	48000800 	.word	0x48000800

08003144 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b0ae      	sub	sp, #184	; 0xb8
 8003148:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800314a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800314e:	2244      	movs	r2, #68	; 0x44
 8003150:	2100      	movs	r1, #0
 8003152:	4618      	mov	r0, r3
 8003154:	f004 fbc6 	bl	80078e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003158:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800315c:	2200      	movs	r2, #0
 800315e:	601a      	str	r2, [r3, #0]
 8003160:	605a      	str	r2, [r3, #4]
 8003162:	609a      	str	r2, [r3, #8]
 8003164:	60da      	str	r2, [r3, #12]
 8003166:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003168:	1d3b      	adds	r3, r7, #4
 800316a:	225c      	movs	r2, #92	; 0x5c
 800316c:	2100      	movs	r1, #0
 800316e:	4618      	mov	r0, r3
 8003170:	f004 fbb8 	bl	80078e4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003174:	2309      	movs	r3, #9
 8003176:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003178:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800317c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800317e:	2301      	movs	r3, #1
 8003180:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003184:	2302      	movs	r3, #2
 8003186:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800318a:	2303      	movs	r3, #3
 800318c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003190:	2301      	movs	r3, #1
 8003192:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLN = 20;
 8003196:	2314      	movs	r3, #20
 8003198:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800319c:	2307      	movs	r3, #7
 800319e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80031a2:	2302      	movs	r3, #2
 80031a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80031a8:	2302      	movs	r3, #2
 80031aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031ae:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7fd fd64 	bl	8000c80 <HAL_RCC_OscConfig>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d001      	beq.n	80031c2 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80031be:	f000 f82f 	bl	8003220 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031c2:	230f      	movs	r3, #15
 80031c4:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031c6:	2303      	movs	r3, #3
 80031c8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031ca:	2300      	movs	r3, #0
 80031cc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80031ce:	2300      	movs	r3, #0
 80031d0:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80031d2:	2300      	movs	r3, #0
 80031d4:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80031d6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80031da:	2104      	movs	r1, #4
 80031dc:	4618      	mov	r0, r3
 80031de:	f7fe f96f 	bl	80014c0 <HAL_RCC_ClockConfig>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d001      	beq.n	80031ec <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80031e8:	f000 f81a 	bl	8003220 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80031ec:	2301      	movs	r3, #1
 80031ee:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80031f0:	2300      	movs	r3, #0
 80031f2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031f4:	1d3b      	adds	r3, r7, #4
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fe fb68 	bl	80018cc <HAL_RCCEx_PeriphCLKConfig>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003202:	f000 f80d 	bl	8003220 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003206:	f44f 7000 	mov.w	r0, #512	; 0x200
 800320a:	f7fd fce3 	bl	8000bd4 <HAL_PWREx_ControlVoltageScaling>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d001      	beq.n	8003218 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8003214:	f000 f804 	bl	8003220 <Error_Handler>
  }
}
 8003218:	bf00      	nop
 800321a:	37b8      	adds	r7, #184	; 0xb8
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003224:	b672      	cpsid	i
}
 8003226:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003228:	e7fe      	b.n	8003228 <Error_Handler+0x8>
	...

0800322c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003230:	4b1b      	ldr	r3, [pc, #108]	; (80032a0 <MX_SPI2_Init+0x74>)
 8003232:	4a1c      	ldr	r2, [pc, #112]	; (80032a4 <MX_SPI2_Init+0x78>)
 8003234:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003236:	4b1a      	ldr	r3, [pc, #104]	; (80032a0 <MX_SPI2_Init+0x74>)
 8003238:	f44f 7282 	mov.w	r2, #260	; 0x104
 800323c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800323e:	4b18      	ldr	r3, [pc, #96]	; (80032a0 <MX_SPI2_Init+0x74>)
 8003240:	2200      	movs	r2, #0
 8003242:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003244:	4b16      	ldr	r3, [pc, #88]	; (80032a0 <MX_SPI2_Init+0x74>)
 8003246:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800324a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800324c:	4b14      	ldr	r3, [pc, #80]	; (80032a0 <MX_SPI2_Init+0x74>)
 800324e:	2200      	movs	r2, #0
 8003250:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003252:	4b13      	ldr	r3, [pc, #76]	; (80032a0 <MX_SPI2_Init+0x74>)
 8003254:	2200      	movs	r2, #0
 8003256:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003258:	4b11      	ldr	r3, [pc, #68]	; (80032a0 <MX_SPI2_Init+0x74>)
 800325a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800325e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003260:	4b0f      	ldr	r3, [pc, #60]	; (80032a0 <MX_SPI2_Init+0x74>)
 8003262:	2200      	movs	r2, #0
 8003264:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003266:	4b0e      	ldr	r3, [pc, #56]	; (80032a0 <MX_SPI2_Init+0x74>)
 8003268:	2200      	movs	r2, #0
 800326a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800326c:	4b0c      	ldr	r3, [pc, #48]	; (80032a0 <MX_SPI2_Init+0x74>)
 800326e:	2200      	movs	r2, #0
 8003270:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003272:	4b0b      	ldr	r3, [pc, #44]	; (80032a0 <MX_SPI2_Init+0x74>)
 8003274:	2200      	movs	r2, #0
 8003276:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003278:	4b09      	ldr	r3, [pc, #36]	; (80032a0 <MX_SPI2_Init+0x74>)
 800327a:	2207      	movs	r2, #7
 800327c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800327e:	4b08      	ldr	r3, [pc, #32]	; (80032a0 <MX_SPI2_Init+0x74>)
 8003280:	2200      	movs	r2, #0
 8003282:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003284:	4b06      	ldr	r3, [pc, #24]	; (80032a0 <MX_SPI2_Init+0x74>)
 8003286:	2208      	movs	r2, #8
 8003288:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800328a:	4805      	ldr	r0, [pc, #20]	; (80032a0 <MX_SPI2_Init+0x74>)
 800328c:	f7fe fe28 	bl	8001ee0 <HAL_SPI_Init>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8003296:	f7ff ffc3 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800329a:	bf00      	nop
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	20000270 	.word	0x20000270
 80032a4:	40003800 	.word	0x40003800

080032a8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b08a      	sub	sp, #40	; 0x28
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032b0:	f107 0314 	add.w	r3, r7, #20
 80032b4:	2200      	movs	r2, #0
 80032b6:	601a      	str	r2, [r3, #0]
 80032b8:	605a      	str	r2, [r3, #4]
 80032ba:	609a      	str	r2, [r3, #8]
 80032bc:	60da      	str	r2, [r3, #12]
 80032be:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a17      	ldr	r2, [pc, #92]	; (8003324 <HAL_SPI_MspInit+0x7c>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d128      	bne.n	800331c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80032ca:	4b17      	ldr	r3, [pc, #92]	; (8003328 <HAL_SPI_MspInit+0x80>)
 80032cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ce:	4a16      	ldr	r2, [pc, #88]	; (8003328 <HAL_SPI_MspInit+0x80>)
 80032d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032d4:	6593      	str	r3, [r2, #88]	; 0x58
 80032d6:	4b14      	ldr	r3, [pc, #80]	; (8003328 <HAL_SPI_MspInit+0x80>)
 80032d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032de:	613b      	str	r3, [r7, #16]
 80032e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032e2:	4b11      	ldr	r3, [pc, #68]	; (8003328 <HAL_SPI_MspInit+0x80>)
 80032e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032e6:	4a10      	ldr	r2, [pc, #64]	; (8003328 <HAL_SPI_MspInit+0x80>)
 80032e8:	f043 0302 	orr.w	r3, r3, #2
 80032ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032ee:	4b0e      	ldr	r3, [pc, #56]	; (8003328 <HAL_SPI_MspInit+0x80>)
 80032f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = A111_SPI_SCK_Pin|A111_SPI_MISO_Pin|A111_SPI_MOSI_Pin;
 80032fa:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80032fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003300:	2302      	movs	r3, #2
 8003302:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003304:	2300      	movs	r3, #0
 8003306:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003308:	2303      	movs	r3, #3
 800330a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800330c:	2305      	movs	r3, #5
 800330e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003310:	f107 0314 	add.w	r3, r7, #20
 8003314:	4619      	mov	r1, r3
 8003316:	4805      	ldr	r0, [pc, #20]	; (800332c <HAL_SPI_MspInit+0x84>)
 8003318:	f7fd faa4 	bl	8000864 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800331c:	bf00      	nop
 800331e:	3728      	adds	r7, #40	; 0x28
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	40003800 	.word	0x40003800
 8003328:	40021000 	.word	0x40021000
 800332c:	48000400 	.word	0x48000400

08003330 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003336:	4b0f      	ldr	r3, [pc, #60]	; (8003374 <HAL_MspInit+0x44>)
 8003338:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800333a:	4a0e      	ldr	r2, [pc, #56]	; (8003374 <HAL_MspInit+0x44>)
 800333c:	f043 0301 	orr.w	r3, r3, #1
 8003340:	6613      	str	r3, [r2, #96]	; 0x60
 8003342:	4b0c      	ldr	r3, [pc, #48]	; (8003374 <HAL_MspInit+0x44>)
 8003344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	607b      	str	r3, [r7, #4]
 800334c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800334e:	4b09      	ldr	r3, [pc, #36]	; (8003374 <HAL_MspInit+0x44>)
 8003350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003352:	4a08      	ldr	r2, [pc, #32]	; (8003374 <HAL_MspInit+0x44>)
 8003354:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003358:	6593      	str	r3, [r2, #88]	; 0x58
 800335a:	4b06      	ldr	r3, [pc, #24]	; (8003374 <HAL_MspInit+0x44>)
 800335c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800335e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003362:	603b      	str	r3, [r7, #0]
 8003364:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003366:	bf00      	nop
 8003368:	370c      	adds	r7, #12
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	40021000 	.word	0x40021000

08003378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003378:	b480      	push	{r7}
 800337a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800337c:	e7fe      	b.n	800337c <NMI_Handler+0x4>

0800337e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800337e:	b480      	push	{r7}
 8003380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003382:	e7fe      	b.n	8003382 <HardFault_Handler+0x4>

08003384 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003388:	e7fe      	b.n	8003388 <MemManage_Handler+0x4>

0800338a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800338a:	b480      	push	{r7}
 800338c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800338e:	e7fe      	b.n	800338e <BusFault_Handler+0x4>

08003390 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003394:	e7fe      	b.n	8003394 <UsageFault_Handler+0x4>

08003396 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003396:	b480      	push	{r7}
 8003398:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800339a:	bf00      	nop
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033a8:	bf00      	nop
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr

080033b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033b2:	b480      	push	{r7}
 80033b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033b6:	bf00      	nop
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033c4:	f7fd f924 	bl	8000610 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033c8:	bf00      	nop
 80033ca:	bd80      	pop	{r7, pc}

080033cc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033d8:	2300      	movs	r3, #0
 80033da:	617b      	str	r3, [r7, #20]
 80033dc:	e00a      	b.n	80033f4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80033de:	f3af 8000 	nop.w
 80033e2:	4601      	mov	r1, r0
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	1c5a      	adds	r2, r3, #1
 80033e8:	60ba      	str	r2, [r7, #8]
 80033ea:	b2ca      	uxtb	r2, r1
 80033ec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	3301      	adds	r3, #1
 80033f2:	617b      	str	r3, [r7, #20]
 80033f4:	697a      	ldr	r2, [r7, #20]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	dbf0      	blt.n	80033de <_read+0x12>
	}

return len;
 80033fc:	687b      	ldr	r3, [r7, #4]
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3718      	adds	r7, #24
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
	...

08003408 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003410:	4b11      	ldr	r3, [pc, #68]	; (8003458 <_sbrk+0x50>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d102      	bne.n	800341e <_sbrk+0x16>
		heap_end = &end;
 8003418:	4b0f      	ldr	r3, [pc, #60]	; (8003458 <_sbrk+0x50>)
 800341a:	4a10      	ldr	r2, [pc, #64]	; (800345c <_sbrk+0x54>)
 800341c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800341e:	4b0e      	ldr	r3, [pc, #56]	; (8003458 <_sbrk+0x50>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003424:	4b0c      	ldr	r3, [pc, #48]	; (8003458 <_sbrk+0x50>)
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	4413      	add	r3, r2
 800342c:	466a      	mov	r2, sp
 800342e:	4293      	cmp	r3, r2
 8003430:	d907      	bls.n	8003442 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8003432:	f004 f9f5 	bl	8007820 <__errno>
 8003436:	4603      	mov	r3, r0
 8003438:	220c      	movs	r2, #12
 800343a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800343c:	f04f 33ff 	mov.w	r3, #4294967295
 8003440:	e006      	b.n	8003450 <_sbrk+0x48>
	}

	heap_end += incr;
 8003442:	4b05      	ldr	r3, [pc, #20]	; (8003458 <_sbrk+0x50>)
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4413      	add	r3, r2
 800344a:	4a03      	ldr	r2, [pc, #12]	; (8003458 <_sbrk+0x50>)
 800344c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800344e:	68fb      	ldr	r3, [r7, #12]
}
 8003450:	4618      	mov	r0, r3
 8003452:	3710      	adds	r7, #16
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	200001c4 	.word	0x200001c4
 800345c:	200003a0 	.word	0x200003a0

08003460 <_close>:

int _close(int file)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
	return -1;
 8003468:	f04f 33ff 	mov.w	r3, #4294967295
}
 800346c:	4618      	mov	r0, r3
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003488:	605a      	str	r2, [r3, #4]
	return 0;
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <_isatty>:

int _isatty(int file)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
	return 1;
 80034a0:	2301      	movs	r3, #1
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr

080034ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80034ae:	b480      	push	{r7}
 80034b0:	b085      	sub	sp, #20
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	60f8      	str	r0, [r7, #12]
 80034b6:	60b9      	str	r1, [r7, #8]
 80034b8:	607a      	str	r2, [r7, #4]
	return 0;
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3714      	adds	r7, #20
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr

080034c8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80034cc:	4b15      	ldr	r3, [pc, #84]	; (8003524 <SystemInit+0x5c>)
 80034ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d2:	4a14      	ldr	r2, [pc, #80]	; (8003524 <SystemInit+0x5c>)
 80034d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80034d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80034dc:	4b12      	ldr	r3, [pc, #72]	; (8003528 <SystemInit+0x60>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a11      	ldr	r2, [pc, #68]	; (8003528 <SystemInit+0x60>)
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80034e8:	4b0f      	ldr	r3, [pc, #60]	; (8003528 <SystemInit+0x60>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80034ee:	4b0e      	ldr	r3, [pc, #56]	; (8003528 <SystemInit+0x60>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a0d      	ldr	r2, [pc, #52]	; (8003528 <SystemInit+0x60>)
 80034f4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80034f8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80034fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80034fe:	4b0a      	ldr	r3, [pc, #40]	; (8003528 <SystemInit+0x60>)
 8003500:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003504:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003506:	4b08      	ldr	r3, [pc, #32]	; (8003528 <SystemInit+0x60>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a07      	ldr	r2, [pc, #28]	; (8003528 <SystemInit+0x60>)
 800350c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003510:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003512:	4b05      	ldr	r3, [pc, #20]	; (8003528 <SystemInit+0x60>)
 8003514:	2200      	movs	r2, #0
 8003516:	619a      	str	r2, [r3, #24]
}
 8003518:	bf00      	nop
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	e000ed00 	.word	0xe000ed00
 8003528:	40021000 	.word	0x40021000

0800352c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003530:	4b14      	ldr	r3, [pc, #80]	; (8003584 <MX_USART1_UART_Init+0x58>)
 8003532:	4a15      	ldr	r2, [pc, #84]	; (8003588 <MX_USART1_UART_Init+0x5c>)
 8003534:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003536:	4b13      	ldr	r3, [pc, #76]	; (8003584 <MX_USART1_UART_Init+0x58>)
 8003538:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800353c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800353e:	4b11      	ldr	r3, [pc, #68]	; (8003584 <MX_USART1_UART_Init+0x58>)
 8003540:	2200      	movs	r2, #0
 8003542:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003544:	4b0f      	ldr	r3, [pc, #60]	; (8003584 <MX_USART1_UART_Init+0x58>)
 8003546:	2200      	movs	r2, #0
 8003548:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800354a:	4b0e      	ldr	r3, [pc, #56]	; (8003584 <MX_USART1_UART_Init+0x58>)
 800354c:	2200      	movs	r2, #0
 800354e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003550:	4b0c      	ldr	r3, [pc, #48]	; (8003584 <MX_USART1_UART_Init+0x58>)
 8003552:	220c      	movs	r2, #12
 8003554:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003556:	4b0b      	ldr	r3, [pc, #44]	; (8003584 <MX_USART1_UART_Init+0x58>)
 8003558:	2200      	movs	r2, #0
 800355a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800355c:	4b09      	ldr	r3, [pc, #36]	; (8003584 <MX_USART1_UART_Init+0x58>)
 800355e:	2200      	movs	r2, #0
 8003560:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003562:	4b08      	ldr	r3, [pc, #32]	; (8003584 <MX_USART1_UART_Init+0x58>)
 8003564:	2200      	movs	r2, #0
 8003566:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003568:	4b06      	ldr	r3, [pc, #24]	; (8003584 <MX_USART1_UART_Init+0x58>)
 800356a:	2200      	movs	r2, #0
 800356c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800356e:	4805      	ldr	r0, [pc, #20]	; (8003584 <MX_USART1_UART_Init+0x58>)
 8003570:	f7ff f8cc 	bl	800270c <HAL_UART_Init>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800357a:	f7ff fe51 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800357e:	bf00      	nop
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	200002d4 	.word	0x200002d4
 8003588:	40013800 	.word	0x40013800

0800358c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b08a      	sub	sp, #40	; 0x28
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003594:	f107 0314 	add.w	r3, r7, #20
 8003598:	2200      	movs	r2, #0
 800359a:	601a      	str	r2, [r3, #0]
 800359c:	605a      	str	r2, [r3, #4]
 800359e:	609a      	str	r2, [r3, #8]
 80035a0:	60da      	str	r2, [r3, #12]
 80035a2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a18      	ldr	r2, [pc, #96]	; (800360c <HAL_UART_MspInit+0x80>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d129      	bne.n	8003602 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80035ae:	4b18      	ldr	r3, [pc, #96]	; (8003610 <HAL_UART_MspInit+0x84>)
 80035b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035b2:	4a17      	ldr	r2, [pc, #92]	; (8003610 <HAL_UART_MspInit+0x84>)
 80035b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035b8:	6613      	str	r3, [r2, #96]	; 0x60
 80035ba:	4b15      	ldr	r3, [pc, #84]	; (8003610 <HAL_UART_MspInit+0x84>)
 80035bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035c2:	613b      	str	r3, [r7, #16]
 80035c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035c6:	4b12      	ldr	r3, [pc, #72]	; (8003610 <HAL_UART_MspInit+0x84>)
 80035c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035ca:	4a11      	ldr	r2, [pc, #68]	; (8003610 <HAL_UART_MspInit+0x84>)
 80035cc:	f043 0301 	orr.w	r3, r3, #1
 80035d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035d2:	4b0f      	ldr	r3, [pc, #60]	; (8003610 <HAL_UART_MspInit+0x84>)
 80035d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	60fb      	str	r3, [r7, #12]
 80035dc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80035de:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80035e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035e4:	2302      	movs	r3, #2
 80035e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e8:	2300      	movs	r3, #0
 80035ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035ec:	2303      	movs	r3, #3
 80035ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80035f0:	2307      	movs	r3, #7
 80035f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035f4:	f107 0314 	add.w	r3, r7, #20
 80035f8:	4619      	mov	r1, r3
 80035fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035fe:	f7fd f931 	bl	8000864 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003602:	bf00      	nop
 8003604:	3728      	adds	r7, #40	; 0x28
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	40013800 	.word	0x40013800
 8003610:	40021000 	.word	0x40021000

08003614 <__io_putchar>:
#ifdef __GNUC__

#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

PUTCHAR_PROTOTYPE
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800361c:	1d39      	adds	r1, r7, #4
 800361e:	f04f 33ff 	mov.w	r3, #4294967295
 8003622:	2201      	movs	r2, #1
 8003624:	4803      	ldr	r0, [pc, #12]	; (8003634 <__io_putchar+0x20>)
 8003626:	f7ff f8bf 	bl	80027a8 <HAL_UART_Transmit>
  return ch;
 800362a:	687b      	ldr	r3, [r7, #4]
}
 800362c:	4618      	mov	r0, r3
 800362e:	3708      	adds	r7, #8
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	200002d4 	.word	0x200002d4

08003638 <_write>:
#endif

int _write(int file, char *ptr, int len)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
      int DataIdx;

      for (DataIdx = 0; DataIdx < len;DataIdx++)
 8003644:	2300      	movs	r3, #0
 8003646:	617b      	str	r3, [r7, #20]
 8003648:	e009      	b.n	800365e <_write+0x26>
     {
           __io_putchar(*ptr++);
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	1c5a      	adds	r2, r3, #1
 800364e:	60ba      	str	r2, [r7, #8]
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	4618      	mov	r0, r3
 8003654:	f7ff ffde 	bl	8003614 <__io_putchar>
      for (DataIdx = 0; DataIdx < len;DataIdx++)
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	3301      	adds	r3, #1
 800365c:	617b      	str	r3, [r7, #20]
 800365e:	697a      	ldr	r2, [r7, #20]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	429a      	cmp	r2, r3
 8003664:	dbf1      	blt.n	800364a <_write+0x12>
     }
      return len;
 8003666:	687b      	ldr	r3, [r7, #4]
}
 8003668:	4618      	mov	r0, r3
 800366a:	3718      	adds	r7, #24
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <acc_example_assembly_test>:

bool acc_example_assembly_test(void);


bool acc_example_assembly_test(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b0ae      	sub	sp, #184	; 0xb8
 8003674:	af00      	add	r7, sp, #0
	printf("Acconeer software version %s\n", acc_version_get());
 8003676:	f001 fd3f 	bl	80050f8 <acc_version_get>
 800367a:	4603      	mov	r3, r0
 800367c:	4619      	mov	r1, r3
 800367e:	4843      	ldr	r0, [pc, #268]	; (800378c <acc_example_assembly_test+0x11c>)
 8003680:	f004 f9e2 	bl	8007a48 <iprintf>

	acc_rss_assembly_test_result_t test_results[ACC_RSS_ASSEMBLY_TEST_MAX_NUMBER_OF_TESTS];
	uint16_t                       nr_of_test_results = ACC_RSS_ASSEMBLY_TEST_MAX_NUMBER_OF_TESTS;
 8003684:	2314      	movs	r3, #20
 8003686:	817b      	strh	r3, [r7, #10]
	bool                           success;

	const acc_hal_t *hal = acc_hal_integration_get_implementation();
 8003688:	f000 f9d6 	bl	8003a38 <acc_hal_integration_get_implementation>
 800368c:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0

	if (!acc_rss_activate(hal))
 8003690:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8003694:	f000 fa04 	bl	8003aa0 <acc_rss_activate>
 8003698:	4603      	mov	r3, r0
 800369a:	f083 0301 	eor.w	r3, r3, #1
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <acc_example_assembly_test+0x38>
	{
		return false;
 80036a4:	2300      	movs	r3, #0
 80036a6:	e06c      	b.n	8003782 <acc_example_assembly_test+0x112>
	}

	acc_rss_assembly_test_configuration_t configuration = acc_rss_assembly_test_configuration_create();
 80036a8:	f000 fb7a 	bl	8003da0 <acc_rss_assembly_test_configuration_create>
 80036ac:	4603      	mov	r3, r0
 80036ae:	607b      	str	r3, [r7, #4]

	acc_rss_assembly_test_configuration_sensor_set(configuration, DEFAULT_SENSOR_ID);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2101      	movs	r1, #1
 80036b4:	4618      	mov	r0, r3
 80036b6:	f000 fb8b 	bl	8003dd0 <acc_rss_assembly_test_configuration_sensor_set>

	success = acc_rss_assembly_test(configuration, test_results, &nr_of_test_results);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f107 020a 	add.w	r2, r7, #10
 80036c0:	f107 010c 	add.w	r1, r7, #12
 80036c4:	4618      	mov	r0, r3
 80036c6:	f000 fb8b 	bl	8003de0 <acc_rss_assembly_test>
 80036ca:	4603      	mov	r3, r0
 80036cc:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7

	if (success)
 80036d0:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d049      	beq.n	800376c <acc_example_assembly_test+0xfc>
	{
		bool all_passed = true;
 80036d8:	2301      	movs	r3, #1
 80036da:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6

		for (uint16_t i = 0; i < nr_of_test_results; i++)
 80036de:	2300      	movs	r3, #0
 80036e0:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 80036e4:	e02e      	b.n	8003744 <acc_example_assembly_test+0xd4>
		{
			const bool test_passed = test_results[i].test_passed;
 80036e6:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 80036ea:	00db      	lsls	r3, r3, #3
 80036ec:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80036f0:	4413      	add	r3, r2
 80036f2:	f813 3ca8 	ldrb.w	r3, [r3, #-168]
 80036f6:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
			printf("Name: %s, result: %s\n", test_results[i].test_name, test_passed ? "Pass" : "Fail");
 80036fa:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8003704:	4413      	add	r3, r2
 8003706:	f853 1cac 	ldr.w	r1, [r3, #-172]
 800370a:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <acc_example_assembly_test+0xa6>
 8003712:	4b1f      	ldr	r3, [pc, #124]	; (8003790 <acc_example_assembly_test+0x120>)
 8003714:	e000      	b.n	8003718 <acc_example_assembly_test+0xa8>
 8003716:	4b1f      	ldr	r3, [pc, #124]	; (8003794 <acc_example_assembly_test+0x124>)
 8003718:	461a      	mov	r2, r3
 800371a:	481f      	ldr	r0, [pc, #124]	; (8003798 <acc_example_assembly_test+0x128>)
 800371c:	f004 f994 	bl	8007a48 <iprintf>
			all_passed = test_passed ? all_passed : false;
 8003720:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8003724:	2b00      	cmp	r3, #0
 8003726:	d005      	beq.n	8003734 <acc_example_assembly_test+0xc4>
 8003728:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 800372c:	2b00      	cmp	r3, #0
 800372e:	d001      	beq.n	8003734 <acc_example_assembly_test+0xc4>
 8003730:	2301      	movs	r3, #1
 8003732:	e000      	b.n	8003736 <acc_example_assembly_test+0xc6>
 8003734:	2300      	movs	r3, #0
 8003736:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
		for (uint16_t i = 0; i < nr_of_test_results; i++)
 800373a:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800373e:	3301      	adds	r3, #1
 8003740:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8003744:	897b      	ldrh	r3, [r7, #10]
 8003746:	f8b7 20b4 	ldrh.w	r2, [r7, #180]	; 0xb4
 800374a:	429a      	cmp	r2, r3
 800374c:	d3cb      	bcc.n	80036e6 <acc_example_assembly_test+0x76>
		}

		if (all_passed)
 800374e:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8003752:	2b00      	cmp	r3, #0
 8003754:	d003      	beq.n	800375e <acc_example_assembly_test+0xee>
		{
			printf("Assembly test: All tests passed\n");
 8003756:	4811      	ldr	r0, [pc, #68]	; (800379c <acc_example_assembly_test+0x12c>)
 8003758:	f004 f9fc 	bl	8007b54 <puts>
 800375c:	e009      	b.n	8003772 <acc_example_assembly_test+0x102>
		}
		else
		{
			printf("Assembly test: There are failed tests\n");
 800375e:	4810      	ldr	r0, [pc, #64]	; (80037a0 <acc_example_assembly_test+0x130>)
 8003760:	f004 f9f8 	bl	8007b54 <puts>
			success = false;
 8003764:	2300      	movs	r3, #0
 8003766:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 800376a:	e002      	b.n	8003772 <acc_example_assembly_test+0x102>
		}
	}
	else
	{
		printf("Assembly test: Failed to complete\n");
 800376c:	480d      	ldr	r0, [pc, #52]	; (80037a4 <acc_example_assembly_test+0x134>)
 800376e:	f004 f9f1 	bl	8007b54 <puts>
	}

	acc_rss_assembly_test_configuration_destroy(&configuration);
 8003772:	1d3b      	adds	r3, r7, #4
 8003774:	4618      	mov	r0, r3
 8003776:	f000 fb21 	bl	8003dbc <acc_rss_assembly_test_configuration_destroy>

	acc_rss_deactivate();
 800377a:	f000 f9cb 	bl	8003b14 <acc_rss_deactivate>

	return success;
 800377e:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
}
 8003782:	4618      	mov	r0, r3
 8003784:	37b8      	adds	r7, #184	; 0xb8
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	08008c2c 	.word	0x08008c2c
 8003790:	08008c4c 	.word	0x08008c4c
 8003794:	08008c54 	.word	0x08008c54
 8003798:	08008c5c 	.word	0x08008c5c
 800379c:	08008c74 	.word	0x08008c74
 80037a0:	08008c94 	.word	0x08008c94
 80037a4:	08008cbc 	.word	0x08008cbc

080037a8 <disable_interrupts>:

#define LOG_FORMAT "%02u:%02u:%02u.%03u (%c) (%s): %s\n"


static inline void disable_interrupts(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80037ac:	b672      	cpsid	i
}
 80037ae:	bf00      	nop
	__disable_irq();
}
 80037b0:	bf00      	nop
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr

080037ba <enable_interrupts>:


static inline void enable_interrupts(void)
{
 80037ba:	b480      	push	{r7}
 80037bc:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 80037be:	b662      	cpsie	i
}
 80037c0:	bf00      	nop
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 80037c2:	f3bf 8f6f 	isb	sy
}
 80037c6:	bf00      	nop
	__enable_irq();
	__ISB();
}
 80037c8:	bf00      	nop
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
	...

080037d4 <acc_hal_integration_sensor_transfer>:
// Implementation of RSS HAL handlers
//----------------------------------------


static void acc_hal_integration_sensor_transfer(acc_sensor_id_t sensor_id, uint8_t *buffer, size_t buffer_size)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b086      	sub	sp, #24
 80037d8:	af02      	add	r7, sp, #8
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	607a      	str	r2, [r7, #4]
	(void)sensor_id;  // Ignore parameter sensor_id

	HAL_GPIO_WritePin(A111_SPI_SS_GPIO_Port, A111_SPI_SS_Pin, GPIO_PIN_RESET);
 80037e0:	2200      	movs	r2, #0
 80037e2:	2140      	movs	r1, #64	; 0x40
 80037e4:	480a      	ldr	r0, [pc, #40]	; (8003810 <acc_hal_integration_sensor_transfer+0x3c>)
 80037e6:	f7fd f9cf 	bl	8000b88 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(&A111_SPI_HANDLE, buffer, buffer, buffer_size, 5000);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	b29b      	uxth	r3, r3
 80037ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80037f2:	9200      	str	r2, [sp, #0]
 80037f4:	68ba      	ldr	r2, [r7, #8]
 80037f6:	68b9      	ldr	r1, [r7, #8]
 80037f8:	4806      	ldr	r0, [pc, #24]	; (8003814 <acc_hal_integration_sensor_transfer+0x40>)
 80037fa:	f7fe fc14 	bl	8002026 <HAL_SPI_TransmitReceive>

	HAL_GPIO_WritePin(A111_SPI_SS_GPIO_Port, A111_SPI_SS_Pin, GPIO_PIN_SET);
 80037fe:	2201      	movs	r2, #1
 8003800:	2140      	movs	r1, #64	; 0x40
 8003802:	4803      	ldr	r0, [pc, #12]	; (8003810 <acc_hal_integration_sensor_transfer+0x3c>)
 8003804:	f7fd f9c0 	bl	8000b88 <HAL_GPIO_WritePin>
}
 8003808:	bf00      	nop
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	48000800 	.word	0x48000800
 8003814:	20000270 	.word	0x20000270

08003818 <acc_hal_integration_sensor_power_on>:


static void acc_hal_integration_sensor_power_on(acc_sensor_id_t sensor_id)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b082      	sub	sp, #8
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_WritePin(XC111_SPI_SS0_GPIO_Port, XC111_SPI_SS0_Pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(A111_RESET_N_GPIO_Port, A111_RESET_N_Pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(XC111_PMU_ENABLE_GPIO_Port, XC111_PMU_ENABLE_Pin, GPIO_PIN_SET);

	// Wait for PMU to stabilize
	HAL_Delay(5);
 8003820:	2005      	movs	r0, #5
 8003822:	f7fc ff15 	bl	8000650 <HAL_Delay>

	HAL_GPIO_WritePin(A111_ENABLE_GPIO_Port, A111_ENABLE_Pin, GPIO_PIN_SET);
 8003826:	2201      	movs	r2, #1
 8003828:	2180      	movs	r1, #128	; 0x80
 800382a:	4807      	ldr	r0, [pc, #28]	; (8003848 <acc_hal_integration_sensor_power_on+0x30>)
 800382c:	f7fd f9ac 	bl	8000b88 <HAL_GPIO_WritePin>

	// Wait for Power On Reset
	HAL_Delay(5);
 8003830:	2005      	movs	r0, #5
 8003832:	f7fc ff0d 	bl	8000650 <HAL_Delay>
	HAL_GPIO_WritePin(A111_SPI_SS_GPIO_Port, A111_SPI_SS_Pin, GPIO_PIN_SET);
 8003836:	2201      	movs	r2, #1
 8003838:	2140      	movs	r1, #64	; 0x40
 800383a:	4803      	ldr	r0, [pc, #12]	; (8003848 <acc_hal_integration_sensor_power_on+0x30>)
 800383c:	f7fd f9a4 	bl	8000b88 <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(A111_RESET_N_GPIO_Port, A111_RESET_N_Pin, GPIO_PIN_SET);
}
 8003840:	bf00      	nop
 8003842:	3708      	adds	r7, #8
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	48000800 	.word	0x48000800

0800384c <acc_hal_integration_sensor_power_off>:


static void acc_hal_integration_sensor_power_off(acc_sensor_id_t sensor_id)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
	(void)sensor_id;  // Ignore parameter sensor_id

//	HAL_GPIO_WritePin(XC111_SPI_SS1_GPIO_Port, XC111_SPI_SS1_Pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(XC111_SPI_SS0_GPIO_Port, XC111_SPI_SS0_Pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(A111_RESET_N_GPIO_Port, A111_RESET_N_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(A111_SPI_SS_GPIO_Port, A111_SPI_SS_Pin, GPIO_PIN_RESET);
 8003854:	2200      	movs	r2, #0
 8003856:	2140      	movs	r1, #64	; 0x40
 8003858:	4805      	ldr	r0, [pc, #20]	; (8003870 <acc_hal_integration_sensor_power_off+0x24>)
 800385a:	f7fd f995 	bl	8000b88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(A111_ENABLE_GPIO_Port, A111_ENABLE_Pin, GPIO_PIN_RESET);
 800385e:	2200      	movs	r2, #0
 8003860:	2180      	movs	r1, #128	; 0x80
 8003862:	4803      	ldr	r0, [pc, #12]	; (8003870 <acc_hal_integration_sensor_power_off+0x24>)
 8003864:	f7fd f990 	bl	8000b88 <HAL_GPIO_WritePin>
//	HAL_GPIO_WritePin(XC111_PMU_ENABLE_GPIO_Port, XC111_PMU_ENABLE_Pin, GPIO_PIN_RESET);
}
 8003868:	bf00      	nop
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	48000800 	.word	0x48000800

08003874 <acc_hal_integration_wait_for_sensor_interrupt>:


static bool acc_hal_integration_wait_for_sensor_interrupt(acc_sensor_id_t sensor_id, uint32_t timeout_ms)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
	(void)sensor_id; // Ignore parameter sensor_id

//	HAL_GPIO_WritePin(XC111_SPI_SS1_GPIO_Port, XC111_SPI_SS1_Pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(XC111_SPI_SS0_GPIO_Port, XC111_SPI_SS0_Pin, GPIO_PIN_RESET);

	const uint32_t wait_begin_ms = HAL_GetTick();
 800387e:	f7fc fedb 	bl	8000638 <HAL_GetTick>
 8003882:	60f8      	str	r0, [r7, #12]
	while ((HAL_GPIO_ReadPin(A111_SENSOR_INTERRUPT_GPIO_Port, A111_SENSOR_INTERRUPT_Pin) != GPIO_PIN_SET) &&
 8003884:	e00c      	b.n	80038a0 <acc_hal_integration_wait_for_sensor_interrupt+0x2c>
	       (HAL_GetTick() - wait_begin_ms < timeout_ms))
	{
		// Wait for the GPIO interrupt
		disable_interrupts();
 8003886:	f7ff ff8f 	bl	80037a8 <disable_interrupts>
		// Check again so that IRQ did not occur
		if (HAL_GPIO_ReadPin(A111_SENSOR_INTERRUPT_GPIO_Port, A111_SENSOR_INTERRUPT_Pin) != GPIO_PIN_SET)
 800388a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800388e:	4814      	ldr	r0, [pc, #80]	; (80038e0 <acc_hal_integration_wait_for_sensor_interrupt+0x6c>)
 8003890:	f7fd f962 	bl	8000b58 <HAL_GPIO_ReadPin>
 8003894:	4603      	mov	r3, r0
 8003896:	2b01      	cmp	r3, #1
 8003898:	d000      	beq.n	800389c <acc_hal_integration_wait_for_sensor_interrupt+0x28>
		{
			__WFI();
 800389a:	bf30      	wfi
		}

		// Enable interrupts again to allow pending interrupt to be handled
		enable_interrupts();
 800389c:	f7ff ff8d 	bl	80037ba <enable_interrupts>
	while ((HAL_GPIO_ReadPin(A111_SENSOR_INTERRUPT_GPIO_Port, A111_SENSOR_INTERRUPT_Pin) != GPIO_PIN_SET) &&
 80038a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038a4:	480e      	ldr	r0, [pc, #56]	; (80038e0 <acc_hal_integration_wait_for_sensor_interrupt+0x6c>)
 80038a6:	f7fd f957 	bl	8000b58 <HAL_GPIO_ReadPin>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d007      	beq.n	80038c0 <acc_hal_integration_wait_for_sensor_interrupt+0x4c>
	       (HAL_GetTick() - wait_begin_ms < timeout_ms))
 80038b0:	f7fc fec2 	bl	8000638 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	1ad3      	subs	r3, r2, r3
	while ((HAL_GPIO_ReadPin(A111_SENSOR_INTERRUPT_GPIO_Port, A111_SENSOR_INTERRUPT_Pin) != GPIO_PIN_SET) &&
 80038ba:	683a      	ldr	r2, [r7, #0]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d8e2      	bhi.n	8003886 <acc_hal_integration_wait_for_sensor_interrupt+0x12>
	}

	return HAL_GPIO_ReadPin(A111_SENSOR_INTERRUPT_GPIO_Port, A111_SENSOR_INTERRUPT_Pin) == GPIO_PIN_SET;
 80038c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038c4:	4806      	ldr	r0, [pc, #24]	; (80038e0 <acc_hal_integration_wait_for_sensor_interrupt+0x6c>)
 80038c6:	f7fd f947 	bl	8000b58 <HAL_GPIO_ReadPin>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	bf0c      	ite	eq
 80038d0:	2301      	moveq	r3, #1
 80038d2:	2300      	movne	r3, #0
 80038d4:	b2db      	uxtb	r3, r3
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3710      	adds	r7, #16
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	48000400 	.word	0x48000400

080038e4 <acc_hal_integration_get_reference_frequency>:


static float acc_hal_integration_get_reference_frequency(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
	return ACC_BOARD_REF_FREQ;
 80038e8:	4b04      	ldr	r3, [pc, #16]	; (80038fc <acc_hal_integration_get_reference_frequency+0x18>)
 80038ea:	ee07 3a90 	vmov	s15, r3
}
 80038ee:	eeb0 0a67 	vmov.f32	s0, s15
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	4bb71b00 	.word	0x4bb71b00

08003900 <acc_hal_integration_get_current_time>:


static uint32_t acc_hal_integration_get_current_time(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8003904:	f7fc fe98 	bl	8000638 <HAL_GetTick>
 8003908:	4603      	mov	r3, r0
}
 800390a:	4618      	mov	r0, r3
 800390c:	bd80      	pop	{r7, pc}
	...

08003910 <acc_hal_integration_log>:


static void acc_hal_integration_log(acc_log_level_t level, const char *module, const char *format, ...)
{
 8003910:	b40c      	push	{r2, r3}
 8003912:	b580      	push	{r7, lr}
 8003914:	b0b4      	sub	sp, #208	; 0xd0
 8003916:	af04      	add	r7, sp, #16
 8003918:	4603      	mov	r3, r0
 800391a:	6039      	str	r1, [r7, #0]
 800391c:	71fb      	strb	r3, [r7, #7]
	char    log_buffer[LOG_BUFFER_MAX_SIZE];
	va_list ap;

	va_start(ap, format);
 800391e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003922:	60bb      	str	r3, [r7, #8]

	int ret = vsnprintf(log_buffer, LOG_BUFFER_MAX_SIZE, format, ap);
 8003924:	f107 000c 	add.w	r0, r7, #12
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800392e:	2196      	movs	r1, #150	; 0x96
 8003930:	f004 f954 	bl	8007bdc <vsniprintf>
 8003934:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
	if (ret >= LOG_BUFFER_MAX_SIZE)
 8003938:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800393c:	2b95      	cmp	r3, #149	; 0x95
 800393e:	dd0b      	ble.n	8003958 <acc_hal_integration_log+0x48>
	{
		log_buffer[LOG_BUFFER_MAX_SIZE - 4] = '.';
 8003940:	232e      	movs	r3, #46	; 0x2e
 8003942:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
		log_buffer[LOG_BUFFER_MAX_SIZE - 3] = '.';
 8003946:	232e      	movs	r3, #46	; 0x2e
 8003948:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		log_buffer[LOG_BUFFER_MAX_SIZE - 2] = '.';
 800394c:	232e      	movs	r3, #46	; 0x2e
 800394e:	f887 30a0 	strb.w	r3, [r7, #160]	; 0xa0
		log_buffer[LOG_BUFFER_MAX_SIZE - 1] = 0;
 8003952:	2300      	movs	r3, #0
 8003954:	f887 30a1 	strb.w	r3, [r7, #161]	; 0xa1
	}

	uint32_t time_ms = acc_hal_integration_get_current_time();
 8003958:	f7ff ffd2 	bl	8003900 <acc_hal_integration_get_current_time>
 800395c:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8
	char     level_ch;

	unsigned int timestamp    = time_ms;
 8003960:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003964:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	unsigned int hours        = timestamp / 1000 / 60 / 60;
 8003968:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800396c:	4a2c      	ldr	r2, [pc, #176]	; (8003a20 <acc_hal_integration_log+0x110>)
 800396e:	fba2 2303 	umull	r2, r3, r2, r3
 8003972:	0d5b      	lsrs	r3, r3, #21
 8003974:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	unsigned int minutes      = timestamp / 1000 / 60 % 60;
 8003978:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800397c:	4a29      	ldr	r2, [pc, #164]	; (8003a24 <acc_hal_integration_log+0x114>)
 800397e:	fba2 2303 	umull	r2, r3, r2, r3
 8003982:	0b9a      	lsrs	r2, r3, #14
 8003984:	4b28      	ldr	r3, [pc, #160]	; (8003a28 <acc_hal_integration_log+0x118>)
 8003986:	fba3 1302 	umull	r1, r3, r3, r2
 800398a:	0959      	lsrs	r1, r3, #5
 800398c:	460b      	mov	r3, r1
 800398e:	011b      	lsls	r3, r3, #4
 8003990:	1a5b      	subs	r3, r3, r1
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	unsigned int seconds      = timestamp / 1000 % 60;
 800399a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800399e:	4a23      	ldr	r2, [pc, #140]	; (8003a2c <acc_hal_integration_log+0x11c>)
 80039a0:	fba2 2303 	umull	r2, r3, r2, r3
 80039a4:	099a      	lsrs	r2, r3, #6
 80039a6:	4b20      	ldr	r3, [pc, #128]	; (8003a28 <acc_hal_integration_log+0x118>)
 80039a8:	fba3 1302 	umull	r1, r3, r3, r2
 80039ac:	0959      	lsrs	r1, r3, #5
 80039ae:	460b      	mov	r3, r1
 80039b0:	011b      	lsls	r3, r3, #4
 80039b2:	1a5b      	subs	r3, r3, r1
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	unsigned int milliseconds = timestamp % 1000;
 80039bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80039c0:	4a1a      	ldr	r2, [pc, #104]	; (8003a2c <acc_hal_integration_log+0x11c>)
 80039c2:	fba2 1203 	umull	r1, r2, r2, r3
 80039c6:	0992      	lsrs	r2, r2, #6
 80039c8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80039cc:	fb01 f202 	mul.w	r2, r1, r2
 80039d0:	1a9b      	subs	r3, r3, r2
 80039d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	level_ch = (level <= ACC_LOG_LEVEL_DEBUG) ? "EWIVD"[level] : '?';
 80039d6:	79fb      	ldrb	r3, [r7, #7]
 80039d8:	2b04      	cmp	r3, #4
 80039da:	d803      	bhi.n	80039e4 <acc_hal_integration_log+0xd4>
 80039dc:	79fb      	ldrb	r3, [r7, #7]
 80039de:	4a14      	ldr	r2, [pc, #80]	; (8003a30 <acc_hal_integration_log+0x120>)
 80039e0:	5cd3      	ldrb	r3, [r2, r3]
 80039e2:	e000      	b.n	80039e6 <acc_hal_integration_log+0xd6>
 80039e4:	233f      	movs	r3, #63	; 0x3f
 80039e6:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3

	printf(LOG_FORMAT, hours, minutes, seconds, milliseconds, level_ch, module, log_buffer);
 80039ea:	f897 30a3 	ldrb.w	r3, [r7, #163]	; 0xa3
 80039ee:	f107 020c 	add.w	r2, r7, #12
 80039f2:	9203      	str	r2, [sp, #12]
 80039f4:	683a      	ldr	r2, [r7, #0]
 80039f6:	9202      	str	r2, [sp, #8]
 80039f8:	9301      	str	r3, [sp, #4]
 80039fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80039fe:	9300      	str	r3, [sp, #0]
 8003a00:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003a04:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003a08:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8003a0c:	4809      	ldr	r0, [pc, #36]	; (8003a34 <acc_hal_integration_log+0x124>)
 8003a0e:	f004 f81b 	bl	8007a48 <iprintf>

	va_end(ap);
}
 8003a12:	bf00      	nop
 8003a14:	37c0      	adds	r7, #192	; 0xc0
 8003a16:	46bd      	mov	sp, r7
 8003a18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003a1c:	b002      	add	sp, #8
 8003a1e:	4770      	bx	lr
 8003a20:	95217cb1 	.word	0x95217cb1
 8003a24:	45e7b273 	.word	0x45e7b273
 8003a28:	88888889 	.word	0x88888889
 8003a2c:	10624dd3 	.word	0x10624dd3
 8003a30:	08008d04 	.word	0x08008d04
 8003a34:	08008ce0 	.word	0x08008ce0

08003a38 <acc_hal_integration_get_implementation>:
	.log.log       = acc_hal_integration_log
};


const acc_hal_t *acc_hal_integration_get_implementation(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	af00      	add	r7, sp, #0
	return &hal;
 8003a3c:	4b02      	ldr	r3, [pc, #8]	; (8003a48 <acc_hal_integration_get_implementation+0x10>)
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr
 8003a48:	0800a3c8 	.word	0x0800a3c8

08003a4c <Reset_Handler>:
 8003a4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a84 <LoopForever+0x2>
 8003a50:	f7ff fd3a 	bl	80034c8 <SystemInit>
 8003a54:	2100      	movs	r1, #0
 8003a56:	e003      	b.n	8003a60 <LoopCopyDataInit>

08003a58 <CopyDataInit>:
 8003a58:	4b0b      	ldr	r3, [pc, #44]	; (8003a88 <LoopForever+0x6>)
 8003a5a:	585b      	ldr	r3, [r3, r1]
 8003a5c:	5043      	str	r3, [r0, r1]
 8003a5e:	3104      	adds	r1, #4

08003a60 <LoopCopyDataInit>:
 8003a60:	480a      	ldr	r0, [pc, #40]	; (8003a8c <LoopForever+0xa>)
 8003a62:	4b0b      	ldr	r3, [pc, #44]	; (8003a90 <LoopForever+0xe>)
 8003a64:	1842      	adds	r2, r0, r1
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d3f6      	bcc.n	8003a58 <CopyDataInit>
 8003a6a:	4a0a      	ldr	r2, [pc, #40]	; (8003a94 <LoopForever+0x12>)
 8003a6c:	e002      	b.n	8003a74 <LoopFillZerobss>

08003a6e <FillZerobss>:
 8003a6e:	2300      	movs	r3, #0
 8003a70:	f842 3b04 	str.w	r3, [r2], #4

08003a74 <LoopFillZerobss>:
 8003a74:	4b08      	ldr	r3, [pc, #32]	; (8003a98 <LoopForever+0x16>)
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d3f9      	bcc.n	8003a6e <FillZerobss>
 8003a7a:	f003 fed7 	bl	800782c <__libc_init_array>
 8003a7e:	f7ff fb3f 	bl	8003100 <main>

08003a82 <LoopForever>:
 8003a82:	e7fe      	b.n	8003a82 <LoopForever>
 8003a84:	20010000 	.word	0x20010000
 8003a88:	0800ccd4 	.word	0x0800ccd4
 8003a8c:	20000000 	.word	0x20000000
 8003a90:	200001a8 	.word	0x200001a8
 8003a94:	200001a8 	.word	0x200001a8
 8003a98:	200003a0 	.word	0x200003a0

08003a9c <ADC1_IRQHandler>:
 8003a9c:	e7fe      	b.n	8003a9c <ADC1_IRQHandler>
	...

08003aa0 <acc_rss_activate>:
 8003aa0:	b510      	push	{r4, lr}
 8003aa2:	4c16      	ldr	r4, [pc, #88]	; (8003afc <acc_rss_activate+0x5c>)
 8003aa4:	7823      	ldrb	r3, [r4, #0]
 8003aa6:	bb0b      	cbnz	r3, 8003aec <acc_rss_activate+0x4c>
 8003aa8:	b1a8      	cbz	r0, 8003ad6 <acc_rss_activate+0x36>
 8003aaa:	f001 fa0b 	bl	8004ec4 <acc_rss_integration_register>
 8003aae:	b188      	cbz	r0, 8003ad4 <acc_rss_activate+0x34>
 8003ab0:	f000 f8f0 	bl	8003c94 <acc_service_manager_activate>
 8003ab4:	b188      	cbz	r0, 8003ada <acc_rss_activate+0x3a>
 8003ab6:	f000 fe1d 	bl	80046f4 <acc_sensor_manager_activate>
 8003aba:	b170      	cbz	r0, 8003ada <acc_rss_activate+0x3a>
 8003abc:	2301      	movs	r3, #1
 8003abe:	7023      	strb	r3, [r4, #0]
 8003ac0:	f001 fae0 	bl	8005084 <acc_rss_integration_log_level>
 8003ac4:	2801      	cmp	r0, #1
 8003ac6:	d905      	bls.n	8003ad4 <acc_rss_activate+0x34>
 8003ac8:	4b0d      	ldr	r3, [pc, #52]	; (8003b00 <acc_rss_activate+0x60>)
 8003aca:	4a0e      	ldr	r2, [pc, #56]	; (8003b04 <acc_rss_activate+0x64>)
 8003acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ace:	490e      	ldr	r1, [pc, #56]	; (8003b08 <acc_rss_activate+0x68>)
 8003ad0:	2002      	movs	r0, #2
 8003ad2:	4798      	blx	r3
 8003ad4:	7823      	ldrb	r3, [r4, #0]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	bd10      	pop	{r4, pc}
 8003ada:	4b09      	ldr	r3, [pc, #36]	; (8003b00 <acc_rss_activate+0x60>)
 8003adc:	4a0b      	ldr	r2, [pc, #44]	; (8003b0c <acc_rss_activate+0x6c>)
 8003ade:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ae0:	4909      	ldr	r1, [pc, #36]	; (8003b08 <acc_rss_activate+0x68>)
 8003ae2:	2000      	movs	r0, #0
 8003ae4:	4798      	blx	r3
 8003ae6:	7823      	ldrb	r3, [r4, #0]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	bd10      	pop	{r4, pc}
 8003aec:	f001 faca 	bl	8005084 <acc_rss_integration_log_level>
 8003af0:	2801      	cmp	r0, #1
 8003af2:	d9ef      	bls.n	8003ad4 <acc_rss_activate+0x34>
 8003af4:	4b02      	ldr	r3, [pc, #8]	; (8003b00 <acc_rss_activate+0x60>)
 8003af6:	4a06      	ldr	r2, [pc, #24]	; (8003b10 <acc_rss_activate+0x70>)
 8003af8:	e7e8      	b.n	8003acc <acc_rss_activate+0x2c>
 8003afa:	bf00      	nop
 8003afc:	200001c8 	.word	0x200001c8
 8003b00:	20000358 	.word	0x20000358
 8003b04:	0800a400 	.word	0x0800a400
 8003b08:	0800a420 	.word	0x0800a420
 8003b0c:	0800a424 	.word	0x0800a424
 8003b10:	0800a43c 	.word	0x0800a43c

08003b14 <acc_rss_deactivate>:
 8003b14:	b510      	push	{r4, lr}
 8003b16:	4c0b      	ldr	r4, [pc, #44]	; (8003b44 <acc_rss_deactivate+0x30>)
 8003b18:	7823      	ldrb	r3, [r4, #0]
 8003b1a:	b903      	cbnz	r3, 8003b1e <acc_rss_deactivate+0xa>
 8003b1c:	bd10      	pop	{r4, pc}
 8003b1e:	f000 f8f3 	bl	8003d08 <acc_service_manager_deactivate>
 8003b22:	f000 fe25 	bl	8004770 <acc_sensor_manager_deactivate>
 8003b26:	f001 faad 	bl	8005084 <acc_rss_integration_log_level>
 8003b2a:	2801      	cmp	r0, #1
 8003b2c:	d905      	bls.n	8003b3a <acc_rss_deactivate+0x26>
 8003b2e:	4b06      	ldr	r3, [pc, #24]	; (8003b48 <acc_rss_deactivate+0x34>)
 8003b30:	4a06      	ldr	r2, [pc, #24]	; (8003b4c <acc_rss_deactivate+0x38>)
 8003b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b34:	4906      	ldr	r1, [pc, #24]	; (8003b50 <acc_rss_deactivate+0x3c>)
 8003b36:	2002      	movs	r0, #2
 8003b38:	4798      	blx	r3
 8003b3a:	f001 f9fd 	bl	8004f38 <acc_rss_integration_unregister>
 8003b3e:	2300      	movs	r3, #0
 8003b40:	7023      	strb	r3, [r4, #0]
 8003b42:	bd10      	pop	{r4, pc}
 8003b44:	200001c8 	.word	0x200001c8
 8003b48:	20000358 	.word	0x20000358
 8003b4c:	0800a464 	.word	0x0800a464
 8003b50:	0800a420 	.word	0x0800a420

08003b54 <acc_service_deactivate>:
 8003b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b58:	b970      	cbnz	r0, 8003b78 <acc_service_deactivate+0x24>
 8003b5a:	4c1c      	ldr	r4, [pc, #112]	; (8003bcc <acc_service_deactivate+0x78>)
 8003b5c:	4a1c      	ldr	r2, [pc, #112]	; (8003bd0 <acc_service_deactivate+0x7c>)
 8003b5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003b60:	491c      	ldr	r1, [pc, #112]	; (8003bd4 <acc_service_deactivate+0x80>)
 8003b62:	2000      	movs	r0, #0
 8003b64:	4798      	blx	r3
 8003b66:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003b68:	4a1b      	ldr	r2, [pc, #108]	; (8003bd8 <acc_service_deactivate+0x84>)
 8003b6a:	491a      	ldr	r1, [pc, #104]	; (8003bd4 <acc_service_deactivate+0x80>)
 8003b6c:	2000      	movs	r0, #0
 8003b6e:	4798      	blx	r3
 8003b70:	2500      	movs	r5, #0
 8003b72:	4628      	mov	r0, r5
 8003b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b78:	4b18      	ldr	r3, [pc, #96]	; (8003bdc <acc_service_deactivate+0x88>)
 8003b7a:	6802      	ldr	r2, [r0, #0]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	4604      	mov	r4, r0
 8003b80:	d1eb      	bne.n	8003b5a <acc_service_deactivate+0x6>
 8003b82:	4b17      	ldr	r3, [pc, #92]	; (8003be0 <acc_service_deactivate+0x8c>)
 8003b84:	781d      	ldrb	r5, [r3, #0]
 8003b86:	b1dd      	cbz	r5, 8003bc0 <acc_service_deactivate+0x6c>
 8003b88:	7a43      	ldrb	r3, [r0, #9]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1f1      	bne.n	8003b72 <acc_service_deactivate+0x1e>
 8003b8e:	6843      	ldr	r3, [r0, #4]
 8003b90:	2b2a      	cmp	r3, #42	; 0x2a
 8003b92:	d815      	bhi.n	8003bc0 <acc_service_deactivate+0x6c>
 8003b94:	4e13      	ldr	r6, [pc, #76]	; (8003be4 <acc_service_deactivate+0x90>)
 8003b96:	f816 7013 	ldrb.w	r7, [r6, r3, lsl #1]
 8003b9a:	b98f      	cbnz	r7, 8003bc0 <acc_service_deactivate+0x6c>
 8003b9c:	f04f 0801 	mov.w	r8, #1
 8003ba0:	3018      	adds	r0, #24
 8003ba2:	f806 8013 	strb.w	r8, [r6, r3, lsl #1]
 8003ba6:	f000 fdf3 	bl	8004790 <acc_sensor_manager_stop_measurement>
 8003baa:	6863      	ldr	r3, [r4, #4]
 8003bac:	2b2a      	cmp	r3, #42	; 0x2a
 8003bae:	d809      	bhi.n	8003bc4 <acc_service_deactivate+0x70>
 8003bb0:	eb06 0243 	add.w	r2, r6, r3, lsl #1
 8003bb4:	f884 8009 	strb.w	r8, [r4, #9]
 8003bb8:	f806 7013 	strb.w	r7, [r6, r3, lsl #1]
 8003bbc:	7057      	strb	r7, [r2, #1]
 8003bbe:	e7d8      	b.n	8003b72 <acc_service_deactivate+0x1e>
 8003bc0:	4c02      	ldr	r4, [pc, #8]	; (8003bcc <acc_service_deactivate+0x78>)
 8003bc2:	e7d0      	b.n	8003b66 <acc_service_deactivate+0x12>
 8003bc4:	f884 8009 	strb.w	r8, [r4, #9]
 8003bc8:	e7d3      	b.n	8003b72 <acc_service_deactivate+0x1e>
 8003bca:	bf00      	nop
 8003bcc:	20000358 	.word	0x20000358
 8003bd0:	0800a488 	.word	0x0800a488
 8003bd4:	0800a4e8 	.word	0x0800a4e8
 8003bd8:	0800a4b4 	.word	0x0800a4b4
 8003bdc:	acc09ee8 	.word	0xacc09ee8
 8003be0:	200001c9 	.word	0x200001c9
 8003be4:	200001cc 	.word	0x200001cc

08003be8 <acc_service_set_module_active>:
 8003be8:	4b01      	ldr	r3, [pc, #4]	; (8003bf0 <acc_service_set_module_active+0x8>)
 8003bea:	7018      	strb	r0, [r3, #0]
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop
 8003bf0:	200001c9 	.word	0x200001c9

08003bf4 <acc_service_handle_valid>:
 8003bf4:	b508      	push	{r3, lr}
 8003bf6:	b938      	cbnz	r0, 8003c08 <acc_service_handle_valid+0x14>
 8003bf8:	4b06      	ldr	r3, [pc, #24]	; (8003c14 <acc_service_handle_valid+0x20>)
 8003bfa:	4a07      	ldr	r2, [pc, #28]	; (8003c18 <acc_service_handle_valid+0x24>)
 8003bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bfe:	4907      	ldr	r1, [pc, #28]	; (8003c1c <acc_service_handle_valid+0x28>)
 8003c00:	2000      	movs	r0, #0
 8003c02:	4798      	blx	r3
 8003c04:	2000      	movs	r0, #0
 8003c06:	bd08      	pop	{r3, pc}
 8003c08:	6802      	ldr	r2, [r0, #0]
 8003c0a:	4b05      	ldr	r3, [pc, #20]	; (8003c20 <acc_service_handle_valid+0x2c>)
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d1f3      	bne.n	8003bf8 <acc_service_handle_valid+0x4>
 8003c10:	2001      	movs	r0, #1
 8003c12:	bd08      	pop	{r3, pc}
 8003c14:	20000358 	.word	0x20000358
 8003c18:	0800a488 	.word	0x0800a488
 8003c1c:	0800a4e8 	.word	0x0800a4e8
 8003c20:	acc09ee8 	.word	0xacc09ee8

08003c24 <destroy_handle>:
 8003c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c28:	4e15      	ldr	r6, [pc, #84]	; (8003c80 <destroy_handle+0x5c>)
 8003c2a:	4605      	mov	r5, r0
 8003c2c:	6874      	ldr	r4, [r6, #4]
 8003c2e:	f001 fa29 	bl	8005084 <acc_rss_integration_log_level>
 8003c32:	2803      	cmp	r0, #3
 8003c34:	d906      	bls.n	8003c44 <destroy_handle+0x20>
 8003c36:	4a13      	ldr	r2, [pc, #76]	; (8003c84 <destroy_handle+0x60>)
 8003c38:	686b      	ldr	r3, [r5, #4]
 8003c3a:	6b57      	ldr	r7, [r2, #52]	; 0x34
 8003c3c:	4912      	ldr	r1, [pc, #72]	; (8003c88 <destroy_handle+0x64>)
 8003c3e:	4a13      	ldr	r2, [pc, #76]	; (8003c8c <destroy_handle+0x68>)
 8003c40:	2004      	movs	r0, #4
 8003c42:	47b8      	blx	r7
 8003c44:	b144      	cbz	r4, 8003c58 <destroy_handle+0x34>
 8003c46:	42ac      	cmp	r4, r5
 8003c48:	d103      	bne.n	8003c52 <destroy_handle+0x2e>
 8003c4a:	e016      	b.n	8003c7a <destroy_handle+0x56>
 8003c4c:	429d      	cmp	r5, r3
 8003c4e:	d00d      	beq.n	8003c6c <destroy_handle+0x48>
 8003c50:	461c      	mov	r4, r3
 8003c52:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d1f9      	bne.n	8003c4c <destroy_handle+0x28>
 8003c58:	4a0a      	ldr	r2, [pc, #40]	; (8003c84 <destroy_handle+0x60>)
 8003c5a:	686b      	ldr	r3, [r5, #4]
 8003c5c:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8003c5e:	490a      	ldr	r1, [pc, #40]	; (8003c88 <destroy_handle+0x64>)
 8003c60:	4a0b      	ldr	r2, [pc, #44]	; (8003c90 <destroy_handle+0x6c>)
 8003c62:	46a4      	mov	ip, r4
 8003c64:	2000      	movs	r0, #0
 8003c66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c6a:	4760      	bx	ip
 8003c6c:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8003c6e:	6563      	str	r3, [r4, #84]	; 0x54
 8003c70:	4628      	mov	r0, r5
 8003c72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c76:	f001 b9ed 	b.w	8005054 <acc_rss_integration_mem_free>
 8003c7a:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8003c7c:	6073      	str	r3, [r6, #4]
 8003c7e:	e7f7      	b.n	8003c70 <destroy_handle+0x4c>
 8003c80:	20000224 	.word	0x20000224
 8003c84:	20000358 	.word	0x20000358
 8003c88:	0800a5f0 	.word	0x0800a5f0
 8003c8c:	0800a5cc 	.word	0x0800a5cc
 8003c90:	0800a600 	.word	0x0800a600

08003c94 <acc_service_manager_activate>:
 8003c94:	b510      	push	{r4, lr}
 8003c96:	4c05      	ldr	r4, [pc, #20]	; (8003cac <acc_service_manager_activate+0x18>)
 8003c98:	7820      	ldrb	r0, [r4, #0]
 8003c9a:	b100      	cbz	r0, 8003c9e <acc_service_manager_activate+0xa>
 8003c9c:	bd10      	pop	{r4, pc}
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	7023      	strb	r3, [r4, #0]
 8003ca4:	f7ff ffa0 	bl	8003be8 <acc_service_set_module_active>
 8003ca8:	7820      	ldrb	r0, [r4, #0]
 8003caa:	bd10      	pop	{r4, pc}
 8003cac:	20000224 	.word	0x20000224

08003cb0 <acc_service_destroy>:
 8003cb0:	4b11      	ldr	r3, [pc, #68]	; (8003cf8 <acc_service_destroy+0x48>)
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	b510      	push	{r4, lr}
 8003cb6:	b133      	cbz	r3, 8003cc6 <acc_service_destroy+0x16>
 8003cb8:	4604      	mov	r4, r0
 8003cba:	b118      	cbz	r0, 8003cc4 <acc_service_destroy+0x14>
 8003cbc:	6800      	ldr	r0, [r0, #0]
 8003cbe:	f7ff ff99 	bl	8003bf4 <acc_service_handle_valid>
 8003cc2:	b960      	cbnz	r0, 8003cde <acc_service_destroy+0x2e>
 8003cc4:	bd10      	pop	{r4, pc}
 8003cc6:	f001 f9dd 	bl	8005084 <acc_rss_integration_log_level>
 8003cca:	2800      	cmp	r0, #0
 8003ccc:	d0fa      	beq.n	8003cc4 <acc_service_destroy+0x14>
 8003cce:	4b0b      	ldr	r3, [pc, #44]	; (8003cfc <acc_service_destroy+0x4c>)
 8003cd0:	4a0b      	ldr	r2, [pc, #44]	; (8003d00 <acc_service_destroy+0x50>)
 8003cd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cd4:	490b      	ldr	r1, [pc, #44]	; (8003d04 <acc_service_destroy+0x54>)
 8003cd6:	2001      	movs	r0, #1
 8003cd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cdc:	4718      	bx	r3
 8003cde:	6820      	ldr	r0, [r4, #0]
 8003ce0:	f7ff ff38 	bl	8003b54 <acc_service_deactivate>
 8003ce4:	6820      	ldr	r0, [r4, #0]
 8003ce6:	68c3      	ldr	r3, [r0, #12]
 8003ce8:	b10b      	cbz	r3, 8003cee <acc_service_destroy+0x3e>
 8003cea:	4798      	blx	r3
 8003cec:	6820      	ldr	r0, [r4, #0]
 8003cee:	f7ff ff99 	bl	8003c24 <destroy_handle>
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	6023      	str	r3, [r4, #0]
 8003cf6:	bd10      	pop	{r4, pc}
 8003cf8:	20000224 	.word	0x20000224
 8003cfc:	20000358 	.word	0x20000358
 8003d00:	0800a544 	.word	0x0800a544
 8003d04:	0800a5f0 	.word	0x0800a5f0

08003d08 <acc_service_manager_deactivate>:
 8003d08:	b538      	push	{r3, r4, r5, lr}
 8003d0a:	4c0e      	ldr	r4, [pc, #56]	; (8003d44 <acc_service_manager_deactivate+0x3c>)
 8003d0c:	7823      	ldrb	r3, [r4, #0]
 8003d0e:	b1c3      	cbz	r3, 8003d42 <acc_service_manager_deactivate+0x3a>
 8003d10:	6863      	ldr	r3, [r4, #4]
 8003d12:	b17b      	cbz	r3, 8003d34 <acc_service_manager_deactivate+0x2c>
 8003d14:	1d25      	adds	r5, r4, #4
 8003d16:	4628      	mov	r0, r5
 8003d18:	f7ff ffca 	bl	8003cb0 <acc_service_destroy>
 8003d1c:	6863      	ldr	r3, [r4, #4]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1f9      	bne.n	8003d16 <acc_service_manager_deactivate+0xe>
 8003d22:	f001 f9af 	bl	8005084 <acc_rss_integration_log_level>
 8003d26:	b128      	cbz	r0, 8003d34 <acc_service_manager_deactivate+0x2c>
 8003d28:	4b07      	ldr	r3, [pc, #28]	; (8003d48 <acc_service_manager_deactivate+0x40>)
 8003d2a:	4a08      	ldr	r2, [pc, #32]	; (8003d4c <acc_service_manager_deactivate+0x44>)
 8003d2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d2e:	4908      	ldr	r1, [pc, #32]	; (8003d50 <acc_service_manager_deactivate+0x48>)
 8003d30:	2001      	movs	r0, #1
 8003d32:	4798      	blx	r3
 8003d34:	2300      	movs	r3, #0
 8003d36:	4618      	mov	r0, r3
 8003d38:	7023      	strb	r3, [r4, #0]
 8003d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d3e:	f7ff bf53 	b.w	8003be8 <acc_service_set_module_active>
 8003d42:	bd38      	pop	{r3, r4, r5, pc}
 8003d44:	20000224 	.word	0x20000224
 8003d48:	20000358 	.word	0x20000358
 8003d4c:	0800a580 	.word	0x0800a580
 8003d50:	0800a5f0 	.word	0x0800a5f0

08003d54 <acc_service_manager_is_service_created>:
 8003d54:	4b06      	ldr	r3, [pc, #24]	; (8003d70 <acc_service_manager_is_service_created+0x1c>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	b913      	cbnz	r3, 8003d60 <acc_service_manager_is_service_created+0xc>
 8003d5a:	e006      	b.n	8003d6a <acc_service_manager_is_service_created+0x16>
 8003d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d5e:	b123      	cbz	r3, 8003d6a <acc_service_manager_is_service_created+0x16>
 8003d60:	685a      	ldr	r2, [r3, #4]
 8003d62:	4290      	cmp	r0, r2
 8003d64:	d1fa      	bne.n	8003d5c <acc_service_manager_is_service_created+0x8>
 8003d66:	2001      	movs	r0, #1
 8003d68:	4770      	bx	lr
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	20000224 	.word	0x20000224

08003d74 <configuration_is_valid>:
 8003d74:	b108      	cbz	r0, 8003d7a <configuration_is_valid+0x6>
 8003d76:	2001      	movs	r0, #1
 8003d78:	4770      	bx	lr
 8003d7a:	b510      	push	{r4, lr}
 8003d7c:	4604      	mov	r4, r0
 8003d7e:	f001 f981 	bl	8005084 <acc_rss_integration_log_level>
 8003d82:	b130      	cbz	r0, 8003d92 <configuration_is_valid+0x1e>
 8003d84:	4b03      	ldr	r3, [pc, #12]	; (8003d94 <configuration_is_valid+0x20>)
 8003d86:	4a04      	ldr	r2, [pc, #16]	; (8003d98 <configuration_is_valid+0x24>)
 8003d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d8a:	4904      	ldr	r1, [pc, #16]	; (8003d9c <configuration_is_valid+0x28>)
 8003d8c:	2001      	movs	r0, #1
 8003d8e:	4798      	blx	r3
 8003d90:	4620      	mov	r0, r4
 8003d92:	bd10      	pop	{r4, pc}
 8003d94:	20000358 	.word	0x20000358
 8003d98:	0800a660 	.word	0x0800a660
 8003d9c:	0800a688 	.word	0x0800a688

08003da0 <acc_rss_assembly_test_configuration_create>:
 8003da0:	b508      	push	{r3, lr}
 8003da2:	4a05      	ldr	r2, [pc, #20]	; (8003db8 <acc_rss_assembly_test_configuration_create+0x18>)
 8003da4:	232f      	movs	r3, #47	; 0x2f
 8003da6:	210c      	movs	r1, #12
 8003da8:	2001      	movs	r0, #1
 8003daa:	f001 f935 	bl	8005018 <acc_rss_integration_mem_calloc_debug>
 8003dae:	b108      	cbz	r0, 8003db4 <acc_rss_assembly_test_configuration_create+0x14>
 8003db0:	2301      	movs	r3, #1
 8003db2:	6003      	str	r3, [r0, #0]
 8003db4:	bd08      	pop	{r3, pc}
 8003db6:	bf00      	nop
 8003db8:	0800a648 	.word	0x0800a648

08003dbc <acc_rss_assembly_test_configuration_destroy>:
 8003dbc:	b138      	cbz	r0, 8003dce <acc_rss_assembly_test_configuration_destroy+0x12>
 8003dbe:	b510      	push	{r4, lr}
 8003dc0:	4604      	mov	r4, r0
 8003dc2:	6800      	ldr	r0, [r0, #0]
 8003dc4:	f001 f946 	bl	8005054 <acc_rss_integration_mem_free>
 8003dc8:	2300      	movs	r3, #0
 8003dca:	6023      	str	r3, [r4, #0]
 8003dcc:	bd10      	pop	{r4, pc}
 8003dce:	4770      	bx	lr

08003dd0 <acc_rss_assembly_test_configuration_sensor_set>:
 8003dd0:	b538      	push	{r3, r4, r5, lr}
 8003dd2:	460d      	mov	r5, r1
 8003dd4:	4604      	mov	r4, r0
 8003dd6:	f7ff ffcd 	bl	8003d74 <configuration_is_valid>
 8003dda:	b100      	cbz	r0, 8003dde <acc_rss_assembly_test_configuration_sensor_set+0xe>
 8003ddc:	6025      	str	r5, [r4, #0]
 8003dde:	bd38      	pop	{r3, r4, r5, pc}

08003de0 <acc_rss_assembly_test>:
 8003de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003de4:	b0c4      	sub	sp, #272	; 0x110
 8003de6:	460e      	mov	r6, r1
 8003de8:	4617      	mov	r7, r2
 8003dea:	4605      	mov	r5, r0
 8003dec:	f7ff ffc2 	bl	8003d74 <configuration_is_valid>
 8003df0:	b310      	cbz	r0, 8003e38 <acc_rss_assembly_test+0x58>
 8003df2:	f105 0804 	add.w	r8, r5, #4
 8003df6:	4643      	mov	r3, r8
 8003df8:	f105 010a 	add.w	r1, r5, #10
 8003dfc:	2400      	movs	r4, #0
 8003dfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e02:	b90a      	cbnz	r2, 8003e08 <acc_rss_assembly_test+0x28>
 8003e04:	3401      	adds	r4, #1
 8003e06:	b2a4      	uxth	r4, r4
 8003e08:	428b      	cmp	r3, r1
 8003e0a:	d1f8      	bne.n	8003dfe <acc_rss_assembly_test+0x1e>
 8003e0c:	b964      	cbnz	r4, 8003e28 <acc_rss_assembly_test+0x48>
 8003e0e:	f001 f939 	bl	8005084 <acc_rss_integration_log_level>
 8003e12:	b188      	cbz	r0, 8003e38 <acc_rss_assembly_test+0x58>
 8003e14:	4b25      	ldr	r3, [pc, #148]	; (8003eac <acc_rss_assembly_test+0xcc>)
 8003e16:	4a26      	ldr	r2, [pc, #152]	; (8003eb0 <acc_rss_assembly_test+0xd0>)
 8003e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e1a:	4926      	ldr	r1, [pc, #152]	; (8003eb4 <acc_rss_assembly_test+0xd4>)
 8003e1c:	2001      	movs	r0, #1
 8003e1e:	4798      	blx	r3
 8003e20:	4620      	mov	r0, r4
 8003e22:	b044      	add	sp, #272	; 0x110
 8003e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e28:	4628      	mov	r0, r5
 8003e2a:	f7ff ffa3 	bl	8003d74 <configuration_is_valid>
 8003e2e:	b100      	cbz	r0, 8003e32 <acc_rss_assembly_test+0x52>
 8003e30:	6828      	ldr	r0, [r5, #0]
 8003e32:	f7ff ff8f 	bl	8003d54 <acc_service_manager_is_service_created>
 8003e36:	b118      	cbz	r0, 8003e40 <acc_rss_assembly_test+0x60>
 8003e38:	2000      	movs	r0, #0
 8003e3a:	b044      	add	sp, #272	; 0x110
 8003e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e40:	4601      	mov	r1, r0
 8003e42:	2270      	movs	r2, #112	; 0x70
 8003e44:	4668      	mov	r0, sp
 8003e46:	f003 fd4d 	bl	80078e4 <memset>
 8003e4a:	4668      	mov	r0, sp
 8003e4c:	491a      	ldr	r1, [pc, #104]	; (8003eb8 <acc_rss_assembly_test+0xd8>)
 8003e4e:	f000 fff7 	bl	8004e40 <acc_base_configuration_radar_engine_creation_set>
 8003e52:	4628      	mov	r0, r5
 8003e54:	f7ff ff8e 	bl	8003d74 <configuration_is_valid>
 8003e58:	bb28      	cbnz	r0, 8003ea6 <acc_rss_assembly_test+0xc6>
 8003e5a:	4601      	mov	r1, r0
 8003e5c:	4668      	mov	r0, sp
 8003e5e:	f000 ffd7 	bl	8004e10 <acc_base_configuration_sensor_set>
 8003e62:	4668      	mov	r0, sp
 8003e64:	f000 ffdc 	bl	8004e20 <acc_base_configuration_repetition_mode_on_demand_set>
 8003e68:	883b      	ldrh	r3, [r7, #0]
 8003e6a:	2b14      	cmp	r3, #20
 8003e6c:	bf88      	it	hi
 8003e6e:	2314      	movhi	r3, #20
 8003e70:	ac1c      	add	r4, sp, #112	; 0x70
 8003e72:	bf88      	it	hi
 8003e74:	803b      	strhhi	r3, [r7, #0]
 8003e76:	4641      	mov	r1, r8
 8003e78:	4668      	mov	r0, sp
 8003e7a:	4622      	mov	r2, r4
 8003e7c:	463b      	mov	r3, r7
 8003e7e:	f000 fc93 	bl	80047a8 <acc_sensor_manager_production_test>
 8003e82:	883d      	ldrh	r5, [r7, #0]
 8003e84:	2d00      	cmp	r5, #0
 8003e86:	d0d8      	beq.n	8003e3a <acc_rss_assembly_test+0x5a>
 8003e88:	2204      	movs	r2, #4
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	f854 1033 	ldr.w	r1, [r4, r3, lsl #3]
 8003e90:	f846 1033 	str.w	r1, [r6, r3, lsl #3]
 8003e94:	5ca1      	ldrb	r1, [r4, r2]
 8003e96:	54b1      	strb	r1, [r6, r2]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	b299      	uxth	r1, r3
 8003e9c:	428d      	cmp	r5, r1
 8003e9e:	f102 0208 	add.w	r2, r2, #8
 8003ea2:	d8f3      	bhi.n	8003e8c <acc_rss_assembly_test+0xac>
 8003ea4:	e7c9      	b.n	8003e3a <acc_rss_assembly_test+0x5a>
 8003ea6:	6829      	ldr	r1, [r5, #0]
 8003ea8:	e7d8      	b.n	8003e5c <acc_rss_assembly_test+0x7c>
 8003eaa:	bf00      	nop
 8003eac:	20000358 	.word	0x20000358
 8003eb0:	0800a634 	.word	0x0800a634
 8003eb4:	0800a688 	.word	0x0800a688
 8003eb8:	080042cd 	.word	0x080042cd

08003ebc <initialize>:
 8003ebc:	2001      	movs	r0, #1
 8003ebe:	4770      	bx	lr

08003ec0 <set_calibration_context>:
 8003ec0:	2001      	movs	r0, #1
 8003ec2:	4770      	bx	lr

08003ec4 <destroy>:
 8003ec4:	6943      	ldr	r3, [r0, #20]
 8003ec6:	b13b      	cbz	r3, 8003ed8 <destroy+0x14>
 8003ec8:	b510      	push	{r4, lr}
 8003eca:	4604      	mov	r4, r0
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f001 f8c1 	bl	8005054 <acc_rss_integration_mem_free>
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	6163      	str	r3, [r4, #20]
 8003ed6:	bd10      	pop	{r4, pc}
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop

08003edc <cbank_and_vana_calibration>:
 8003edc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ede:	4604      	mov	r4, r0
 8003ee0:	7b00      	ldrb	r0, [r0, #12]
 8003ee2:	b087      	sub	sp, #28
 8003ee4:	b918      	cbnz	r0, 8003eee <cbank_and_vana_calibration+0x12>
 8003ee6:	73a0      	strb	r0, [r4, #14]
 8003ee8:	2001      	movs	r0, #1
 8003eea:	b007      	add	sp, #28
 8003eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003eee:	460e      	mov	r6, r1
 8003ef0:	6927      	ldr	r7, [r4, #16]
 8003ef2:	f001 f82f 	bl	8004f54 <acc_rss_integration_get_sensor_reference_frequency>
 8003ef6:	ad01      	add	r5, sp, #4
 8003ef8:	4639      	mov	r1, r7
 8003efa:	4628      	mov	r0, r5
 8003efc:	ed85 0a00 	vstr	s0, [r5]
 8003f00:	f001 ffda 	bl	8005eb8 <acc_cpd_pll_divisors_calculate>
 8003f04:	b910      	cbnz	r0, 8003f0c <cbank_and_vana_calibration+0x30>
 8003f06:	73a0      	strb	r0, [r4, #14]
 8003f08:	b007      	add	sp, #28
 8003f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f0c:	8879      	ldrh	r1, [r7, #2]
 8003f0e:	6823      	ldr	r3, [r4, #0]
 8003f10:	9301      	str	r3, [sp, #4]
 8003f12:	88bb      	ldrh	r3, [r7, #4]
 8003f14:	9102      	str	r1, [sp, #8]
 8003f16:	88f9      	ldrh	r1, [r7, #6]
 8003f18:	462a      	mov	r2, r5
 8003f1a:	893d      	ldrh	r5, [r7, #8]
 8003f1c:	9303      	str	r3, [sp, #12]
 8003f1e:	9104      	str	r1, [sp, #16]
 8003f20:	6963      	ldr	r3, [r4, #20]
 8003f22:	f8ad 5014 	strh.w	r5, [sp, #20]
 8003f26:	e9d6 0100 	ldrd	r0, r1, [r6]
 8003f2a:	f001 f8e9 	bl	8005100 <acc_cpd_cbank_and_vana_calibration>
 8003f2e:	e7da      	b.n	8003ee6 <cbank_and_vana_calibration+0xa>

08003f30 <test_common>:
 8003f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f34:	2301      	movs	r3, #1
 8003f36:	b08f      	sub	sp, #60	; 0x3c
 8003f38:	7303      	strb	r3, [r0, #12]
 8003f3a:	4689      	mov	r9, r1
 8003f3c:	4605      	mov	r5, r0
 8003f3e:	6884      	ldr	r4, [r0, #8]
 8003f40:	6987      	ldr	r7, [r0, #24]
 8003f42:	f001 f82f 	bl	8004fa4 <acc_rss_integration_is_hibernate_capable>
 8003f46:	ae03      	add	r6, sp, #12
 8003f48:	2300      	movs	r3, #0
 8003f4a:	4680      	mov	r8, r0
 8003f4c:	f8df e294 	ldr.w	lr, [pc, #660]	; 80041e4 <test_common+0x2b4>
 8003f50:	a905      	add	r1, sp, #20
 8003f52:	4632      	mov	r2, r6
 8003f54:	4618      	mov	r0, r3
 8003f56:	469c      	mov	ip, r3
 8003f58:	2c00      	cmp	r4, #0
 8003f5a:	d054      	beq.n	8004006 <test_common+0xd6>
 8003f5c:	5c20      	ldrb	r0, [r4, r0]
 8003f5e:	f801 0b01 	strb.w	r0, [r1], #1
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	f802 cb01 	strb.w	ip, [r2], #1
 8003f68:	d148      	bne.n	8003ffc <test_common+0xcc>
 8003f6a:	9701      	str	r7, [sp, #4]
 8003f6c:	f1b8 0f00 	cmp.w	r8, #0
 8003f70:	d102      	bne.n	8003f78 <test_common+0x48>
 8003f72:	2301      	movs	r3, #1
 8003f74:	f88d 3018 	strb.w	r3, [sp, #24]
 8003f78:	7b2b      	ldrb	r3, [r5, #12]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d151      	bne.n	8004022 <test_common+0xf2>
 8003f7e:	2300      	movs	r3, #0
 8003f80:	4998      	ldr	r1, [pc, #608]	; (80041e4 <test_common+0x2b4>)
 8003f82:	f8df b274 	ldr.w	fp, [pc, #628]	; 80041f8 <test_common+0x2c8>
 8003f86:	f8dd e004 	ldr.w	lr, [sp, #4]
 8003f8a:	469a      	mov	sl, r3
 8003f8c:	fa1f fc83 	uxth.w	ip, r3
 8003f90:	b10c      	cbz	r4, 8003f96 <test_common+0x66>
 8003f92:	5ce2      	ldrb	r2, [r4, r3]
 8003f94:	b9da      	cbnz	r2, 8003fce <test_common+0x9e>
 8003f96:	2b03      	cmp	r3, #3
 8003f98:	f000 810a 	beq.w	80041b0 <test_common+0x280>
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	4617      	mov	r7, r2
 8003fa0:	4567      	cmp	r7, ip
 8003fa2:	f04f 0001 	mov.w	r0, #1
 8003fa6:	d035      	beq.n	8004014 <test_common+0xe4>
 8003fa8:	2a04      	cmp	r2, #4
 8003faa:	d12e      	bne.n	800400a <test_common+0xda>
 8003fac:	69ea      	ldr	r2, [r5, #28]
 8003fae:	9201      	str	r2, [sp, #4]
 8003fb0:	8812      	ldrh	r2, [r2, #0]
 8003fb2:	f1be 0f00 	cmp.w	lr, #0
 8003fb6:	d007      	beq.n	8003fc8 <test_common+0x98>
 8003fb8:	eb0e 0cc2 	add.w	ip, lr, r2, lsl #3
 8003fbc:	f85b 7023 	ldr.w	r7, [fp, r3, lsl #2]
 8003fc0:	f84e 7032 	str.w	r7, [lr, r2, lsl #3]
 8003fc4:	f88c 0004 	strb.w	r0, [ip, #4]
 8003fc8:	9801      	ldr	r0, [sp, #4]
 8003fca:	3201      	adds	r2, #1
 8003fcc:	8002      	strh	r2, [r0, #0]
 8003fce:	3301      	adds	r3, #1
 8003fd0:	2b04      	cmp	r3, #4
 8003fd2:	d1db      	bne.n	8003f8c <test_common+0x5c>
 8003fd4:	7b6b      	ldrb	r3, [r5, #13]
 8003fd6:	732b      	strb	r3, [r5, #12]
 8003fd8:	b11c      	cbz	r4, 8003fe2 <test_common+0xb2>
 8003fda:	7922      	ldrb	r2, [r4, #4]
 8003fdc:	2a00      	cmp	r2, #0
 8003fde:	f040 808e 	bne.w	80040fe <test_common+0x1ce>
 8003fe2:	4649      	mov	r1, r9
 8003fe4:	4628      	mov	r0, r5
 8003fe6:	f7ff ff79 	bl	8003edc <cbank_and_vana_calibration>
 8003fea:	4682      	mov	sl, r0
 8003fec:	2800      	cmp	r0, #0
 8003fee:	d136      	bne.n	800405e <test_common+0x12e>
 8003ff0:	4b7d      	ldr	r3, [pc, #500]	; (80041e8 <test_common+0x2b8>)
 8003ff2:	4a7e      	ldr	r2, [pc, #504]	; (80041ec <test_common+0x2bc>)
 8003ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff6:	497e      	ldr	r1, [pc, #504]	; (80041f0 <test_common+0x2c0>)
 8003ff8:	4798      	blx	r3
 8003ffa:	e02c      	b.n	8004056 <test_common+0x126>
 8003ffc:	f813 000e 	ldrb.w	r0, [r3, lr]
 8004000:	3301      	adds	r3, #1
 8004002:	2c00      	cmp	r4, #0
 8004004:	d1aa      	bne.n	8003f5c <test_common+0x2c>
 8004006:	4620      	mov	r0, r4
 8004008:	e7a9      	b.n	8003f5e <test_common+0x2e>
 800400a:	5c57      	ldrb	r7, [r2, r1]
 800400c:	4567      	cmp	r7, ip
 800400e:	f102 0201 	add.w	r2, r2, #1
 8004012:	d1c9      	bne.n	8003fa8 <test_common+0x78>
 8004014:	5cb7      	ldrb	r7, [r6, r2]
 8004016:	2f00      	cmp	r7, #0
 8004018:	d0c6      	beq.n	8003fa8 <test_common+0x78>
 800401a:	f885 a00d 	strb.w	sl, [r5, #13]
 800401e:	2000      	movs	r0, #0
 8004020:	e7c2      	b.n	8003fa8 <test_common+0x78>
 8004022:	682b      	ldr	r3, [r5, #0]
 8004024:	9307      	str	r3, [sp, #28]
 8004026:	f000 ff95 	bl	8004f54 <acc_rss_integration_get_sensor_reference_frequency>
 800402a:	af05      	add	r7, sp, #20
 800402c:	f04f 0c00 	mov.w	ip, #0
 8004030:	4633      	mov	r3, r6
 8004032:	aa07      	add	r2, sp, #28
 8004034:	e9d9 0100 	ldrd	r0, r1, [r9]
 8004038:	9709      	str	r7, [sp, #36]	; 0x24
 800403a:	ed8d 0a08 	vstr	s0, [sp, #32]
 800403e:	f88d c028 	strb.w	ip, [sp, #40]	; 0x28
 8004042:	f001 fa83 	bl	800554c <acc_cpd_communication_test>
 8004046:	4682      	mov	sl, r0
 8004048:	2800      	cmp	r0, #0
 800404a:	d198      	bne.n	8003f7e <test_common+0x4e>
 800404c:	4b66      	ldr	r3, [pc, #408]	; (80041e8 <test_common+0x2b8>)
 800404e:	4a69      	ldr	r2, [pc, #420]	; (80041f4 <test_common+0x2c4>)
 8004050:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004052:	4967      	ldr	r1, [pc, #412]	; (80041f0 <test_common+0x2c0>)
 8004054:	4798      	blx	r3
 8004056:	4650      	mov	r0, sl
 8004058:	b00f      	add	sp, #60	; 0x3c
 800405a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800405e:	7b6b      	ldrb	r3, [r5, #13]
 8004060:	69ae      	ldr	r6, [r5, #24]
 8004062:	2204      	movs	r2, #4
 8004064:	712a      	strb	r2, [r5, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	f000 80b3 	beq.w	80041d2 <test_common+0x2a2>
 800406c:	7baa      	ldrb	r2, [r5, #14]
 800406e:	2a00      	cmp	r2, #0
 8004070:	f000 80af 	beq.w	80041d2 <test_common+0x2a2>
 8004074:	e9d5 3204 	ldrd	r3, r2, [r5, #16]
 8004078:	8858      	ldrh	r0, [r3, #2]
 800407a:	8899      	ldrh	r1, [r3, #4]
 800407c:	891f      	ldrh	r7, [r3, #8]
 800407e:	f8b3 c006 	ldrh.w	ip, [r3, #6]
 8004082:	f8ad 0020 	strh.w	r0, [sp, #32]
 8004086:	682b      	ldr	r3, [r5, #0]
 8004088:	6810      	ldr	r0, [r2, #0]
 800408a:	f8ad 1022 	strh.w	r1, [sp, #34]	; 0x22
 800408e:	2101      	movs	r1, #1
 8004090:	f8ad 7026 	strh.w	r7, [sp, #38]	; 0x26
 8004094:	f8ad 0028 	strh.w	r0, [sp, #40]	; 0x28
 8004098:	7329      	strb	r1, [r5, #12]
 800409a:	f8ad c024 	strh.w	ip, [sp, #36]	; 0x24
 800409e:	9307      	str	r3, [sp, #28]
 80040a0:	7913      	ldrb	r3, [r2, #4]
 80040a2:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 80040a6:	2700      	movs	r7, #0
 80040a8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80040ac:	ab05      	add	r3, sp, #20
 80040ae:	aa07      	add	r2, sp, #28
 80040b0:	f8ad 702c 	strh.w	r7, [sp, #44]	; 0x2c
 80040b4:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80040b8:	f002 fbfe 	bl	80068b8 <acc_cpd_supply_test>
 80040bc:	4682      	mov	sl, r0
 80040be:	2800      	cmp	r0, #0
 80040c0:	d069      	beq.n	8004196 <test_common+0x266>
 80040c2:	ab05      	add	r3, sp, #20
 80040c4:	f10d 011a 	add.w	r1, sp, #26
 80040c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040cc:	2a00      	cmp	r2, #0
 80040ce:	bf18      	it	ne
 80040d0:	f04f 0a00 	movne.w	sl, #0
 80040d4:	4299      	cmp	r1, r3
 80040d6:	d1f7      	bne.n	80040c8 <test_common+0x198>
 80040d8:	7b6b      	ldrb	r3, [r5, #13]
 80040da:	69e9      	ldr	r1, [r5, #28]
 80040dc:	880a      	ldrh	r2, [r1, #0]
 80040de:	b156      	cbz	r6, 80040f6 <test_common+0x1c6>
 80040e0:	f895 c004 	ldrb.w	ip, [r5, #4]
 80040e4:	4844      	ldr	r0, [pc, #272]	; (80041f8 <test_common+0x2c8>)
 80040e6:	eb06 07c2 	add.w	r7, r6, r2, lsl #3
 80040ea:	f850 002c 	ldr.w	r0, [r0, ip, lsl #2]
 80040ee:	f846 0032 	str.w	r0, [r6, r2, lsl #3]
 80040f2:	f887 a004 	strb.w	sl, [r7, #4]
 80040f6:	3201      	adds	r2, #1
 80040f8:	800a      	strh	r2, [r1, #0]
 80040fa:	732b      	strb	r3, [r5, #12]
 80040fc:	b124      	cbz	r4, 8004108 <test_common+0x1d8>
 80040fe:	f894 a005 	ldrb.w	sl, [r4, #5]
 8004102:	f1ba 0f00 	cmp.w	sl, #0
 8004106:	d1a6      	bne.n	8004056 <test_common+0x126>
 8004108:	7baa      	ldrb	r2, [r5, #14]
 800410a:	2a00      	cmp	r2, #0
 800410c:	d055      	beq.n	80041ba <test_common+0x28a>
 800410e:	2205      	movs	r2, #5
 8004110:	712a      	strb	r2, [r5, #4]
 8004112:	69ae      	ldr	r6, [r5, #24]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d048      	beq.n	80041aa <test_common+0x27a>
 8004118:	7bab      	ldrb	r3, [r5, #14]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d045      	beq.n	80041aa <test_common+0x27a>
 800411e:	e9d5 3204 	ldrd	r3, r2, [r5, #16]
 8004122:	88d9      	ldrh	r1, [r3, #6]
 8004124:	8898      	ldrh	r0, [r3, #4]
 8004126:	f8ad 1020 	strh.w	r1, [sp, #32]
 800412a:	8859      	ldrh	r1, [r3, #2]
 800412c:	891b      	ldrh	r3, [r3, #8]
 800412e:	f8ad 0022 	strh.w	r0, [sp, #34]	; 0x22
 8004132:	6810      	ldr	r0, [r2, #0]
 8004134:	f8ad 1024 	strh.w	r1, [sp, #36]	; 0x24
 8004138:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
 800413c:	2101      	movs	r1, #1
 800413e:	682b      	ldr	r3, [r5, #0]
 8004140:	f8ad 0028 	strh.w	r0, [sp, #40]	; 0x28
 8004144:	7329      	strb	r1, [r5, #12]
 8004146:	9307      	str	r3, [sp, #28]
 8004148:	7912      	ldrb	r2, [r2, #4]
 800414a:	f8ad 202a 	strh.w	r2, [sp, #42]	; 0x2a
 800414e:	ab05      	add	r3, sp, #20
 8004150:	e9d9 0100 	ldrd	r0, r1, [r9]
 8004154:	2400      	movs	r4, #0
 8004156:	aa07      	add	r2, sp, #28
 8004158:	940b      	str	r4, [sp, #44]	; 0x2c
 800415a:	f001 f98d 	bl	8005478 <acc_cpd_clock_test>
 800415e:	4682      	mov	sl, r0
 8004160:	b1c8      	cbz	r0, 8004196 <test_common+0x266>
 8004162:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d138      	bne.n	80041dc <test_common+0x2ac>
 800416a:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800416e:	fab3 f383 	clz	r3, r3
 8004172:	095b      	lsrs	r3, r3, #5
 8004174:	69e9      	ldr	r1, [r5, #28]
 8004176:	880a      	ldrh	r2, [r1, #0]
 8004178:	b146      	cbz	r6, 800418c <test_common+0x25c>
 800417a:	792d      	ldrb	r5, [r5, #4]
 800417c:	4c1e      	ldr	r4, [pc, #120]	; (80041f8 <test_common+0x2c8>)
 800417e:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8004182:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8004186:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800418a:	7103      	strb	r3, [r0, #4]
 800418c:	3201      	adds	r2, #1
 800418e:	800a      	strh	r2, [r1, #0]
 8004190:	f04f 0a01 	mov.w	sl, #1
 8004194:	e75f      	b.n	8004056 <test_common+0x126>
 8004196:	7929      	ldrb	r1, [r5, #4]
 8004198:	4a13      	ldr	r2, [pc, #76]	; (80041e8 <test_common+0x2b8>)
 800419a:	4b17      	ldr	r3, [pc, #92]	; (80041f8 <test_common+0x2c8>)
 800419c:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800419e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80041a2:	4a16      	ldr	r2, [pc, #88]	; (80041fc <test_common+0x2cc>)
 80041a4:	4912      	ldr	r1, [pc, #72]	; (80041f0 <test_common+0x2c0>)
 80041a6:	47a0      	blx	r4
 80041a8:	e755      	b.n	8004056 <test_common+0x126>
 80041aa:	2300      	movs	r3, #0
 80041ac:	732b      	strb	r3, [r5, #12]
 80041ae:	e7e1      	b.n	8004174 <test_common+0x244>
 80041b0:	f1b8 0f00 	cmp.w	r8, #0
 80041b4:	f43f af0e 	beq.w	8003fd4 <test_common+0xa4>
 80041b8:	e6f0      	b.n	8003f9c <test_common+0x6c>
 80041ba:	4649      	mov	r1, r9
 80041bc:	4628      	mov	r0, r5
 80041be:	f7ff fe8d 	bl	8003edc <cbank_and_vana_calibration>
 80041c2:	4682      	mov	sl, r0
 80041c4:	b960      	cbnz	r0, 80041e0 <test_common+0x2b0>
 80041c6:	4b08      	ldr	r3, [pc, #32]	; (80041e8 <test_common+0x2b8>)
 80041c8:	4a0d      	ldr	r2, [pc, #52]	; (8004200 <test_common+0x2d0>)
 80041ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041cc:	4908      	ldr	r1, [pc, #32]	; (80041f0 <test_common+0x2c0>)
 80041ce:	4798      	blx	r3
 80041d0:	e741      	b.n	8004056 <test_common+0x126>
 80041d2:	f04f 0a00 	mov.w	sl, #0
 80041d6:	f885 a00c 	strb.w	sl, [r5, #12]
 80041da:	e77e      	b.n	80040da <test_common+0x1aa>
 80041dc:	4623      	mov	r3, r4
 80041de:	e7c9      	b.n	8004174 <test_common+0x244>
 80041e0:	7b6b      	ldrb	r3, [r5, #13]
 80041e2:	e794      	b.n	800410e <test_common+0x1de>
 80041e4:	0800a698 	.word	0x0800a698
 80041e8:	20000358 	.word	0x20000358
 80041ec:	0800a7d0 	.word	0x0800a7d0
 80041f0:	0800a7b8 	.word	0x0800a7b8
 80041f4:	0800a79c 	.word	0x0800a79c
 80041f8:	0800a820 	.word	0x0800a820
 80041fc:	0800a7ec 	.word	0x0800a7ec
 8004200:	0800a7fc 	.word	0x0800a7fc

08004204 <test>:
 8004204:	b570      	push	{r4, r5, r6, lr}
 8004206:	6940      	ldr	r0, [r0, #20]
 8004208:	b090      	sub	sp, #64	; 0x40
 800420a:	6800      	ldr	r0, [r0, #0]
 800420c:	9008      	str	r0, [sp, #32]
 800420e:	2400      	movs	r4, #0
 8004210:	2001      	movs	r0, #1
 8004212:	910a      	str	r1, [sp, #40]	; 0x28
 8004214:	ad05      	add	r5, sp, #20
 8004216:	920e      	str	r2, [sp, #56]	; 0x38
 8004218:	a901      	add	r1, sp, #4
 800421a:	f10d 0202 	add.w	r2, sp, #2
 800421e:	940b      	str	r4, [sp, #44]	; 0x2c
 8004220:	f8ad 4002 	strh.w	r4, [sp, #2]
 8004224:	9409      	str	r4, [sp, #36]	; 0x24
 8004226:	f88d 002d 	strb.w	r0, [sp, #45]	; 0x2d
 800422a:	e9cd 510c 	strd	r5, r1, [sp, #48]	; 0x30
 800422e:	920f      	str	r2, [sp, #60]	; 0x3c
 8004230:	b173      	cbz	r3, 8004250 <test+0x4c>
 8004232:	461d      	mov	r5, r3
 8004234:	881b      	ldrh	r3, [r3, #0]
 8004236:	2b11      	cmp	r3, #17
 8004238:	d81f      	bhi.n	800427a <test+0x76>
 800423a:	4b1f      	ldr	r3, [pc, #124]	; (80042b8 <test+0xb4>)
 800423c:	4a1f      	ldr	r2, [pc, #124]	; (80042bc <test+0xb8>)
 800423e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004240:	491f      	ldr	r1, [pc, #124]	; (80042c0 <test+0xbc>)
 8004242:	4620      	mov	r0, r4
 8004244:	4798      	blx	r3
 8004246:	4626      	mov	r6, r4
 8004248:	802c      	strh	r4, [r5, #0]
 800424a:	4630      	mov	r0, r6
 800424c:	b010      	add	sp, #64	; 0x40
 800424e:	bd70      	pop	{r4, r5, r6, pc}
 8004250:	f241 4408 	movw	r4, #5128	; 0x1408
 8004254:	4621      	mov	r1, r4
 8004256:	f44f 7388 	mov.w	r3, #272	; 0x110
 800425a:	4a1a      	ldr	r2, [pc, #104]	; (80042c4 <test+0xc0>)
 800425c:	9404      	str	r4, [sp, #16]
 800425e:	f000 fedb 	bl	8005018 <acc_rss_integration_mem_calloc_debug>
 8004262:	9003      	str	r0, [sp, #12]
 8004264:	bb08      	cbnz	r0, 80042aa <test+0xa6>
 8004266:	4b14      	ldr	r3, [pc, #80]	; (80042b8 <test+0xb4>)
 8004268:	4a17      	ldr	r2, [pc, #92]	; (80042c8 <test+0xc4>)
 800426a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800426c:	4914      	ldr	r1, [pc, #80]	; (80042c0 <test+0xbc>)
 800426e:	2000      	movs	r0, #0
 8004270:	4798      	blx	r3
 8004272:	2600      	movs	r6, #0
 8004274:	4630      	mov	r0, r6
 8004276:	b010      	add	sp, #64	; 0x40
 8004278:	bd70      	pop	{r4, r5, r6, pc}
 800427a:	f241 4408 	movw	r4, #5128	; 0x1408
 800427e:	4621      	mov	r1, r4
 8004280:	f44f 7388 	mov.w	r3, #272	; 0x110
 8004284:	4a0f      	ldr	r2, [pc, #60]	; (80042c4 <test+0xc0>)
 8004286:	9404      	str	r4, [sp, #16]
 8004288:	f000 fec6 	bl	8005018 <acc_rss_integration_mem_calloc_debug>
 800428c:	9003      	str	r0, [sp, #12]
 800428e:	2800      	cmp	r0, #0
 8004290:	d0e9      	beq.n	8004266 <test+0x62>
 8004292:	a903      	add	r1, sp, #12
 8004294:	a808      	add	r0, sp, #32
 8004296:	f7ff fe4b 	bl	8003f30 <test_common>
 800429a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800429c:	881b      	ldrh	r3, [r3, #0]
 800429e:	802b      	strh	r3, [r5, #0]
 80042a0:	4606      	mov	r6, r0
 80042a2:	9803      	ldr	r0, [sp, #12]
 80042a4:	f000 fed6 	bl	8005054 <acc_rss_integration_mem_free>
 80042a8:	e7cf      	b.n	800424a <test+0x46>
 80042aa:	a903      	add	r1, sp, #12
 80042ac:	a808      	add	r0, sp, #32
 80042ae:	f7ff fe3f 	bl	8003f30 <test_common>
 80042b2:	4606      	mov	r6, r0
 80042b4:	e7f5      	b.n	80042a2 <test+0x9e>
 80042b6:	bf00      	nop
 80042b8:	20000358 	.word	0x20000358
 80042bc:	0800a744 	.word	0x0800a744
 80042c0:	0800a7b8 	.word	0x0800a7b8
 80042c4:	0800a760 	.word	0x0800a760
 80042c8:	0800a780 	.word	0x0800a780

080042cc <acc_radar_engine_production_create>:
 80042cc:	b570      	push	{r4, r5, r6, lr}
 80042ce:	2375      	movs	r3, #117	; 0x75
 80042d0:	4605      	mov	r5, r0
 80042d2:	460e      	mov	r6, r1
 80042d4:	4a08      	ldr	r2, [pc, #32]	; (80042f8 <acc_radar_engine_production_create+0x2c>)
 80042d6:	2104      	movs	r1, #4
 80042d8:	2001      	movs	r0, #1
 80042da:	f000 fe9d 	bl	8005018 <acc_rss_integration_mem_calloc_debug>
 80042de:	4604      	mov	r4, r0
 80042e0:	6168      	str	r0, [r5, #20]
 80042e2:	b140      	cbz	r0, 80042f6 <acc_radar_engine_production_create+0x2a>
 80042e4:	4630      	mov	r0, r6
 80042e6:	f000 fd8b 	bl	8004e00 <acc_base_configuration_sensor_get>
 80042ea:	4a04      	ldr	r2, [pc, #16]	; (80042fc <acc_radar_engine_production_create+0x30>)
 80042ec:	4b04      	ldr	r3, [pc, #16]	; (8004300 <acc_radar_engine_production_create+0x34>)
 80042ee:	6020      	str	r0, [r4, #0]
 80042f0:	e9c5 2306 	strd	r2, r3, [r5, #24]
 80042f4:	2001      	movs	r0, #1
 80042f6:	bd70      	pop	{r4, r5, r6, pc}
 80042f8:	0800a760 	.word	0x0800a760
 80042fc:	0800a69c 	.word	0x0800a69c
 8004300:	08004205 	.word	0x08004205

08004304 <internal_buffer_processed_read>:
 8004304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004308:	b087      	sub	sp, #28
 800430a:	4616      	mov	r6, r2
 800430c:	9000      	str	r0, [sp, #0]
 800430e:	9103      	str	r1, [sp, #12]
 8004310:	461f      	mov	r7, r3
 8004312:	f89d 4040 	ldrb.w	r4, [sp, #64]	; 0x40
 8004316:	f000 fe23 	bl	8004f60 <acc_rss_integration_get_max_spi_transfer_size>
 800431a:	2200      	movs	r2, #0
 800431c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8004320:	9204      	str	r2, [sp, #16]
 8004322:	2f00      	cmp	r7, #0
 8004324:	d043      	beq.n	80043ae <internal_buffer_processed_read+0xaa>
 8004326:	4294      	cmp	r4, r2
 8004328:	bf14      	ite	ne
 800432a:	f44f 41e0 	movne.w	r1, #28672	; 0x7000
 800432e:	f44f 4100 	moveq.w	r1, #32768	; 0x8000
 8004332:	0840      	lsrs	r0, r0, #1
 8004334:	b20b      	sxth	r3, r1
 8004336:	f1a0 0b03 	sub.w	fp, r0, #3
 800433a:	9202      	str	r2, [sp, #8]
 800433c:	9301      	str	r3, [sp, #4]
 800433e:	9c03      	ldr	r4, [sp, #12]
 8004340:	e02a      	b.n	8004398 <internal_buffer_processed_read+0x94>
 8004342:	9b01      	ldr	r3, [sp, #4]
 8004344:	9800      	ldr	r0, [sp, #0]
 8004346:	fa1f f885 	uxth.w	r8, r5
 800434a:	ea43 0106 	orr.w	r1, r3, r6
 800434e:	f105 0a03 	add.w	sl, r5, #3
 8004352:	f108 32ff 	add.w	r2, r8, #4294967295
 8004356:	9b02      	ldr	r3, [sp, #8]
 8004358:	80a3      	strh	r3, [r4, #4]
 800435a:	ba52      	rev16	r2, r2
 800435c:	ea4f 094a 	mov.w	r9, sl, lsl #1
 8004360:	ba49      	rev16	r1, r1
 8004362:	8062      	strh	r2, [r4, #2]
 8004364:	8021      	strh	r1, [r4, #0]
 8004366:	464a      	mov	r2, r9
 8004368:	4621      	mov	r1, r4
 800436a:	f000 fe29 	bl	8004fc0 <acc_rss_integration_sensor_device_transfer>
 800436e:	4620      	mov	r0, r4
 8004370:	4651      	mov	r1, sl
 8004372:	f000 fea5 	bl	80050c0 <acc_utils_swap16_array>
 8004376:	f1a9 0906 	sub.w	r9, r9, #6
 800437a:	9804      	ldr	r0, [sp, #16]
 800437c:	f8bd 2014 	ldrh.w	r2, [sp, #20]
 8004380:	6020      	str	r0, [r4, #0]
 8004382:	80a2      	strh	r2, [r4, #4]
 8004384:	444c      	add	r4, r9
 8004386:	4446      	add	r6, r8
 8004388:	6820      	ldr	r0, [r4, #0]
 800438a:	88a2      	ldrh	r2, [r4, #4]
 800438c:	9004      	str	r0, [sp, #16]
 800438e:	1b7f      	subs	r7, r7, r5
 8004390:	b2b6      	uxth	r6, r6
 8004392:	f8ad 2014 	strh.w	r2, [sp, #20]
 8004396:	d00a      	beq.n	80043ae <internal_buffer_processed_read+0xaa>
 8004398:	45bb      	cmp	fp, r7
 800439a:	465d      	mov	r5, fp
 800439c:	bf28      	it	cs
 800439e:	463d      	movcs	r5, r7
 80043a0:	45bb      	cmp	fp, r7
 80043a2:	d2ce      	bcs.n	8004342 <internal_buffer_processed_read+0x3e>
 80043a4:	e000      	b.n	80043a8 <internal_buffer_processed_read+0xa4>
 80043a6:	3d01      	subs	r5, #1
 80043a8:	07eb      	lsls	r3, r5, #31
 80043aa:	d4fc      	bmi.n	80043a6 <internal_buffer_processed_read+0xa2>
 80043ac:	e7c9      	b.n	8004342 <internal_buffer_processed_read+0x3e>
 80043ae:	9803      	ldr	r0, [sp, #12]
 80043b0:	3006      	adds	r0, #6
 80043b2:	b007      	add	sp, #28
 80043b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080043b8 <acc_sensor_r2_buffer_write>:
 80043b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043bc:	b085      	sub	sp, #20
 80043be:	4698      	mov	r8, r3
 80043c0:	9002      	str	r0, [sp, #8]
 80043c2:	468a      	mov	sl, r1
 80043c4:	4616      	mov	r6, r2
 80043c6:	e9dd 790e 	ldrd	r7, r9, [sp, #56]	; 0x38
 80043ca:	f000 fdc9 	bl	8004f60 <acc_rss_integration_get_max_spi_transfer_size>
 80043ce:	0880      	lsrs	r0, r0, #2
 80043d0:	1e43      	subs	r3, r0, #1
 80043d2:	9301      	str	r3, [sp, #4]
 80043d4:	b367      	cbz	r7, 8004430 <acc_sensor_r2_buffer_write+0x78>
 80043d6:	f10a 0302 	add.w	r3, sl, #2
 80043da:	9303      	str	r3, [sp, #12]
 80043dc:	9b01      	ldr	r3, [sp, #4]
 80043de:	42bb      	cmp	r3, r7
 80043e0:	bf28      	it	cs
 80043e2:	463b      	movcs	r3, r7
 80043e4:	461c      	mov	r4, r3
 80043e6:	4619      	mov	r1, r3
 80043e8:	4640      	mov	r0, r8
 80043ea:	f000 fe73 	bl	80050d4 <acc_utils_swap32_array>
 80043ee:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80043f2:	f446 4180 	orr.w	r1, r6, #16384	; 0x4000
 80043f6:	ba49      	rev16	r1, r1
 80043f8:	465d      	mov	r5, fp
 80043fa:	465a      	mov	r2, fp
 80043fc:	f8aa 1000 	strh.w	r1, [sl]
 8004400:	9803      	ldr	r0, [sp, #12]
 8004402:	4641      	mov	r1, r8
 8004404:	3502      	adds	r5, #2
 8004406:	f003 fa45 	bl	8007894 <memcpy>
 800440a:	4426      	add	r6, r4
 800440c:	462a      	mov	r2, r5
 800440e:	4651      	mov	r1, sl
 8004410:	9802      	ldr	r0, [sp, #8]
 8004412:	44d8      	add	r8, fp
 8004414:	f000 fdd4 	bl	8004fc0 <acc_rss_integration_sensor_device_transfer>
 8004418:	b2b6      	uxth	r6, r6
 800441a:	f1b9 0f00 	cmp.w	r9, #0
 800441e:	d005      	beq.n	800442c <acc_sensor_r2_buffer_write+0x74>
 8004420:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004424:	4415      	add	r5, r2
 8004426:	3301      	adds	r3, #1
 8004428:	e9c9 5300 	strd	r5, r3, [r9]
 800442c:	1b3f      	subs	r7, r7, r4
 800442e:	d1d5      	bne.n	80043dc <acc_sensor_r2_buffer_write+0x24>
 8004430:	b005      	add	sp, #20
 8004432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004436:	bf00      	nop

08004438 <acc_sensor_r2_buffer_raw_read>:
 8004438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800443c:	b085      	sub	sp, #20
 800443e:	4698      	mov	r8, r3
 8004440:	9001      	str	r0, [sp, #4]
 8004442:	4689      	mov	r9, r1
 8004444:	4616      	mov	r6, r2
 8004446:	e9dd 7b0e 	ldrd	r7, fp, [sp, #56]	; 0x38
 800444a:	f000 fd89 	bl	8004f60 <acc_rss_integration_get_max_spi_transfer_size>
 800444e:	0880      	lsrs	r0, r0, #2
 8004450:	1e83      	subs	r3, r0, #2
 8004452:	9303      	str	r3, [sp, #12]
 8004454:	2f00      	cmp	r7, #0
 8004456:	d03c      	beq.n	80044d2 <acc_sensor_r2_buffer_raw_read+0x9a>
 8004458:	42bb      	cmp	r3, r7
 800445a:	bf28      	it	cs
 800445c:	463b      	movcs	r3, r7
 800445e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004462:	461c      	mov	r4, r3
 8004464:	d838      	bhi.n	80044d8 <acc_sensor_r2_buffer_raw_read+0xa0>
 8004466:	f109 0306 	add.w	r3, r9, #6
 800446a:	9302      	str	r3, [sp, #8]
 800446c:	e007      	b.n	800447e <acc_sensor_r2_buffer_raw_read+0x46>
 800446e:	9b03      	ldr	r3, [sp, #12]
 8004470:	42bb      	cmp	r3, r7
 8004472:	bf28      	it	cs
 8004474:	463b      	movcs	r3, r7
 8004476:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800447a:	461c      	mov	r4, r3
 800447c:	d82c      	bhi.n	80044d8 <acc_sensor_r2_buffer_raw_read+0xa0>
 800447e:	0062      	lsls	r2, r4, #1
 8004480:	1cd5      	adds	r5, r2, #3
 8004482:	f446 4110 	orr.w	r1, r6, #36864	; 0x9000
 8004486:	3a01      	subs	r2, #1
 8004488:	ba52      	rev16	r2, r2
 800448a:	ba49      	rev16	r1, r1
 800448c:	006d      	lsls	r5, r5, #1
 800448e:	f8a9 2002 	strh.w	r2, [r9, #2]
 8004492:	f8a9 1000 	strh.w	r1, [r9]
 8004496:	462a      	mov	r2, r5
 8004498:	4649      	mov	r1, r9
 800449a:	9801      	ldr	r0, [sp, #4]
 800449c:	ea4f 0a84 	mov.w	sl, r4, lsl #2
 80044a0:	f000 fd8e 	bl	8004fc0 <acc_rss_integration_sensor_device_transfer>
 80044a4:	9902      	ldr	r1, [sp, #8]
 80044a6:	4652      	mov	r2, sl
 80044a8:	4640      	mov	r0, r8
 80044aa:	f003 f9f3 	bl	8007894 <memcpy>
 80044ae:	4621      	mov	r1, r4
 80044b0:	4640      	mov	r0, r8
 80044b2:	f000 fe0f 	bl	80050d4 <acc_utils_swap32_array>
 80044b6:	f1bb 0f00 	cmp.w	fp, #0
 80044ba:	d005      	beq.n	80044c8 <acc_sensor_r2_buffer_raw_read+0x90>
 80044bc:	e9db 1200 	ldrd	r1, r2, [fp]
 80044c0:	440d      	add	r5, r1
 80044c2:	3201      	adds	r2, #1
 80044c4:	e9cb 5200 	strd	r5, r2, [fp]
 80044c8:	4426      	add	r6, r4
 80044ca:	1b3f      	subs	r7, r7, r4
 80044cc:	b2b6      	uxth	r6, r6
 80044ce:	44d0      	add	r8, sl
 80044d0:	d1cd      	bne.n	800446e <acc_sensor_r2_buffer_raw_read+0x36>
 80044d2:	b005      	add	sp, #20
 80044d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044d8:	214e      	movs	r1, #78	; 0x4e
 80044da:	4801      	ldr	r0, [pc, #4]	; (80044e0 <acc_sensor_r2_buffer_raw_read+0xa8>)
 80044dc:	f000 fc62 	bl	8004da4 <acc_assert_fail>
 80044e0:	0800a838 	.word	0x0800a838

080044e4 <acc_sensor_r2_conf_write_instr>:
 80044e4:	b510      	push	{r4, lr}
 80044e6:	f441 41a0 	orr.w	r1, r1, #20480	; 0x5000
 80044ea:	b082      	sub	sp, #8
 80044ec:	ba4b      	rev16	r3, r1
 80044ee:	ba14      	rev	r4, r2
 80044f0:	4669      	mov	r1, sp
 80044f2:	2206      	movs	r2, #6
 80044f4:	f8ad 3000 	strh.w	r3, [sp]
 80044f8:	f8cd 4002 	str.w	r4, [sp, #2]
 80044fc:	f000 fd60 	bl	8004fc0 <acc_rss_integration_sensor_device_transfer>
 8004500:	b002      	add	sp, #8
 8004502:	bd10      	pop	{r4, pc}

08004504 <acc_sensor_r2_prepare_load_confmem>:
 8004504:	b538      	push	{r3, r4, r5, lr}
 8004506:	6010      	str	r0, [r2, #0]
 8004508:	461c      	mov	r4, r3
 800450a:	6019      	str	r1, [r3, #0]
 800450c:	4615      	mov	r5, r2
 800450e:	f000 fd27 	bl	8004f60 <acc_rss_integration_get_max_spi_transfer_size>
 8004512:	6821      	ldr	r1, [r4, #0]
 8004514:	4288      	cmp	r0, r1
 8004516:	d202      	bcs.n	800451e <acc_sensor_r2_prepare_load_confmem+0x1a>
 8004518:	f000 fd22 	bl	8004f60 <acc_rss_integration_get_max_spi_transfer_size>
 800451c:	4601      	mov	r1, r0
 800451e:	682b      	ldr	r3, [r5, #0]
 8004520:	3902      	subs	r1, #2
 8004522:	f021 0103 	bic.w	r1, r1, #3
 8004526:	3302      	adds	r3, #2
 8004528:	602b      	str	r3, [r5, #0]
 800452a:	6021      	str	r1, [r4, #0]
 800452c:	bd38      	pop	{r3, r4, r5, pc}
 800452e:	bf00      	nop

08004530 <acc_sensor_r2_load_confmem>:
 8004530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004534:	1c9c      	adds	r4, r3, #2
 8004536:	4607      	mov	r7, r0
 8004538:	460d      	mov	r5, r1
 800453a:	4616      	mov	r6, r2
 800453c:	f000 fd10 	bl	8004f60 <acc_rss_integration_get_max_spi_transfer_size>
 8004540:	42a0      	cmp	r0, r4
 8004542:	d207      	bcs.n	8004554 <acc_sensor_r2_load_confmem+0x24>
 8004544:	4b09      	ldr	r3, [pc, #36]	; (800456c <acc_sensor_r2_load_confmem+0x3c>)
 8004546:	4a0a      	ldr	r2, [pc, #40]	; (8004570 <acc_sensor_r2_load_confmem+0x40>)
 8004548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800454a:	490a      	ldr	r1, [pc, #40]	; (8004574 <acc_sensor_r2_load_confmem+0x44>)
 800454c:	2000      	movs	r0, #0
 800454e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004552:	4718      	bx	r3
 8004554:	f445 45a0 	orr.w	r5, r5, #20480	; 0x5000
 8004558:	ba6d      	rev16	r5, r5
 800455a:	8035      	strh	r5, [r6, #0]
 800455c:	4622      	mov	r2, r4
 800455e:	4631      	mov	r1, r6
 8004560:	4638      	mov	r0, r7
 8004562:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004566:	f000 bd2b 	b.w	8004fc0 <acc_rss_integration_sensor_device_transfer>
 800456a:	bf00      	nop
 800456c:	20000358 	.word	0x20000358
 8004570:	0800a850 	.word	0x0800a850
 8004574:	0800a870 	.word	0x0800a870

08004578 <acc_sensor_r2_buffer_processed_verify_size>:
 8004578:	3103      	adds	r1, #3
 800457a:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 800457e:	bf2c      	ite	cs
 8004580:	2001      	movcs	r0, #1
 8004582:	2000      	movcc	r0, #0
 8004584:	4770      	bx	lr
 8004586:	bf00      	nop

08004588 <acc_sensor_r2_buffer_processed_read>:
 8004588:	b510      	push	{r4, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	2400      	movs	r4, #0
 800458e:	9400      	str	r4, [sp, #0]
 8004590:	f7ff feb8 	bl	8004304 <internal_buffer_processed_read>
 8004594:	b002      	add	sp, #8
 8004596:	bd10      	pop	{r4, pc}

08004598 <uitoa>:
 8004598:	b4f0      	push	{r4, r5, r6, r7}
 800459a:	1e4d      	subs	r5, r1, #1
 800459c:	4603      	mov	r3, r0
 800459e:	462e      	mov	r6, r5
 80045a0:	2400      	movs	r4, #0
 80045a2:	4f10      	ldr	r7, [pc, #64]	; (80045e4 <uitoa+0x4c>)
 80045a4:	e000      	b.n	80045a8 <uitoa+0x10>
 80045a6:	4604      	mov	r4, r0
 80045a8:	fba7 0203 	umull	r0, r2, r7, r3
 80045ac:	08d2      	lsrs	r2, r2, #3
 80045ae:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 80045b2:	eba3 0340 	sub.w	r3, r3, r0, lsl #1
 80045b6:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80045ba:	b293      	uxth	r3, r2
 80045bc:	f806 0f01 	strb.w	r0, [r6, #1]!
 80045c0:	1c60      	adds	r0, r4, #1
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1ef      	bne.n	80045a6 <uitoa+0xe>
 80045c6:	540b      	strb	r3, [r1, r0]
 80045c8:	0864      	lsrs	r4, r4, #1
 80045ca:	4401      	add	r1, r0
 80045cc:	3301      	adds	r3, #1
 80045ce:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 80045d2:	f811 6d01 	ldrb.w	r6, [r1, #-1]!
 80045d6:	702e      	strb	r6, [r5, #0]
 80045d8:	42a3      	cmp	r3, r4
 80045da:	700a      	strb	r2, [r1, #0]
 80045dc:	d9f6      	bls.n	80045cc <uitoa+0x34>
 80045de:	bcf0      	pop	{r4, r5, r6, r7}
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	cccccccd 	.word	0xcccccccd

080045e8 <acc_sensor_diagnostics_enable_set>:
 80045e8:	3801      	subs	r0, #1
 80045ea:	2829      	cmp	r0, #41	; 0x29
 80045ec:	bf9c      	itt	ls
 80045ee:	4b01      	ldrls	r3, [pc, #4]	; (80045f4 <acc_sensor_diagnostics_enable_set+0xc>)
 80045f0:	5419      	strbls	r1, [r3, r0]
 80045f2:	4770      	bx	lr
 80045f4:	2000022c 	.word	0x2000022c

080045f8 <acc_sensor_diagnostics_print_buffer_u16>:
 80045f8:	3801      	subs	r0, #1
 80045fa:	2829      	cmp	r0, #41	; 0x29
 80045fc:	d900      	bls.n	8004600 <acc_sensor_diagnostics_print_buffer_u16+0x8>
 80045fe:	4770      	bx	lr
 8004600:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004604:	4b31      	ldr	r3, [pc, #196]	; (80046cc <acc_sensor_diagnostics_print_buffer_u16+0xd4>)
 8004606:	5c1b      	ldrb	r3, [r3, r0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d040      	beq.n	800468e <acc_sensor_diagnostics_print_buffer_u16+0x96>
 800460c:	4615      	mov	r5, r2
 800460e:	4688      	mov	r8, r1
 8004610:	22b0      	movs	r2, #176	; 0xb0
 8004612:	492f      	ldr	r1, [pc, #188]	; (80046d0 <acc_sensor_diagnostics_print_buffer_u16+0xd8>)
 8004614:	2060      	movs	r0, #96	; 0x60
 8004616:	f000 fcd9 	bl	8004fcc <acc_rss_integration_mem_alloc_debug>
 800461a:	4606      	mov	r6, r0
 800461c:	b3b8      	cbz	r0, 800468e <acc_sensor_diagnostics_print_buffer_u16+0x96>
 800461e:	2d00      	cmp	r5, #0
 8004620:	d043      	beq.n	80046aa <acc_sensor_diagnostics_print_buffer_u16+0xb2>
 8004622:	2700      	movs	r7, #0
 8004624:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 80046d8 <acc_sensor_diagnostics_print_buffer_u16+0xe0>
 8004628:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 80046dc <acc_sensor_diagnostics_print_buffer_u16+0xe4>
 800462c:	463c      	mov	r4, r7
 800462e:	e008      	b.n	8004642 <acc_sensor_diagnostics_print_buffer_u16+0x4a>
 8004630:	2f5f      	cmp	r7, #95	; 0x5f
 8004632:	d928      	bls.n	8004686 <acc_sensor_diagnostics_print_buffer_u16+0x8e>
 8004634:	f1b9 0f0f 	cmp.w	r9, #15
 8004638:	f104 0401 	add.w	r4, r4, #1
 800463c:	d011      	beq.n	8004662 <acc_sensor_diagnostics_print_buffer_u16+0x6a>
 800463e:	42a5      	cmp	r5, r4
 8004640:	d927      	bls.n	8004692 <acc_sensor_diagnostics_print_buffer_u16+0x9a>
 8004642:	f014 090f 	ands.w	r9, r4, #15
 8004646:	d1f3      	bne.n	8004630 <acc_sensor_diagnostics_print_buffer_u16+0x38>
 8004648:	2f5f      	cmp	r7, #95	; 0x5f
 800464a:	d8f3      	bhi.n	8004634 <acc_sensor_diagnostics_print_buffer_u16+0x3c>
 800464c:	19f1      	adds	r1, r6, r7
 800464e:	f838 0014 	ldrh.w	r0, [r8, r4, lsl #1]
 8004652:	f7ff ffa1 	bl	8004598 <uitoa>
 8004656:	f1b9 0f0f 	cmp.w	r9, #15
 800465a:	4407      	add	r7, r0
 800465c:	f104 0401 	add.w	r4, r4, #1
 8004660:	d1ed      	bne.n	800463e <acc_sensor_diagnostics_print_buffer_u16+0x46>
 8004662:	f000 fd0f 	bl	8005084 <acc_rss_integration_log_level>
 8004666:	2801      	cmp	r0, #1
 8004668:	d924      	bls.n	80046b4 <acc_sensor_diagnostics_print_buffer_u16+0xbc>
 800466a:	f8db 7034 	ldr.w	r7, [fp, #52]	; 0x34
 800466e:	4919      	ldr	r1, [pc, #100]	; (80046d4 <acc_sensor_diagnostics_print_buffer_u16+0xdc>)
 8004670:	4633      	mov	r3, r6
 8004672:	4652      	mov	r2, sl
 8004674:	2002      	movs	r0, #2
 8004676:	47b8      	blx	r7
 8004678:	42a5      	cmp	r5, r4
 800467a:	d916      	bls.n	80046aa <acc_sensor_diagnostics_print_buffer_u16+0xb2>
 800467c:	f014 090f 	ands.w	r9, r4, #15
 8004680:	f04f 0700 	mov.w	r7, #0
 8004684:	d0e2      	beq.n	800464c <acc_sensor_diagnostics_print_buffer_u16+0x54>
 8004686:	222c      	movs	r2, #44	; 0x2c
 8004688:	55f2      	strb	r2, [r6, r7]
 800468a:	3701      	adds	r7, #1
 800468c:	e7dc      	b.n	8004648 <acc_sensor_diagnostics_print_buffer_u16+0x50>
 800468e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004692:	b157      	cbz	r7, 80046aa <acc_sensor_diagnostics_print_buffer_u16+0xb2>
 8004694:	f000 fcf6 	bl	8005084 <acc_rss_integration_log_level>
 8004698:	2801      	cmp	r0, #1
 800469a:	d906      	bls.n	80046aa <acc_sensor_diagnostics_print_buffer_u16+0xb2>
 800469c:	4b0e      	ldr	r3, [pc, #56]	; (80046d8 <acc_sensor_diagnostics_print_buffer_u16+0xe0>)
 800469e:	4a0f      	ldr	r2, [pc, #60]	; (80046dc <acc_sensor_diagnostics_print_buffer_u16+0xe4>)
 80046a0:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 80046a2:	490c      	ldr	r1, [pc, #48]	; (80046d4 <acc_sensor_diagnostics_print_buffer_u16+0xdc>)
 80046a4:	4633      	mov	r3, r6
 80046a6:	2002      	movs	r0, #2
 80046a8:	47a0      	blx	r4
 80046aa:	4630      	mov	r0, r6
 80046ac:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046b0:	f000 bcd0 	b.w	8005054 <acc_rss_integration_mem_free>
 80046b4:	42a5      	cmp	r5, r4
 80046b6:	d9f8      	bls.n	80046aa <acc_sensor_diagnostics_print_buffer_u16+0xb2>
 80046b8:	f014 090f 	ands.w	r9, r4, #15
 80046bc:	f04f 0700 	mov.w	r7, #0
 80046c0:	d0c4      	beq.n	800464c <acc_sensor_diagnostics_print_buffer_u16+0x54>
 80046c2:	222c      	movs	r2, #44	; 0x2c
 80046c4:	7032      	strb	r2, [r6, #0]
 80046c6:	2701      	movs	r7, #1
 80046c8:	e7c0      	b.n	800464c <acc_sensor_diagnostics_print_buffer_u16+0x54>
 80046ca:	bf00      	nop
 80046cc:	2000022c 	.word	0x2000022c
 80046d0:	0800a894 	.word	0x0800a894
 80046d4:	0800a880 	.word	0x0800a880
 80046d8:	20000358 	.word	0x20000358
 80046dc:	0800a87c 	.word	0x0800a87c

080046e0 <acc_sensor_diagnostics_do_log>:
 80046e0:	3801      	subs	r0, #1
 80046e2:	2829      	cmp	r0, #41	; 0x29
 80046e4:	bf9a      	itte	ls
 80046e6:	4b02      	ldrls	r3, [pc, #8]	; (80046f0 <acc_sensor_diagnostics_do_log+0x10>)
 80046e8:	5c18      	ldrbls	r0, [r3, r0]
 80046ea:	2000      	movhi	r0, #0
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	2000022c 	.word	0x2000022c

080046f4 <acc_sensor_manager_activate>:
 80046f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046f8:	4e19      	ldr	r6, [pc, #100]	; (8004760 <acc_sensor_manager_activate+0x6c>)
 80046fa:	7834      	ldrb	r4, [r6, #0]
 80046fc:	b114      	cbz	r4, 8004704 <acc_sensor_manager_activate+0x10>
 80046fe:	4620      	mov	r0, r4
 8004700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004704:	f000 fc20 	bl	8004f48 <acc_rss_integration_get_sensor_count>
 8004708:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 800470c:	00c0      	lsls	r0, r0, #3
 800470e:	f44f 72a9 	mov.w	r2, #338	; 0x152
 8004712:	4914      	ldr	r1, [pc, #80]	; (8004764 <acc_sensor_manager_activate+0x70>)
 8004714:	4f14      	ldr	r7, [pc, #80]	; (8004768 <acc_sensor_manager_activate+0x74>)
 8004716:	f000 fc59 	bl	8004fcc <acc_rss_integration_mem_alloc_debug>
 800471a:	6038      	str	r0, [r7, #0]
 800471c:	2800      	cmp	r0, #0
 800471e:	d0ee      	beq.n	80046fe <acc_sensor_manager_activate+0xa>
 8004720:	4625      	mov	r5, r4
 8004722:	f8df 8048 	ldr.w	r8, [pc, #72]	; 800476c <acc_sensor_manager_activate+0x78>
 8004726:	e010      	b.n	800474a <acc_sensor_manager_activate+0x56>
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800472e:	4618      	mov	r0, r3
 8004730:	2244      	movs	r2, #68	; 0x44
 8004732:	2100      	movs	r1, #0
 8004734:	f003 f8d6 	bl	80078e4 <memset>
 8004738:	3401      	adds	r4, #1
 800473a:	f880 5041 	strb.w	r5, [r0, #65]	; 0x41
 800473e:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
 8004742:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
 8004746:	f8c0 8044 	str.w	r8, [r0, #68]	; 0x44
 800474a:	f000 fbfd 	bl	8004f48 <acc_rss_integration_get_sensor_count>
 800474e:	42a0      	cmp	r0, r4
 8004750:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 8004754:	d8e8      	bhi.n	8004728 <acc_sensor_manager_activate+0x34>
 8004756:	2401      	movs	r4, #1
 8004758:	7034      	strb	r4, [r6, #0]
 800475a:	4620      	mov	r0, r4
 800475c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004760:	20000256 	.word	0x20000256
 8004764:	0800a8b0 	.word	0x0800a8b0
 8004768:	20000258 	.word	0x20000258
 800476c:	ff800000 	.word	0xff800000

08004770 <acc_sensor_manager_deactivate>:
 8004770:	b510      	push	{r4, lr}
 8004772:	4c05      	ldr	r4, [pc, #20]	; (8004788 <acc_sensor_manager_deactivate+0x18>)
 8004774:	7823      	ldrb	r3, [r4, #0]
 8004776:	b903      	cbnz	r3, 800477a <acc_sensor_manager_deactivate+0xa>
 8004778:	bd10      	pop	{r4, pc}
 800477a:	4b04      	ldr	r3, [pc, #16]	; (800478c <acc_sensor_manager_deactivate+0x1c>)
 800477c:	6818      	ldr	r0, [r3, #0]
 800477e:	f000 fc69 	bl	8005054 <acc_rss_integration_mem_free>
 8004782:	2300      	movs	r3, #0
 8004784:	7023      	strb	r3, [r4, #0]
 8004786:	bd10      	pop	{r4, pc}
 8004788:	20000256 	.word	0x20000256
 800478c:	20000258 	.word	0x20000258

08004790 <acc_sensor_manager_stop_measurement>:
 8004790:	78c3      	ldrb	r3, [r0, #3]
 8004792:	b903      	cbnz	r3, 8004796 <acc_sensor_manager_stop_measurement+0x6>
 8004794:	4770      	bx	lr
 8004796:	b510      	push	{r4, lr}
 8004798:	4604      	mov	r4, r0
 800479a:	6980      	ldr	r0, [r0, #24]
 800479c:	f000 fbec 	bl	8004f78 <acc_rss_integration_sensor_device_power_off>
 80047a0:	2300      	movs	r3, #0
 80047a2:	70e3      	strb	r3, [r4, #3]
 80047a4:	bd10      	pop	{r4, pc}
 80047a6:	bf00      	nop

080047a8 <acc_sensor_manager_production_test>:
 80047a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047ac:	b08e      	sub	sp, #56	; 0x38
 80047ae:	4606      	mov	r6, r0
 80047b0:	460f      	mov	r7, r1
 80047b2:	4690      	mov	r8, r2
 80047b4:	2100      	movs	r1, #0
 80047b6:	2234      	movs	r2, #52	; 0x34
 80047b8:	a801      	add	r0, sp, #4
 80047ba:	461d      	mov	r5, r3
 80047bc:	f003 f892 	bl	80078e4 <memset>
 80047c0:	2300      	movs	r3, #0
 80047c2:	4631      	mov	r1, r6
 80047c4:	a801      	add	r0, sp, #4
 80047c6:	461a      	mov	r2, r3
 80047c8:	f000 fa4c 	bl	8004c64 <acc_sweep_manager_prepare>
 80047cc:	b930      	cbnz	r0, 80047dc <acc_sensor_manager_production_test+0x34>
 80047ce:	4604      	mov	r4, r0
 80047d0:	b105      	cbz	r5, 80047d4 <acc_sensor_manager_production_test+0x2c>
 80047d2:	8028      	strh	r0, [r5, #0]
 80047d4:	4620      	mov	r0, r4
 80047d6:	b00e      	add	sp, #56	; 0x38
 80047d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047dc:	4630      	mov	r0, r6
 80047de:	f000 fb0f 	bl	8004e00 <acc_base_configuration_sensor_get>
 80047e2:	4606      	mov	r6, r0
 80047e4:	f000 fbc2 	bl	8004f6c <acc_rss_integration_sensor_device_power_on>
 80047e8:	462b      	mov	r3, r5
 80047ea:	4642      	mov	r2, r8
 80047ec:	4639      	mov	r1, r7
 80047ee:	a801      	add	r0, sp, #4
 80047f0:	f000 fad0 	bl	8004d94 <acc_sweep_manager_production_test>
 80047f4:	4604      	mov	r4, r0
 80047f6:	4630      	mov	r0, r6
 80047f8:	f000 fbbe 	bl	8004f78 <acc_rss_integration_sensor_device_power_off>
 80047fc:	a801      	add	r0, sp, #4
 80047fe:	f000 fac1 	bl	8004d84 <acc_sweep_manager_release>
 8004802:	4620      	mov	r0, r4
 8004804:	b00e      	add	sp, #56	; 0x38
 8004806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800480a:	bf00      	nop

0800480c <acc_sensor_protocol_r2_prepare_load>:
 800480c:	b570      	push	{r4, r5, r6, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	460c      	mov	r4, r1
 8004812:	4605      	mov	r5, r0
 8004814:	4611      	mov	r1, r2
 8004816:	4620      	mov	r0, r4
 8004818:	461a      	mov	r2, r3
 800481a:	ac04      	add	r4, sp, #16
 800481c:	9b08      	ldr	r3, [sp, #32]
 800481e:	f7ff fe71 	bl	8004504 <acc_sensor_r2_prepare_load_confmem>
 8004822:	2300      	movs	r3, #0
 8004824:	f824 3d02 	strh.w	r3, [r4, #-2]!
 8004828:	4628      	mov	r0, r5
 800482a:	4622      	mov	r2, r4
 800482c:	212a      	movs	r1, #42	; 0x2a
 800482e:	f002 fb5b 	bl	8006ee8 <acc_sensor_reg_read>
 8004832:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 8004836:	065b      	lsls	r3, r3, #25
 8004838:	d419      	bmi.n	800486e <acc_sensor_protocol_r2_prepare_load+0x62>
 800483a:	4622      	mov	r2, r4
 800483c:	2111      	movs	r1, #17
 800483e:	2400      	movs	r4, #0
 8004840:	4628      	mov	r0, r5
 8004842:	f8ad 400e 	strh.w	r4, [sp, #14]
 8004846:	f002 fb4f 	bl	8006ee8 <acc_sensor_reg_read>
 800484a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 800484e:	f413 6680 	ands.w	r6, r3, #1024	; 0x400
 8004852:	d01a      	beq.n	800488a <acc_sensor_protocol_r2_prepare_load+0x7e>
 8004854:	4b1a      	ldr	r3, [pc, #104]	; (80048c0 <acc_sensor_protocol_r2_prepare_load+0xb4>)
 8004856:	4a1b      	ldr	r2, [pc, #108]	; (80048c4 <acc_sensor_protocol_r2_prepare_load+0xb8>)
 8004858:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 800485a:	491b      	ldr	r1, [pc, #108]	; (80048c8 <acc_sensor_protocol_r2_prepare_load+0xbc>)
 800485c:	462b      	mov	r3, r5
 800485e:	4620      	mov	r0, r4
 8004860:	47b0      	blx	r6
 8004862:	4628      	mov	r0, r5
 8004864:	f002 fb86 	bl	8006f74 <acc_sensor_diagnostics_r2_sensor_status>
 8004868:	4620      	mov	r0, r4
 800486a:	b004      	add	sp, #16
 800486c:	bd70      	pop	{r4, r5, r6, pc}
 800486e:	f000 fc09 	bl	8005084 <acc_rss_integration_log_level>
 8004872:	b130      	cbz	r0, 8004882 <acc_sensor_protocol_r2_prepare_load+0x76>
 8004874:	4b12      	ldr	r3, [pc, #72]	; (80048c0 <acc_sensor_protocol_r2_prepare_load+0xb4>)
 8004876:	4a15      	ldr	r2, [pc, #84]	; (80048cc <acc_sensor_protocol_r2_prepare_load+0xc0>)
 8004878:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 800487a:	4913      	ldr	r1, [pc, #76]	; (80048c8 <acc_sensor_protocol_r2_prepare_load+0xbc>)
 800487c:	462b      	mov	r3, r5
 800487e:	2001      	movs	r0, #1
 8004880:	47b0      	blx	r6
 8004882:	4628      	mov	r0, r5
 8004884:	f002 fb76 	bl	8006f74 <acc_sensor_diagnostics_r2_sensor_status>
 8004888:	e7d7      	b.n	800483a <acc_sensor_protocol_r2_prepare_load+0x2e>
 800488a:	2401      	movs	r4, #1
 800488c:	4621      	mov	r1, r4
 800488e:	2380      	movs	r3, #128	; 0x80
 8004890:	2202      	movs	r2, #2
 8004892:	4628      	mov	r0, r5
 8004894:	9400      	str	r4, [sp, #0]
 8004896:	f002 fb39 	bl	8006f0c <acc_sensor_reg_field_write>
 800489a:	2380      	movs	r3, #128	; 0x80
 800489c:	461a      	mov	r2, r3
 800489e:	2107      	movs	r1, #7
 80048a0:	4628      	mov	r0, r5
 80048a2:	9600      	str	r6, [sp, #0]
 80048a4:	f002 fb32 	bl	8006f0c <acc_sensor_reg_field_write>
 80048a8:	4622      	mov	r2, r4
 80048aa:	2105      	movs	r1, #5
 80048ac:	4628      	mov	r0, r5
 80048ae:	f002 fb1d 	bl	8006eec <acc_sensor_reg_write>
 80048b2:	4628      	mov	r0, r5
 80048b4:	2203      	movs	r2, #3
 80048b6:	217a      	movs	r1, #122	; 0x7a
 80048b8:	f002 fb18 	bl	8006eec <acc_sensor_reg_write>
 80048bc:	4620      	mov	r0, r4
 80048be:	e7d4      	b.n	800486a <acc_sensor_protocol_r2_prepare_load+0x5e>
 80048c0:	20000358 	.word	0x20000358
 80048c4:	0800aa84 	.word	0x0800aa84
 80048c8:	0800aa74 	.word	0x0800aa74
 80048cc:	0800aa48 	.word	0x0800aa48

080048d0 <acc_sensor_protocol_r2_run_program>:
 80048d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048d2:	b083      	sub	sp, #12
 80048d4:	aa02      	add	r2, sp, #8
 80048d6:	2400      	movs	r4, #0
 80048d8:	f822 4d02 	strh.w	r4, [r2, #-2]!
 80048dc:	460f      	mov	r7, r1
 80048de:	2111      	movs	r1, #17
 80048e0:	4606      	mov	r6, r0
 80048e2:	f002 fb01 	bl	8006ee8 <acc_sensor_reg_read>
 80048e6:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 80048ea:	f410 6580 	ands.w	r5, r0, #1024	; 0x400
 80048ee:	d00c      	beq.n	800490a <acc_sensor_protocol_r2_run_program+0x3a>
 80048f0:	4b13      	ldr	r3, [pc, #76]	; (8004940 <acc_sensor_protocol_r2_run_program+0x70>)
 80048f2:	4a14      	ldr	r2, [pc, #80]	; (8004944 <acc_sensor_protocol_r2_run_program+0x74>)
 80048f4:	6b5d      	ldr	r5, [r3, #52]	; 0x34
 80048f6:	4914      	ldr	r1, [pc, #80]	; (8004948 <acc_sensor_protocol_r2_run_program+0x78>)
 80048f8:	4633      	mov	r3, r6
 80048fa:	4620      	mov	r0, r4
 80048fc:	47a8      	blx	r5
 80048fe:	4630      	mov	r0, r6
 8004900:	f002 fb38 	bl	8006f74 <acc_sensor_diagnostics_r2_sensor_status>
 8004904:	4620      	mov	r0, r4
 8004906:	b003      	add	sp, #12
 8004908:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800490a:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800490e:	d309      	bcc.n	8004924 <acc_sensor_protocol_r2_run_program+0x54>
 8004910:	4b0b      	ldr	r3, [pc, #44]	; (8004940 <acc_sensor_protocol_r2_run_program+0x70>)
 8004912:	4a0e      	ldr	r2, [pc, #56]	; (800494c <acc_sensor_protocol_r2_run_program+0x7c>)
 8004914:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8004916:	490c      	ldr	r1, [pc, #48]	; (8004948 <acc_sensor_protocol_r2_run_program+0x78>)
 8004918:	4628      	mov	r0, r5
 800491a:	463b      	mov	r3, r7
 800491c:	47a0      	blx	r4
 800491e:	4628      	mov	r0, r5
 8004920:	b003      	add	sp, #12
 8004922:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004924:	462a      	mov	r2, r5
 8004926:	2110      	movs	r1, #16
 8004928:	4630      	mov	r0, r6
 800492a:	f002 fadf 	bl	8006eec <acc_sensor_reg_write>
 800492e:	4630      	mov	r0, r6
 8004930:	f447 6280 	orr.w	r2, r7, #1024	; 0x400
 8004934:	2110      	movs	r1, #16
 8004936:	f002 fad9 	bl	8006eec <acc_sensor_reg_write>
 800493a:	2001      	movs	r0, #1
 800493c:	e7e3      	b.n	8004906 <acc_sensor_protocol_r2_run_program+0x36>
 800493e:	bf00      	nop
 8004940:	20000358 	.word	0x20000358
 8004944:	0800aab4 	.word	0x0800aab4
 8004948:	0800aa74 	.word	0x0800aa74
 800494c:	0800aae4 	.word	0x0800aae4

08004950 <acc_sensor_protocol_r2_terminate_program>:
 8004950:	b530      	push	{r4, r5, lr}
 8004952:	b083      	sub	sp, #12
 8004954:	aa02      	add	r2, sp, #8
 8004956:	2300      	movs	r3, #0
 8004958:	f822 3d02 	strh.w	r3, [r2, #-2]!
 800495c:	2111      	movs	r1, #17
 800495e:	4605      	mov	r5, r0
 8004960:	f002 fac2 	bl	8006ee8 <acc_sensor_reg_read>
 8004964:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8004968:	f410 6480 	ands.w	r4, r0, #1024	; 0x400
 800496c:	d10b      	bne.n	8004986 <acc_sensor_protocol_r2_terminate_program+0x36>
 800496e:	4b09      	ldr	r3, [pc, #36]	; (8004994 <acc_sensor_protocol_r2_terminate_program+0x44>)
 8004970:	4a09      	ldr	r2, [pc, #36]	; (8004998 <acc_sensor_protocol_r2_terminate_program+0x48>)
 8004972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004974:	4909      	ldr	r1, [pc, #36]	; (800499c <acc_sensor_protocol_r2_terminate_program+0x4c>)
 8004976:	4620      	mov	r0, r4
 8004978:	4798      	blx	r3
 800497a:	4628      	mov	r0, r5
 800497c:	f002 fafa 	bl	8006f74 <acc_sensor_diagnostics_r2_sensor_status>
 8004980:	4620      	mov	r0, r4
 8004982:	b003      	add	sp, #12
 8004984:	bd30      	pop	{r4, r5, pc}
 8004986:	4628      	mov	r0, r5
 8004988:	2201      	movs	r2, #1
 800498a:	2174      	movs	r1, #116	; 0x74
 800498c:	f002 faae 	bl	8006eec <acc_sensor_reg_write>
 8004990:	2001      	movs	r0, #1
 8004992:	e7f6      	b.n	8004982 <acc_sensor_protocol_r2_terminate_program+0x32>
 8004994:	20000358 	.word	0x20000358
 8004998:	0800ab20 	.word	0x0800ab20
 800499c:	0800aa74 	.word	0x0800aa74

080049a0 <acc_sensor_protocol_r2_is_sensor_running>:
 80049a0:	b500      	push	{lr}
 80049a2:	b083      	sub	sp, #12
 80049a4:	aa02      	add	r2, sp, #8
 80049a6:	2300      	movs	r3, #0
 80049a8:	f822 3d02 	strh.w	r3, [r2, #-2]!
 80049ac:	2111      	movs	r1, #17
 80049ae:	f002 fa9b 	bl	8006ee8 <acc_sensor_reg_read>
 80049b2:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 80049b6:	f3c0 2080 	ubfx	r0, r0, #10, #1
 80049ba:	b003      	add	sp, #12
 80049bc:	f85d fb04 	ldr.w	pc, [sp], #4

080049c0 <acc_sensor_protocol_r2_ack_event>:
 80049c0:	b570      	push	{r4, r5, r6, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	aa02      	add	r2, sp, #8
 80049c6:	2300      	movs	r3, #0
 80049c8:	f822 3d02 	strh.w	r3, [r2, #-2]!
 80049cc:	2138      	movs	r1, #56	; 0x38
 80049ce:	4605      	mov	r5, r0
 80049d0:	f002 fa8a 	bl	8006ee8 <acc_sensor_reg_read>
 80049d4:	f8bd 4006 	ldrh.w	r4, [sp, #6]
 80049d8:	b964      	cbnz	r4, 80049f4 <acc_sensor_protocol_r2_ack_event+0x34>
 80049da:	4b08      	ldr	r3, [pc, #32]	; (80049fc <acc_sensor_protocol_r2_ack_event+0x3c>)
 80049dc:	4a08      	ldr	r2, [pc, #32]	; (8004a00 <acc_sensor_protocol_r2_ack_event+0x40>)
 80049de:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 80049e0:	4908      	ldr	r1, [pc, #32]	; (8004a04 <acc_sensor_protocol_r2_ack_event+0x44>)
 80049e2:	462b      	mov	r3, r5
 80049e4:	4620      	mov	r0, r4
 80049e6:	47b0      	blx	r6
 80049e8:	4628      	mov	r0, r5
 80049ea:	f002 fac3 	bl	8006f74 <acc_sensor_diagnostics_r2_sensor_status>
 80049ee:	4620      	mov	r0, r4
 80049f0:	b002      	add	sp, #8
 80049f2:	bd70      	pop	{r4, r5, r6, pc}
 80049f4:	2001      	movs	r0, #1
 80049f6:	b002      	add	sp, #8
 80049f8:	bd70      	pop	{r4, r5, r6, pc}
 80049fa:	bf00      	nop
 80049fc:	20000358 	.word	0x20000358
 8004a00:	0800a97c 	.word	0x0800a97c
 8004a04:	0800aa74 	.word	0x0800aa74

08004a08 <acc_sensor_protocol_r2_get_event>:
 8004a08:	b570      	push	{r4, r5, r6, lr}
 8004a0a:	460c      	mov	r4, r1
 8004a0c:	b084      	sub	sp, #16
 8004a0e:	b941      	cbnz	r1, 8004a22 <acc_sensor_protocol_r2_get_event+0x1a>
 8004a10:	4b2a      	ldr	r3, [pc, #168]	; (8004abc <acc_sensor_protocol_r2_get_event+0xb4>)
 8004a12:	4a2b      	ldr	r2, [pc, #172]	; (8004ac0 <acc_sensor_protocol_r2_get_event+0xb8>)
 8004a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a16:	492b      	ldr	r1, [pc, #172]	; (8004ac4 <acc_sensor_protocol_r2_get_event+0xbc>)
 8004a18:	4620      	mov	r0, r4
 8004a1a:	4798      	blx	r3
 8004a1c:	4620      	mov	r0, r4
 8004a1e:	b004      	add	sp, #16
 8004a20:	bd70      	pop	{r4, r5, r6, pc}
 8004a22:	f10d 020e 	add.w	r2, sp, #14
 8004a26:	2128      	movs	r1, #40	; 0x28
 8004a28:	4605      	mov	r5, r0
 8004a2a:	f002 fa5d 	bl	8006ee8 <acc_sensor_reg_read>
 8004a2e:	f8bd 200e 	ldrh.w	r2, [sp, #14]
 8004a32:	8062      	strh	r2, [r4, #2]
 8004a34:	b2d3      	uxtb	r3, r2
 8004a36:	7023      	strb	r3, [r4, #0]
 8004a38:	2b0b      	cmp	r3, #11
 8004a3a:	d82b      	bhi.n	8004a94 <acc_sensor_protocol_r2_get_event+0x8c>
 8004a3c:	e8df f003 	tbb	[pc, r3]
 8004a40:	06060822 	.word	0x06060822
 8004a44:	06060606 	.word	0x06060606
 8004a48:	06060606 	.word	0x06060606
 8004a4c:	2001      	movs	r0, #1
 8004a4e:	e7e6      	b.n	8004a1e <acc_sensor_protocol_r2_get_event+0x16>
 8004a50:	0a12      	lsrs	r2, r2, #8
 8004a52:	2a10      	cmp	r2, #16
 8004a54:	d828      	bhi.n	8004aa8 <acc_sensor_protocol_r2_get_event+0xa0>
 8004a56:	2001      	movs	r0, #1
 8004a58:	491b      	ldr	r1, [pc, #108]	; (8004ac8 <acc_sensor_protocol_r2_get_event+0xc0>)
 8004a5a:	4090      	lsls	r0, r2
 8004a5c:	4001      	ands	r1, r0
 8004a5e:	b2d2      	uxtb	r2, r2
 8004a60:	b311      	cbz	r1, 8004aa8 <acc_sensor_protocol_r2_get_event+0xa0>
 8004a62:	3a01      	subs	r2, #1
 8004a64:	4915      	ldr	r1, [pc, #84]	; (8004abc <acc_sensor_protocol_r2_get_event+0xb4>)
 8004a66:	b2d3      	uxtb	r3, r2
 8004a68:	2b20      	cmp	r3, #32
 8004a6a:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8004a6c:	d922      	bls.n	8004ab4 <acc_sensor_protocol_r2_get_event+0xac>
 8004a6e:	4b17      	ldr	r3, [pc, #92]	; (8004acc <acc_sensor_protocol_r2_get_event+0xc4>)
 8004a70:	4a17      	ldr	r2, [pc, #92]	; (8004ad0 <acc_sensor_protocol_r2_get_event+0xc8>)
 8004a72:	4914      	ldr	r1, [pc, #80]	; (8004ac4 <acc_sensor_protocol_r2_get_event+0xbc>)
 8004a74:	2000      	movs	r0, #0
 8004a76:	47b0      	blx	r6
 8004a78:	4628      	mov	r0, r5
 8004a7a:	f002 fa7b 	bl	8006f74 <acc_sensor_diagnostics_r2_sensor_status>
 8004a7e:	2000      	movs	r0, #0
 8004a80:	b004      	add	sp, #16
 8004a82:	bd70      	pop	{r4, r5, r6, pc}
 8004a84:	4b0d      	ldr	r3, [pc, #52]	; (8004abc <acc_sensor_protocol_r2_get_event+0xb4>)
 8004a86:	4a13      	ldr	r2, [pc, #76]	; (8004ad4 <acc_sensor_protocol_r2_get_event+0xcc>)
 8004a88:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8004a8a:	490e      	ldr	r1, [pc, #56]	; (8004ac4 <acc_sensor_protocol_r2_get_event+0xbc>)
 8004a8c:	462b      	mov	r3, r5
 8004a8e:	2000      	movs	r0, #0
 8004a90:	47a0      	blx	r4
 8004a92:	e7f1      	b.n	8004a78 <acc_sensor_protocol_r2_get_event+0x70>
 8004a94:	4a09      	ldr	r2, [pc, #36]	; (8004abc <acc_sensor_protocol_r2_get_event+0xb4>)
 8004a96:	9500      	str	r5, [sp, #0]
 8004a98:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8004a9a:	490a      	ldr	r1, [pc, #40]	; (8004ac4 <acc_sensor_protocol_r2_get_event+0xbc>)
 8004a9c:	4a0e      	ldr	r2, [pc, #56]	; (8004ad8 <acc_sensor_protocol_r2_get_event+0xd0>)
 8004a9e:	2000      	movs	r0, #0
 8004aa0:	47b0      	blx	r6
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	7023      	strb	r3, [r4, #0]
 8004aa6:	e7e7      	b.n	8004a78 <acc_sensor_protocol_r2_get_event+0x70>
 8004aa8:	4a04      	ldr	r2, [pc, #16]	; (8004abc <acc_sensor_protocol_r2_get_event+0xb4>)
 8004aaa:	f443 5304 	orr.w	r3, r3, #8448	; 0x2100
 8004aae:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8004ab0:	8063      	strh	r3, [r4, #2]
 8004ab2:	2320      	movs	r3, #32
 8004ab4:	4a09      	ldr	r2, [pc, #36]	; (8004adc <acc_sensor_protocol_r2_get_event+0xd4>)
 8004ab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004aba:	e7d9      	b.n	8004a70 <acc_sensor_protocol_r2_get_event+0x68>
 8004abc:	20000358 	.word	0x20000358
 8004ac0:	0800a9c0 	.word	0x0800a9c0
 8004ac4:	0800aa74 	.word	0x0800aa74
 8004ac8:	00010016 	.word	0x00010016
 8004acc:	0800a9b0 	.word	0x0800a9b0
 8004ad0:	0800a9f8 	.word	0x0800a9f8
 8004ad4:	0800a9d4 	.word	0x0800a9d4
 8004ad8:	0800aa18 	.word	0x0800aa18
 8004adc:	0800a8c8 	.word	0x0800a8c8

08004ae0 <acc_sensor_protocol_r2_wait_for_event>:
 8004ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ae4:	b087      	sub	sp, #28
 8004ae6:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 8004b98 <acc_sensor_protocol_r2_wait_for_event+0xb8>
 8004aea:	9202      	str	r2, [sp, #8]
 8004aec:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8004bac <acc_sensor_protocol_r2_wait_for_event+0xcc>
 8004af0:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 8004ba0 <acc_sensor_protocol_r2_wait_for_event+0xc0>
 8004af4:	9303      	str	r3, [sp, #12]
 8004af6:	4604      	mov	r4, r0
 8004af8:	460f      	mov	r7, r1
 8004afa:	f102 0801 	add.w	r8, r2, #1
 8004afe:	2500      	movs	r5, #0
 8004b00:	e014      	b.n	8004b2c <acc_sensor_protocol_r2_wait_for_event+0x4c>
 8004b02:	f822 3d02 	strh.w	r3, [r2, #-2]!
 8004b06:	4620      	mov	r0, r4
 8004b08:	f002 f9ee 	bl	8006ee8 <acc_sensor_reg_read>
 8004b0c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8004b10:	065b      	lsls	r3, r3, #25
 8004b12:	d430      	bmi.n	8004b76 <acc_sensor_protocol_r2_wait_for_event+0x96>
 8004b14:	f000 fab6 	bl	8005084 <acc_rss_integration_log_level>
 8004b18:	4623      	mov	r3, r4
 8004b1a:	4652      	mov	r2, sl
 8004b1c:	4649      	mov	r1, r9
 8004b1e:	b118      	cbz	r0, 8004b28 <acc_sensor_protocol_r2_wait_for_event+0x48>
 8004b20:	f8db 6034 	ldr.w	r6, [fp, #52]	; 0x34
 8004b24:	2001      	movs	r0, #1
 8004b26:	47b0      	blx	r6
 8004b28:	45a8      	cmp	r8, r5
 8004b2a:	d017      	beq.n	8004b5c <acc_sensor_protocol_r2_wait_for_event+0x7c>
 8004b2c:	4639      	mov	r1, r7
 8004b2e:	4620      	mov	r0, r4
 8004b30:	f000 fa40 	bl	8004fb4 <acc_rss_integration_wait_for_sensor_interrupt>
 8004b34:	3501      	adds	r5, #1
 8004b36:	4606      	mov	r6, r0
 8004b38:	aa06      	add	r2, sp, #24
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	212a      	movs	r1, #42	; 0x2a
 8004b3e:	2800      	cmp	r0, #0
 8004b40:	d1df      	bne.n	8004b02 <acc_sensor_protocol_r2_wait_for_event+0x22>
 8004b42:	4b15      	ldr	r3, [pc, #84]	; (8004b98 <acc_sensor_protocol_r2_wait_for_event+0xb8>)
 8004b44:	4a15      	ldr	r2, [pc, #84]	; (8004b9c <acc_sensor_protocol_r2_wait_for_event+0xbc>)
 8004b46:	6b5d      	ldr	r5, [r3, #52]	; 0x34
 8004b48:	4915      	ldr	r1, [pc, #84]	; (8004ba0 <acc_sensor_protocol_r2_wait_for_event+0xc0>)
 8004b4a:	4623      	mov	r3, r4
 8004b4c:	47a8      	blx	r5
 8004b4e:	4620      	mov	r0, r4
 8004b50:	f002 fa10 	bl	8006f74 <acc_sensor_diagnostics_r2_sensor_status>
 8004b54:	4630      	mov	r0, r6
 8004b56:	b007      	add	sp, #28
 8004b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b5c:	4a0e      	ldr	r2, [pc, #56]	; (8004b98 <acc_sensor_protocol_r2_wait_for_event+0xb8>)
 8004b5e:	9400      	str	r4, [sp, #0]
 8004b60:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8004b62:	9b02      	ldr	r3, [sp, #8]
 8004b64:	4a0f      	ldr	r2, [pc, #60]	; (8004ba4 <acc_sensor_protocol_r2_wait_for_event+0xc4>)
 8004b66:	490e      	ldr	r1, [pc, #56]	; (8004ba0 <acc_sensor_protocol_r2_wait_for_event+0xc0>)
 8004b68:	2000      	movs	r0, #0
 8004b6a:	47a0      	blx	r4
 8004b6c:	2600      	movs	r6, #0
 8004b6e:	4630      	mov	r0, r6
 8004b70:	b007      	add	sp, #28
 8004b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b76:	9903      	ldr	r1, [sp, #12]
 8004b78:	4620      	mov	r0, r4
 8004b7a:	f7ff ff45 	bl	8004a08 <acc_sensor_protocol_r2_get_event>
 8004b7e:	4606      	mov	r6, r0
 8004b80:	2800      	cmp	r0, #0
 8004b82:	d1e7      	bne.n	8004b54 <acc_sensor_protocol_r2_wait_for_event+0x74>
 8004b84:	4b04      	ldr	r3, [pc, #16]	; (8004b98 <acc_sensor_protocol_r2_wait_for_event+0xb8>)
 8004b86:	4a08      	ldr	r2, [pc, #32]	; (8004ba8 <acc_sensor_protocol_r2_wait_for_event+0xc8>)
 8004b88:	6b5d      	ldr	r5, [r3, #52]	; 0x34
 8004b8a:	4905      	ldr	r1, [pc, #20]	; (8004ba0 <acc_sensor_protocol_r2_wait_for_event+0xc0>)
 8004b8c:	4623      	mov	r3, r4
 8004b8e:	47a8      	blx	r5
 8004b90:	4630      	mov	r0, r6
 8004b92:	b007      	add	sp, #28
 8004b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b98:	20000358 	.word	0x20000358
 8004b9c:	0800ab54 	.word	0x0800ab54
 8004ba0:	0800aa74 	.word	0x0800aa74
 8004ba4:	0800aba0 	.word	0x0800aba0
 8004ba8:	0800abdc 	.word	0x0800abdc
 8004bac:	0800ab7c 	.word	0x0800ab7c

08004bb0 <acc_sensor_protocol_r2_wait_for_specific_event>:
 8004bb0:	b570      	push	{r4, r5, r6, lr}
 8004bb2:	b084      	sub	sp, #16
 8004bb4:	4614      	mov	r4, r2
 8004bb6:	461d      	mov	r5, r3
 8004bb8:	2264      	movs	r2, #100	; 0x64
 8004bba:	ab03      	add	r3, sp, #12
 8004bbc:	4606      	mov	r6, r0
 8004bbe:	f7ff ff8f 	bl	8004ae0 <acc_sensor_protocol_r2_wait_for_event>
 8004bc2:	b168      	cbz	r0, 8004be0 <acc_sensor_protocol_r2_wait_for_specific_event+0x30>
 8004bc4:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8004bc8:	42a3      	cmp	r3, r4
 8004bca:	d00b      	beq.n	8004be4 <acc_sensor_protocol_r2_wait_for_specific_event+0x34>
 8004bcc:	e9cd 3400 	strd	r3, r4, [sp]
 8004bd0:	4a07      	ldr	r2, [pc, #28]	; (8004bf0 <acc_sensor_protocol_r2_wait_for_specific_event+0x40>)
 8004bd2:	4b08      	ldr	r3, [pc, #32]	; (8004bf4 <acc_sensor_protocol_r2_wait_for_specific_event+0x44>)
 8004bd4:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8004bd6:	4908      	ldr	r1, [pc, #32]	; (8004bf8 <acc_sensor_protocol_r2_wait_for_specific_event+0x48>)
 8004bd8:	4a08      	ldr	r2, [pc, #32]	; (8004bfc <acc_sensor_protocol_r2_wait_for_specific_event+0x4c>)
 8004bda:	2000      	movs	r0, #0
 8004bdc:	47a0      	blx	r4
 8004bde:	2000      	movs	r0, #0
 8004be0:	b004      	add	sp, #16
 8004be2:	bd70      	pop	{r4, r5, r6, pc}
 8004be4:	2d00      	cmp	r5, #0
 8004be6:	d0fb      	beq.n	8004be0 <acc_sensor_protocol_r2_wait_for_specific_event+0x30>
 8004be8:	4630      	mov	r0, r6
 8004bea:	f7ff fee9 	bl	80049c0 <acc_sensor_protocol_r2_ack_event>
 8004bee:	e7f7      	b.n	8004be0 <acc_sensor_protocol_r2_wait_for_specific_event+0x30>
 8004bf0:	20000358 	.word	0x20000358
 8004bf4:	0800a94c 	.word	0x0800a94c
 8004bf8:	0800aa74 	.word	0x0800aa74
 8004bfc:	0800ac04 	.word	0x0800ac04

08004c00 <acc_sensor_protocol_r2_stop>:
 8004c00:	b530      	push	{r4, r5, lr}
 8004c02:	b083      	sub	sp, #12
 8004c04:	460d      	mov	r5, r1
 8004c06:	4604      	mov	r4, r0
 8004c08:	f7ff fea2 	bl	8004950 <acc_sensor_protocol_r2_terminate_program>
 8004c0c:	b910      	cbnz	r0, 8004c14 <acc_sensor_protocol_r2_stop+0x14>
 8004c0e:	2000      	movs	r0, #0
 8004c10:	b003      	add	sp, #12
 8004c12:	bd30      	pop	{r4, r5, pc}
 8004c14:	4620      	mov	r0, r4
 8004c16:	f7ff fed3 	bl	80049c0 <acc_sensor_protocol_r2_ack_event>
 8004c1a:	2800      	cmp	r0, #0
 8004c1c:	d0f7      	beq.n	8004c0e <acc_sensor_protocol_r2_stop+0xe>
 8004c1e:	4629      	mov	r1, r5
 8004c20:	ab01      	add	r3, sp, #4
 8004c22:	2264      	movs	r2, #100	; 0x64
 8004c24:	4620      	mov	r0, r4
 8004c26:	f7ff ff5b 	bl	8004ae0 <acc_sensor_protocol_r2_wait_for_event>
 8004c2a:	2800      	cmp	r0, #0
 8004c2c:	d0ef      	beq.n	8004c0e <acc_sensor_protocol_r2_stop+0xe>
 8004c2e:	4620      	mov	r0, r4
 8004c30:	f7ff fec6 	bl	80049c0 <acc_sensor_protocol_r2_ack_event>
 8004c34:	2800      	cmp	r0, #0
 8004c36:	d0ea      	beq.n	8004c0e <acc_sensor_protocol_r2_stop+0xe>
 8004c38:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8004c3c:	2b02      	cmp	r3, #2
 8004c3e:	d0e7      	beq.n	8004c10 <acc_sensor_protocol_r2_stop+0x10>
 8004c40:	4a05      	ldr	r2, [pc, #20]	; (8004c58 <acc_sensor_protocol_r2_stop+0x58>)
 8004c42:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004c46:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8004c48:	4904      	ldr	r1, [pc, #16]	; (8004c5c <acc_sensor_protocol_r2_stop+0x5c>)
 8004c4a:	4a05      	ldr	r2, [pc, #20]	; (8004c60 <acc_sensor_protocol_r2_stop+0x60>)
 8004c4c:	2000      	movs	r0, #0
 8004c4e:	47a8      	blx	r5
 8004c50:	4620      	mov	r0, r4
 8004c52:	f002 f98f 	bl	8006f74 <acc_sensor_diagnostics_r2_sensor_status>
 8004c56:	e7da      	b.n	8004c0e <acc_sensor_protocol_r2_stop+0xe>
 8004c58:	20000358 	.word	0x20000358
 8004c5c:	0800aa74 	.word	0x0800aa74
 8004c60:	0800ab00 	.word	0x0800ab00

08004c64 <acc_sweep_manager_prepare>:
 8004c64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c68:	4607      	mov	r7, r0
 8004c6a:	b093      	sub	sp, #76	; 0x4c
 8004c6c:	4608      	mov	r0, r1
 8004c6e:	460c      	mov	r4, r1
 8004c70:	4691      	mov	r9, r2
 8004c72:	4698      	mov	r8, r3
 8004c74:	f000 f8c4 	bl	8004e00 <acc_base_configuration_sensor_get>
 8004c78:	4605      	mov	r5, r0
 8004c7a:	4620      	mov	r0, r4
 8004c7c:	f000 f912 	bl	8004ea4 <acc_base_configuration_wg_duration_get>
 8004c80:	f8ad 0004 	strh.w	r0, [sp, #4]
 8004c84:	4620      	mov	r0, r4
 8004c86:	f000 f905 	bl	8004e94 <acc_base_configuration_integrator_get>
 8004c8a:	f8ad 0006 	strh.w	r0, [sp, #6]
 8004c8e:	4620      	mov	r0, r4
 8004c90:	f000 f910 	bl	8004eb4 <acc_base_configuration_integrator_ramp_up_get>
 8004c94:	f8ad 0008 	strh.w	r0, [sp, #8]
 8004c98:	4620      	mov	r0, r4
 8004c9a:	f000 f8c9 	bl	8004e30 <acc_base_configuration_decrease_tx_emission_get>
 8004c9e:	2304      	movs	r3, #4
 8004ca0:	eb0d 0203 	add.w	r2, sp, r3
 8004ca4:	4629      	mov	r1, r5
 8004ca6:	f8ad 000a 	strh.w	r0, [sp, #10]
 8004caa:	f107 0514 	add.w	r5, r7, #20
 8004cae:	2012      	movs	r0, #18
 8004cb0:	f000 f9ee 	bl	8005090 <acc_probes_execute_uint16>
 8004cb4:	2220      	movs	r2, #32
 8004cb6:	2100      	movs	r1, #0
 8004cb8:	4628      	mov	r0, r5
 8004cba:	f002 fe13 	bl	80078e4 <memset>
 8004cbe:	4628      	mov	r0, r5
 8004cc0:	6823      	ldr	r3, [r4, #0]
 8004cc2:	4621      	mov	r1, r4
 8004cc4:	4798      	blx	r3
 8004cc6:	4606      	mov	r6, r0
 8004cc8:	b1c8      	cbz	r0, 8004cfe <acc_sweep_manager_prepare+0x9a>
 8004cca:	2220      	movs	r2, #32
 8004ccc:	2100      	movs	r1, #0
 8004cce:	a80a      	add	r0, sp, #40	; 0x28
 8004cd0:	f002 fe08 	bl	80078e4 <memset>
 8004cd4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	680e      	ldr	r6, [r1, #0]
 8004cda:	9309      	str	r3, [sp, #36]	; 0x24
 8004cdc:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8004ce0:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8004ce4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004ce8:	aa0a      	add	r2, sp, #40	; 0x28
 8004cea:	ab03      	add	r3, sp, #12
 8004cec:	4621      	mov	r1, r4
 8004cee:	4628      	mov	r0, r5
 8004cf0:	47b0      	blx	r6
 8004cf2:	4606      	mov	r6, r0
 8004cf4:	b938      	cbnz	r0, 8004d06 <acc_sweep_manager_prepare+0xa2>
 8004cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cf8:	4628      	mov	r0, r5
 8004cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cfc:	4798      	blx	r3
 8004cfe:	4630      	mov	r0, r6
 8004d00:	b013      	add	sp, #76	; 0x4c
 8004d02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d06:	f1b9 0f00 	cmp.w	r9, #0
 8004d0a:	d007      	beq.n	8004d1c <acc_sweep_manager_prepare+0xb8>
 8004d0c:	ad0a      	add	r5, sp, #40	; 0x28
 8004d0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d10:	e8a9 000f 	stmia.w	r9!, {r0, r1, r2, r3}
 8004d14:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8004d18:	e889 000f 	stmia.w	r9, {r0, r1, r2, r3}
 8004d1c:	f1b8 0f00 	cmp.w	r8, #0
 8004d20:	d010      	beq.n	8004d44 <acc_sweep_manager_prepare+0xe0>
 8004d22:	ad03      	add	r5, sp, #12
 8004d24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d26:	f8c8 0000 	str.w	r0, [r8]
 8004d2a:	f8c8 1004 	str.w	r1, [r8, #4]
 8004d2e:	f8c8 2008 	str.w	r2, [r8, #8]
 8004d32:	cd07      	ldmia	r5!, {r0, r1, r2}
 8004d34:	f8c8 300c 	str.w	r3, [r8, #12]
 8004d38:	f8c8 0010 	str.w	r0, [r8, #16]
 8004d3c:	f8c8 1014 	str.w	r1, [r8, #20]
 8004d40:	f8c8 2018 	str.w	r2, [r8, #24]
 8004d44:	4620      	mov	r0, r4
 8004d46:	f000 f883 	bl	8004e50 <acc_base_configuration_repetition_mode_get>
 8004d4a:	2801      	cmp	r0, #1
 8004d4c:	d014      	beq.n	8004d78 <acc_sweep_manager_prepare+0x114>
 8004d4e:	4620      	mov	r0, r4
 8004d50:	f000 f886 	bl	8004e60 <acc_base_configuration_update_rate_get>
 8004d54:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8004d80 <acc_sweep_manager_prepare+0x11c>
 8004d58:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8004d5c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8004d60:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8004d64:	ee17 3a90 	vmov	r3, s15
 8004d68:	2200      	movs	r2, #0
 8004d6a:	4630      	mov	r0, r6
 8004d6c:	603b      	str	r3, [r7, #0]
 8004d6e:	60ba      	str	r2, [r7, #8]
 8004d70:	80fa      	strh	r2, [r7, #6]
 8004d72:	b013      	add	sp, #76	; 0x4c
 8004d74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d78:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004d7c:	e7f4      	b.n	8004d68 <acc_sweep_manager_prepare+0x104>
 8004d7e:	bf00      	nop
 8004d80:	44fa0000 	.word	0x44fa0000

08004d84 <acc_sweep_manager_release>:
 8004d84:	b120      	cbz	r0, 8004d90 <acc_sweep_manager_release+0xc>
 8004d86:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004d88:	b113      	cbz	r3, 8004d90 <acc_sweep_manager_release+0xc>
 8004d8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d8c:	3014      	adds	r0, #20
 8004d8e:	4718      	bx	r3
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop

08004d94 <acc_sweep_manager_production_test>:
 8004d94:	b410      	push	{r4}
 8004d96:	4604      	mov	r4, r0
 8004d98:	3014      	adds	r0, #20
 8004d9a:	6b24      	ldr	r4, [r4, #48]	; 0x30
 8004d9c:	46a4      	mov	ip, r4
 8004d9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004da2:	4760      	bx	ip

08004da4 <acc_assert_fail>:
 8004da4:	b500      	push	{lr}
 8004da6:	b083      	sub	sp, #12
 8004da8:	4a06      	ldr	r2, [pc, #24]	; (8004dc4 <acc_assert_fail+0x20>)
 8004daa:	9100      	str	r1, [sp, #0]
 8004dac:	4603      	mov	r3, r0
 8004dae:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8004db0:	4905      	ldr	r1, [pc, #20]	; (8004dc8 <acc_assert_fail+0x24>)
 8004db2:	4a06      	ldr	r2, [pc, #24]	; (8004dcc <acc_assert_fail+0x28>)
 8004db4:	2000      	movs	r0, #0
 8004db6:	47a0      	blx	r4
 8004db8:	4b05      	ldr	r3, [pc, #20]	; (8004dd0 <acc_assert_fail+0x2c>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	b103      	cbz	r3, 8004dc0 <acc_assert_fail+0x1c>
 8004dbe:	4798      	blx	r3
 8004dc0:	e7fe      	b.n	8004dc0 <acc_assert_fail+0x1c>
 8004dc2:	bf00      	nop
 8004dc4:	20000358 	.word	0x20000358
 8004dc8:	0800acf4 	.word	0x0800acf4
 8004dcc:	0800acdc 	.word	0x0800acdc
 8004dd0:	2000025c 	.word	0x2000025c

08004dd4 <configuration_is_valid>:
 8004dd4:	b108      	cbz	r0, 8004dda <configuration_is_valid+0x6>
 8004dd6:	2001      	movs	r0, #1
 8004dd8:	4770      	bx	lr
 8004dda:	b510      	push	{r4, lr}
 8004ddc:	4604      	mov	r4, r0
 8004dde:	f000 f951 	bl	8005084 <acc_rss_integration_log_level>
 8004de2:	b130      	cbz	r0, 8004df2 <configuration_is_valid+0x1e>
 8004de4:	4b03      	ldr	r3, [pc, #12]	; (8004df4 <configuration_is_valid+0x20>)
 8004de6:	4a04      	ldr	r2, [pc, #16]	; (8004df8 <configuration_is_valid+0x24>)
 8004de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dea:	4904      	ldr	r1, [pc, #16]	; (8004dfc <configuration_is_valid+0x28>)
 8004dec:	2001      	movs	r0, #1
 8004dee:	4798      	blx	r3
 8004df0:	4620      	mov	r0, r4
 8004df2:	bd10      	pop	{r4, pc}
 8004df4:	20000358 	.word	0x20000358
 8004df8:	0800ad00 	.word	0x0800ad00
 8004dfc:	0800ad1c 	.word	0x0800ad1c

08004e00 <acc_base_configuration_sensor_get>:
 8004e00:	b510      	push	{r4, lr}
 8004e02:	4604      	mov	r4, r0
 8004e04:	f7ff ffe6 	bl	8004dd4 <configuration_is_valid>
 8004e08:	b100      	cbz	r0, 8004e0c <acc_base_configuration_sensor_get+0xc>
 8004e0a:	68e0      	ldr	r0, [r4, #12]
 8004e0c:	bd10      	pop	{r4, pc}
 8004e0e:	bf00      	nop

08004e10 <acc_base_configuration_sensor_set>:
 8004e10:	b538      	push	{r3, r4, r5, lr}
 8004e12:	460d      	mov	r5, r1
 8004e14:	4604      	mov	r4, r0
 8004e16:	f7ff ffdd 	bl	8004dd4 <configuration_is_valid>
 8004e1a:	b100      	cbz	r0, 8004e1e <acc_base_configuration_sensor_set+0xe>
 8004e1c:	60e5      	str	r5, [r4, #12]
 8004e1e:	bd38      	pop	{r3, r4, r5, pc}

08004e20 <acc_base_configuration_repetition_mode_on_demand_set>:
 8004e20:	b510      	push	{r4, lr}
 8004e22:	4604      	mov	r4, r0
 8004e24:	f7ff ffd6 	bl	8004dd4 <configuration_is_valid>
 8004e28:	b108      	cbz	r0, 8004e2e <acc_base_configuration_repetition_mode_on_demand_set+0xe>
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	7123      	strb	r3, [r4, #4]
 8004e2e:	bd10      	pop	{r4, pc}

08004e30 <acc_base_configuration_decrease_tx_emission_get>:
 8004e30:	b510      	push	{r4, lr}
 8004e32:	4604      	mov	r4, r0
 8004e34:	f7ff ffce 	bl	8004dd4 <configuration_is_valid>
 8004e38:	b108      	cbz	r0, 8004e3e <acc_base_configuration_decrease_tx_emission_get+0xe>
 8004e3a:	f894 0048 	ldrb.w	r0, [r4, #72]	; 0x48
 8004e3e:	bd10      	pop	{r4, pc}

08004e40 <acc_base_configuration_radar_engine_creation_set>:
 8004e40:	b538      	push	{r3, r4, r5, lr}
 8004e42:	460d      	mov	r5, r1
 8004e44:	4604      	mov	r4, r0
 8004e46:	f7ff ffc5 	bl	8004dd4 <configuration_is_valid>
 8004e4a:	b100      	cbz	r0, 8004e4e <acc_base_configuration_radar_engine_creation_set+0xe>
 8004e4c:	6025      	str	r5, [r4, #0]
 8004e4e:	bd38      	pop	{r3, r4, r5, pc}

08004e50 <acc_base_configuration_repetition_mode_get>:
 8004e50:	b510      	push	{r4, lr}
 8004e52:	4604      	mov	r4, r0
 8004e54:	f7ff ffbe 	bl	8004dd4 <configuration_is_valid>
 8004e58:	b100      	cbz	r0, 8004e5c <acc_base_configuration_repetition_mode_get+0xc>
 8004e5a:	7920      	ldrb	r0, [r4, #4]
 8004e5c:	bd10      	pop	{r4, pc}
 8004e5e:	bf00      	nop

08004e60 <acc_base_configuration_update_rate_get>:
 8004e60:	b510      	push	{r4, lr}
 8004e62:	4604      	mov	r4, r0
 8004e64:	f7ff ffb6 	bl	8004dd4 <configuration_is_valid>
 8004e68:	b148      	cbz	r0, 8004e7e <acc_base_configuration_update_rate_get+0x1e>
 8004e6a:	7923      	ldrb	r3, [r4, #4]
 8004e6c:	2b03      	cmp	r3, #3
 8004e6e:	d806      	bhi.n	8004e7e <acc_base_configuration_update_rate_get+0x1e>
 8004e70:	e8df f003 	tbb	[pc, r3]
 8004e74:	02020808 	.word	0x02020808
 8004e78:	ed94 0a02 	vldr	s0, [r4, #8]
 8004e7c:	bd10      	pop	{r4, pc}
 8004e7e:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8004e8c <acc_base_configuration_update_rate_get+0x2c>
 8004e82:	bd10      	pop	{r4, pc}
 8004e84:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8004e90 <acc_base_configuration_update_rate_get+0x30>
 8004e88:	bd10      	pop	{r4, pc}
 8004e8a:	bf00      	nop
 8004e8c:	7fc00000 	.word	0x7fc00000
 8004e90:	7f800000 	.word	0x7f800000

08004e94 <acc_base_configuration_integrator_get>:
 8004e94:	b510      	push	{r4, lr}
 8004e96:	4604      	mov	r4, r0
 8004e98:	f7ff ff9c 	bl	8004dd4 <configuration_is_valid>
 8004e9c:	b108      	cbz	r0, 8004ea2 <acc_base_configuration_integrator_get+0xe>
 8004e9e:	f8b4 0040 	ldrh.w	r0, [r4, #64]	; 0x40
 8004ea2:	bd10      	pop	{r4, pc}

08004ea4 <acc_base_configuration_wg_duration_get>:
 8004ea4:	b510      	push	{r4, lr}
 8004ea6:	4604      	mov	r4, r0
 8004ea8:	f7ff ff94 	bl	8004dd4 <configuration_is_valid>
 8004eac:	b108      	cbz	r0, 8004eb2 <acc_base_configuration_wg_duration_get+0xe>
 8004eae:	f8b4 0042 	ldrh.w	r0, [r4, #66]	; 0x42
 8004eb2:	bd10      	pop	{r4, pc}

08004eb4 <acc_base_configuration_integrator_ramp_up_get>:
 8004eb4:	b510      	push	{r4, lr}
 8004eb6:	4604      	mov	r4, r0
 8004eb8:	f7ff ff8c 	bl	8004dd4 <configuration_is_valid>
 8004ebc:	b108      	cbz	r0, 8004ec2 <acc_base_configuration_integrator_ramp_up_get+0xe>
 8004ebe:	f8b4 0044 	ldrh.w	r0, [r4, #68]	; 0x44
 8004ec2:	bd10      	pop	{r4, pc}

08004ec4 <acc_rss_integration_register>:
 8004ec4:	6942      	ldr	r2, [r0, #20]
 8004ec6:	b538      	push	{r3, r4, r5, lr}
 8004ec8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004eca:	b33a      	cbz	r2, 8004f1c <acc_rss_integration_register+0x58>
 8004ecc:	6982      	ldr	r2, [r0, #24]
 8004ece:	b32a      	cbz	r2, 8004f1c <acc_rss_integration_register+0x58>
 8004ed0:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8004ed2:	b31a      	cbz	r2, 8004f1c <acc_rss_integration_register+0x58>
 8004ed4:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8004ed6:	b30a      	cbz	r2, 8004f1c <acc_rss_integration_register+0x58>
 8004ed8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8004eda:	b1fa      	cbz	r2, 8004f1c <acc_rss_integration_register+0x58>
 8004edc:	6882      	ldr	r2, [r0, #8]
 8004ede:	b1ea      	cbz	r2, 8004f1c <acc_rss_integration_register+0x58>
 8004ee0:	68c2      	ldr	r2, [r0, #12]
 8004ee2:	b1da      	cbz	r2, 8004f1c <acc_rss_integration_register+0x58>
 8004ee4:	6902      	ldr	r2, [r0, #16]
 8004ee6:	b1ca      	cbz	r2, 8004f1c <acc_rss_integration_register+0x58>
 8004ee8:	b1f3      	cbz	r3, 8004f28 <acc_rss_integration_register+0x64>
 8004eea:	6802      	ldr	r2, [r0, #0]
 8004eec:	2a2a      	cmp	r2, #42	; 0x2a
 8004eee:	d816      	bhi.n	8004f1e <acc_rss_integration_register+0x5a>
 8004ef0:	6842      	ldr	r2, [r0, #4]
 8004ef2:	2a0f      	cmp	r2, #15
 8004ef4:	d913      	bls.n	8004f1e <acc_rss_integration_register+0x5a>
 8004ef6:	69c2      	ldr	r2, [r0, #28]
 8004ef8:	b10a      	cbz	r2, 8004efe <acc_rss_integration_register+0x3a>
 8004efa:	6a02      	ldr	r2, [r0, #32]
 8004efc:	b17a      	cbz	r2, 8004f1e <acc_rss_integration_register+0x5a>
 8004efe:	4604      	mov	r4, r0
 8004f00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004f02:	4d0a      	ldr	r5, [pc, #40]	; (8004f2c <acc_rss_integration_register+0x68>)
 8004f04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004f06:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004f08:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004f0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004f0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004f0e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004f12:	2301      	movs	r3, #1
 8004f14:	e885 0003 	stmia.w	r5, {r0, r1}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	bd38      	pop	{r3, r4, r5, pc}
 8004f1c:	b123      	cbz	r3, 8004f28 <acc_rss_integration_register+0x64>
 8004f1e:	4a04      	ldr	r2, [pc, #16]	; (8004f30 <acc_rss_integration_register+0x6c>)
 8004f20:	4904      	ldr	r1, [pc, #16]	; (8004f34 <acc_rss_integration_register+0x70>)
 8004f22:	2000      	movs	r0, #0
 8004f24:	4798      	blx	r3
 8004f26:	2300      	movs	r3, #0
 8004f28:	4618      	mov	r0, r3
 8004f2a:	bd38      	pop	{r3, r4, r5, pc}
 8004f2c:	20000358 	.word	0x20000358
 8004f30:	0800ad58 	.word	0x0800ad58
 8004f34:	0800ad6c 	.word	0x0800ad6c

08004f38 <acc_rss_integration_unregister>:
 8004f38:	2238      	movs	r2, #56	; 0x38
 8004f3a:	2100      	movs	r1, #0
 8004f3c:	4801      	ldr	r0, [pc, #4]	; (8004f44 <acc_rss_integration_unregister+0xc>)
 8004f3e:	f002 bcd1 	b.w	80078e4 <memset>
 8004f42:	bf00      	nop
 8004f44:	20000358 	.word	0x20000358

08004f48 <acc_rss_integration_get_sensor_count>:
 8004f48:	4b01      	ldr	r3, [pc, #4]	; (8004f50 <acc_rss_integration_get_sensor_count+0x8>)
 8004f4a:	6818      	ldr	r0, [r3, #0]
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	20000358 	.word	0x20000358

08004f54 <acc_rss_integration_get_sensor_reference_frequency>:
 8004f54:	4b01      	ldr	r3, [pc, #4]	; (8004f5c <acc_rss_integration_get_sensor_reference_frequency+0x8>)
 8004f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f58:	4718      	bx	r3
 8004f5a:	bf00      	nop
 8004f5c:	20000358 	.word	0x20000358

08004f60 <acc_rss_integration_get_max_spi_transfer_size>:
 8004f60:	4b01      	ldr	r3, [pc, #4]	; (8004f68 <acc_rss_integration_get_max_spi_transfer_size+0x8>)
 8004f62:	6858      	ldr	r0, [r3, #4]
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	20000358 	.word	0x20000358

08004f6c <acc_rss_integration_sensor_device_power_on>:
 8004f6c:	4b01      	ldr	r3, [pc, #4]	; (8004f74 <acc_rss_integration_sensor_device_power_on+0x8>)
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	4718      	bx	r3
 8004f72:	bf00      	nop
 8004f74:	20000358 	.word	0x20000358

08004f78 <acc_rss_integration_sensor_device_power_off>:
 8004f78:	4b01      	ldr	r3, [pc, #4]	; (8004f80 <acc_rss_integration_sensor_device_power_off+0x8>)
 8004f7a:	699b      	ldr	r3, [r3, #24]
 8004f7c:	4718      	bx	r3
 8004f7e:	bf00      	nop
 8004f80:	20000358 	.word	0x20000358

08004f84 <acc_rss_integration_sensor_device_hibernate_enter>:
 8004f84:	4b02      	ldr	r3, [pc, #8]	; (8004f90 <acc_rss_integration_sensor_device_hibernate_enter+0xc>)
 8004f86:	69db      	ldr	r3, [r3, #28]
 8004f88:	b103      	cbz	r3, 8004f8c <acc_rss_integration_sensor_device_hibernate_enter+0x8>
 8004f8a:	4718      	bx	r3
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	20000358 	.word	0x20000358

08004f94 <acc_rss_integration_sensor_device_hibernate_exit>:
 8004f94:	4b02      	ldr	r3, [pc, #8]	; (8004fa0 <acc_rss_integration_sensor_device_hibernate_exit+0xc>)
 8004f96:	6a1b      	ldr	r3, [r3, #32]
 8004f98:	b103      	cbz	r3, 8004f9c <acc_rss_integration_sensor_device_hibernate_exit+0x8>
 8004f9a:	4718      	bx	r3
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	20000358 	.word	0x20000358

08004fa4 <acc_rss_integration_is_hibernate_capable>:
 8004fa4:	4b02      	ldr	r3, [pc, #8]	; (8004fb0 <acc_rss_integration_is_hibernate_capable+0xc>)
 8004fa6:	69d8      	ldr	r0, [r3, #28]
 8004fa8:	3000      	adds	r0, #0
 8004faa:	bf18      	it	ne
 8004fac:	2001      	movne	r0, #1
 8004fae:	4770      	bx	lr
 8004fb0:	20000358 	.word	0x20000358

08004fb4 <acc_rss_integration_wait_for_sensor_interrupt>:
 8004fb4:	4b01      	ldr	r3, [pc, #4]	; (8004fbc <acc_rss_integration_wait_for_sensor_interrupt+0x8>)
 8004fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb8:	4718      	bx	r3
 8004fba:	bf00      	nop
 8004fbc:	20000358 	.word	0x20000358

08004fc0 <acc_rss_integration_sensor_device_transfer>:
 8004fc0:	4b01      	ldr	r3, [pc, #4]	; (8004fc8 <acc_rss_integration_sensor_device_transfer+0x8>)
 8004fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc4:	4718      	bx	r3
 8004fc6:	bf00      	nop
 8004fc8:	20000358 	.word	0x20000358

08004fcc <acc_rss_integration_mem_alloc_debug>:
 8004fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fd0:	4c0d      	ldr	r4, [pc, #52]	; (8005008 <acc_rss_integration_mem_alloc_debug+0x3c>)
 8004fd2:	68a3      	ldr	r3, [r4, #8]
 8004fd4:	460f      	mov	r7, r1
 8004fd6:	4690      	mov	r8, r2
 8004fd8:	4606      	mov	r6, r0
 8004fda:	4798      	blx	r3
 8004fdc:	4605      	mov	r5, r0
 8004fde:	b930      	cbnz	r0, 8004fee <acc_rss_integration_mem_alloc_debug+0x22>
 8004fe0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004fe2:	4a0a      	ldr	r2, [pc, #40]	; (800500c <acc_rss_integration_mem_alloc_debug+0x40>)
 8004fe4:	490a      	ldr	r1, [pc, #40]	; (8005010 <acc_rss_integration_mem_alloc_debug+0x44>)
 8004fe6:	4798      	blx	r3
 8004fe8:	4628      	mov	r0, r5
 8004fea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fee:	4b09      	ldr	r3, [pc, #36]	; (8005014 <acc_rss_integration_mem_alloc_debug+0x48>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d0f8      	beq.n	8004fe8 <acc_rss_integration_mem_alloc_debug+0x1c>
 8004ff6:	681c      	ldr	r4, [r3, #0]
 8004ff8:	463a      	mov	r2, r7
 8004ffa:	4643      	mov	r3, r8
 8004ffc:	4631      	mov	r1, r6
 8004ffe:	47a0      	blx	r4
 8005000:	4628      	mov	r0, r5
 8005002:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005006:	bf00      	nop
 8005008:	20000358 	.word	0x20000358
 800500c:	0800ad30 	.word	0x0800ad30
 8005010:	0800ad6c 	.word	0x0800ad6c
 8005014:	20000260 	.word	0x20000260

08005018 <acc_rss_integration_mem_calloc_debug>:
 8005018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800501a:	b190      	cbz	r0, 8005042 <acc_rss_integration_mem_calloc_debug+0x2a>
 800501c:	460c      	mov	r4, r1
 800501e:	fba4 6700 	umull	r6, r7, r4, r0
 8005022:	4611      	mov	r1, r2
 8005024:	461a      	mov	r2, r3
 8005026:	b977      	cbnz	r7, 8005046 <acc_rss_integration_mem_calloc_debug+0x2e>
 8005028:	fb04 f500 	mul.w	r5, r4, r0
 800502c:	4628      	mov	r0, r5
 800502e:	f7ff ffcd 	bl	8004fcc <acc_rss_integration_mem_alloc_debug>
 8005032:	4604      	mov	r4, r0
 8005034:	b118      	cbz	r0, 800503e <acc_rss_integration_mem_calloc_debug+0x26>
 8005036:	462a      	mov	r2, r5
 8005038:	4639      	mov	r1, r7
 800503a:	f002 fc53 	bl	80078e4 <memset>
 800503e:	4620      	mov	r0, r4
 8005040:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005042:	4604      	mov	r4, r0
 8005044:	e7fb      	b.n	800503e <acc_rss_integration_mem_calloc_debug+0x26>
 8005046:	21d0      	movs	r1, #208	; 0xd0
 8005048:	4801      	ldr	r0, [pc, #4]	; (8005050 <acc_rss_integration_mem_calloc_debug+0x38>)
 800504a:	f7ff feab 	bl	8004da4 <acc_assert_fail>
 800504e:	bf00      	nop
 8005050:	0800ad40 	.word	0x0800ad40

08005054 <acc_rss_integration_mem_free>:
 8005054:	4b06      	ldr	r3, [pc, #24]	; (8005070 <acc_rss_integration_mem_free+0x1c>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	b510      	push	{r4, lr}
 800505a:	4604      	mov	r4, r0
 800505c:	b10b      	cbz	r3, 8005062 <acc_rss_integration_mem_free+0xe>
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	4798      	blx	r3
 8005062:	4b04      	ldr	r3, [pc, #16]	; (8005074 <acc_rss_integration_mem_free+0x20>)
 8005064:	4620      	mov	r0, r4
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800506c:	4718      	bx	r3
 800506e:	bf00      	nop
 8005070:	20000260 	.word	0x20000260
 8005074:	20000358 	.word	0x20000358

08005078 <acc_rss_integration_get_time>:
 8005078:	4b01      	ldr	r3, [pc, #4]	; (8005080 <acc_rss_integration_get_time+0x8>)
 800507a:	691b      	ldr	r3, [r3, #16]
 800507c:	4718      	bx	r3
 800507e:	bf00      	nop
 8005080:	20000358 	.word	0x20000358

08005084 <acc_rss_integration_log_level>:
 8005084:	4b01      	ldr	r3, [pc, #4]	; (800508c <acc_rss_integration_log_level+0x8>)
 8005086:	f893 0030 	ldrb.w	r0, [r3, #48]	; 0x30
 800508a:	4770      	bx	lr
 800508c:	20000358 	.word	0x20000358

08005090 <acc_probes_execute_uint16>:
 8005090:	b530      	push	{r4, r5, lr}
 8005092:	b085      	sub	sp, #20
 8005094:	4c09      	ldr	r4, [pc, #36]	; (80050bc <acc_probes_execute_uint16+0x2c>)
 8005096:	f88d 0004 	strb.w	r0, [sp, #4]
 800509a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800509e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 80050a2:	2501      	movs	r5, #1
 80050a4:	6844      	ldr	r4, [r0, #4]
 80050a6:	9102      	str	r1, [sp, #8]
 80050a8:	9503      	str	r5, [sp, #12]
 80050aa:	4611      	mov	r1, r2
 80050ac:	fa03 f205 	lsl.w	r2, r3, r5
 80050b0:	b114      	cbz	r4, 80050b8 <acc_probes_execute_uint16+0x28>
 80050b2:	6883      	ldr	r3, [r0, #8]
 80050b4:	a801      	add	r0, sp, #4
 80050b6:	47a0      	blx	r4
 80050b8:	b005      	add	sp, #20
 80050ba:	bd30      	pop	{r4, r5, pc}
 80050bc:	2000000c 	.word	0x2000000c

080050c0 <acc_utils_swap16_array>:
 80050c0:	1e4a      	subs	r2, r1, #1
 80050c2:	b131      	cbz	r1, 80050d2 <acc_utils_swap16_array+0x12>
 80050c4:	8803      	ldrh	r3, [r0, #0]
 80050c6:	3a01      	subs	r2, #1
 80050c8:	ba5b      	rev16	r3, r3
 80050ca:	f820 3b02 	strh.w	r3, [r0], #2
 80050ce:	1c53      	adds	r3, r2, #1
 80050d0:	d1f8      	bne.n	80050c4 <acc_utils_swap16_array+0x4>
 80050d2:	4770      	bx	lr

080050d4 <acc_utils_swap32_array>:
 80050d4:	1e4a      	subs	r2, r1, #1
 80050d6:	b131      	cbz	r1, 80050e6 <acc_utils_swap32_array+0x12>
 80050d8:	6803      	ldr	r3, [r0, #0]
 80050da:	3a01      	subs	r2, #1
 80050dc:	ba1b      	rev	r3, r3
 80050de:	f840 3b04 	str.w	r3, [r0], #4
 80050e2:	1c53      	adds	r3, r2, #1
 80050e4:	d1f8      	bne.n	80050d8 <acc_utils_swap32_array+0x4>
 80050e6:	4770      	bx	lr

080050e8 <acc_utils_uint8_to_uint32_swap>:
 80050e8:	6800      	ldr	r0, [r0, #0]
 80050ea:	ba00      	rev	r0, r0
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop

080050f0 <acc_utils_uint32_to_uint8_swap>:
 80050f0:	ba00      	rev	r0, r0
 80050f2:	6008      	str	r0, [r1, #0]
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop

080050f8 <acc_version_get>:
 80050f8:	4800      	ldr	r0, [pc, #0]	; (80050fc <acc_version_get+0x4>)
 80050fa:	4770      	bx	lr
 80050fc:	08008d0c 	.word	0x08008d0c

08005100 <acc_cpd_cbank_and_vana_calibration>:
 8005100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005104:	b08b      	sub	sp, #44	; 0x2c
 8005106:	4604      	mov	r4, r0
 8005108:	e9cd 3106 	strd	r3, r1, [sp, #24]
 800510c:	ab09      	add	r3, sp, #36	; 0x24
 800510e:	4691      	mov	r9, r2
 8005110:	9005      	str	r0, [sp, #20]
 8005112:	2500      	movs	r5, #0
 8005114:	6810      	ldr	r0, [r2, #0]
 8005116:	9300      	str	r3, [sp, #0]
 8005118:	460a      	mov	r2, r1
 800511a:	ab08      	add	r3, sp, #32
 800511c:	4621      	mov	r1, r4
 800511e:	e9cd 5508 	strd	r5, r5, [sp, #32]
 8005122:	f7ff fb73 	bl	800480c <acc_sensor_protocol_r2_prepare_load>
 8005126:	2800      	cmp	r0, #0
 8005128:	d065      	beq.n	80051f6 <acc_cpd_cbank_and_vana_calibration+0xf6>
 800512a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800512c:	f8df a2f4 	ldr.w	sl, [pc, #756]	; 8005424 <acc_cpd_cbank_and_vana_calibration+0x324>
 8005130:	461c      	mov	r4, r3
 8005132:	f5c5 632e 	rsb	r3, r5, #2784	; 0xae0
 8005136:	3304      	adds	r3, #4
 8005138:	429c      	cmp	r4, r3
 800513a:	bf28      	it	cs
 800513c:	461c      	movcs	r4, r3
 800513e:	9e08      	ldr	r6, [sp, #32]
 8005140:	4bb0      	ldr	r3, [pc, #704]	; (8005404 <acc_cpd_cbank_and_vana_calibration+0x304>)
 8005142:	4622      	mov	r2, r4
 8005144:	1958      	adds	r0, r3, r5
 8005146:	4631      	mov	r1, r6
 8005148:	f002 fb64 	bl	8007814 <acc_confprogram_copy>
 800514c:	fa1f f884 	uxth.w	r8, r4
 8005150:	b2af      	uxth	r7, r5
 8005152:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005156:	9301      	str	r3, [sp, #4]
 8005158:	221b      	movs	r2, #27
 800515a:	9200      	str	r2, [sp, #0]
 800515c:	4630      	mov	r0, r6
 800515e:	4642      	mov	r2, r8
 8005160:	4639      	mov	r1, r7
 8005162:	4653      	mov	r3, sl
 8005164:	f002 fa68 	bl	8007638 <acc_confprogram_patch_offset>
 8005168:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800516c:	9301      	str	r3, [sp, #4]
 800516e:	2319      	movs	r3, #25
 8005170:	4642      	mov	r2, r8
 8005172:	4639      	mov	r1, r7
 8005174:	4630      	mov	r0, r6
 8005176:	9300      	str	r3, [sp, #0]
 8005178:	4653      	mov	r3, sl
 800517a:	f002 fa5d 	bl	8007638 <acc_confprogram_patch_offset>
 800517e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8005182:	9301      	str	r3, [sp, #4]
 8005184:	231a      	movs	r3, #26
 8005186:	4642      	mov	r2, r8
 8005188:	4639      	mov	r1, r7
 800518a:	4630      	mov	r0, r6
 800518c:	9300      	str	r3, [sp, #0]
 800518e:	4653      	mov	r3, sl
 8005190:	f002 fa52 	bl	8007638 <acc_confprogram_patch_offset>
 8005194:	f8b9 3010 	ldrh.w	r3, [r9, #16]
 8005198:	9301      	str	r3, [sp, #4]
 800519a:	2317      	movs	r3, #23
 800519c:	4642      	mov	r2, r8
 800519e:	4639      	mov	r1, r7
 80051a0:	4630      	mov	r0, r6
 80051a2:	9300      	str	r3, [sp, #0]
 80051a4:	4653      	mov	r3, sl
 80051a6:	f002 fa47 	bl	8007638 <acc_confprogram_patch_offset>
 80051aa:	f04f 0b00 	mov.w	fp, #0
 80051ae:	2310      	movs	r3, #16
 80051b0:	4642      	mov	r2, r8
 80051b2:	4639      	mov	r1, r7
 80051b4:	4630      	mov	r0, r6
 80051b6:	e9cd b300 	strd	fp, r3, [sp]
 80051ba:	4653      	mov	r3, sl
 80051bc:	f002 fa3c 	bl	8007638 <acc_confprogram_patch_offset>
 80051c0:	4623      	mov	r3, r4
 80051c2:	f3c5 018f 	ubfx	r1, r5, #2, #16
 80051c6:	9a05      	ldr	r2, [sp, #20]
 80051c8:	f8d9 0000 	ldr.w	r0, [r9]
 80051cc:	f7ff f9b0 	bl	8004530 <acc_sensor_r2_load_confmem>
 80051d0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80051d2:	f640 23e3 	movw	r3, #2787	; 0xae3
 80051d6:	4425      	add	r5, r4
 80051d8:	429d      	cmp	r5, r3
 80051da:	d9aa      	bls.n	8005132 <acc_cpd_cbank_and_vana_calibration+0x32>
 80051dc:	2118      	movs	r1, #24
 80051de:	f8d9 0000 	ldr.w	r0, [r9]
 80051e2:	f7ff fb75 	bl	80048d0 <acc_sensor_protocol_r2_run_program>
 80051e6:	4606      	mov	r6, r0
 80051e8:	b978      	cbnz	r0, 800520a <acc_cpd_cbank_and_vana_calibration+0x10a>
 80051ea:	4b87      	ldr	r3, [pc, #540]	; (8005408 <acc_cpd_cbank_and_vana_calibration+0x308>)
 80051ec:	4a87      	ldr	r2, [pc, #540]	; (800540c <acc_cpd_cbank_and_vana_calibration+0x30c>)
 80051ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051f0:	4987      	ldr	r1, [pc, #540]	; (8005410 <acc_cpd_cbank_and_vana_calibration+0x310>)
 80051f2:	4798      	blx	r3
 80051f4:	e005      	b.n	8005202 <acc_cpd_cbank_and_vana_calibration+0x102>
 80051f6:	4b84      	ldr	r3, [pc, #528]	; (8005408 <acc_cpd_cbank_and_vana_calibration+0x308>)
 80051f8:	4a86      	ldr	r2, [pc, #536]	; (8005414 <acc_cpd_cbank_and_vana_calibration+0x314>)
 80051fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051fc:	4984      	ldr	r1, [pc, #528]	; (8005410 <acc_cpd_cbank_and_vana_calibration+0x310>)
 80051fe:	4606      	mov	r6, r0
 8005200:	4798      	blx	r3
 8005202:	4630      	mov	r0, r6
 8005204:	b00b      	add	sp, #44	; 0x2c
 8005206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800520a:	f8d9 4000 	ldr.w	r4, [r9]
 800520e:	465b      	mov	r3, fp
 8005210:	4620      	mov	r0, r4
 8005212:	2203      	movs	r2, #3
 8005214:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8005218:	f7ff fcca 	bl	8004bb0 <acc_sensor_protocol_r2_wait_for_specific_event>
 800521c:	b938      	cbnz	r0, 800522e <acc_cpd_cbank_and_vana_calibration+0x12e>
 800521e:	4b7a      	ldr	r3, [pc, #488]	; (8005408 <acc_cpd_cbank_and_vana_calibration+0x308>)
 8005220:	4a7d      	ldr	r2, [pc, #500]	; (8005418 <acc_cpd_cbank_and_vana_calibration+0x318>)
 8005222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005224:	497a      	ldr	r1, [pc, #488]	; (8005410 <acc_cpd_cbank_and_vana_calibration+0x310>)
 8005226:	2000      	movs	r0, #0
 8005228:	4798      	blx	r3
 800522a:	2600      	movs	r6, #0
 800522c:	e7e9      	b.n	8005202 <acc_cpd_cbank_and_vana_calibration+0x102>
 800522e:	aa09      	add	r2, sp, #36	; 0x24
 8005230:	219d      	movs	r1, #157	; 0x9d
 8005232:	4620      	mov	r0, r4
 8005234:	f001 fe58 	bl	8006ee8 <acc_sensor_reg_read>
 8005238:	f8bd 5024 	ldrh.w	r5, [sp, #36]	; 0x24
 800523c:	2006      	movs	r0, #6
 800523e:	2301      	movs	r3, #1
 8005240:	f005 0507 	and.w	r5, r5, #7
 8005244:	aa09      	add	r2, sp, #36	; 0x24
 8005246:	4621      	mov	r1, r4
 8005248:	f8ad 5024 	strh.w	r5, [sp, #36]	; 0x24
 800524c:	f7ff ff20 	bl	8005090 <acc_probes_execute_uint16>
 8005250:	4620      	mov	r0, r4
 8005252:	f7ff fbb5 	bl	80049c0 <acc_sensor_protocol_r2_ack_event>
 8005256:	2800      	cmp	r0, #0
 8005258:	d0e1      	beq.n	800521e <acc_cpd_cbank_and_vana_calibration+0x11e>
 800525a:	f8d9 5000 	ldr.w	r5, [r9]
 800525e:	9b06      	ldr	r3, [sp, #24]
 8005260:	f8bd 6024 	ldrh.w	r6, [sp, #36]	; 0x24
 8005264:	601e      	str	r6, [r3, #0]
 8005266:	4628      	mov	r0, r5
 8005268:	f44f 7340 	mov.w	r3, #768	; 0x300
 800526c:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
 8005270:	f7ff fb96 	bl	80049a0 <acc_sensor_protocol_r2_is_sensor_running>
 8005274:	4604      	mov	r4, r0
 8005276:	b168      	cbz	r0, 8005294 <acc_cpd_cbank_and_vana_calibration+0x194>
 8005278:	4c63      	ldr	r4, [pc, #396]	; (8005408 <acc_cpd_cbank_and_vana_calibration+0x308>)
 800527a:	4a68      	ldr	r2, [pc, #416]	; (800541c <acc_cpd_cbank_and_vana_calibration+0x31c>)
 800527c:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800527e:	4964      	ldr	r1, [pc, #400]	; (8005410 <acc_cpd_cbank_and_vana_calibration+0x310>)
 8005280:	462b      	mov	r3, r5
 8005282:	4658      	mov	r0, fp
 8005284:	47b0      	blx	r6
 8005286:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005288:	4a65      	ldr	r2, [pc, #404]	; (8005420 <acc_cpd_cbank_and_vana_calibration+0x320>)
 800528a:	4961      	ldr	r1, [pc, #388]	; (8005410 <acc_cpd_cbank_and_vana_calibration+0x310>)
 800528c:	2000      	movs	r0, #0
 800528e:	4798      	blx	r3
 8005290:	2600      	movs	r6, #0
 8005292:	e7b6      	b.n	8005202 <acc_cpd_cbank_and_vana_calibration+0x102>
 8005294:	f8df a1a4 	ldr.w	sl, [pc, #420]	; 800543c <acc_cpd_cbank_and_vana_calibration+0x33c>
 8005298:	495a      	ldr	r1, [pc, #360]	; (8005404 <acc_cpd_cbank_and_vana_calibration+0x304>)
 800529a:	9601      	str	r6, [sp, #4]
 800529c:	2311      	movs	r3, #17
 800529e:	4602      	mov	r2, r0
 80052a0:	9300      	str	r3, [sp, #0]
 80052a2:	4628      	mov	r0, r5
 80052a4:	4b5f      	ldr	r3, [pc, #380]	; (8005424 <acc_cpd_cbank_and_vana_calibration+0x324>)
 80052a6:	f8cd a008 	str.w	sl, [sp, #8]
 80052aa:	f002 fa43 	bl	8007734 <acc_confprogram_live_patch>
 80052ae:	2301      	movs	r3, #1
 80052b0:	9300      	str	r3, [sp, #0]
 80052b2:	e9cd 4a01 	strd	r4, sl, [sp, #4]
 80052b6:	4b5b      	ldr	r3, [pc, #364]	; (8005424 <acc_cpd_cbank_and_vana_calibration+0x324>)
 80052b8:	4952      	ldr	r1, [pc, #328]	; (8005404 <acc_cpd_cbank_and_vana_calibration+0x304>)
 80052ba:	4f53      	ldr	r7, [pc, #332]	; (8005408 <acc_cpd_cbank_and_vana_calibration+0x308>)
 80052bc:	4622      	mov	r2, r4
 80052be:	4628      	mov	r0, r5
 80052c0:	f002 fa38 	bl	8007734 <acc_confprogram_live_patch>
 80052c4:	46a3      	mov	fp, r4
 80052c6:	ab09      	add	r3, sp, #36	; 0x24
 80052c8:	494e      	ldr	r1, [pc, #312]	; (8005404 <acc_cpd_cbank_and_vana_calibration+0x304>)
 80052ca:	f813 900b 	ldrb.w	r9, [r3, fp]
 80052ce:	f8cd a008 	str.w	sl, [sp, #8]
 80052d2:	231f      	movs	r3, #31
 80052d4:	e9cd 3900 	strd	r3, r9, [sp]
 80052d8:	4628      	mov	r0, r5
 80052da:	4b52      	ldr	r3, [pc, #328]	; (8005424 <acc_cpd_cbank_and_vana_calibration+0x324>)
 80052dc:	2200      	movs	r2, #0
 80052de:	f002 fa29 	bl	8007734 <acc_confprogram_live_patch>
 80052e2:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 80052e6:	4628      	mov	r0, r5
 80052e8:	f7ff faf2 	bl	80048d0 <acc_sensor_protocol_r2_run_program>
 80052ec:	b178      	cbz	r0, 800530e <acc_cpd_cbank_and_vana_calibration+0x20e>
 80052ee:	2300      	movs	r3, #0
 80052f0:	2209      	movs	r2, #9
 80052f2:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80052f6:	4628      	mov	r0, r5
 80052f8:	f7ff fc5a 	bl	8004bb0 <acc_sensor_protocol_r2_wait_for_specific_event>
 80052fc:	b970      	cbnz	r0, 800531c <acc_cpd_cbank_and_vana_calibration+0x21c>
 80052fe:	4c42      	ldr	r4, [pc, #264]	; (8005408 <acc_cpd_cbank_and_vana_calibration+0x308>)
 8005300:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8005302:	4a49      	ldr	r2, [pc, #292]	; (8005428 <acc_cpd_cbank_and_vana_calibration+0x328>)
 8005304:	4942      	ldr	r1, [pc, #264]	; (8005410 <acc_cpd_cbank_and_vana_calibration+0x310>)
 8005306:	464b      	mov	r3, r9
 8005308:	2000      	movs	r0, #0
 800530a:	47a8      	blx	r5
 800530c:	e7bb      	b.n	8005286 <acc_cpd_cbank_and_vana_calibration+0x186>
 800530e:	4c3e      	ldr	r4, [pc, #248]	; (8005408 <acc_cpd_cbank_and_vana_calibration+0x308>)
 8005310:	4a46      	ldr	r2, [pc, #280]	; (800542c <acc_cpd_cbank_and_vana_calibration+0x32c>)
 8005312:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8005314:	493e      	ldr	r1, [pc, #248]	; (8005410 <acc_cpd_cbank_and_vana_calibration+0x310>)
 8005316:	464b      	mov	r3, r9
 8005318:	47a8      	blx	r5
 800531a:	e7b4      	b.n	8005286 <acc_cpd_cbank_and_vana_calibration+0x186>
 800531c:	2110      	movs	r1, #16
 800531e:	9807      	ldr	r0, [sp, #28]
 8005320:	f7ff f92a 	bl	8004578 <acc_sensor_r2_buffer_processed_verify_size>
 8005324:	b928      	cbnz	r0, 8005332 <acc_cpd_cbank_and_vana_calibration+0x232>
 8005326:	4c38      	ldr	r4, [pc, #224]	; (8005408 <acc_cpd_cbank_and_vana_calibration+0x308>)
 8005328:	4a41      	ldr	r2, [pc, #260]	; (8005430 <acc_cpd_cbank_and_vana_calibration+0x330>)
 800532a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800532c:	4938      	ldr	r1, [pc, #224]	; (8005410 <acc_cpd_cbank_and_vana_calibration+0x310>)
 800532e:	4798      	blx	r3
 8005330:	e7e6      	b.n	8005300 <acc_cpd_cbank_and_vana_calibration+0x200>
 8005332:	2310      	movs	r3, #16
 8005334:	2200      	movs	r2, #0
 8005336:	9905      	ldr	r1, [sp, #20]
 8005338:	4628      	mov	r0, r5
 800533a:	f7ff f925 	bl	8004588 <acc_sensor_r2_buffer_processed_read>
 800533e:	2310      	movs	r3, #16
 8005340:	4602      	mov	r2, r0
 8005342:	4606      	mov	r6, r0
 8005344:	4629      	mov	r1, r5
 8005346:	2000      	movs	r0, #0
 8005348:	f7ff fea2 	bl	8005090 <acc_probes_execute_uint16>
 800534c:	4628      	mov	r0, r5
 800534e:	f7ff fb37 	bl	80049c0 <acc_sensor_protocol_r2_ack_event>
 8005352:	2800      	cmp	r0, #0
 8005354:	d0d3      	beq.n	80052fe <acc_cpd_cbank_and_vana_calibration+0x1fe>
 8005356:	2400      	movs	r4, #0
 8005358:	46a0      	mov	r8, r4
 800535a:	4631      	mov	r1, r6
 800535c:	f106 001e 	add.w	r0, r6, #30
 8005360:	884b      	ldrh	r3, [r1, #2]
 8005362:	f831 2b02 	ldrh.w	r2, [r1], #2
 8005366:	4293      	cmp	r3, r2
 8005368:	4498      	add	r8, r3
 800536a:	bf34      	ite	cc
 800536c:	1ad3      	subcc	r3, r2, r3
 800536e:	1a9b      	subcs	r3, r3, r2
 8005370:	429c      	cmp	r4, r3
 8005372:	bf38      	it	cc
 8005374:	461c      	movcc	r4, r3
 8005376:	4288      	cmp	r0, r1
 8005378:	d1f2      	bne.n	8005360 <acc_cpd_cbank_and_vana_calibration+0x260>
 800537a:	4628      	mov	r0, r5
 800537c:	f7ff f9b0 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 8005380:	bb00      	cbnz	r0, 80053c4 <acc_cpd_cbank_and_vana_calibration+0x2c4>
 8005382:	2210      	movs	r2, #16
 8005384:	4628      	mov	r0, r5
 8005386:	4631      	mov	r1, r6
 8005388:	f7ff f936 	bl	80045f8 <acc_sensor_diagnostics_print_buffer_u16>
 800538c:	8833      	ldrh	r3, [r6, #0]
 800538e:	4498      	add	r8, r3
 8005390:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8005394:	f5a8 43f2 	sub.w	r3, r8, #30976	; 0x7900
 8005398:	3b18      	subs	r3, #24
 800539a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800539e:	4293      	cmp	r3, r2
 80053a0:	4628      	mov	r0, r5
 80053a2:	d859      	bhi.n	8005458 <acc_cpd_cbank_and_vana_calibration+0x358>
 80053a4:	f5b4 7f48 	cmp.w	r4, #800	; 0x320
 80053a8:	bf8c      	ite	hi
 80053aa:	2600      	movhi	r6, #0
 80053ac:	2601      	movls	r6, #1
 80053ae:	f7ff f997 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80053b2:	2800      	cmp	r0, #0
 80053b4:	d144      	bne.n	8005440 <acc_cpd_cbank_and_vana_calibration+0x340>
 80053b6:	b98e      	cbnz	r6, 80053dc <acc_cpd_cbank_and_vana_calibration+0x2dc>
 80053b8:	f1bb 0f00 	cmp.w	fp, #0
 80053bc:	d10c      	bne.n	80053d8 <acc_cpd_cbank_and_vana_calibration+0x2d8>
 80053be:	f04f 0b01 	mov.w	fp, #1
 80053c2:	e780      	b.n	80052c6 <acc_cpd_cbank_and_vana_calibration+0x1c6>
 80053c4:	f7ff fe5e 	bl	8005084 <acc_rss_integration_log_level>
 80053c8:	2801      	cmp	r0, #1
 80053ca:	d9da      	bls.n	8005382 <acc_cpd_cbank_and_vana_calibration+0x282>
 80053cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053ce:	4a19      	ldr	r2, [pc, #100]	; (8005434 <acc_cpd_cbank_and_vana_calibration+0x334>)
 80053d0:	490f      	ldr	r1, [pc, #60]	; (8005410 <acc_cpd_cbank_and_vana_calibration+0x310>)
 80053d2:	2002      	movs	r0, #2
 80053d4:	4798      	blx	r3
 80053d6:	e7d4      	b.n	8005382 <acc_cpd_cbank_and_vana_calibration+0x282>
 80053d8:	4c0b      	ldr	r4, [pc, #44]	; (8005408 <acc_cpd_cbank_and_vana_calibration+0x308>)
 80053da:	e754      	b.n	8005286 <acc_cpd_cbank_and_vana_calibration+0x186>
 80053dc:	9b06      	ldr	r3, [sp, #24]
 80053de:	f883 9004 	strb.w	r9, [r3, #4]
 80053e2:	f7ff fe4f 	bl	8005084 <acc_rss_integration_log_level>
 80053e6:	2801      	cmp	r0, #1
 80053e8:	f67f af0b 	bls.w	8005202 <acc_cpd_cbank_and_vana_calibration+0x102>
 80053ec:	9906      	ldr	r1, [sp, #24]
 80053ee:	4a06      	ldr	r2, [pc, #24]	; (8005408 <acc_cpd_cbank_and_vana_calibration+0x308>)
 80053f0:	790b      	ldrb	r3, [r1, #4]
 80053f2:	6b54      	ldr	r4, [r2, #52]	; 0x34
 80053f4:	9300      	str	r3, [sp, #0]
 80053f6:	680b      	ldr	r3, [r1, #0]
 80053f8:	4a0f      	ldr	r2, [pc, #60]	; (8005438 <acc_cpd_cbank_and_vana_calibration+0x338>)
 80053fa:	4905      	ldr	r1, [pc, #20]	; (8005410 <acc_cpd_cbank_and_vana_calibration+0x310>)
 80053fc:	2002      	movs	r0, #2
 80053fe:	47a0      	blx	r4
 8005400:	e6ff      	b.n	8005202 <acc_cpd_cbank_and_vana_calibration+0x102>
 8005402:	bf00      	nop
 8005404:	08008d58 	.word	0x08008d58
 8005408:	20000358 	.word	0x20000358
 800540c:	0800addc 	.word	0x0800addc
 8005410:	0800adbc 	.word	0x0800adbc
 8005414:	0800ad78 	.word	0x0800ad78
 8005418:	0800ae10 	.word	0x0800ae10
 800541c:	0800ae28 	.word	0x0800ae28
 8005420:	0800af10 	.word	0x0800af10
 8005424:	0800c26c 	.word	0x0800c26c
 8005428:	0800aee4 	.word	0x0800aee4
 800542c:	0800ae5c 	.word	0x0800ae5c
 8005430:	0800ae9c 	.word	0x0800ae9c
 8005434:	0800aeb4 	.word	0x0800aeb4
 8005438:	0800af28 	.word	0x0800af28
 800543c:	080044e5 	.word	0x080044e5
 8005440:	f7ff fe20 	bl	8005084 <acc_rss_integration_log_level>
 8005444:	2801      	cmp	r0, #1
 8005446:	d9b6      	bls.n	80053b6 <acc_cpd_cbank_and_vana_calibration+0x2b6>
 8005448:	9400      	str	r4, [sp, #0]
 800544a:	4643      	mov	r3, r8
 800544c:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 800544e:	4a08      	ldr	r2, [pc, #32]	; (8005470 <acc_cpd_cbank_and_vana_calibration+0x370>)
 8005450:	4908      	ldr	r1, [pc, #32]	; (8005474 <acc_cpd_cbank_and_vana_calibration+0x374>)
 8005452:	2002      	movs	r0, #2
 8005454:	47a0      	blx	r4
 8005456:	e7ae      	b.n	80053b6 <acc_cpd_cbank_and_vana_calibration+0x2b6>
 8005458:	f7ff f942 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 800545c:	2800      	cmp	r0, #0
 800545e:	d0ab      	beq.n	80053b8 <acc_cpd_cbank_and_vana_calibration+0x2b8>
 8005460:	f7ff fe10 	bl	8005084 <acc_rss_integration_log_level>
 8005464:	2801      	cmp	r0, #1
 8005466:	bf88      	it	hi
 8005468:	2600      	movhi	r6, #0
 800546a:	d8ed      	bhi.n	8005448 <acc_cpd_cbank_and_vana_calibration+0x348>
 800546c:	e7a4      	b.n	80053b8 <acc_cpd_cbank_and_vana_calibration+0x2b8>
 800546e:	bf00      	nop
 8005470:	0800aecc 	.word	0x0800aecc
 8005474:	0800adbc 	.word	0x0800adbc

08005478 <acc_cpd_clock_test>:
 8005478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800547c:	461e      	mov	r6, r3
 800547e:	6915      	ldr	r5, [r2, #16]
 8005480:	2302      	movs	r3, #2
 8005482:	b084      	sub	sp, #16
 8005484:	4614      	mov	r4, r2
 8005486:	4607      	mov	r7, r0
 8005488:	4688      	mov	r8, r1
 800548a:	7033      	strb	r3, [r6, #0]
 800548c:	7073      	strb	r3, [r6, #1]
 800548e:	b10d      	cbz	r5, 8005494 <acc_cpd_clock_test+0x1c>
 8005490:	782b      	ldrb	r3, [r5, #0]
 8005492:	b963      	cbnz	r3, 80054ae <acc_cpd_clock_test+0x36>
 8005494:	89a3      	ldrh	r3, [r4, #12]
 8005496:	3b02      	subs	r3, #2
 8005498:	2b04      	cmp	r3, #4
 800549a:	d93c      	bls.n	8005516 <acc_cpd_clock_test+0x9e>
 800549c:	4b25      	ldr	r3, [pc, #148]	; (8005534 <acc_cpd_clock_test+0xbc>)
 800549e:	4a26      	ldr	r2, [pc, #152]	; (8005538 <acc_cpd_clock_test+0xc0>)
 80054a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a2:	4926      	ldr	r1, [pc, #152]	; (800553c <acc_cpd_clock_test+0xc4>)
 80054a4:	2000      	movs	r0, #0
 80054a6:	4798      	blx	r3
 80054a8:	2303      	movs	r3, #3
 80054aa:	7033      	strb	r3, [r6, #0]
 80054ac:	b10d      	cbz	r5, 80054b2 <acc_cpd_clock_test+0x3a>
 80054ae:	786b      	ldrb	r3, [r5, #1]
 80054b0:	bb03      	cbnz	r3, 80054f4 <acc_cpd_clock_test+0x7c>
 80054b2:	89a2      	ldrh	r2, [r4, #12]
 80054b4:	6823      	ldr	r3, [r4, #0]
 80054b6:	f8ad 200c 	strh.w	r2, [sp, #12]
 80054ba:	88a2      	ldrh	r2, [r4, #4]
 80054bc:	9300      	str	r3, [sp, #0]
 80054be:	f8ad 2006 	strh.w	r2, [sp, #6]
 80054c2:	88e3      	ldrh	r3, [r4, #6]
 80054c4:	8922      	ldrh	r2, [r4, #8]
 80054c6:	f8ad 3004 	strh.w	r3, [sp, #4]
 80054ca:	8965      	ldrh	r5, [r4, #10]
 80054cc:	89e3      	ldrh	r3, [r4, #14]
 80054ce:	f8ad 2008 	strh.w	r2, [sp, #8]
 80054d2:	4641      	mov	r1, r8
 80054d4:	4638      	mov	r0, r7
 80054d6:	466a      	mov	r2, sp
 80054d8:	f8ad 500a 	strh.w	r5, [sp, #10]
 80054dc:	f8ad 300e 	strh.w	r3, [sp, #14]
 80054e0:	f000 fd6c 	bl	8005fbc <acc_cpd_refclk_stability_test>
 80054e4:	b950      	cbnz	r0, 80054fc <acc_cpd_clock_test+0x84>
 80054e6:	4b13      	ldr	r3, [pc, #76]	; (8005534 <acc_cpd_clock_test+0xbc>)
 80054e8:	4a15      	ldr	r2, [pc, #84]	; (8005540 <acc_cpd_clock_test+0xc8>)
 80054ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054ec:	4913      	ldr	r1, [pc, #76]	; (800553c <acc_cpd_clock_test+0xc4>)
 80054ee:	4798      	blx	r3
 80054f0:	2303      	movs	r3, #3
 80054f2:	7073      	strb	r3, [r6, #1]
 80054f4:	2001      	movs	r0, #1
 80054f6:	b004      	add	sp, #16
 80054f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054fc:	f7ff fdc2 	bl	8005084 <acc_rss_integration_log_level>
 8005500:	2801      	cmp	r0, #1
 8005502:	d905      	bls.n	8005510 <acc_cpd_clock_test+0x98>
 8005504:	4b0b      	ldr	r3, [pc, #44]	; (8005534 <acc_cpd_clock_test+0xbc>)
 8005506:	4a0f      	ldr	r2, [pc, #60]	; (8005544 <acc_cpd_clock_test+0xcc>)
 8005508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800550a:	490c      	ldr	r1, [pc, #48]	; (800553c <acc_cpd_clock_test+0xc4>)
 800550c:	2002      	movs	r0, #2
 800550e:	4798      	blx	r3
 8005510:	2300      	movs	r3, #0
 8005512:	7073      	strb	r3, [r6, #1]
 8005514:	e7ee      	b.n	80054f4 <acc_cpd_clock_test+0x7c>
 8005516:	f7ff fdb5 	bl	8005084 <acc_rss_integration_log_level>
 800551a:	2801      	cmp	r0, #1
 800551c:	d905      	bls.n	800552a <acc_cpd_clock_test+0xb2>
 800551e:	4b05      	ldr	r3, [pc, #20]	; (8005534 <acc_cpd_clock_test+0xbc>)
 8005520:	4a09      	ldr	r2, [pc, #36]	; (8005548 <acc_cpd_clock_test+0xd0>)
 8005522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005524:	4905      	ldr	r1, [pc, #20]	; (800553c <acc_cpd_clock_test+0xc4>)
 8005526:	2002      	movs	r0, #2
 8005528:	4798      	blx	r3
 800552a:	2300      	movs	r3, #0
 800552c:	7033      	strb	r3, [r6, #0]
 800552e:	2d00      	cmp	r5, #0
 8005530:	d1bd      	bne.n	80054ae <acc_cpd_clock_test+0x36>
 8005532:	e7be      	b.n	80054b2 <acc_cpd_clock_test+0x3a>
 8005534:	20000358 	.word	0x20000358
 8005538:	0800af3c 	.word	0x0800af3c
 800553c:	0800af54 	.word	0x0800af54
 8005540:	0800af90 	.word	0x0800af90
 8005544:	0800af7c 	.word	0x0800af7c
 8005548:	0800af64 	.word	0x0800af64

0800554c <acc_cpd_communication_test>:
 800554c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005550:	ed2d 8b02 	vpush	{d8}
 8005554:	4615      	mov	r5, r2
 8005556:	b09b      	sub	sp, #108	; 0x6c
 8005558:	2400      	movs	r4, #0
 800555a:	920b      	str	r2, [sp, #44]	; 0x2c
 800555c:	9110      	str	r1, [sp, #64]	; 0x40
 800555e:	461a      	mov	r2, r3
 8005560:	68a9      	ldr	r1, [r5, #8]
 8005562:	9308      	str	r3, [sp, #32]
 8005564:	9107      	str	r1, [sp, #28]
 8005566:	2302      	movs	r3, #2
 8005568:	7013      	strb	r3, [r2, #0]
 800556a:	7053      	strb	r3, [r2, #1]
 800556c:	7093      	strb	r3, [r2, #2]
 800556e:	70d3      	strb	r3, [r2, #3]
 8005570:	7113      	strb	r3, [r2, #4]
 8005572:	9b07      	ldr	r3, [sp, #28]
 8005574:	9406      	str	r4, [sp, #24]
 8005576:	900a      	str	r0, [sp, #40]	; 0x28
 8005578:	f8df a374 	ldr.w	sl, [pc, #884]	; 80058f0 <acc_cpd_communication_test+0x3a4>
 800557c:	940e      	str	r4, [sp, #56]	; 0x38
 800557e:	46a1      	mov	r9, r4
 8005580:	9409      	str	r4, [sp, #36]	; 0x24
 8005582:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
 8005586:	9411      	str	r4, [sp, #68]	; 0x44
 8005588:	b33b      	cbz	r3, 80055da <acc_cpd_communication_test+0x8e>
 800558a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800558e:	5c9b      	ldrb	r3, [r3, r2]
 8005590:	b9d3      	cbnz	r3, 80055c8 <acc_cpd_communication_test+0x7c>
 8005592:	9b06      	ldr	r3, [sp, #24]
 8005594:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005596:	3b01      	subs	r3, #1
 8005598:	f8d2 b000 	ldr.w	fp, [r2]
 800559c:	2b03      	cmp	r3, #3
 800559e:	f200 8118 	bhi.w	80057d2 <acc_cpd_communication_test+0x286>
 80055a2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80055a6:	00d5      	.short	0x00d5
 80055a8:	0030004a 	.word	0x0030004a
 80055ac:	01bc      	.short	0x01bc
 80055ae:	f7ff fd69 	bl	8005084 <acc_rss_integration_log_level>
 80055b2:	2801      	cmp	r0, #1
 80055b4:	d905      	bls.n	80055c2 <acc_cpd_communication_test+0x76>
 80055b6:	f8da 3034 	ldr.w	r3, [sl, #52]	; 0x34
 80055ba:	4ac3      	ldr	r2, [pc, #780]	; (80058c8 <acc_cpd_communication_test+0x37c>)
 80055bc:	49c3      	ldr	r1, [pc, #780]	; (80058cc <acc_cpd_communication_test+0x380>)
 80055be:	2002      	movs	r0, #2
 80055c0:	4798      	blx	r3
 80055c2:	9a08      	ldr	r2, [sp, #32]
 80055c4:	2300      	movs	r3, #0
 80055c6:	7013      	strb	r3, [r2, #0]
 80055c8:	9b06      	ldr	r3, [sp, #24]
 80055ca:	2b04      	cmp	r3, #4
 80055cc:	d00d      	beq.n	80055ea <acc_cpd_communication_test+0x9e>
 80055ce:	9b06      	ldr	r3, [sp, #24]
 80055d0:	3301      	adds	r3, #1
 80055d2:	9306      	str	r3, [sp, #24]
 80055d4:	9b07      	ldr	r3, [sp, #28]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d1d7      	bne.n	800558a <acc_cpd_communication_test+0x3e>
 80055da:	4bbd      	ldr	r3, [pc, #756]	; (80058d0 <acc_cpd_communication_test+0x384>)
 80055dc:	9a06      	ldr	r2, [sp, #24]
 80055de:	5cd3      	ldrb	r3, [r2, r3]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d0d6      	beq.n	8005592 <acc_cpd_communication_test+0x46>
 80055e4:	9b06      	ldr	r3, [sp, #24]
 80055e6:	2b04      	cmp	r3, #4
 80055e8:	d1f1      	bne.n	80055ce <acc_cpd_communication_test+0x82>
 80055ea:	9b08      	ldr	r3, [sp, #32]
 80055ec:	785b      	ldrb	r3, [r3, #1]
 80055ee:	b923      	cbnz	r3, 80055fa <acc_cpd_communication_test+0xae>
 80055f0:	9b08      	ldr	r3, [sp, #32]
 80055f2:	789b      	ldrb	r3, [r3, #2]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	f000 8106 	beq.w	8005806 <acc_cpd_communication_test+0x2ba>
 80055fa:	2001      	movs	r0, #1
 80055fc:	b01b      	add	sp, #108	; 0x6c
 80055fe:	ecbd 8b02 	vpop	{d8}
 8005602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005606:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005608:	9910      	ldr	r1, [sp, #64]	; 0x40
 800560a:	6858      	ldr	r0, [r3, #4]
 800560c:	7b1c      	ldrb	r4, [r3, #12]
 800560e:	9017      	str	r0, [sp, #92]	; 0x5c
 8005610:	ab14      	add	r3, sp, #80	; 0x50
 8005612:	aa16      	add	r2, sp, #88	; 0x58
 8005614:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005616:	f8cd b058 	str.w	fp, [sp, #88]	; 0x58
 800561a:	f88d 4060 	strb.w	r4, [sp, #96]	; 0x60
 800561e:	f000 fab5 	bl	8005b8c <acc_cpd_interrupt_test>
 8005622:	2800      	cmp	r0, #0
 8005624:	f040 81db 	bne.w	80059de <acc_cpd_communication_test+0x492>
 8005628:	f8da 3034 	ldr.w	r3, [sl, #52]	; 0x34
 800562c:	4aa9      	ldr	r2, [pc, #676]	; (80058d4 <acc_cpd_communication_test+0x388>)
 800562e:	49a7      	ldr	r1, [pc, #668]	; (80058cc <acc_cpd_communication_test+0x380>)
 8005630:	4798      	blx	r3
 8005632:	9a08      	ldr	r2, [sp, #32]
 8005634:	2303      	movs	r3, #3
 8005636:	70d3      	strb	r3, [r2, #3]
 8005638:	e7c9      	b.n	80055ce <acc_cpd_communication_test+0x82>
 800563a:	4ba7      	ldr	r3, [pc, #668]	; (80058d8 <acc_cpd_communication_test+0x38c>)
 800563c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800563e:	ac1a      	add	r4, sp, #104	; 0x68
 8005640:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 8005644:	22f7      	movs	r2, #247	; 0xf7
 8005646:	49a5      	ldr	r1, [pc, #660]	; (80058dc <acc_cpd_communication_test+0x390>)
 8005648:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800564c:	f7ff fcbe 	bl	8004fcc <acc_rss_integration_mem_alloc_debug>
 8005650:	900c      	str	r0, [sp, #48]	; 0x30
 8005652:	2800      	cmp	r0, #0
 8005654:	f000 81bf 	beq.w	80059d6 <acc_cpd_communication_test+0x48a>
 8005658:	2300      	movs	r3, #0
 800565a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800565c:	e9cd 3314 	strd	r3, r3, [sp, #80]	; 0x50
 8005660:	1f11      	subs	r1, r2, #4
 8005662:	910e      	str	r1, [sp, #56]	; 0x38
 8005664:	f003 0203 	and.w	r2, r3, #3
 8005668:	a81a      	add	r0, sp, #104	; 0x68
 800566a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800566e:	3301      	adds	r3, #1
 8005670:	f852 2c10 	ldr.w	r2, [r2, #-16]
 8005674:	f841 2f04 	str.w	r2, [r1, #4]!
 8005678:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800567c:	d1f2      	bne.n	8005664 <acc_cpd_communication_test+0x118>
 800567e:	f7ff fcfb 	bl	8005078 <acc_rss_integration_get_time>
 8005682:	2300      	movs	r3, #0
 8005684:	9309      	str	r3, [sp, #36]	; 0x24
 8005686:	ab14      	add	r3, sp, #80	; 0x50
 8005688:	900d      	str	r0, [sp, #52]	; 0x34
 800568a:	930f      	str	r3, [sp, #60]	; 0x3c
 800568c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800568e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005690:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8005692:	f8df 926c 	ldr.w	r9, [pc, #620]	; 8005900 <acc_cpd_communication_test+0x3b4>
 8005696:	f8df 8234 	ldr.w	r8, [pc, #564]	; 80058cc <acc_cpd_communication_test+0x380>
 800569a:	f44f 7400 	mov.w	r4, #512	; 0x200
 800569e:	e9cd 4500 	strd	r4, r5, [sp]
 80056a2:	4631      	mov	r1, r6
 80056a4:	463b      	mov	r3, r7
 80056a6:	2200      	movs	r2, #0
 80056a8:	4658      	mov	r0, fp
 80056aa:	f7fe fe85 	bl	80043b8 <acc_sensor_r2_buffer_write>
 80056ae:	e9cd 4500 	strd	r4, r5, [sp]
 80056b2:	4631      	mov	r1, r6
 80056b4:	463b      	mov	r3, r7
 80056b6:	2200      	movs	r2, #0
 80056b8:	4658      	mov	r0, fp
 80056ba:	f7fe febd 	bl	8004438 <acc_sensor_r2_buffer_raw_read>
 80056be:	2600      	movs	r6, #0
 80056c0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80056c2:	9605      	str	r6, [sp, #20]
 80056c4:	4634      	mov	r4, r6
 80056c6:	aa1a      	add	r2, sp, #104	; 0x68
 80056c8:	f004 0303 	and.w	r3, r4, #3
 80056cc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80056d0:	f855 2f04 	ldr.w	r2, [r5, #4]!
 80056d4:	f853 7c10 	ldr.w	r7, [r3, #-16]
 80056d8:	f027 477f 	bic.w	r7, r7, #4278190080	; 0xff000000
 80056dc:	4297      	cmp	r7, r2
 80056de:	d011      	beq.n	8005704 <acc_cpd_communication_test+0x1b8>
 80056e0:	f7ff fcd0 	bl	8005084 <acc_rss_integration_log_level>
 80056e4:	2803      	cmp	r0, #3
 80056e6:	4623      	mov	r3, r4
 80056e8:	464a      	mov	r2, r9
 80056ea:	4641      	mov	r1, r8
 80056ec:	f04f 0004 	mov.w	r0, #4
 80056f0:	d905      	bls.n	80056fe <acc_cpd_communication_test+0x1b2>
 80056f2:	682e      	ldr	r6, [r5, #0]
 80056f4:	e9cd 7600 	strd	r7, r6, [sp]
 80056f8:	f8da 7034 	ldr.w	r7, [sl, #52]	; 0x34
 80056fc:	47b8      	blx	r7
 80056fe:	9b05      	ldr	r3, [sp, #20]
 8005700:	3301      	adds	r3, #1
 8005702:	9305      	str	r3, [sp, #20]
 8005704:	3401      	adds	r4, #1
 8005706:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800570a:	d1dc      	bne.n	80056c6 <acc_cpd_communication_test+0x17a>
 800570c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800570e:	9e05      	ldr	r6, [sp, #20]
 8005710:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005714:	9309      	str	r3, [sp, #36]	; 0x24
 8005716:	f7ff fcaf 	bl	8005078 <acc_rss_integration_get_time>
 800571a:	2e00      	cmp	r6, #0
 800571c:	f040 8128 	bne.w	8005970 <acc_cpd_communication_test+0x424>
 8005720:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005722:	eba0 0903 	sub.w	r9, r0, r3
 8005726:	f1b9 0f13 	cmp.w	r9, #19
 800572a:	d9af      	bls.n	800568c <acc_cpd_communication_test+0x140>
 800572c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800572e:	9309      	str	r3, [sp, #36]	; 0x24
 8005730:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005732:	930e      	str	r3, [sp, #56]	; 0x38
 8005734:	f7ff fca6 	bl	8005084 <acc_rss_integration_log_level>
 8005738:	2801      	cmp	r0, #1
 800573a:	d905      	bls.n	8005748 <acc_cpd_communication_test+0x1fc>
 800573c:	f8da 3034 	ldr.w	r3, [sl, #52]	; 0x34
 8005740:	4a67      	ldr	r2, [pc, #412]	; (80058e0 <acc_cpd_communication_test+0x394>)
 8005742:	4962      	ldr	r1, [pc, #392]	; (80058cc <acc_cpd_communication_test+0x380>)
 8005744:	2002      	movs	r0, #2
 8005746:	4798      	blx	r3
 8005748:	9a08      	ldr	r2, [sp, #32]
 800574a:	2300      	movs	r3, #0
 800574c:	7093      	strb	r3, [r2, #2]
 800574e:	e123      	b.n	8005998 <acc_cpd_communication_test+0x44c>
 8005750:	4b64      	ldr	r3, [pc, #400]	; (80058e4 <acc_cpd_communication_test+0x398>)
 8005752:	4f65      	ldr	r7, [pc, #404]	; (80058e8 <acc_cpd_communication_test+0x39c>)
 8005754:	2100      	movs	r1, #0
 8005756:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800575a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800575e:	f8ad 1050 	strh.w	r1, [sp, #80]	; 0x50
 8005762:	f7ff fc89 	bl	8005078 <acc_rss_integration_get_time>
 8005766:	2408      	movs	r4, #8
 8005768:	ab14      	add	r3, sp, #80	; 0x50
 800576a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800576e:	9005      	str	r0, [sp, #20]
 8005770:	46a1      	mov	r9, r4
 8005772:	4698      	mov	r8, r3
 8005774:	2600      	movs	r6, #0
 8005776:	4635      	mov	r5, r6
 8005778:	f64f 74ff 	movw	r4, #65535	; 0xffff
 800577c:	4622      	mov	r2, r4
 800577e:	2121      	movs	r1, #33	; 0x21
 8005780:	4658      	mov	r0, fp
 8005782:	f001 fbb3 	bl	8006eec <acc_sensor_reg_write>
 8005786:	4642      	mov	r2, r8
 8005788:	2121      	movs	r1, #33	; 0x21
 800578a:	4658      	mov	r0, fp
 800578c:	f001 fbac 	bl	8006ee8 <acc_sensor_reg_read>
 8005790:	f8bd 3050 	ldrh.w	r3, [sp, #80]	; 0x50
 8005794:	42a3      	cmp	r3, r4
 8005796:	f105 0501 	add.w	r5, r5, #1
 800579a:	d013      	beq.n	80057c4 <acc_cpd_communication_test+0x278>
 800579c:	f7ff fc72 	bl	8005084 <acc_rss_integration_log_level>
 80057a0:	f04f 0c04 	mov.w	ip, #4
 80057a4:	2803      	cmp	r0, #3
 80057a6:	462b      	mov	r3, r5
 80057a8:	463a      	mov	r2, r7
 80057aa:	4948      	ldr	r1, [pc, #288]	; (80058cc <acc_cpd_communication_test+0x380>)
 80057ac:	4660      	mov	r0, ip
 80057ae:	d908      	bls.n	80057c2 <acc_cpd_communication_test+0x276>
 80057b0:	f8bd e050 	ldrh.w	lr, [sp, #80]	; 0x50
 80057b4:	f8cd e008 	str.w	lr, [sp, #8]
 80057b8:	e9cd c400 	strd	ip, r4, [sp]
 80057bc:	f8da 4034 	ldr.w	r4, [sl, #52]	; 0x34
 80057c0:	47a0      	blx	r4
 80057c2:	3601      	adds	r6, #1
 80057c4:	2d04      	cmp	r5, #4
 80057c6:	f000 809d 	beq.w	8005904 <acc_cpd_communication_test+0x3b8>
 80057ca:	ab16      	add	r3, sp, #88	; 0x58
 80057cc:	f833 4015 	ldrh.w	r4, [r3, r5, lsl #1]
 80057d0:	e7d4      	b.n	800577c <acc_cpd_communication_test+0x230>
 80057d2:	aa1a      	add	r2, sp, #104	; 0x68
 80057d4:	2400      	movs	r4, #0
 80057d6:	f822 4d10 	strh.w	r4, [r2, #-16]!
 80057da:	4658      	mov	r0, fp
 80057dc:	4621      	mov	r1, r4
 80057de:	f001 fb83 	bl	8006ee8 <acc_sensor_reg_read>
 80057e2:	f8bd 2058 	ldrh.w	r2, [sp, #88]	; 0x58
 80057e6:	f241 1312 	movw	r3, #4370	; 0x1112
 80057ea:	429a      	cmp	r2, r3
 80057ec:	f43f aedf 	beq.w	80055ae <acc_cpd_communication_test+0x62>
 80057f0:	9200      	str	r2, [sp, #0]
 80057f2:	4620      	mov	r0, r4
 80057f4:	4a3d      	ldr	r2, [pc, #244]	; (80058ec <acc_cpd_communication_test+0x3a0>)
 80057f6:	f8da 4034 	ldr.w	r4, [sl, #52]	; 0x34
 80057fa:	4934      	ldr	r1, [pc, #208]	; (80058cc <acc_cpd_communication_test+0x380>)
 80057fc:	47a0      	blx	r4
 80057fe:	9a08      	ldr	r2, [sp, #32]
 8005800:	2303      	movs	r3, #3
 8005802:	7013      	strb	r3, [r2, #0]
 8005804:	e6e0      	b.n	80055c8 <acc_cpd_communication_test+0x7c>
 8005806:	eddd 6a11 	vldr	s13, [sp, #68]	; 0x44
 800580a:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
 800580e:	eeb8 6a66 	vcvt.f32.u32	s12, s13
 8005812:	eddd 6a0e 	vldr	s13, [sp, #56]	; 0x38
 8005816:	eef8 5a66 	vcvt.f32.u32	s11, s13
 800581a:	ee06 9a90 	vmov	s13, r9
 800581e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005822:	eef8 4a66 	vcvt.f32.u32	s9, s13
 8005826:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 800582a:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
 800582e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005832:	eeb8 5a66 	vcvt.f32.u32	s10, s13
 8005836:	ee26 4a25 	vmul.f32	s8, s12, s11
 800583a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800583e:	ee26 6a24 	vmul.f32	s12, s12, s9
 8005842:	ee27 7a24 	vmul.f32	s14, s14, s9
 8005846:	ee65 5a85 	vmul.f32	s11, s11, s10
 800584a:	ee67 7a85 	vmul.f32	s15, s15, s10
 800584e:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8005852:	ee37 7a65 	vsub.f32	s14, s14, s11
 8005856:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800585a:	eec7 8a26 	vdiv.f32	s17, s14, s13
 800585e:	ee87 8aa6 	vdiv.f32	s16, s15, s13
 8005862:	f7ff fc0f 	bl	8005084 <acc_rss_integration_log_level>
 8005866:	2801      	cmp	r0, #1
 8005868:	d911      	bls.n	800588e <acc_cpd_communication_test+0x342>
 800586a:	4b21      	ldr	r3, [pc, #132]	; (80058f0 <acc_cpd_communication_test+0x3a4>)
 800586c:	4a21      	ldr	r2, [pc, #132]	; (80058f4 <acc_cpd_communication_test+0x3a8>)
 800586e:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8005870:	4916      	ldr	r1, [pc, #88]	; (80058cc <acc_cpd_communication_test+0x380>)
 8005872:	2002      	movs	r0, #2
 8005874:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8005878:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800587c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8005880:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005884:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005888:	ee17 3a90 	vmov	r3, s15
 800588c:	47a0      	blx	r4
 800588e:	f7ff fbf9 	bl	8005084 <acc_rss_integration_log_level>
 8005892:	2801      	cmp	r0, #1
 8005894:	f67f aeb1 	bls.w	80055fa <acc_cpd_communication_test+0xae>
 8005898:	eddf 7a17 	vldr	s15, [pc, #92]	; 80058f8 <acc_cpd_communication_test+0x3ac>
 800589c:	4b14      	ldr	r3, [pc, #80]	; (80058f0 <acc_cpd_communication_test+0x3a4>)
 800589e:	4a17      	ldr	r2, [pc, #92]	; (80058fc <acc_cpd_communication_test+0x3b0>)
 80058a0:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 80058a2:	490a      	ldr	r1, [pc, #40]	; (80058cc <acc_cpd_communication_test+0x380>)
 80058a4:	ee68 7a27 	vmul.f32	s15, s16, s15
 80058a8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80058ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80058b0:	2002      	movs	r0, #2
 80058b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058b6:	ee17 3a90 	vmov	r3, s15
 80058ba:	47a0      	blx	r4
 80058bc:	2001      	movs	r0, #1
 80058be:	b01b      	add	sp, #108	; 0x6c
 80058c0:	ecbd 8b02 	vpop	{d8}
 80058c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058c8:	0800afa4 	.word	0x0800afa4
 80058cc:	0800afc0 	.word	0x0800afc0
 80058d0:	0800b278 	.word	0x0800b278
 80058d4:	0800b140 	.word	0x0800b140
 80058d8:	08008d3c 	.word	0x08008d3c
 80058dc:	0800b0ac 	.word	0x0800b0ac
 80058e0:	0800b11c 	.word	0x0800b11c
 80058e4:	aaaa5555 	.word	0xaaaa5555
 80058e8:	0800b018 	.word	0x0800b018
 80058ec:	0800afd8 	.word	0x0800afd8
 80058f0:	20000358 	.word	0x20000358
 80058f4:	0800b1c0 	.word	0x0800b1c0
 80058f8:	447a0000 	.word	0x447a0000
 80058fc:	0800b1e0 	.word	0x0800b1e0
 8005900:	0800b0cc 	.word	0x0800b0cc
 8005904:	f7ff fbb8 	bl	8005078 <acc_rss_integration_get_time>
 8005908:	eb09 0289 	add.w	r2, r9, r9, lsl #2
 800590c:	b9c6      	cbnz	r6, 8005940 <acc_cpd_communication_test+0x3f4>
 800590e:	9b05      	ldr	r3, [sp, #20]
 8005910:	1ac0      	subs	r0, r0, r3
 8005912:	2813      	cmp	r0, #19
 8005914:	f109 0308 	add.w	r3, r9, #8
 8005918:	d842      	bhi.n	80059a0 <acc_cpd_communication_test+0x454>
 800591a:	4699      	mov	r9, r3
 800591c:	e72a      	b.n	8005774 <acc_cpd_communication_test+0x228>
 800591e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005920:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005922:	4658      	mov	r0, fp
 8005924:	f000 f8a4 	bl	8005a70 <acc_cpd_hibernate_test>
 8005928:	2800      	cmp	r0, #0
 800592a:	f040 8081 	bne.w	8005a30 <acc_cpd_communication_test+0x4e4>
 800592e:	4b47      	ldr	r3, [pc, #284]	; (8005a4c <acc_cpd_communication_test+0x500>)
 8005930:	4a47      	ldr	r2, [pc, #284]	; (8005a50 <acc_cpd_communication_test+0x504>)
 8005932:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005934:	4947      	ldr	r1, [pc, #284]	; (8005a54 <acc_cpd_communication_test+0x508>)
 8005936:	4798      	blx	r3
 8005938:	9a08      	ldr	r2, [sp, #32]
 800593a:	2303      	movs	r3, #3
 800593c:	7113      	strb	r3, [r2, #4]
 800593e:	e654      	b.n	80055ea <acc_cpd_communication_test+0x9e>
 8005940:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8005944:	9211      	str	r2, [sp, #68]	; 0x44
 8005946:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800594a:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 800594e:	f7ff fb93 	bl	8005078 <acc_rss_integration_get_time>
 8005952:	eba0 0308 	sub.w	r3, r0, r8
 8005956:	9312      	str	r3, [sp, #72]	; 0x48
 8005958:	4a3f      	ldr	r2, [pc, #252]	; (8005a58 <acc_cpd_communication_test+0x50c>)
 800595a:	9500      	str	r5, [sp, #0]
 800595c:	4633      	mov	r3, r6
 800595e:	f8da 4034 	ldr.w	r4, [sl, #52]	; 0x34
 8005962:	493c      	ldr	r1, [pc, #240]	; (8005a54 <acc_cpd_communication_test+0x508>)
 8005964:	2000      	movs	r0, #0
 8005966:	47a0      	blx	r4
 8005968:	9a08      	ldr	r2, [sp, #32]
 800596a:	2303      	movs	r3, #3
 800596c:	7053      	strb	r3, [r2, #1]
 800596e:	e62e      	b.n	80055ce <acc_cpd_communication_test+0x82>
 8005970:	4681      	mov	r9, r0
 8005972:	9814      	ldr	r0, [sp, #80]	; 0x50
 8005974:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005976:	9009      	str	r0, [sp, #36]	; 0x24
 8005978:	9815      	ldr	r0, [sp, #84]	; 0x54
 800597a:	9300      	str	r3, [sp, #0]
 800597c:	4a37      	ldr	r2, [pc, #220]	; (8005a5c <acc_cpd_communication_test+0x510>)
 800597e:	900e      	str	r0, [sp, #56]	; 0x38
 8005980:	4633      	mov	r3, r6
 8005982:	f8da 4034 	ldr.w	r4, [sl, #52]	; 0x34
 8005986:	4933      	ldr	r1, [pc, #204]	; (8005a54 <acc_cpd_communication_test+0x508>)
 8005988:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800598a:	2000      	movs	r0, #0
 800598c:	47a0      	blx	r4
 800598e:	9a08      	ldr	r2, [sp, #32]
 8005990:	2303      	movs	r3, #3
 8005992:	eba9 0905 	sub.w	r9, r9, r5
 8005996:	7093      	strb	r3, [r2, #2]
 8005998:	980c      	ldr	r0, [sp, #48]	; 0x30
 800599a:	f7ff fb5b 	bl	8005054 <acc_rss_integration_mem_free>
 800599e:	e616      	b.n	80055ce <acc_cpd_communication_test+0x82>
 80059a0:	9211      	str	r2, [sp, #68]	; 0x44
 80059a2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80059a6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80059aa:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 80059ae:	f7ff fb63 	bl	8005078 <acc_rss_integration_get_time>
 80059b2:	4604      	mov	r4, r0
 80059b4:	f7ff fb66 	bl	8005084 <acc_rss_integration_log_level>
 80059b8:	2801      	cmp	r0, #1
 80059ba:	d905      	bls.n	80059c8 <acc_cpd_communication_test+0x47c>
 80059bc:	f8da 3034 	ldr.w	r3, [sl, #52]	; 0x34
 80059c0:	4a27      	ldr	r2, [pc, #156]	; (8005a60 <acc_cpd_communication_test+0x514>)
 80059c2:	4924      	ldr	r1, [pc, #144]	; (8005a54 <acc_cpd_communication_test+0x508>)
 80059c4:	2002      	movs	r0, #2
 80059c6:	4798      	blx	r3
 80059c8:	eba4 0208 	sub.w	r2, r4, r8
 80059cc:	9212      	str	r2, [sp, #72]	; 0x48
 80059ce:	9a08      	ldr	r2, [sp, #32]
 80059d0:	2300      	movs	r3, #0
 80059d2:	7053      	strb	r3, [r2, #1]
 80059d4:	e5fb      	b.n	80055ce <acc_cpd_communication_test+0x82>
 80059d6:	9a08      	ldr	r2, [sp, #32]
 80059d8:	2303      	movs	r3, #3
 80059da:	7093      	strb	r3, [r2, #2]
 80059dc:	e5f7      	b.n	80055ce <acc_cpd_communication_test+0x82>
 80059de:	f7ff fb51 	bl	8005084 <acc_rss_integration_log_level>
 80059e2:	2801      	cmp	r0, #1
 80059e4:	d905      	bls.n	80059f2 <acc_cpd_communication_test+0x4a6>
 80059e6:	f8da 3034 	ldr.w	r3, [sl, #52]	; 0x34
 80059ea:	4a1e      	ldr	r2, [pc, #120]	; (8005a64 <acc_cpd_communication_test+0x518>)
 80059ec:	4919      	ldr	r1, [pc, #100]	; (8005a54 <acc_cpd_communication_test+0x508>)
 80059ee:	2002      	movs	r0, #2
 80059f0:	4798      	blx	r3
 80059f2:	9b08      	ldr	r3, [sp, #32]
 80059f4:	2400      	movs	r4, #0
 80059f6:	70dc      	strb	r4, [r3, #3]
 80059f8:	f7ff fb44 	bl	8005084 <acc_rss_integration_log_level>
 80059fc:	2801      	cmp	r0, #1
 80059fe:	d908      	bls.n	8005a12 <acc_cpd_communication_test+0x4c6>
 8005a00:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005a02:	9300      	str	r3, [sp, #0]
 8005a04:	4a18      	ldr	r2, [pc, #96]	; (8005a68 <acc_cpd_communication_test+0x51c>)
 8005a06:	4913      	ldr	r1, [pc, #76]	; (8005a54 <acc_cpd_communication_test+0x508>)
 8005a08:	4623      	mov	r3, r4
 8005a0a:	2002      	movs	r0, #2
 8005a0c:	f8da 4034 	ldr.w	r4, [sl, #52]	; 0x34
 8005a10:	47a0      	blx	r4
 8005a12:	f7ff fb37 	bl	8005084 <acc_rss_integration_log_level>
 8005a16:	2801      	cmp	r0, #1
 8005a18:	f67f add9 	bls.w	80055ce <acc_cpd_communication_test+0x82>
 8005a1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005a1e:	9300      	str	r3, [sp, #0]
 8005a20:	f8da 4034 	ldr.w	r4, [sl, #52]	; 0x34
 8005a24:	4a10      	ldr	r2, [pc, #64]	; (8005a68 <acc_cpd_communication_test+0x51c>)
 8005a26:	490b      	ldr	r1, [pc, #44]	; (8005a54 <acc_cpd_communication_test+0x508>)
 8005a28:	2301      	movs	r3, #1
 8005a2a:	2002      	movs	r0, #2
 8005a2c:	47a0      	blx	r4
 8005a2e:	e5ce      	b.n	80055ce <acc_cpd_communication_test+0x82>
 8005a30:	f7ff fb28 	bl	8005084 <acc_rss_integration_log_level>
 8005a34:	2801      	cmp	r0, #1
 8005a36:	d905      	bls.n	8005a44 <acc_cpd_communication_test+0x4f8>
 8005a38:	4b04      	ldr	r3, [pc, #16]	; (8005a4c <acc_cpd_communication_test+0x500>)
 8005a3a:	4a0c      	ldr	r2, [pc, #48]	; (8005a6c <acc_cpd_communication_test+0x520>)
 8005a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a3e:	4905      	ldr	r1, [pc, #20]	; (8005a54 <acc_cpd_communication_test+0x508>)
 8005a40:	2002      	movs	r0, #2
 8005a42:	4798      	blx	r3
 8005a44:	9a08      	ldr	r2, [sp, #32]
 8005a46:	2300      	movs	r3, #0
 8005a48:	7113      	strb	r3, [r2, #4]
 8005a4a:	e5ce      	b.n	80055ea <acc_cpd_communication_test+0x9e>
 8005a4c:	20000358 	.word	0x20000358
 8005a50:	0800b190 	.word	0x0800b190
 8005a54:	0800afc0 	.word	0x0800afc0
 8005a58:	0800b1fc 	.word	0x0800b1fc
 8005a5c:	0800b23c 	.word	0x0800b23c
 8005a60:	0800b084 	.word	0x0800b084
 8005a64:	0800b158 	.word	0x0800b158
 8005a68:	0800b170 	.word	0x0800b170
 8005a6c:	0800b1a8 	.word	0x0800b1a8

08005a70 <acc_cpd_hibernate_test>:
 8005a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a74:	b084      	sub	sp, #16
 8005a76:	ab03      	add	r3, sp, #12
 8005a78:	9300      	str	r3, [sp, #0]
 8005a7a:	2400      	movs	r4, #0
 8005a7c:	ab02      	add	r3, sp, #8
 8005a7e:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8005a82:	4606      	mov	r6, r0
 8005a84:	460f      	mov	r7, r1
 8005a86:	f7fe fec1 	bl	800480c <acc_sensor_protocol_r2_prepare_load>
 8005a8a:	b328      	cbz	r0, 8005ad8 <acc_cpd_hibernate_test+0x68>
 8005a8c:	9b03      	ldr	r3, [sp, #12]
 8005a8e:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8005b30 <acc_cpd_hibernate_test+0xc0>
 8005a92:	9902      	ldr	r1, [sp, #8]
 8005a94:	f5c4 7554 	rsb	r5, r4, #848	; 0x350
 8005a98:	429d      	cmp	r5, r3
 8005a9a:	bf28      	it	cs
 8005a9c:	461d      	movcs	r5, r3
 8005a9e:	eb08 0004 	add.w	r0, r8, r4
 8005aa2:	462a      	mov	r2, r5
 8005aa4:	f001 feb6 	bl	8007814 <acc_confprogram_copy>
 8005aa8:	462b      	mov	r3, r5
 8005aaa:	f3c4 018f 	ubfx	r1, r4, #2, #16
 8005aae:	463a      	mov	r2, r7
 8005ab0:	4630      	mov	r0, r6
 8005ab2:	f7fe fd3d 	bl	8004530 <acc_sensor_r2_load_confmem>
 8005ab6:	9b03      	ldr	r3, [sp, #12]
 8005ab8:	441c      	add	r4, r3
 8005aba:	f5b4 7f54 	cmp.w	r4, #848	; 0x350
 8005abe:	d3e8      	bcc.n	8005a92 <acc_cpd_hibernate_test+0x22>
 8005ac0:	2144      	movs	r1, #68	; 0x44
 8005ac2:	4630      	mov	r0, r6
 8005ac4:	f7fe ff04 	bl	80048d0 <acc_sensor_protocol_r2_run_program>
 8005ac8:	4605      	mov	r5, r0
 8005aca:	b978      	cbnz	r0, 8005aec <acc_cpd_hibernate_test+0x7c>
 8005acc:	4b14      	ldr	r3, [pc, #80]	; (8005b20 <acc_cpd_hibernate_test+0xb0>)
 8005ace:	4a15      	ldr	r2, [pc, #84]	; (8005b24 <acc_cpd_hibernate_test+0xb4>)
 8005ad0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ad2:	4915      	ldr	r1, [pc, #84]	; (8005b28 <acc_cpd_hibernate_test+0xb8>)
 8005ad4:	4798      	blx	r3
 8005ad6:	e005      	b.n	8005ae4 <acc_cpd_hibernate_test+0x74>
 8005ad8:	4b11      	ldr	r3, [pc, #68]	; (8005b20 <acc_cpd_hibernate_test+0xb0>)
 8005ada:	4a14      	ldr	r2, [pc, #80]	; (8005b2c <acc_cpd_hibernate_test+0xbc>)
 8005adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ade:	4912      	ldr	r1, [pc, #72]	; (8005b28 <acc_cpd_hibernate_test+0xb8>)
 8005ae0:	4605      	mov	r5, r0
 8005ae2:	4798      	blx	r3
 8005ae4:	4628      	mov	r0, r5
 8005ae6:	b004      	add	sp, #16
 8005ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005aec:	2301      	movs	r3, #1
 8005aee:	220b      	movs	r2, #11
 8005af0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8005af4:	4630      	mov	r0, r6
 8005af6:	f7ff f85b 	bl	8004bb0 <acc_sensor_protocol_r2_wait_for_specific_event>
 8005afa:	4605      	mov	r5, r0
 8005afc:	2800      	cmp	r0, #0
 8005afe:	d0f1      	beq.n	8005ae4 <acc_cpd_hibernate_test+0x74>
 8005b00:	4630      	mov	r0, r6
 8005b02:	f7ff fa3f 	bl	8004f84 <acc_rss_integration_sensor_device_hibernate_enter>
 8005b06:	4630      	mov	r0, r6
 8005b08:	f7ff fa44 	bl	8004f94 <acc_rss_integration_sensor_device_hibernate_exit>
 8005b0c:	4630      	mov	r0, r6
 8005b0e:	2301      	movs	r3, #1
 8005b10:	2202      	movs	r2, #2
 8005b12:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8005b16:	f7ff f84b 	bl	8004bb0 <acc_sensor_protocol_r2_wait_for_specific_event>
 8005b1a:	4605      	mov	r5, r0
 8005b1c:	e7e2      	b.n	8005ae4 <acc_cpd_hibernate_test+0x74>
 8005b1e:	bf00      	nop
 8005b20:	20000358 	.word	0x20000358
 8005b24:	0800b2cc 	.word	0x0800b2cc
 8005b28:	0800b2b8 	.word	0x0800b2b8
 8005b2c:	0800b280 	.word	0x0800b280
 8005b30:	0800983c 	.word	0x0800983c

08005b34 <wait_for_event.constprop.2>:
 8005b34:	b530      	push	{r4, r5, lr}
 8005b36:	2a00      	cmp	r2, #0
 8005b38:	bf18      	it	ne
 8005b3a:	2205      	movne	r2, #5
 8005b3c:	b083      	sub	sp, #12
 8005b3e:	bf08      	it	eq
 8005b40:	2200      	moveq	r2, #0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	460c      	mov	r4, r1
 8005b46:	bf18      	it	ne
 8005b48:	2264      	movne	r2, #100	; 0x64
 8005b4a:	ab01      	add	r3, sp, #4
 8005b4c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8005b50:	4605      	mov	r5, r0
 8005b52:	f7fe ffc5 	bl	8004ae0 <acc_sensor_protocol_r2_wait_for_event>
 8005b56:	b158      	cbz	r0, 8005b70 <wait_for_event.constprop.2+0x3c>
 8005b58:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8005b5c:	b29a      	uxth	r2, r3
 8005b5e:	42a2      	cmp	r2, r4
 8005b60:	d008      	beq.n	8005b74 <wait_for_event.constprop.2+0x40>
 8005b62:	4907      	ldr	r1, [pc, #28]	; (8005b80 <wait_for_event.constprop.2+0x4c>)
 8005b64:	4a07      	ldr	r2, [pc, #28]	; (8005b84 <wait_for_event.constprop.2+0x50>)
 8005b66:	6b4c      	ldr	r4, [r1, #52]	; 0x34
 8005b68:	4907      	ldr	r1, [pc, #28]	; (8005b88 <wait_for_event.constprop.2+0x54>)
 8005b6a:	2000      	movs	r0, #0
 8005b6c:	47a0      	blx	r4
 8005b6e:	2000      	movs	r0, #0
 8005b70:	b003      	add	sp, #12
 8005b72:	bd30      	pop	{r4, r5, pc}
 8005b74:	2a02      	cmp	r2, #2
 8005b76:	d1fb      	bne.n	8005b70 <wait_for_event.constprop.2+0x3c>
 8005b78:	4628      	mov	r0, r5
 8005b7a:	f7fe ff21 	bl	80049c0 <acc_sensor_protocol_r2_ack_event>
 8005b7e:	e7f7      	b.n	8005b70 <wait_for_event.constprop.2+0x3c>
 8005b80:	20000358 	.word	0x20000358
 8005b84:	0800b510 	.word	0x0800b510
 8005b88:	0800b53c 	.word	0x0800b53c

08005b8c <acc_cpd_interrupt_test>:
 8005b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b90:	ed2d 8b02 	vpush	{d8}
 8005b94:	4693      	mov	fp, r2
 8005b96:	b091      	sub	sp, #68	; 0x44
 8005b98:	6812      	ldr	r2, [r2, #0]
 8005b9a:	9003      	str	r0, [sp, #12]
 8005b9c:	4605      	mov	r5, r0
 8005b9e:	ac0e      	add	r4, sp, #56	; 0x38
 8005ba0:	4610      	mov	r0, r2
 8005ba2:	920a      	str	r2, [sp, #40]	; 0x28
 8005ba4:	ed9b 8a01 	vldr	s16, [fp, #4]
 8005ba8:	930b      	str	r3, [sp, #44]	; 0x2c
 8005baa:	460a      	mov	r2, r1
 8005bac:	2600      	movs	r6, #0
 8005bae:	4629      	mov	r1, r5
 8005bb0:	ab0d      	add	r3, sp, #52	; 0x34
 8005bb2:	9400      	str	r4, [sp, #0]
 8005bb4:	e9cd 660d 	strd	r6, r6, [sp, #52]	; 0x34
 8005bb8:	f7fe fe28 	bl	800480c <acc_sensor_protocol_r2_prepare_load>
 8005bbc:	2800      	cmp	r0, #0
 8005bbe:	f000 80a1 	beq.w	8005d04 <acc_cpd_interrupt_test+0x178>
 8005bc2:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8005e74 <acc_cpd_interrupt_test+0x2e8>
 8005bc6:	eddf 7aac 	vldr	s15, [pc, #688]	; 8005e78 <acc_cpd_interrupt_test+0x2ec>
 8005bca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005bcc:	f8df 92e0 	ldr.w	r9, [pc, #736]	; 8005eb0 <acc_cpd_interrupt_test+0x324>
 8005bd0:	eddf 8aaa 	vldr	s17, [pc, #680]	; 8005e7c <acc_cpd_interrupt_test+0x2f0>
 8005bd4:	ee28 7a07 	vmul.f32	s14, s16, s14
 8005bd8:	ee68 7a27 	vmul.f32	s15, s16, s15
 8005bdc:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005be0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005be4:	ee17 1a10 	vmov	r1, s14
 8005be8:	ee17 2a90 	vmov	r2, s15
 8005bec:	0c08      	lsrs	r0, r1, #16
 8005bee:	eefc 7ac8 	vcvt.u32.f32	s15, s16
 8005bf2:	b289      	uxth	r1, r1
 8005bf4:	9108      	str	r1, [sp, #32]
 8005bf6:	0c11      	lsrs	r1, r2, #16
 8005bf8:	b292      	uxth	r2, r2
 8005bfa:	9209      	str	r2, [sp, #36]	; 0x24
 8005bfc:	ee17 2a90 	vmov	r2, s15
 8005c00:	3801      	subs	r0, #1
 8005c02:	9106      	str	r1, [sp, #24]
 8005c04:	0c11      	lsrs	r1, r2, #16
 8005c06:	b292      	uxth	r2, r2
 8005c08:	9005      	str	r0, [sp, #20]
 8005c0a:	9104      	str	r1, [sp, #16]
 8005c0c:	9207      	str	r2, [sp, #28]
 8005c0e:	f5c6 7854 	rsb	r8, r6, #848	; 0x350
 8005c12:	4598      	cmp	r8, r3
 8005c14:	bf28      	it	cs
 8005c16:	4698      	movcs	r8, r3
 8005c18:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8005c1a:	4b99      	ldr	r3, [pc, #612]	; (8005e80 <acc_cpd_interrupt_test+0x2f4>)
 8005c1c:	4621      	mov	r1, r4
 8005c1e:	1998      	adds	r0, r3, r6
 8005c20:	4642      	mov	r2, r8
 8005c22:	f001 fdf7 	bl	8007814 <acc_confprogram_copy>
 8005c26:	9b04      	ldr	r3, [sp, #16]
 8005c28:	9301      	str	r3, [sp, #4]
 8005c2a:	b2b5      	uxth	r5, r6
 8005c2c:	fa1f f788 	uxth.w	r7, r8
 8005c30:	2300      	movs	r3, #0
 8005c32:	4620      	mov	r0, r4
 8005c34:	9300      	str	r3, [sp, #0]
 8005c36:	463a      	mov	r2, r7
 8005c38:	4629      	mov	r1, r5
 8005c3a:	464b      	mov	r3, r9
 8005c3c:	f001 fcfc 	bl	8007638 <acc_confprogram_patch_offset>
 8005c40:	f04f 0a01 	mov.w	sl, #1
 8005c44:	9b07      	ldr	r3, [sp, #28]
 8005c46:	9301      	str	r3, [sp, #4]
 8005c48:	4620      	mov	r0, r4
 8005c4a:	463a      	mov	r2, r7
 8005c4c:	4629      	mov	r1, r5
 8005c4e:	464b      	mov	r3, r9
 8005c50:	f8cd a000 	str.w	sl, [sp]
 8005c54:	f001 fcf0 	bl	8007638 <acc_confprogram_patch_offset>
 8005c58:	ee68 7a28 	vmul.f32	s15, s16, s17
 8005c5c:	f04f 0c10 	mov.w	ip, #16
 8005c60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005c64:	4620      	mov	r0, r4
 8005c66:	ee17 3a90 	vmov	r3, s15
 8005c6a:	3b01      	subs	r3, #1
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	f8cd c000 	str.w	ip, [sp]
 8005c72:	463a      	mov	r2, r7
 8005c74:	9301      	str	r3, [sp, #4]
 8005c76:	4629      	mov	r1, r5
 8005c78:	464b      	mov	r3, r9
 8005c7a:	f001 fcdd 	bl	8007638 <acc_confprogram_patch_offset>
 8005c7e:	9a05      	ldr	r2, [sp, #20]
 8005c80:	9201      	str	r2, [sp, #4]
 8005c82:	2311      	movs	r3, #17
 8005c84:	4620      	mov	r0, r4
 8005c86:	463a      	mov	r2, r7
 8005c88:	4629      	mov	r1, r5
 8005c8a:	9300      	str	r3, [sp, #0]
 8005c8c:	464b      	mov	r3, r9
 8005c8e:	f001 fcd3 	bl	8007638 <acc_confprogram_patch_offset>
 8005c92:	9b08      	ldr	r3, [sp, #32]
 8005c94:	f103 3cff 	add.w	ip, r3, #4294967295
 8005c98:	2312      	movs	r3, #18
 8005c9a:	e9cd 3c00 	strd	r3, ip, [sp]
 8005c9e:	4620      	mov	r0, r4
 8005ca0:	463a      	mov	r2, r7
 8005ca2:	4629      	mov	r1, r5
 8005ca4:	464b      	mov	r3, r9
 8005ca6:	f001 fcc7 	bl	8007638 <acc_confprogram_patch_offset>
 8005caa:	9a06      	ldr	r2, [sp, #24]
 8005cac:	9201      	str	r2, [sp, #4]
 8005cae:	2309      	movs	r3, #9
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	463a      	mov	r2, r7
 8005cb4:	4629      	mov	r1, r5
 8005cb6:	9300      	str	r3, [sp, #0]
 8005cb8:	464b      	mov	r3, r9
 8005cba:	f001 fcbd 	bl	8007638 <acc_confprogram_patch_offset>
 8005cbe:	4620      	mov	r0, r4
 8005cc0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8005cc2:	230a      	movs	r3, #10
 8005cc4:	463a      	mov	r2, r7
 8005cc6:	4629      	mov	r1, r5
 8005cc8:	e9cd 3400 	strd	r3, r4, [sp]
 8005ccc:	464b      	mov	r3, r9
 8005cce:	f001 fcb3 	bl	8007638 <acc_confprogram_patch_offset>
 8005cd2:	4643      	mov	r3, r8
 8005cd4:	f3c6 018f 	ubfx	r1, r6, #2, #16
 8005cd8:	9a03      	ldr	r2, [sp, #12]
 8005cda:	f8db 0000 	ldr.w	r0, [fp]
 8005cde:	f7fe fc27 	bl	8004530 <acc_sensor_r2_load_confmem>
 8005ce2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ce4:	441e      	add	r6, r3
 8005ce6:	f5b6 7f54 	cmp.w	r6, #848	; 0x350
 8005cea:	d390      	bcc.n	8005c0e <acc_cpd_interrupt_test+0x82>
 8005cec:	210f      	movs	r1, #15
 8005cee:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005cf0:	f7fe fdee 	bl	80048d0 <acc_sensor_protocol_r2_run_program>
 8005cf4:	4604      	mov	r4, r0
 8005cf6:	b988      	cbnz	r0, 8005d1c <acc_cpd_interrupt_test+0x190>
 8005cf8:	4b62      	ldr	r3, [pc, #392]	; (8005e84 <acc_cpd_interrupt_test+0x2f8>)
 8005cfa:	4a63      	ldr	r2, [pc, #396]	; (8005e88 <acc_cpd_interrupt_test+0x2fc>)
 8005cfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cfe:	4963      	ldr	r1, [pc, #396]	; (8005e8c <acc_cpd_interrupt_test+0x300>)
 8005d00:	4798      	blx	r3
 8005d02:	e005      	b.n	8005d10 <acc_cpd_interrupt_test+0x184>
 8005d04:	4b5f      	ldr	r3, [pc, #380]	; (8005e84 <acc_cpd_interrupt_test+0x2f8>)
 8005d06:	4a62      	ldr	r2, [pc, #392]	; (8005e90 <acc_cpd_interrupt_test+0x304>)
 8005d08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d0a:	4960      	ldr	r1, [pc, #384]	; (8005e8c <acc_cpd_interrupt_test+0x300>)
 8005d0c:	4604      	mov	r4, r0
 8005d0e:	4798      	blx	r3
 8005d10:	4620      	mov	r0, r4
 8005d12:	b011      	add	sp, #68	; 0x44
 8005d14:	ecbd 8b02 	vpop	{d8}
 8005d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d1c:	2400      	movs	r4, #0
 8005d1e:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8005e84 <acc_cpd_interrupt_test+0x2f8>
 8005d22:	f8df 9190 	ldr.w	r9, [pc, #400]	; 8005eb4 <acc_cpd_interrupt_test+0x328>
 8005d26:	4f59      	ldr	r7, [pc, #356]	; (8005e8c <acc_cpd_interrupt_test+0x300>)
 8005d28:	4625      	mov	r5, r4
 8005d2a:	b2a3      	uxth	r3, r4
 8005d2c:	9303      	str	r3, [sp, #12]
 8005d2e:	f7ff f9a9 	bl	8005084 <acc_rss_integration_log_level>
 8005d32:	2803      	cmp	r0, #3
 8005d34:	d906      	bls.n	8005d44 <acc_cpd_interrupt_test+0x1b8>
 8005d36:	4653      	mov	r3, sl
 8005d38:	464a      	mov	r2, r9
 8005d3a:	4639      	mov	r1, r7
 8005d3c:	2004      	movs	r0, #4
 8005d3e:	f8d8 6034 	ldr.w	r6, [r8, #52]	; 0x34
 8005d42:	47b0      	blx	r6
 8005d44:	9b03      	ldr	r3, [sp, #12]
 8005d46:	f89b 2008 	ldrb.w	r2, [fp, #8]
 8005d4a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005d4c:	fab3 f383 	clz	r3, r3
 8005d50:	095b      	lsrs	r3, r3, #5
 8005d52:	210a      	movs	r1, #10
 8005d54:	f7ff feee 	bl	8005b34 <wait_for_event.constprop.2>
 8005d58:	2800      	cmp	r0, #0
 8005d5a:	d06c      	beq.n	8005e36 <acc_cpd_interrupt_test+0x2aa>
 8005d5c:	b16c      	cbz	r4, 8005d7a <acc_cpd_interrupt_test+0x1ee>
 8005d5e:	aa0d      	add	r2, sp, #52	; 0x34
 8005d60:	21ed      	movs	r1, #237	; 0xed
 8005d62:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005d64:	f001 f8c0 	bl	8006ee8 <acc_sensor_reg_read>
 8005d68:	ab10      	add	r3, sp, #64	; 0x40
 8005d6a:	eb03 0345 	add.w	r3, r3, r5, lsl #1
 8005d6e:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 8005d72:	f823 2c08 	strh.w	r2, [r3, #-8]
 8005d76:	3501      	adds	r5, #1
 8005d78:	b2ad      	uxth	r5, r5
 8005d7a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005d7c:	aa0d      	add	r2, sp, #52	; 0x34
 8005d7e:	4630      	mov	r0, r6
 8005d80:	2127      	movs	r1, #39	; 0x27
 8005d82:	f001 f8b1 	bl	8006ee8 <acc_sensor_reg_read>
 8005d86:	4630      	mov	r0, r6
 8005d88:	f7fe fe1a 	bl	80049c0 <acc_sensor_protocol_r2_ack_event>
 8005d8c:	2800      	cmp	r0, #0
 8005d8e:	d059      	beq.n	8005e44 <acc_cpd_interrupt_test+0x2b8>
 8005d90:	f7ff f978 	bl	8005084 <acc_rss_integration_log_level>
 8005d94:	2803      	cmp	r0, #3
 8005d96:	d907      	bls.n	8005da8 <acc_cpd_interrupt_test+0x21c>
 8005d98:	f8d8 6034 	ldr.w	r6, [r8, #52]	; 0x34
 8005d9c:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8005da0:	4a3c      	ldr	r2, [pc, #240]	; (8005e94 <acc_cpd_interrupt_test+0x308>)
 8005da2:	4639      	mov	r1, r7
 8005da4:	2004      	movs	r0, #4
 8005da6:	47b0      	blx	r6
 8005da8:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 8005dac:	4553      	cmp	r3, sl
 8005dae:	d14b      	bne.n	8005e48 <acc_cpd_interrupt_test+0x2bc>
 8005db0:	f7ff f968 	bl	8005084 <acc_rss_integration_log_level>
 8005db4:	2803      	cmp	r0, #3
 8005db6:	d905      	bls.n	8005dc4 <acc_cpd_interrupt_test+0x238>
 8005db8:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 8005dbc:	4a36      	ldr	r2, [pc, #216]	; (8005e98 <acc_cpd_interrupt_test+0x30c>)
 8005dbe:	4639      	mov	r1, r7
 8005dc0:	2004      	movs	r0, #4
 8005dc2:	4798      	blx	r3
 8005dc4:	3401      	adds	r4, #1
 8005dc6:	2c05      	cmp	r4, #5
 8005dc8:	f10a 0a01 	add.w	sl, sl, #1
 8005dcc:	d1ad      	bne.n	8005d2a <acc_cpd_interrupt_test+0x19e>
 8005dce:	f8bd 4038 	ldrh.w	r4, [sp, #56]	; 0x38
 8005dd2:	f8bd 003c 	ldrh.w	r0, [sp, #60]	; 0x3c
 8005dd6:	f8bd 103a 	ldrh.w	r1, [sp, #58]	; 0x3a
 8005dda:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 8005dde:	f89b 2008 	ldrb.w	r2, [fp, #8]
 8005de2:	1b09      	subs	r1, r1, r4
 8005de4:	1a1b      	subs	r3, r3, r0
 8005de6:	b289      	uxth	r1, r1
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	ee07 1a10 	vmov	s14, r1
 8005dee:	ee07 3a90 	vmov	s15, r3
 8005df2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005df6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005dfa:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8005dfe:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005e02:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005e06:	e9dd 030a 	ldrd	r0, r3, [sp, #40]	; 0x28
 8005e0a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005e0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e12:	ed83 7a00 	vstr	s14, [r3]
 8005e16:	edc3 7a01 	vstr	s15, [r3, #4]
 8005e1a:	2102      	movs	r1, #2
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	f7ff fe89 	bl	8005b34 <wait_for_event.constprop.2>
 8005e22:	4604      	mov	r4, r0
 8005e24:	2800      	cmp	r0, #0
 8005e26:	f47f af73 	bne.w	8005d10 <acc_cpd_interrupt_test+0x184>
 8005e2a:	4b16      	ldr	r3, [pc, #88]	; (8005e84 <acc_cpd_interrupt_test+0x2f8>)
 8005e2c:	4a1b      	ldr	r2, [pc, #108]	; (8005e9c <acc_cpd_interrupt_test+0x310>)
 8005e2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e30:	4916      	ldr	r1, [pc, #88]	; (8005e8c <acc_cpd_interrupt_test+0x300>)
 8005e32:	4798      	blx	r3
 8005e34:	e76c      	b.n	8005d10 <acc_cpd_interrupt_test+0x184>
 8005e36:	4b13      	ldr	r3, [pc, #76]	; (8005e84 <acc_cpd_interrupt_test+0x2f8>)
 8005e38:	9e03      	ldr	r6, [sp, #12]
 8005e3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e3c:	b9b6      	cbnz	r6, 8005e6c <acc_cpd_interrupt_test+0x2e0>
 8005e3e:	4a18      	ldr	r2, [pc, #96]	; (8005ea0 <acc_cpd_interrupt_test+0x314>)
 8005e40:	4912      	ldr	r1, [pc, #72]	; (8005e8c <acc_cpd_interrupt_test+0x300>)
 8005e42:	4798      	blx	r3
 8005e44:	2400      	movs	r4, #0
 8005e46:	e763      	b.n	8005d10 <acc_cpd_interrupt_test+0x184>
 8005e48:	4c0e      	ldr	r4, [pc, #56]	; (8005e84 <acc_cpd_interrupt_test+0x2f8>)
 8005e4a:	4910      	ldr	r1, [pc, #64]	; (8005e8c <acc_cpd_interrupt_test+0x300>)
 8005e4c:	4a15      	ldr	r2, [pc, #84]	; (8005ea4 <acc_cpd_interrupt_test+0x318>)
 8005e4e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005e50:	2000      	movs	r0, #0
 8005e52:	4798      	blx	r3
 8005e54:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005e56:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8005e5a:	f7fe fed1 	bl	8004c00 <acc_sensor_protocol_r2_stop>
 8005e5e:	2800      	cmp	r0, #0
 8005e60:	d1f0      	bne.n	8005e44 <acc_cpd_interrupt_test+0x2b8>
 8005e62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005e64:	4a10      	ldr	r2, [pc, #64]	; (8005ea8 <acc_cpd_interrupt_test+0x31c>)
 8005e66:	4909      	ldr	r1, [pc, #36]	; (8005e8c <acc_cpd_interrupt_test+0x300>)
 8005e68:	4798      	blx	r3
 8005e6a:	e7eb      	b.n	8005e44 <acc_cpd_interrupt_test+0x2b8>
 8005e6c:	4a0f      	ldr	r2, [pc, #60]	; (8005eac <acc_cpd_interrupt_test+0x320>)
 8005e6e:	4907      	ldr	r1, [pc, #28]	; (8005e8c <acc_cpd_interrupt_test+0x300>)
 8005e70:	4798      	blx	r3
 8005e72:	e7e7      	b.n	8005e44 <acc_cpd_interrupt_test+0x2b8>
 8005e74:	3dcccccd 	.word	0x3dcccccd
 8005e78:	36a7c5ac 	.word	0x36a7c5ac
 8005e7c:	3751b717 	.word	0x3751b717
 8005e80:	0800983c 	.word	0x0800983c
 8005e84:	20000358 	.word	0x20000358
 8005e88:	0800b330 	.word	0x0800b330
 8005e8c:	0800b53c 	.word	0x0800b53c
 8005e90:	0800b2f8 	.word	0x0800b2f8
 8005e94:	0800b43c 	.word	0x0800b43c
 8005e98:	0800b458 	.word	0x0800b458
 8005e9c:	0800b4f0 	.word	0x0800b4f0
 8005ea0:	0800b374 	.word	0x0800b374
 8005ea4:	0800b488 	.word	0x0800b488
 8005ea8:	0800b4dc 	.word	0x0800b4dc
 8005eac:	0800b3cc 	.word	0x0800b3cc
 8005eb0:	0800c47c 	.word	0x0800c47c
 8005eb4:	0800b35c 	.word	0x0800b35c

08005eb8 <acc_cpd_pll_divisors_calculate>:
 8005eb8:	edd0 6a00 	vldr	s13, [r0]
 8005ebc:	ed9f 5a34 	vldr	s10, [pc, #208]	; 8005f90 <acc_cpd_pll_divisors_calculate+0xd8>
 8005ec0:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8005f94 <acc_cpd_pll_divisors_calculate+0xdc>
 8005ec4:	eddf 5a34 	vldr	s11, [pc, #208]	; 8005f98 <acc_cpd_pll_divisors_calculate+0xe0>
 8005ec8:	ed9f 6a34 	vldr	s12, [pc, #208]	; 8005f9c <acc_cpd_pll_divisors_calculate+0xe4>
 8005ecc:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8005ed0:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 8005ed4:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005ed8:	ee77 7a85 	vadd.f32	s15, s15, s10
 8005edc:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005ee0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ee4:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005ee8:	ee17 3a90 	vmov	r3, s15
 8005eec:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	f1a3 0210 	sub.w	r2, r3, #16
 8005ef6:	b292      	uxth	r2, r2
 8005ef8:	ee17 0a10 	vmov	r0, s14
 8005efc:	2aef      	cmp	r2, #239	; 0xef
 8005efe:	8108      	strh	r0, [r1, #8]
 8005f00:	d928      	bls.n	8005f54 <acc_cpd_pll_divisors_calculate+0x9c>
 8005f02:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8005f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f0a:	eddf 7a25 	vldr	s15, [pc, #148]	; 8005fa0 <acc_cpd_pll_divisors_calculate+0xe8>
 8005f0e:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8005fa4 <acc_cpd_pll_divisors_calculate+0xec>
 8005f12:	4b25      	ldr	r3, [pc, #148]	; (8005fa8 <acc_cpd_pll_divisors_calculate+0xf0>)
 8005f14:	4a25      	ldr	r2, [pc, #148]	; (8005fac <acc_cpd_pll_divisors_calculate+0xf4>)
 8005f16:	4926      	ldr	r1, [pc, #152]	; (8005fb0 <acc_cpd_pll_divisors_calculate+0xf8>)
 8005f18:	bf48      	it	mi
 8005f1a:	eef1 6a66 	vnegmi.f32	s13, s13
 8005f1e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005f22:	b510      	push	{r4, lr}
 8005f24:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8005f28:	b082      	sub	sp, #8
 8005f2a:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8005f2e:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8005f30:	bf4c      	ite	mi
 8005f32:	4b20      	ldrmi	r3, [pc, #128]	; (8005fb4 <acc_cpd_pll_divisors_calculate+0xfc>)
 8005f34:	4b20      	ldrpl	r3, [pc, #128]	; (8005fb8 <acc_cpd_pll_divisors_calculate+0x100>)
 8005f36:	edcd 7a00 	vstr	s15, [sp]
 8005f3a:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8005f3e:	2000      	movs	r0, #0
 8005f40:	ee66 6a87 	vmul.f32	s13, s13, s14
 8005f44:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005f48:	edcd 6a01 	vstr	s13, [sp, #4]
 8005f4c:	47a0      	blx	r4
 8005f4e:	2000      	movs	r0, #0
 8005f50:	b002      	add	sp, #8
 8005f52:	bd10      	pop	{r4, pc}
 8005f54:	2b3f      	cmp	r3, #63	; 0x3f
 8005f56:	d911      	bls.n	8005f7c <acc_cpd_pll_divisors_calculate+0xc4>
 8005f58:	2bbf      	cmp	r3, #191	; 0xbf
 8005f5a:	bf98      	it	ls
 8005f5c:	f1a3 0040 	subls.w	r0, r3, #64	; 0x40
 8005f60:	f04f 0201 	mov.w	r2, #1
 8005f64:	bf8c      	ite	hi
 8005f66:	08d8      	lsrhi	r0, r3, #3
 8005f68:	f3c0 00cf 	ubfxls	r0, r0, #3, #16
 8005f6c:	804a      	strh	r2, [r1, #2]
 8005f6e:	f003 0207 	and.w	r2, r3, #7
 8005f72:	8088      	strh	r0, [r1, #4]
 8005f74:	80ca      	strh	r2, [r1, #6]
 8005f76:	800b      	strh	r3, [r1, #0]
 8005f78:	2001      	movs	r0, #1
 8005f7a:	4770      	bx	lr
 8005f7c:	2000      	movs	r0, #0
 8005f7e:	2b2f      	cmp	r3, #47	; 0x2f
 8005f80:	bf88      	it	hi
 8005f82:	461a      	movhi	r2, r3
 8005f84:	8048      	strh	r0, [r1, #2]
 8005f86:	80c8      	strh	r0, [r1, #6]
 8005f88:	808a      	strh	r2, [r1, #4]
 8005f8a:	800b      	strh	r3, [r1, #0]
 8005f8c:	2001      	movs	r0, #1
 8005f8e:	4770      	bx	lr
 8005f90:	4f1502f9 	.word	0x4f1502f9
 8005f94:	4b989680 	.word	0x4b989680
 8005f98:	b55b38e8 	.word	0xb55b38e8
 8005f9c:	427c0000 	.word	0x427c0000
 8005fa0:	350637bd 	.word	0x350637bd
 8005fa4:	49742400 	.word	0x49742400
 8005fa8:	20000358 	.word	0x20000358
 8005fac:	0800b554 	.word	0x0800b554
 8005fb0:	0800b580 	.word	0x0800b580
 8005fb4:	0800b550 	.word	0x0800b550
 8005fb8:	0800cc28 	.word	0x0800cc28

08005fbc <acc_cpd_refclk_stability_test>:
 8005fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc0:	ed2d 8b02 	vpush	{d8}
 8005fc4:	b08d      	sub	sp, #52	; 0x34
 8005fc6:	4683      	mov	fp, r0
 8005fc8:	ac09      	add	r4, sp, #36	; 0x24
 8005fca:	6810      	ldr	r0, [r2, #0]
 8005fcc:	9104      	str	r1, [sp, #16]
 8005fce:	9400      	str	r4, [sp, #0]
 8005fd0:	2600      	movs	r6, #0
 8005fd2:	4617      	mov	r7, r2
 8005fd4:	ab07      	add	r3, sp, #28
 8005fd6:	460a      	mov	r2, r1
 8005fd8:	4659      	mov	r1, fp
 8005fda:	9607      	str	r6, [sp, #28]
 8005fdc:	9609      	str	r6, [sp, #36]	; 0x24
 8005fde:	f7fe fc15 	bl	800480c <acc_sensor_protocol_r2_prepare_load>
 8005fe2:	4604      	mov	r4, r0
 8005fe4:	2800      	cmp	r0, #0
 8005fe6:	d070      	beq.n	80060ca <acc_cpd_refclk_stability_test+0x10e>
 8005fe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fea:	f8df a324 	ldr.w	sl, [pc, #804]	; 8006310 <acc_cpd_refclk_stability_test+0x354>
 8005fee:	9c07      	ldr	r4, [sp, #28]
 8005ff0:	f5c6 797f 	rsb	r9, r6, #1020	; 0x3fc
 8005ff4:	4599      	cmp	r9, r3
 8005ff6:	bf28      	it	cs
 8005ff8:	4699      	movcs	r9, r3
 8005ffa:	4bb2      	ldr	r3, [pc, #712]	; (80062c4 <acc_cpd_refclk_stability_test+0x308>)
 8005ffc:	464a      	mov	r2, r9
 8005ffe:	1998      	adds	r0, r3, r6
 8006000:	4621      	mov	r1, r4
 8006002:	f001 fc07 	bl	8007814 <acc_confprogram_copy>
 8006006:	b2b5      	uxth	r5, r6
 8006008:	fa1f f889 	uxth.w	r8, r9
 800600c:	893b      	ldrh	r3, [r7, #8]
 800600e:	9301      	str	r3, [sp, #4]
 8006010:	221a      	movs	r2, #26
 8006012:	9200      	str	r2, [sp, #0]
 8006014:	4620      	mov	r0, r4
 8006016:	4642      	mov	r2, r8
 8006018:	4629      	mov	r1, r5
 800601a:	4653      	mov	r3, sl
 800601c:	f001 fb0c 	bl	8007638 <acc_confprogram_patch_offset>
 8006020:	88bb      	ldrh	r3, [r7, #4]
 8006022:	9301      	str	r3, [sp, #4]
 8006024:	2218      	movs	r2, #24
 8006026:	9200      	str	r2, [sp, #0]
 8006028:	4629      	mov	r1, r5
 800602a:	4642      	mov	r2, r8
 800602c:	4620      	mov	r0, r4
 800602e:	4653      	mov	r3, sl
 8006030:	f001 fb02 	bl	8007638 <acc_confprogram_patch_offset>
 8006034:	88fb      	ldrh	r3, [r7, #6]
 8006036:	9301      	str	r3, [sp, #4]
 8006038:	2319      	movs	r3, #25
 800603a:	4642      	mov	r2, r8
 800603c:	4629      	mov	r1, r5
 800603e:	4620      	mov	r0, r4
 8006040:	9300      	str	r3, [sp, #0]
 8006042:	4653      	mov	r3, sl
 8006044:	f001 faf8 	bl	8007638 <acc_confprogram_patch_offset>
 8006048:	897b      	ldrh	r3, [r7, #10]
 800604a:	9301      	str	r3, [sp, #4]
 800604c:	2316      	movs	r3, #22
 800604e:	4642      	mov	r2, r8
 8006050:	4629      	mov	r1, r5
 8006052:	4620      	mov	r0, r4
 8006054:	9300      	str	r3, [sp, #0]
 8006056:	4653      	mov	r3, sl
 8006058:	f001 faee 	bl	8007638 <acc_confprogram_patch_offset>
 800605c:	89bb      	ldrh	r3, [r7, #12]
 800605e:	9301      	str	r3, [sp, #4]
 8006060:	2310      	movs	r3, #16
 8006062:	4642      	mov	r2, r8
 8006064:	4629      	mov	r1, r5
 8006066:	4620      	mov	r0, r4
 8006068:	9300      	str	r3, [sp, #0]
 800606a:	4653      	mov	r3, sl
 800606c:	f001 fae4 	bl	8007638 <acc_confprogram_patch_offset>
 8006070:	89fb      	ldrh	r3, [r7, #14]
 8006072:	9301      	str	r3, [sp, #4]
 8006074:	231e      	movs	r3, #30
 8006076:	4642      	mov	r2, r8
 8006078:	4629      	mov	r1, r5
 800607a:	4620      	mov	r0, r4
 800607c:	9300      	str	r3, [sp, #0]
 800607e:	4653      	mov	r3, sl
 8006080:	f001 fada 	bl	8007638 <acc_confprogram_patch_offset>
 8006084:	f04f 0c7f 	mov.w	ip, #127	; 0x7f
 8006088:	2300      	movs	r3, #0
 800608a:	e9cd 3c00 	strd	r3, ip, [sp]
 800608e:	4642      	mov	r2, r8
 8006090:	4629      	mov	r1, r5
 8006092:	4620      	mov	r0, r4
 8006094:	4653      	mov	r3, sl
 8006096:	f001 facf 	bl	8007638 <acc_confprogram_patch_offset>
 800609a:	464b      	mov	r3, r9
 800609c:	f3c6 018f 	ubfx	r1, r6, #2, #16
 80060a0:	465a      	mov	r2, fp
 80060a2:	6838      	ldr	r0, [r7, #0]
 80060a4:	f7fe fa44 	bl	8004530 <acc_sensor_r2_load_confmem>
 80060a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060aa:	441e      	add	r6, r3
 80060ac:	f5b6 7f7f 	cmp.w	r6, #1020	; 0x3fc
 80060b0:	d39d      	bcc.n	8005fee <acc_cpd_refclk_stability_test+0x32>
 80060b2:	683d      	ldr	r5, [r7, #0]
 80060b4:	2118      	movs	r1, #24
 80060b6:	4628      	mov	r0, r5
 80060b8:	f7fe fc0a 	bl	80048d0 <acc_sensor_protocol_r2_run_program>
 80060bc:	4604      	mov	r4, r0
 80060be:	b950      	cbnz	r0, 80060d6 <acc_cpd_refclk_stability_test+0x11a>
 80060c0:	4b81      	ldr	r3, [pc, #516]	; (80062c8 <acc_cpd_refclk_stability_test+0x30c>)
 80060c2:	4a82      	ldr	r2, [pc, #520]	; (80062cc <acc_cpd_refclk_stability_test+0x310>)
 80060c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060c6:	4982      	ldr	r1, [pc, #520]	; (80062d0 <acc_cpd_refclk_stability_test+0x314>)
 80060c8:	4798      	blx	r3
 80060ca:	4620      	mov	r0, r4
 80060cc:	b00d      	add	sp, #52	; 0x34
 80060ce:	ecbd 8b02 	vpop	{d8}
 80060d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060d6:	f7fe ffd5 	bl	8005084 <acc_rss_integration_log_level>
 80060da:	2803      	cmp	r0, #3
 80060dc:	d905      	bls.n	80060ea <acc_cpd_refclk_stability_test+0x12e>
 80060de:	4c7a      	ldr	r4, [pc, #488]	; (80062c8 <acc_cpd_refclk_stability_test+0x30c>)
 80060e0:	4a7c      	ldr	r2, [pc, #496]	; (80062d4 <acc_cpd_refclk_stability_test+0x318>)
 80060e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060e4:	497a      	ldr	r1, [pc, #488]	; (80062d0 <acc_cpd_refclk_stability_test+0x314>)
 80060e6:	2004      	movs	r0, #4
 80060e8:	4798      	blx	r3
 80060ea:	4628      	mov	r0, r5
 80060ec:	2301      	movs	r3, #1
 80060ee:	2202      	movs	r2, #2
 80060f0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80060f4:	f7fe fd5c 	bl	8004bb0 <acc_sensor_protocol_r2_wait_for_specific_event>
 80060f8:	b930      	cbnz	r0, 8006108 <acc_cpd_refclk_stability_test+0x14c>
 80060fa:	2400      	movs	r4, #0
 80060fc:	4620      	mov	r0, r4
 80060fe:	b00d      	add	sp, #52	; 0x34
 8006100:	ecbd 8b02 	vpop	{d8}
 8006104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006108:	f7fe ffbc 	bl	8005084 <acc_rss_integration_log_level>
 800610c:	2803      	cmp	r0, #3
 800610e:	d905      	bls.n	800611c <acc_cpd_refclk_stability_test+0x160>
 8006110:	4c6d      	ldr	r4, [pc, #436]	; (80062c8 <acc_cpd_refclk_stability_test+0x30c>)
 8006112:	4a71      	ldr	r2, [pc, #452]	; (80062d8 <acc_cpd_refclk_stability_test+0x31c>)
 8006114:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006116:	496e      	ldr	r1, [pc, #440]	; (80062d0 <acc_cpd_refclk_stability_test+0x314>)
 8006118:	2004      	movs	r0, #4
 800611a:	4798      	blx	r3
 800611c:	4b6f      	ldr	r3, [pc, #444]	; (80062dc <acc_cpd_refclk_stability_test+0x320>)
 800611e:	89ba      	ldrh	r2, [r7, #12]
 8006120:	f8ad 201e 	strh.w	r2, [sp, #30]
 8006124:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006128:	ab09      	add	r3, sp, #36	; 0x24
 800612a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800612e:	f04f 0a07 	mov.w	sl, #7
 8006132:	2500      	movs	r5, #0
 8006134:	eddf 8a6a 	vldr	s17, [pc, #424]	; 80062e0 <acc_cpd_refclk_stability_test+0x324>
 8006138:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 8006310 <acc_cpd_refclk_stability_test+0x354>
 800613c:	f8ad a01c 	strh.w	sl, [sp, #28]
 8006140:	f8ad 5020 	strh.w	r5, [sp, #32]
 8006144:	683e      	ldr	r6, [r7, #0]
 8006146:	4630      	mov	r0, r6
 8006148:	f7fe fc2a 	bl	80049a0 <acc_sensor_protocol_r2_is_sensor_running>
 800614c:	9005      	str	r0, [sp, #20]
 800614e:	b188      	cbz	r0, 8006174 <acc_cpd_refclk_stability_test+0x1b8>
 8006150:	4c5d      	ldr	r4, [pc, #372]	; (80062c8 <acc_cpd_refclk_stability_test+0x30c>)
 8006152:	4a64      	ldr	r2, [pc, #400]	; (80062e4 <acc_cpd_refclk_stability_test+0x328>)
 8006154:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8006156:	495e      	ldr	r1, [pc, #376]	; (80062d0 <acc_cpd_refclk_stability_test+0x314>)
 8006158:	4633      	mov	r3, r6
 800615a:	2000      	movs	r0, #0
 800615c:	47a8      	blx	r5
 800615e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006160:	4a61      	ldr	r2, [pc, #388]	; (80062e8 <acc_cpd_refclk_stability_test+0x32c>)
 8006162:	495b      	ldr	r1, [pc, #364]	; (80062d0 <acc_cpd_refclk_stability_test+0x314>)
 8006164:	2000      	movs	r0, #0
 8006166:	4798      	blx	r3
 8006168:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800616a:	4a60      	ldr	r2, [pc, #384]	; (80062ec <acc_cpd_refclk_stability_test+0x330>)
 800616c:	4958      	ldr	r1, [pc, #352]	; (80062d0 <acc_cpd_refclk_stability_test+0x314>)
 800616e:	2000      	movs	r0, #0
 8006170:	4798      	blx	r3
 8006172:	e7c2      	b.n	80060fa <acc_cpd_refclk_stability_test+0x13e>
 8006174:	4a5e      	ldr	r2, [pc, #376]	; (80062f0 <acc_cpd_refclk_stability_test+0x334>)
 8006176:	4953      	ldr	r1, [pc, #332]	; (80062c4 <acc_cpd_refclk_stability_test+0x308>)
 8006178:	2310      	movs	r3, #16
 800617a:	e9cd a201 	strd	sl, r2, [sp, #4]
 800617e:	9300      	str	r3, [sp, #0]
 8006180:	4630      	mov	r0, r6
 8006182:	464b      	mov	r3, r9
 8006184:	9a05      	ldr	r2, [sp, #20]
 8006186:	f001 fad5 	bl	8007734 <acc_confprogram_live_patch>
 800618a:	2143      	movs	r1, #67	; 0x43
 800618c:	4630      	mov	r0, r6
 800618e:	f7fe fb9f 	bl	80048d0 <acc_sensor_protocol_r2_run_program>
 8006192:	b928      	cbnz	r0, 80061a0 <acc_cpd_refclk_stability_test+0x1e4>
 8006194:	4c4c      	ldr	r4, [pc, #304]	; (80062c8 <acc_cpd_refclk_stability_test+0x30c>)
 8006196:	4a57      	ldr	r2, [pc, #348]	; (80062f4 <acc_cpd_refclk_stability_test+0x338>)
 8006198:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800619a:	494d      	ldr	r1, [pc, #308]	; (80062d0 <acc_cpd_refclk_stability_test+0x314>)
 800619c:	4798      	blx	r3
 800619e:	e7de      	b.n	800615e <acc_cpd_refclk_stability_test+0x1a2>
 80061a0:	f7fe ff70 	bl	8005084 <acc_rss_integration_log_level>
 80061a4:	2803      	cmp	r0, #3
 80061a6:	d905      	bls.n	80061b4 <acc_cpd_refclk_stability_test+0x1f8>
 80061a8:	4947      	ldr	r1, [pc, #284]	; (80062c8 <acc_cpd_refclk_stability_test+0x30c>)
 80061aa:	4a53      	ldr	r2, [pc, #332]	; (80062f8 <acc_cpd_refclk_stability_test+0x33c>)
 80061ac:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80061ae:	4948      	ldr	r1, [pc, #288]	; (80062d0 <acc_cpd_refclk_stability_test+0x314>)
 80061b0:	2004      	movs	r0, #4
 80061b2:	4798      	blx	r3
 80061b4:	2300      	movs	r3, #0
 80061b6:	2209      	movs	r2, #9
 80061b8:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80061bc:	4630      	mov	r0, r6
 80061be:	f7fe fcf7 	bl	8004bb0 <acc_sensor_protocol_r2_wait_for_specific_event>
 80061c2:	b908      	cbnz	r0, 80061c8 <acc_cpd_refclk_stability_test+0x20c>
 80061c4:	4c40      	ldr	r4, [pc, #256]	; (80062c8 <acc_cpd_refclk_stability_test+0x30c>)
 80061c6:	e7ca      	b.n	800615e <acc_cpd_refclk_stability_test+0x1a2>
 80061c8:	2180      	movs	r1, #128	; 0x80
 80061ca:	9804      	ldr	r0, [sp, #16]
 80061cc:	f7fe f9d4 	bl	8004578 <acc_sensor_r2_buffer_processed_verify_size>
 80061d0:	b928      	cbnz	r0, 80061de <acc_cpd_refclk_stability_test+0x222>
 80061d2:	4c3d      	ldr	r4, [pc, #244]	; (80062c8 <acc_cpd_refclk_stability_test+0x30c>)
 80061d4:	4a49      	ldr	r2, [pc, #292]	; (80062fc <acc_cpd_refclk_stability_test+0x340>)
 80061d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80061d8:	493d      	ldr	r1, [pc, #244]	; (80062d0 <acc_cpd_refclk_stability_test+0x314>)
 80061da:	4798      	blx	r3
 80061dc:	e7bf      	b.n	800615e <acc_cpd_refclk_stability_test+0x1a2>
 80061de:	2380      	movs	r3, #128	; 0x80
 80061e0:	2200      	movs	r2, #0
 80061e2:	4659      	mov	r1, fp
 80061e4:	4630      	mov	r0, r6
 80061e6:	f7fe f9cf 	bl	8004588 <acc_sensor_r2_buffer_processed_read>
 80061ea:	2380      	movs	r3, #128	; 0x80
 80061ec:	4602      	mov	r2, r0
 80061ee:	4680      	mov	r8, r0
 80061f0:	4631      	mov	r1, r6
 80061f2:	2000      	movs	r0, #0
 80061f4:	f7fe ff4c 	bl	8005090 <acc_probes_execute_uint16>
 80061f8:	4630      	mov	r0, r6
 80061fa:	f7fe fbe1 	bl	80049c0 <acc_sensor_protocol_r2_ack_event>
 80061fe:	2800      	cmp	r0, #0
 8006200:	d0e0      	beq.n	80061c4 <acc_cpd_refclk_stability_test+0x208>
 8006202:	f7fe ff3f 	bl	8005084 <acc_rss_integration_log_level>
 8006206:	2803      	cmp	r0, #3
 8006208:	d905      	bls.n	8006216 <acc_cpd_refclk_stability_test+0x25a>
 800620a:	492f      	ldr	r1, [pc, #188]	; (80062c8 <acc_cpd_refclk_stability_test+0x30c>)
 800620c:	4a3c      	ldr	r2, [pc, #240]	; (8006300 <acc_cpd_refclk_stability_test+0x344>)
 800620e:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8006210:	492f      	ldr	r1, [pc, #188]	; (80062d0 <acc_cpd_refclk_stability_test+0x314>)
 8006212:	2004      	movs	r0, #4
 8006214:	4798      	blx	r3
 8006216:	4630      	mov	r0, r6
 8006218:	f7fe fa62 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 800621c:	2800      	cmp	r0, #0
 800621e:	d144      	bne.n	80062aa <acc_cpd_refclk_stability_test+0x2ee>
 8006220:	2280      	movs	r2, #128	; 0x80
 8006222:	4641      	mov	r1, r8
 8006224:	4630      	mov	r0, r6
 8006226:	f7fe f9e7 	bl	80045f8 <acc_sensor_diagnostics_print_buffer_u16>
 800622a:	9c05      	ldr	r4, [sp, #20]
 800622c:	f1a8 0102 	sub.w	r1, r8, #2
 8006230:	f108 02fe 	add.w	r2, r8, #254	; 0xfe
 8006234:	2300      	movs	r3, #0
 8006236:	f831 0f02 	ldrh.w	r0, [r1, #2]!
 800623a:	428a      	cmp	r2, r1
 800623c:	4403      	add	r3, r0
 800623e:	d1fa      	bne.n	8006236 <acc_cpd_refclk_stability_test+0x27a>
 8006240:	09db      	lsrs	r3, r3, #7
 8006242:	4630      	mov	r0, r6
 8006244:	9405      	str	r4, [sp, #20]
 8006246:	ee08 3a10 	vmov	s16, r3
 800624a:	f7fe fa49 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 800624e:	2800      	cmp	r0, #0
 8006250:	f040 8154 	bne.w	80064fc <acc_cpd_refclk_stability_test+0x540>
 8006254:	eeba 8ac8 	vcvt.f32.s32	s16, s16, #16
 8006258:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800625c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8006260:	eddf 7a28 	vldr	s15, [pc, #160]	; 8006304 <acc_cpd_refclk_stability_test+0x348>
 8006264:	ab09      	add	r3, sp, #36	; 0x24
 8006266:	ee28 8a27 	vmul.f32	s16, s16, s15
 800626a:	eb03 0885 	add.w	r8, r3, r5, lsl #2
 800626e:	4630      	mov	r0, r6
 8006270:	ed88 8a00 	vstr	s16, [r8]
 8006274:	f7fe fa34 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 8006278:	2800      	cmp	r0, #0
 800627a:	f040 8110 	bne.w	800649e <acc_cpd_refclk_stability_test+0x4e2>
 800627e:	ee38 8ac8 	vsub.f32	s16, s17, s16
 8006282:	4630      	mov	r0, r6
 8006284:	ed88 8a00 	vstr	s16, [r8]
 8006288:	f7fe fa2a 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 800628c:	2800      	cmp	r0, #0
 800628e:	f040 80ad 	bne.w	80063ec <acc_cpd_refclk_stability_test+0x430>
 8006292:	6838      	ldr	r0, [r7, #0]
 8006294:	f7fe fa24 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 8006298:	2800      	cmp	r0, #0
 800629a:	d153      	bne.n	8006344 <acc_cpd_refclk_stability_test+0x388>
 800629c:	3501      	adds	r5, #1
 800629e:	2d03      	cmp	r5, #3
 80062a0:	d03a      	beq.n	8006318 <acc_cpd_refclk_stability_test+0x35c>
 80062a2:	ab07      	add	r3, sp, #28
 80062a4:	f833 a015 	ldrh.w	sl, [r3, r5, lsl #1]
 80062a8:	e74c      	b.n	8006144 <acc_cpd_refclk_stability_test+0x188>
 80062aa:	f7fe feeb 	bl	8005084 <acc_rss_integration_log_level>
 80062ae:	2801      	cmp	r0, #1
 80062b0:	d9b6      	bls.n	8006220 <acc_cpd_refclk_stability_test+0x264>
 80062b2:	4905      	ldr	r1, [pc, #20]	; (80062c8 <acc_cpd_refclk_stability_test+0x30c>)
 80062b4:	4b14      	ldr	r3, [pc, #80]	; (8006308 <acc_cpd_refclk_stability_test+0x34c>)
 80062b6:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 80062b8:	4905      	ldr	r1, [pc, #20]	; (80062d0 <acc_cpd_refclk_stability_test+0x314>)
 80062ba:	4614      	mov	r4, r2
 80062bc:	2002      	movs	r0, #2
 80062be:	4a13      	ldr	r2, [pc, #76]	; (800630c <acc_cpd_refclk_stability_test+0x350>)
 80062c0:	47a0      	blx	r4
 80062c2:	e7ad      	b.n	8006220 <acc_cpd_refclk_stability_test+0x264>
 80062c4:	08009b8c 	.word	0x08009b8c
 80062c8:	20000358 	.word	0x20000358
 80062cc:	0800b59c 	.word	0x0800b59c
 80062d0:	0800b5e0 	.word	0x0800b5e0
 80062d4:	0800b5fc 	.word	0x0800b5fc
 80062d8:	0800b63c 	.word	0x0800b63c
 80062dc:	08008d4c 	.word	0x08008d4c
 80062e0:	3f19999a 	.word	0x3f19999a
 80062e4:	0800ae28 	.word	0x0800ae28
 80062e8:	0800b9fc 	.word	0x0800b9fc
 80062ec:	0800b758 	.word	0x0800b758
 80062f0:	080044e5 	.word	0x080044e5
 80062f4:	0800b67c 	.word	0x0800b67c
 80062f8:	0800b6c4 	.word	0x0800b6c4
 80062fc:	0800ae9c 	.word	0x0800ae9c
 8006300:	0800b704 	.word	0x0800b704
 8006304:	3f99999a 	.word	0x3f99999a
 8006308:	0800b594 	.word	0x0800b594
 800630c:	0800b744 	.word	0x0800b744
 8006310:	0800c6a4 	.word	0x0800c6a4
 8006314:	3e19999a 	.word	0x3e19999a
 8006318:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 800631c:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 8006314 <acc_cpd_refclk_stability_test+0x358>
 8006320:	9c05      	ldr	r4, [sp, #20]
 8006322:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800632a:	dc38      	bgt.n	800639e <acc_cpd_refclk_stability_test+0x3e2>
 800632c:	4b7b      	ldr	r3, [pc, #492]	; (800651c <acc_cpd_refclk_stability_test+0x560>)
 800632e:	4a7c      	ldr	r2, [pc, #496]	; (8006520 <acc_cpd_refclk_stability_test+0x564>)
 8006330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006332:	497c      	ldr	r1, [pc, #496]	; (8006524 <acc_cpd_refclk_stability_test+0x568>)
 8006334:	2000      	movs	r0, #0
 8006336:	4798      	blx	r3
 8006338:	4620      	mov	r0, r4
 800633a:	b00d      	add	sp, #52	; 0x34
 800633c:	ecbd 8b02 	vpop	{d8}
 8006340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006344:	f7fe fe9e 	bl	8005084 <acc_rss_integration_log_level>
 8006348:	2801      	cmp	r0, #1
 800634a:	d9a7      	bls.n	800629c <acc_cpd_refclk_stability_test+0x2e0>
 800634c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006354:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8006528 <acc_cpd_refclk_stability_test+0x56c>
 8006358:	eddf 7a74 	vldr	s15, [pc, #464]	; 800652c <acc_cpd_refclk_stability_test+0x570>
 800635c:	496f      	ldr	r1, [pc, #444]	; (800651c <acc_cpd_refclk_stability_test+0x560>)
 800635e:	bf48      	it	mi
 8006360:	4b73      	ldrmi	r3, [pc, #460]	; (8006530 <acc_cpd_refclk_stability_test+0x574>)
 8006362:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8006364:	bf58      	it	pl
 8006366:	4b73      	ldrpl	r3, [pc, #460]	; (8006534 <acc_cpd_refclk_stability_test+0x578>)
 8006368:	9503      	str	r5, [sp, #12]
 800636a:	bf48      	it	mi
 800636c:	eeb1 8a48 	vnegmi.f32	s16, s16
 8006370:	ee38 8a07 	vadd.f32	s16, s16, s14
 8006374:	f8cd a008 	str.w	sl, [sp, #8]
 8006378:	eefc 6ac8 	vcvt.u32.f32	s13, s16
 800637c:	4a6e      	ldr	r2, [pc, #440]	; (8006538 <acc_cpd_refclk_stability_test+0x57c>)
 800637e:	edcd 6a00 	vstr	s13, [sp]
 8006382:	eeb8 7a66 	vcvt.f32.u32	s14, s13
 8006386:	4967      	ldr	r1, [pc, #412]	; (8006524 <acc_cpd_refclk_stability_test+0x568>)
 8006388:	ee38 8a47 	vsub.f32	s16, s16, s14
 800638c:	2002      	movs	r0, #2
 800638e:	ee28 8a27 	vmul.f32	s16, s16, s15
 8006392:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 8006396:	ed8d 8a01 	vstr	s16, [sp, #4]
 800639a:	47b0      	blx	r6
 800639c:	e77e      	b.n	800629c <acc_cpd_refclk_stability_test+0x2e0>
 800639e:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800653c <acc_cpd_refclk_stability_test+0x580>
 80063a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063aa:	d5bf      	bpl.n	800632c <acc_cpd_refclk_stability_test+0x370>
 80063ac:	ed9d 7a09 	vldr	s14, [sp, #36]	; 0x24
 80063b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063b8:	ddb8      	ble.n	800632c <acc_cpd_refclk_stability_test+0x370>
 80063ba:	ed9d 7a0b 	vldr	s14, [sp, #44]	; 0x2c
 80063be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80063c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063c6:	d5b1      	bpl.n	800632c <acc_cpd_refclk_stability_test+0x370>
 80063c8:	6838      	ldr	r0, [r7, #0]
 80063ca:	f7fe f989 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80063ce:	2800      	cmp	r0, #0
 80063d0:	d15a      	bne.n	8006488 <acc_cpd_refclk_stability_test+0x4cc>
 80063d2:	683d      	ldr	r5, [r7, #0]
 80063d4:	2137      	movs	r1, #55	; 0x37
 80063d6:	4628      	mov	r0, r5
 80063d8:	f7fe fa7a 	bl	80048d0 <acc_sensor_protocol_r2_run_program>
 80063dc:	4604      	mov	r4, r0
 80063de:	bb90      	cbnz	r0, 8006446 <acc_cpd_refclk_stability_test+0x48a>
 80063e0:	4b4e      	ldr	r3, [pc, #312]	; (800651c <acc_cpd_refclk_stability_test+0x560>)
 80063e2:	4a57      	ldr	r2, [pc, #348]	; (8006540 <acc_cpd_refclk_stability_test+0x584>)
 80063e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063e6:	494f      	ldr	r1, [pc, #316]	; (8006524 <acc_cpd_refclk_stability_test+0x568>)
 80063e8:	4798      	blx	r3
 80063ea:	e66e      	b.n	80060ca <acc_cpd_refclk_stability_test+0x10e>
 80063ec:	f7fe fe4a 	bl	8005084 <acc_rss_integration_log_level>
 80063f0:	2801      	cmp	r0, #1
 80063f2:	f67f af4e 	bls.w	8006292 <acc_cpd_refclk_stability_test+0x2d6>
 80063f6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80063fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063fe:	eddf 6a4a 	vldr	s13, [pc, #296]	; 8006528 <acc_cpd_refclk_stability_test+0x56c>
 8006402:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800652c <acc_cpd_refclk_stability_test+0x570>
 8006406:	4945      	ldr	r1, [pc, #276]	; (800651c <acc_cpd_refclk_stability_test+0x560>)
 8006408:	bf48      	it	mi
 800640a:	4b49      	ldrmi	r3, [pc, #292]	; (8006530 <acc_cpd_refclk_stability_test+0x574>)
 800640c:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 800640e:	bf58      	it	pl
 8006410:	4b48      	ldrpl	r3, [pc, #288]	; (8006534 <acc_cpd_refclk_stability_test+0x578>)
 8006412:	4a4c      	ldr	r2, [pc, #304]	; (8006544 <acc_cpd_refclk_stability_test+0x588>)
 8006414:	4943      	ldr	r1, [pc, #268]	; (8006524 <acc_cpd_refclk_stability_test+0x568>)
 8006416:	bf4c      	ite	mi
 8006418:	eef1 7a48 	vnegmi.f32	s15, s16
 800641c:	eef0 7a48 	vmovpl.f32	s15, s16
 8006420:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006424:	2002      	movs	r0, #2
 8006426:	eebc 6ae7 	vcvt.u32.f32	s12, s15
 800642a:	eef8 6a46 	vcvt.f32.u32	s13, s12
 800642e:	ed8d 6a00 	vstr	s12, [sp]
 8006432:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006436:	ee67 7a87 	vmul.f32	s15, s15, s14
 800643a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800643e:	edcd 7a01 	vstr	s15, [sp, #4]
 8006442:	47b0      	blx	r6
 8006444:	e725      	b.n	8006292 <acc_cpd_refclk_stability_test+0x2d6>
 8006446:	f7fe fe1d 	bl	8005084 <acc_rss_integration_log_level>
 800644a:	2803      	cmp	r0, #3
 800644c:	d905      	bls.n	800645a <acc_cpd_refclk_stability_test+0x49e>
 800644e:	4b33      	ldr	r3, [pc, #204]	; (800651c <acc_cpd_refclk_stability_test+0x560>)
 8006450:	4a3d      	ldr	r2, [pc, #244]	; (8006548 <acc_cpd_refclk_stability_test+0x58c>)
 8006452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006454:	4933      	ldr	r1, [pc, #204]	; (8006524 <acc_cpd_refclk_stability_test+0x568>)
 8006456:	2004      	movs	r0, #4
 8006458:	4798      	blx	r3
 800645a:	4628      	mov	r0, r5
 800645c:	2301      	movs	r3, #1
 800645e:	2202      	movs	r2, #2
 8006460:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006464:	f7fe fba4 	bl	8004bb0 <acc_sensor_protocol_r2_wait_for_specific_event>
 8006468:	4604      	mov	r4, r0
 800646a:	2800      	cmp	r0, #0
 800646c:	f43f ae45 	beq.w	80060fa <acc_cpd_refclk_stability_test+0x13e>
 8006470:	f7fe fe08 	bl	8005084 <acc_rss_integration_log_level>
 8006474:	2803      	cmp	r0, #3
 8006476:	f67f ae28 	bls.w	80060ca <acc_cpd_refclk_stability_test+0x10e>
 800647a:	4b28      	ldr	r3, [pc, #160]	; (800651c <acc_cpd_refclk_stability_test+0x560>)
 800647c:	4a33      	ldr	r2, [pc, #204]	; (800654c <acc_cpd_refclk_stability_test+0x590>)
 800647e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006480:	4928      	ldr	r1, [pc, #160]	; (8006524 <acc_cpd_refclk_stability_test+0x568>)
 8006482:	2004      	movs	r0, #4
 8006484:	4798      	blx	r3
 8006486:	e620      	b.n	80060ca <acc_cpd_refclk_stability_test+0x10e>
 8006488:	f7fe fdfc 	bl	8005084 <acc_rss_integration_log_level>
 800648c:	2801      	cmp	r0, #1
 800648e:	d9a0      	bls.n	80063d2 <acc_cpd_refclk_stability_test+0x416>
 8006490:	4b22      	ldr	r3, [pc, #136]	; (800651c <acc_cpd_refclk_stability_test+0x560>)
 8006492:	4a2f      	ldr	r2, [pc, #188]	; (8006550 <acc_cpd_refclk_stability_test+0x594>)
 8006494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006496:	4923      	ldr	r1, [pc, #140]	; (8006524 <acc_cpd_refclk_stability_test+0x568>)
 8006498:	2002      	movs	r0, #2
 800649a:	4798      	blx	r3
 800649c:	e799      	b.n	80063d2 <acc_cpd_refclk_stability_test+0x416>
 800649e:	f7fe fdf1 	bl	8005084 <acc_rss_integration_log_level>
 80064a2:	2801      	cmp	r0, #1
 80064a4:	f67f aeeb 	bls.w	800627e <acc_cpd_refclk_stability_test+0x2c2>
 80064a8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80064ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064b0:	eebf 6a00 	vmov.f32	s12, #240	; 0xbf800000 -1.0
 80064b4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80064b8:	eddf 7a1b 	vldr	s15, [pc, #108]	; 8006528 <acc_cpd_refclk_stability_test+0x56c>
 80064bc:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800652c <acc_cpd_refclk_stability_test+0x570>
 80064c0:	481b      	ldr	r0, [pc, #108]	; (8006530 <acc_cpd_refclk_stability_test+0x574>)
 80064c2:	4916      	ldr	r1, [pc, #88]	; (800651c <acc_cpd_refclk_stability_test+0x560>)
 80064c4:	4b1b      	ldr	r3, [pc, #108]	; (8006534 <acc_cpd_refclk_stability_test+0x578>)
 80064c6:	6b4c      	ldr	r4, [r1, #52]	; 0x34
 80064c8:	4a22      	ldr	r2, [pc, #136]	; (8006554 <acc_cpd_refclk_stability_test+0x598>)
 80064ca:	4916      	ldr	r1, [pc, #88]	; (8006524 <acc_cpd_refclk_stability_test+0x568>)
 80064cc:	bf48      	it	mi
 80064ce:	eef0 6a46 	vmovmi.f32	s13, s12
 80064d2:	ee48 7a26 	vmla.f32	s15, s16, s13
 80064d6:	bf48      	it	mi
 80064d8:	4603      	movmi	r3, r0
 80064da:	2002      	movs	r0, #2
 80064dc:	eebc 6ae7 	vcvt.u32.f32	s12, s15
 80064e0:	eef8 6a46 	vcvt.f32.u32	s13, s12
 80064e4:	ed8d 6a00 	vstr	s12, [sp]
 80064e8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80064ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80064f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064f4:	edcd 7a01 	vstr	s15, [sp, #4]
 80064f8:	47a0      	blx	r4
 80064fa:	e6c0      	b.n	800627e <acc_cpd_refclk_stability_test+0x2c2>
 80064fc:	f7fe fdc2 	bl	8005084 <acc_rss_integration_log_level>
 8006500:	2801      	cmp	r0, #1
 8006502:	f67f aea7 	bls.w	8006254 <acc_cpd_refclk_stability_test+0x298>
 8006506:	4905      	ldr	r1, [pc, #20]	; (800651c <acc_cpd_refclk_stability_test+0x560>)
 8006508:	4a13      	ldr	r2, [pc, #76]	; (8006558 <acc_cpd_refclk_stability_test+0x59c>)
 800650a:	f8d1 8034 	ldr.w	r8, [r1, #52]	; 0x34
 800650e:	4905      	ldr	r1, [pc, #20]	; (8006524 <acc_cpd_refclk_stability_test+0x568>)
 8006510:	ee18 3a10 	vmov	r3, s16
 8006514:	2002      	movs	r0, #2
 8006516:	47c0      	blx	r8
 8006518:	e69c      	b.n	8006254 <acc_cpd_refclk_stability_test+0x298>
 800651a:	bf00      	nop
 800651c:	20000358 	.word	0x20000358
 8006520:	0800b800 	.word	0x0800b800
 8006524:	0800b5e0 	.word	0x0800b5e0
 8006528:	350637bd 	.word	0x350637bd
 800652c:	49742400 	.word	0x49742400
 8006530:	0800b550 	.word	0x0800b550
 8006534:	0800cc28 	.word	0x0800cc28
 8006538:	0800b7a4 	.word	0x0800b7a4
 800653c:	3f866666 	.word	0x3f866666
 8006540:	0800b830 	.word	0x0800b830
 8006544:	0800b78c 	.word	0x0800b78c
 8006548:	0800b878 	.word	0x0800b878
 800654c:	0800b8bc 	.word	0x0800b8bc
 8006550:	0800b7d8 	.word	0x0800b7d8
 8006554:	0800bdb0 	.word	0x0800bdb0
 8006558:	0800bd9c 	.word	0x0800bd9c

0800655c <measure>:
 800655c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006560:	b087      	sub	sp, #28
 8006562:	4606      	mov	r6, r0
 8006564:	f89d 4040 	ldrb.w	r4, [sp, #64]	; 0x40
 8006568:	f89d 5044 	ldrb.w	r5, [sp, #68]	; 0x44
 800656c:	9504      	str	r5, [sp, #16]
 800656e:	f104 3cff 	add.w	ip, r4, #4294967295
 8006572:	f1bc 0f06 	cmp.w	ip, #6
 8006576:	f8bd 8048 	ldrh.w	r8, [sp, #72]	; 0x48
 800657a:	4689      	mov	r9, r1
 800657c:	4692      	mov	sl, r2
 800657e:	461d      	mov	r5, r3
 8006580:	d90f      	bls.n	80065a2 <measure+0x46>
 8006582:	f1a4 0211 	sub.w	r2, r4, #17
 8006586:	2a06      	cmp	r2, #6
 8006588:	d95d      	bls.n	8006646 <measure+0xea>
 800658a:	4ab4      	ldr	r2, [pc, #720]	; (800685c <measure+0x300>)
 800658c:	9400      	str	r4, [sp, #0]
 800658e:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8006590:	49b3      	ldr	r1, [pc, #716]	; (8006860 <measure+0x304>)
 8006592:	4ab4      	ldr	r2, [pc, #720]	; (8006864 <measure+0x308>)
 8006594:	2000      	movs	r0, #0
 8006596:	47a0      	blx	r4
 8006598:	2400      	movs	r4, #0
 800659a:	4620      	mov	r0, r4
 800659c:	b007      	add	sp, #28
 800659e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065a2:	f04f 0b00 	mov.w	fp, #0
 80065a6:	f7fe fd6d 	bl	8005084 <acc_rss_integration_log_level>
 80065aa:	2803      	cmp	r0, #3
 80065ac:	d908      	bls.n	80065c0 <measure+0x64>
 80065ae:	4bab      	ldr	r3, [pc, #684]	; (800685c <measure+0x300>)
 80065b0:	9400      	str	r4, [sp, #0]
 80065b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065b4:	4aac      	ldr	r2, [pc, #688]	; (8006868 <measure+0x30c>)
 80065b6:	49aa      	ldr	r1, [pc, #680]	; (8006860 <measure+0x304>)
 80065b8:	461f      	mov	r7, r3
 80065ba:	2004      	movs	r0, #4
 80065bc:	462b      	mov	r3, r5
 80065be:	47b8      	blx	r7
 80065c0:	f7fe fd60 	bl	8005084 <acc_rss_integration_log_level>
 80065c4:	2803      	cmp	r0, #3
 80065c6:	d909      	bls.n	80065dc <measure+0x80>
 80065c8:	4ba4      	ldr	r3, [pc, #656]	; (800685c <measure+0x300>)
 80065ca:	f8cd b000 	str.w	fp, [sp]
 80065ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065d0:	4aa6      	ldr	r2, [pc, #664]	; (800686c <measure+0x310>)
 80065d2:	49a3      	ldr	r1, [pc, #652]	; (8006860 <measure+0x304>)
 80065d4:	461f      	mov	r7, r3
 80065d6:	2004      	movs	r0, #4
 80065d8:	462b      	mov	r3, r5
 80065da:	47b8      	blx	r7
 80065dc:	9a04      	ldr	r2, [sp, #16]
 80065de:	2a0f      	cmp	r2, #15
 80065e0:	d036      	beq.n	8006650 <measure+0xf4>
 80065e2:	f1a2 0319 	sub.w	r3, r2, #25
 80065e6:	2b06      	cmp	r3, #6
 80065e8:	d837      	bhi.n	800665a <measure+0xfe>
 80065ea:	f1a2 0718 	sub.w	r7, r2, #24
 80065ee:	b2fb      	uxtb	r3, r7
 80065f0:	9305      	str	r3, [sp, #20]
 80065f2:	2300      	movs	r3, #0
 80065f4:	9304      	str	r3, [sp, #16]
 80065f6:	f7fe fd45 	bl	8005084 <acc_rss_integration_log_level>
 80065fa:	2803      	cmp	r0, #3
 80065fc:	d908      	bls.n	8006610 <measure+0xb4>
 80065fe:	4b97      	ldr	r3, [pc, #604]	; (800685c <measure+0x300>)
 8006600:	9a04      	ldr	r2, [sp, #16]
 8006602:	9200      	str	r2, [sp, #0]
 8006604:	6b5f      	ldr	r7, [r3, #52]	; 0x34
 8006606:	4a9a      	ldr	r2, [pc, #616]	; (8006870 <measure+0x314>)
 8006608:	4995      	ldr	r1, [pc, #596]	; (8006860 <measure+0x304>)
 800660a:	462b      	mov	r3, r5
 800660c:	2004      	movs	r0, #4
 800660e:	47b8      	blx	r7
 8006610:	f7fe fd38 	bl	8005084 <acc_rss_integration_log_level>
 8006614:	2803      	cmp	r0, #3
 8006616:	d908      	bls.n	800662a <measure+0xce>
 8006618:	4b90      	ldr	r3, [pc, #576]	; (800685c <measure+0x300>)
 800661a:	9a05      	ldr	r2, [sp, #20]
 800661c:	9200      	str	r2, [sp, #0]
 800661e:	6b5f      	ldr	r7, [r3, #52]	; 0x34
 8006620:	4a94      	ldr	r2, [pc, #592]	; (8006874 <measure+0x318>)
 8006622:	498f      	ldr	r1, [pc, #572]	; (8006860 <measure+0x304>)
 8006624:	462b      	mov	r3, r5
 8006626:	2004      	movs	r0, #4
 8006628:	47b8      	blx	r7
 800662a:	4630      	mov	r0, r6
 800662c:	f7fe f9b8 	bl	80049a0 <acc_sensor_protocol_r2_is_sensor_running>
 8006630:	4607      	mov	r7, r0
 8006632:	b1b0      	cbz	r0, 8006662 <measure+0x106>
 8006634:	4b89      	ldr	r3, [pc, #548]	; (800685c <measure+0x300>)
 8006636:	4a90      	ldr	r2, [pc, #576]	; (8006878 <measure+0x31c>)
 8006638:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 800663a:	4989      	ldr	r1, [pc, #548]	; (8006860 <measure+0x304>)
 800663c:	4633      	mov	r3, r6
 800663e:	2000      	movs	r0, #0
 8006640:	47a0      	blx	r4
 8006642:	2400      	movs	r4, #0
 8006644:	e7a9      	b.n	800659a <measure+0x3e>
 8006646:	3c10      	subs	r4, #16
 8006648:	fa5f fb84 	uxtb.w	fp, r4
 800664c:	2400      	movs	r4, #0
 800664e:	e7aa      	b.n	80065a6 <measure+0x4a>
 8006650:	2307      	movs	r3, #7
 8006652:	2200      	movs	r2, #0
 8006654:	e9cd 3204 	strd	r3, r2, [sp, #16]
 8006658:	e7cd      	b.n	80065f6 <measure+0x9a>
 800665a:	2300      	movs	r3, #0
 800665c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8006660:	e7c9      	b.n	80065f6 <measure+0x9a>
 8006662:	9401      	str	r4, [sp, #4]
 8006664:	2307      	movs	r3, #7
 8006666:	4c85      	ldr	r4, [pc, #532]	; (800687c <measure+0x320>)
 8006668:	9402      	str	r4, [sp, #8]
 800666a:	4602      	mov	r2, r0
 800666c:	9300      	str	r3, [sp, #0]
 800666e:	4984      	ldr	r1, [pc, #528]	; (8006880 <measure+0x324>)
 8006670:	4b84      	ldr	r3, [pc, #528]	; (8006884 <measure+0x328>)
 8006672:	4630      	mov	r0, r6
 8006674:	f001 f85e 	bl	8007734 <acc_confprogram_live_patch>
 8006678:	9a04      	ldr	r2, [sp, #16]
 800667a:	9402      	str	r4, [sp, #8]
 800667c:	2308      	movs	r3, #8
 800667e:	e9cd 3200 	strd	r3, r2, [sp]
 8006682:	497f      	ldr	r1, [pc, #508]	; (8006880 <measure+0x324>)
 8006684:	4b7f      	ldr	r3, [pc, #508]	; (8006884 <measure+0x328>)
 8006686:	463a      	mov	r2, r7
 8006688:	4630      	mov	r0, r6
 800668a:	f001 f853 	bl	8007734 <acc_confprogram_live_patch>
 800668e:	2309      	movs	r3, #9
 8006690:	e9cd b401 	strd	fp, r4, [sp, #4]
 8006694:	9300      	str	r3, [sp, #0]
 8006696:	497a      	ldr	r1, [pc, #488]	; (8006880 <measure+0x324>)
 8006698:	4b7a      	ldr	r3, [pc, #488]	; (8006884 <measure+0x328>)
 800669a:	463a      	mov	r2, r7
 800669c:	4630      	mov	r0, r6
 800669e:	f001 f849 	bl	8007734 <acc_confprogram_live_patch>
 80066a2:	9a05      	ldr	r2, [sp, #20]
 80066a4:	9402      	str	r4, [sp, #8]
 80066a6:	230a      	movs	r3, #10
 80066a8:	e9cd 3200 	strd	r3, r2, [sp]
 80066ac:	4974      	ldr	r1, [pc, #464]	; (8006880 <measure+0x324>)
 80066ae:	4b75      	ldr	r3, [pc, #468]	; (8006884 <measure+0x328>)
 80066b0:	463a      	mov	r2, r7
 80066b2:	4630      	mov	r0, r6
 80066b4:	f001 f83e 	bl	8007734 <acc_confprogram_live_patch>
 80066b8:	e9cd 8401 	strd	r8, r4, [sp, #4]
 80066bc:	463a      	mov	r2, r7
 80066be:	4b71      	ldr	r3, [pc, #452]	; (8006884 <measure+0x328>)
 80066c0:	496f      	ldr	r1, [pc, #444]	; (8006880 <measure+0x324>)
 80066c2:	9700      	str	r7, [sp, #0]
 80066c4:	4630      	mov	r0, r6
 80066c6:	f001 f835 	bl	8007734 <acc_confprogram_live_patch>
 80066ca:	2143      	movs	r1, #67	; 0x43
 80066cc:	4630      	mov	r0, r6
 80066ce:	f7fe f8ff 	bl	80048d0 <acc_sensor_protocol_r2_run_program>
 80066d2:	4604      	mov	r4, r0
 80066d4:	b930      	cbnz	r0, 80066e4 <measure+0x188>
 80066d6:	4b61      	ldr	r3, [pc, #388]	; (800685c <measure+0x300>)
 80066d8:	4a6b      	ldr	r2, [pc, #428]	; (8006888 <measure+0x32c>)
 80066da:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 80066dc:	4960      	ldr	r1, [pc, #384]	; (8006860 <measure+0x304>)
 80066de:	462b      	mov	r3, r5
 80066e0:	47b0      	blx	r6
 80066e2:	e75a      	b.n	800659a <measure+0x3e>
 80066e4:	f7fe fcce 	bl	8005084 <acc_rss_integration_log_level>
 80066e8:	2803      	cmp	r0, #3
 80066ea:	d906      	bls.n	80066fa <measure+0x19e>
 80066ec:	4b5b      	ldr	r3, [pc, #364]	; (800685c <measure+0x300>)
 80066ee:	4a67      	ldr	r2, [pc, #412]	; (800688c <measure+0x330>)
 80066f0:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 80066f2:	495b      	ldr	r1, [pc, #364]	; (8006860 <measure+0x304>)
 80066f4:	462b      	mov	r3, r5
 80066f6:	2004      	movs	r0, #4
 80066f8:	47a0      	blx	r4
 80066fa:	2300      	movs	r3, #0
 80066fc:	2209      	movs	r2, #9
 80066fe:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006702:	4630      	mov	r0, r6
 8006704:	f7fe fa54 	bl	8004bb0 <acc_sensor_protocol_r2_wait_for_specific_event>
 8006708:	b908      	cbnz	r0, 800670e <measure+0x1b2>
 800670a:	2400      	movs	r4, #0
 800670c:	e745      	b.n	800659a <measure+0x3e>
 800670e:	4650      	mov	r0, sl
 8006710:	4641      	mov	r1, r8
 8006712:	f7fd ff31 	bl	8004578 <acc_sensor_r2_buffer_processed_verify_size>
 8006716:	4604      	mov	r4, r0
 8006718:	b928      	cbnz	r0, 8006726 <measure+0x1ca>
 800671a:	4b50      	ldr	r3, [pc, #320]	; (800685c <measure+0x300>)
 800671c:	4a5c      	ldr	r2, [pc, #368]	; (8006890 <measure+0x334>)
 800671e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006720:	494f      	ldr	r1, [pc, #316]	; (8006860 <measure+0x304>)
 8006722:	4798      	blx	r3
 8006724:	e739      	b.n	800659a <measure+0x3e>
 8006726:	4649      	mov	r1, r9
 8006728:	4643      	mov	r3, r8
 800672a:	2200      	movs	r2, #0
 800672c:	4630      	mov	r0, r6
 800672e:	f7fd ff2b 	bl	8004588 <acc_sensor_r2_buffer_processed_read>
 8006732:	4643      	mov	r3, r8
 8006734:	4602      	mov	r2, r0
 8006736:	4631      	mov	r1, r6
 8006738:	4604      	mov	r4, r0
 800673a:	2000      	movs	r0, #0
 800673c:	f7fe fca8 	bl	8005090 <acc_probes_execute_uint16>
 8006740:	4630      	mov	r0, r6
 8006742:	f7fe f93d 	bl	80049c0 <acc_sensor_protocol_r2_ack_event>
 8006746:	4607      	mov	r7, r0
 8006748:	2800      	cmp	r0, #0
 800674a:	d0de      	beq.n	800670a <measure+0x1ae>
 800674c:	f7fe fc9a 	bl	8005084 <acc_rss_integration_log_level>
 8006750:	2803      	cmp	r0, #3
 8006752:	d907      	bls.n	8006764 <measure+0x208>
 8006754:	4b41      	ldr	r3, [pc, #260]	; (800685c <measure+0x300>)
 8006756:	4a4f      	ldr	r2, [pc, #316]	; (8006894 <measure+0x338>)
 8006758:	f8d3 9034 	ldr.w	r9, [r3, #52]	; 0x34
 800675c:	4940      	ldr	r1, [pc, #256]	; (8006860 <measure+0x304>)
 800675e:	462b      	mov	r3, r5
 8006760:	2004      	movs	r0, #4
 8006762:	47c8      	blx	r9
 8006764:	4630      	mov	r0, r6
 8006766:	f7fd ffbb 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 800676a:	b968      	cbnz	r0, 8006788 <measure+0x22c>
 800676c:	4642      	mov	r2, r8
 800676e:	4621      	mov	r1, r4
 8006770:	4630      	mov	r0, r6
 8006772:	f7fd ff41 	bl	80045f8 <acc_sensor_diagnostics_print_buffer_u16>
 8006776:	2200      	movs	r2, #0
 8006778:	4613      	mov	r3, r2
 800677a:	4590      	cmp	r8, r2
 800677c:	d911      	bls.n	80067a2 <measure+0x246>
 800677e:	f834 1012 	ldrh.w	r1, [r4, r2, lsl #1]
 8006782:	3201      	adds	r2, #1
 8006784:	440b      	add	r3, r1
 8006786:	e7f8      	b.n	800677a <measure+0x21e>
 8006788:	f7fe fc7c 	bl	8005084 <acc_rss_integration_log_level>
 800678c:	2801      	cmp	r0, #1
 800678e:	d9ed      	bls.n	800676c <measure+0x210>
 8006790:	4b32      	ldr	r3, [pc, #200]	; (800685c <measure+0x300>)
 8006792:	4a41      	ldr	r2, [pc, #260]	; (8006898 <measure+0x33c>)
 8006794:	f8d3 9034 	ldr.w	r9, [r3, #52]	; 0x34
 8006798:	4931      	ldr	r1, [pc, #196]	; (8006860 <measure+0x304>)
 800679a:	462b      	mov	r3, r5
 800679c:	2002      	movs	r0, #2
 800679e:	47c8      	blx	r9
 80067a0:	e7e4      	b.n	800676c <measure+0x210>
 80067a2:	4630      	mov	r0, r6
 80067a4:	fbb3 f8f8 	udiv	r8, r3, r8
 80067a8:	f7fd ff9a 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80067ac:	b9a8      	cbnz	r0, 80067da <measure+0x27e>
 80067ae:	ee07 8a90 	vmov	s15, r8
 80067b2:	eefb 7ac8 	vcvt.f32.u32	s15, s15, #16
 80067b6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80067ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80067be:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800689c <measure+0x340>
 80067c2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80067c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80067c8:	4630      	mov	r0, r6
 80067ca:	edc3 7a00 	vstr	s15, [r3]
 80067ce:	f7fd ff87 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80067d2:	4604      	mov	r4, r0
 80067d4:	b978      	cbnz	r0, 80067f6 <measure+0x29a>
 80067d6:	463c      	mov	r4, r7
 80067d8:	e6df      	b.n	800659a <measure+0x3e>
 80067da:	f7fe fc53 	bl	8005084 <acc_rss_integration_log_level>
 80067de:	2801      	cmp	r0, #1
 80067e0:	d9e5      	bls.n	80067ae <measure+0x252>
 80067e2:	4b1e      	ldr	r3, [pc, #120]	; (800685c <measure+0x300>)
 80067e4:	f8cd 8000 	str.w	r8, [sp]
 80067e8:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 80067ea:	4a2d      	ldr	r2, [pc, #180]	; (80068a0 <measure+0x344>)
 80067ec:	491c      	ldr	r1, [pc, #112]	; (8006860 <measure+0x304>)
 80067ee:	462b      	mov	r3, r5
 80067f0:	2002      	movs	r0, #2
 80067f2:	47a0      	blx	r4
 80067f4:	e7db      	b.n	80067ae <measure+0x252>
 80067f6:	f7fe fc45 	bl	8005084 <acc_rss_integration_log_level>
 80067fa:	2801      	cmp	r0, #1
 80067fc:	d9eb      	bls.n	80067d6 <measure+0x27a>
 80067fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006800:	eddf 7a28 	vldr	s15, [pc, #160]	; 80068a4 <measure+0x348>
 8006804:	edd3 6a00 	vldr	s13, [r3]
 8006808:	ed9f 6a27 	vldr	s12, [pc, #156]	; 80068a8 <measure+0x34c>
 800680c:	4b27      	ldr	r3, [pc, #156]	; (80068ac <measure+0x350>)
 800680e:	4913      	ldr	r1, [pc, #76]	; (800685c <measure+0x300>)
 8006810:	4827      	ldr	r0, [pc, #156]	; (80068b0 <measure+0x354>)
 8006812:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 8006814:	4a27      	ldr	r2, [pc, #156]	; (80068b4 <measure+0x358>)
 8006816:	4912      	ldr	r1, [pc, #72]	; (8006860 <measure+0x304>)
 8006818:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800681c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006820:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8006824:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8006828:	bf58      	it	pl
 800682a:	eeb0 7a65 	vmovpl.f32	s14, s11
 800682e:	ee46 7a87 	vmla.f32	s15, s13, s14
 8006832:	bf58      	it	pl
 8006834:	4618      	movpl	r0, r3
 8006836:	9000      	str	r0, [sp, #0]
 8006838:	462b      	mov	r3, r5
 800683a:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 800683e:	2002      	movs	r0, #2
 8006840:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006844:	ed8d 7a01 	vstr	s14, [sp, #4]
 8006848:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800684c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006850:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006854:	edcd 7a02 	vstr	s15, [sp, #8]
 8006858:	47b0      	blx	r6
 800685a:	e69e      	b.n	800659a <measure+0x3e>
 800685c:	20000358 	.word	0x20000358
 8006860:	0800bbd0 	.word	0x0800bbd0
 8006864:	0800bb8c 	.word	0x0800bb8c
 8006868:	0800bbe0 	.word	0x0800bbe0
 800686c:	0800bc24 	.word	0x0800bc24
 8006870:	0800bc68 	.word	0x0800bc68
 8006874:	0800bcac 	.word	0x0800bcac
 8006878:	0800ae28 	.word	0x0800ae28
 800687c:	080044e5 	.word	0x080044e5
 8006880:	08009f88 	.word	0x08009f88
 8006884:	0800c938 	.word	0x0800c938
 8006888:	0800bcf0 	.word	0x0800bcf0
 800688c:	0800bd2c 	.word	0x0800bd2c
 8006890:	0800ae9c 	.word	0x0800ae9c
 8006894:	0800bd60 	.word	0x0800bd60
 8006898:	0800b744 	.word	0x0800b744
 800689c:	3f99999a 	.word	0x3f99999a
 80068a0:	0800bd98 	.word	0x0800bd98
 80068a4:	350637bd 	.word	0x350637bd
 80068a8:	49742400 	.word	0x49742400
 80068ac:	0800cc28 	.word	0x0800cc28
 80068b0:	0800b550 	.word	0x0800b550
 80068b4:	0800bdac 	.word	0x0800bdac

080068b8 <acc_cpd_supply_test>:
 80068b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068bc:	ed2d 8b04 	vpush	{d8-d9}
 80068c0:	b091      	sub	sp, #68	; 0x44
 80068c2:	4615      	mov	r5, r2
 80068c4:	461a      	mov	r2, r3
 80068c6:	930c      	str	r3, [sp, #48]	; 0x30
 80068c8:	910b      	str	r1, [sp, #44]	; 0x2c
 80068ca:	4683      	mov	fp, r0
 80068cc:	1d51      	adds	r1, r2, #5
 80068ce:	3b01      	subs	r3, #1
 80068d0:	2202      	movs	r2, #2
 80068d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80068d6:	4299      	cmp	r1, r3
 80068d8:	d1fb      	bne.n	80068d2 <acc_cpd_supply_test+0x1a>
 80068da:	ab0f      	add	r3, sp, #60	; 0x3c
 80068dc:	6828      	ldr	r0, [r5, #0]
 80068de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80068e0:	9300      	str	r3, [sp, #0]
 80068e2:	2700      	movs	r7, #0
 80068e4:	ab0e      	add	r3, sp, #56	; 0x38
 80068e6:	4659      	mov	r1, fp
 80068e8:	e9cd 770e 	strd	r7, r7, [sp, #56]	; 0x38
 80068ec:	f7fd ff8e 	bl	800480c <acc_sensor_protocol_r2_prepare_load>
 80068f0:	4604      	mov	r4, r0
 80068f2:	2800      	cmp	r0, #0
 80068f4:	f000 810d 	beq.w	8006b12 <acc_cpd_supply_test+0x25a>
 80068f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80068fa:	f8df a358 	ldr.w	sl, [pc, #856]	; 8006c54 <acc_cpd_supply_test+0x39c>
 80068fe:	e018      	b.n	8006932 <acc_cpd_supply_test+0x7a>
 8006900:	3b01      	subs	r3, #1
 8006902:	f04f 0c00 	mov.w	ip, #0
 8006906:	9301      	str	r3, [sp, #4]
 8006908:	4642      	mov	r2, r8
 800690a:	4631      	mov	r1, r6
 800690c:	4620      	mov	r0, r4
 800690e:	f8cd c000 	str.w	ip, [sp]
 8006912:	4653      	mov	r3, sl
 8006914:	f000 fe90 	bl	8007638 <acc_confprogram_patch_offset>
 8006918:	464b      	mov	r3, r9
 800691a:	f3c7 018f 	ubfx	r1, r7, #2, #16
 800691e:	465a      	mov	r2, fp
 8006920:	6828      	ldr	r0, [r5, #0]
 8006922:	f7fd fe05 	bl	8004530 <acc_sensor_r2_load_confmem>
 8006926:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006928:	441f      	add	r7, r3
 800692a:	f5b7 7f7e 	cmp.w	r7, #1016	; 0x3f8
 800692e:	f080 80f6 	bcs.w	8006b1e <acc_cpd_supply_test+0x266>
 8006932:	f5c7 797e 	rsb	r9, r7, #1016	; 0x3f8
 8006936:	4599      	cmp	r9, r3
 8006938:	bf28      	it	cs
 800693a:	4699      	movcs	r9, r3
 800693c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800693e:	4bb5      	ldr	r3, [pc, #724]	; (8006c14 <acc_cpd_supply_test+0x35c>)
 8006940:	464a      	mov	r2, r9
 8006942:	19d8      	adds	r0, r3, r7
 8006944:	4621      	mov	r1, r4
 8006946:	f000 ff65 	bl	8007814 <acc_confprogram_copy>
 800694a:	fa1f f889 	uxth.w	r8, r9
 800694e:	b2be      	uxth	r6, r7
 8006950:	88ab      	ldrh	r3, [r5, #4]
 8006952:	9301      	str	r3, [sp, #4]
 8006954:	221e      	movs	r2, #30
 8006956:	9200      	str	r2, [sp, #0]
 8006958:	4620      	mov	r0, r4
 800695a:	4642      	mov	r2, r8
 800695c:	4631      	mov	r1, r6
 800695e:	4653      	mov	r3, sl
 8006960:	f000 fe6a 	bl	8007638 <acc_confprogram_patch_offset>
 8006964:	88eb      	ldrh	r3, [r5, #6]
 8006966:	9301      	str	r3, [sp, #4]
 8006968:	221c      	movs	r2, #28
 800696a:	9200      	str	r2, [sp, #0]
 800696c:	4631      	mov	r1, r6
 800696e:	4642      	mov	r2, r8
 8006970:	4620      	mov	r0, r4
 8006972:	4653      	mov	r3, sl
 8006974:	f000 fe60 	bl	8007638 <acc_confprogram_patch_offset>
 8006978:	892b      	ldrh	r3, [r5, #8]
 800697a:	9301      	str	r3, [sp, #4]
 800697c:	231d      	movs	r3, #29
 800697e:	4642      	mov	r2, r8
 8006980:	4631      	mov	r1, r6
 8006982:	4620      	mov	r0, r4
 8006984:	9300      	str	r3, [sp, #0]
 8006986:	4653      	mov	r3, sl
 8006988:	f000 fe56 	bl	8007638 <acc_confprogram_patch_offset>
 800698c:	896b      	ldrh	r3, [r5, #10]
 800698e:	9301      	str	r3, [sp, #4]
 8006990:	231a      	movs	r3, #26
 8006992:	4642      	mov	r2, r8
 8006994:	4631      	mov	r1, r6
 8006996:	4620      	mov	r0, r4
 8006998:	9300      	str	r3, [sp, #0]
 800699a:	4653      	mov	r3, sl
 800699c:	f000 fe4c 	bl	8007638 <acc_confprogram_patch_offset>
 80069a0:	89ab      	ldrh	r3, [r5, #12]
 80069a2:	9301      	str	r3, [sp, #4]
 80069a4:	2314      	movs	r3, #20
 80069a6:	4642      	mov	r2, r8
 80069a8:	4631      	mov	r1, r6
 80069aa:	4620      	mov	r0, r4
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	4653      	mov	r3, sl
 80069b0:	f000 fe42 	bl	8007638 <acc_confprogram_patch_offset>
 80069b4:	89eb      	ldrh	r3, [r5, #14]
 80069b6:	9301      	str	r3, [sp, #4]
 80069b8:	2322      	movs	r3, #34	; 0x22
 80069ba:	9300      	str	r3, [sp, #0]
 80069bc:	4642      	mov	r2, r8
 80069be:	4653      	mov	r3, sl
 80069c0:	4631      	mov	r1, r6
 80069c2:	4620      	mov	r0, r4
 80069c4:	f000 fe38 	bl	8007638 <acc_confprogram_patch_offset>
 80069c8:	8a2b      	ldrh	r3, [r5, #16]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d198      	bne.n	8006900 <acc_cpd_supply_test+0x48>
 80069ce:	237f      	movs	r3, #127	; 0x7f
 80069d0:	e797      	b.n	8006902 <acc_cpd_supply_test+0x4a>
 80069d2:	ab0f      	add	r3, sp, #60	; 0x3c
 80069d4:	2205      	movs	r2, #5
 80069d6:	210f      	movs	r1, #15
 80069d8:	9303      	str	r3, [sp, #12]
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	980d      	ldr	r0, [sp, #52]	; 0x34
 80069de:	f8cd 8008 	str.w	r8, [sp, #8]
 80069e2:	e9cd 2100 	strd	r2, r1, [sp]
 80069e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80069e8:	4659      	mov	r1, fp
 80069ea:	f7ff fdb7 	bl	800655c <measure>
 80069ee:	2800      	cmp	r0, #0
 80069f0:	f000 8210 	beq.w	8006e14 <acc_cpd_supply_test+0x55c>
 80069f4:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 80069f8:	ee37 7aa9 	vadd.f32	s14, s15, s19
 80069fc:	eef0 7a04 	vmov.f32	s15, #4	; 0x40200000  2.5
 8006a00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a04:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
 8006a08:	f1b9 0f00 	cmp.w	r9, #0
 8006a0c:	f000 8143 	beq.w	8006c96 <acc_cpd_supply_test+0x3de>
 8006a10:	eb09 03c4 	add.w	r3, r9, r4, lsl #3
 8006a14:	ed93 7a00 	vldr	s14, [r3]
 8006a18:	ed93 6a01 	vldr	s12, [r3, #4]
 8006a1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a24:	d405      	bmi.n	8006a32 <acc_cpd_supply_test+0x17a>
 8006a26:	eef4 7ac6 	vcmpe.f32	s15, s12
 8006a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a2e:	f340 816a 	ble.w	8006d06 <acc_cpd_supply_test+0x44e>
 8006a32:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8006a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a3a:	bf48      	it	mi
 8006a3c:	eeb1 7a47 	vnegmi.f32	s14, s14
 8006a40:	ee37 7a28 	vadd.f32	s14, s14, s17
 8006a44:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 8006a48:	eefc 5ac7 	vcvt.u32.f32	s11, s14
 8006a4c:	bf4c      	ite	mi
 8006a4e:	4972      	ldrmi	r1, [pc, #456]	; (8006c18 <acc_cpd_supply_test+0x360>)
 8006a50:	4972      	ldrpl	r1, [pc, #456]	; (8006c1c <acc_cpd_supply_test+0x364>)
 8006a52:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
 8006a56:	f8da 7034 	ldr.w	r7, [sl, #52]	; 0x34
 8006a5a:	9100      	str	r1, [sp, #0]
 8006a5c:	eef8 6a65 	vcvt.f32.u32	s13, s11
 8006a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a64:	ee37 7a66 	vsub.f32	s14, s14, s13
 8006a68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a6c:	bf46      	itte	mi
 8006a6e:	eeb1 6a46 	vnegmi.f32	s12, s12
 8006a72:	4869      	ldrmi	r0, [pc, #420]	; (8006c18 <acc_cpd_supply_test+0x360>)
 8006a74:	4869      	ldrpl	r0, [pc, #420]	; (8006c1c <acc_cpd_supply_test+0x364>)
 8006a76:	9003      	str	r0, [sp, #12]
 8006a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a7c:	ee36 6a28 	vadd.f32	s12, s12, s17
 8006a80:	ee27 7a08 	vmul.f32	s14, s14, s16
 8006a84:	bf48      	it	mi
 8006a86:	eef1 7a67 	vnegmi.f32	s15, s15
 8006a8a:	eebc 5ac6 	vcvt.u32.f32	s10, s12
 8006a8e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8006a92:	ee77 7aa8 	vadd.f32	s15, s15, s17
 8006a96:	ee17 2a10 	vmov	r2, s14
 8006a9a:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 8006a9e:	eeb8 7a45 	vcvt.f32.u32	s14, s10
 8006aa2:	bf4c      	ite	mi
 8006aa4:	f8df c170 	ldrmi.w	ip, [pc, #368]	; 8006c18 <acc_cpd_supply_test+0x360>
 8006aa8:	f8df c170 	ldrpl.w	ip, [pc, #368]	; 8006c1c <acc_cpd_supply_test+0x364>
 8006aac:	9202      	str	r2, [sp, #8]
 8006aae:	ee36 6a47 	vsub.f32	s12, s12, s14
 8006ab2:	eeb8 7a66 	vcvt.f32.u32	s14, s13
 8006ab6:	ee26 6a08 	vmul.f32	s12, s12, s16
 8006aba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006abe:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8006ac2:	ee67 7a88 	vmul.f32	s15, s15, s16
 8006ac6:	4a56      	ldr	r2, [pc, #344]	; (8006c20 <acc_cpd_supply_test+0x368>)
 8006ac8:	f8cd c018 	str.w	ip, [sp, #24]
 8006acc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ad0:	ed8d 6a05 	vstr	s12, [sp, #20]
 8006ad4:	ed8d 5a04 	vstr	s10, [sp, #16]
 8006ad8:	edcd 5a01 	vstr	s11, [sp, #4]
 8006adc:	edcd 6a07 	vstr	s13, [sp, #28]
 8006ae0:	edcd 7a08 	vstr	s15, [sp, #32]
 8006ae4:	494f      	ldr	r1, [pc, #316]	; (8006c24 <acc_cpd_supply_test+0x36c>)
 8006ae6:	2000      	movs	r0, #0
 8006ae8:	47b8      	blx	r7
 8006aea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006aec:	2303      	movs	r3, #3
 8006aee:	5513      	strb	r3, [r2, r4]
 8006af0:	3401      	adds	r4, #1
 8006af2:	2c06      	cmp	r4, #6
 8006af4:	d15c      	bne.n	8006bb0 <acc_cpd_supply_test+0x2f8>
 8006af6:	682d      	ldr	r5, [r5, #0]
 8006af8:	2137      	movs	r1, #55	; 0x37
 8006afa:	4628      	mov	r0, r5
 8006afc:	f7fd fee8 	bl	80048d0 <acc_sensor_protocol_r2_run_program>
 8006b00:	4604      	mov	r4, r0
 8006b02:	2800      	cmp	r0, #0
 8006b04:	f040 8154 	bne.w	8006db0 <acc_cpd_supply_test+0x4f8>
 8006b08:	4b47      	ldr	r3, [pc, #284]	; (8006c28 <acc_cpd_supply_test+0x370>)
 8006b0a:	4a48      	ldr	r2, [pc, #288]	; (8006c2c <acc_cpd_supply_test+0x374>)
 8006b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b0e:	4945      	ldr	r1, [pc, #276]	; (8006c24 <acc_cpd_supply_test+0x36c>)
 8006b10:	4798      	blx	r3
 8006b12:	4620      	mov	r0, r4
 8006b14:	b011      	add	sp, #68	; 0x44
 8006b16:	ecbd 8b04 	vpop	{d8-d9}
 8006b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b1e:	682e      	ldr	r6, [r5, #0]
 8006b20:	2118      	movs	r1, #24
 8006b22:	4630      	mov	r0, r6
 8006b24:	f7fd fed4 	bl	80048d0 <acc_sensor_protocol_r2_run_program>
 8006b28:	4604      	mov	r4, r0
 8006b2a:	b950      	cbnz	r0, 8006b42 <acc_cpd_supply_test+0x28a>
 8006b2c:	4b3e      	ldr	r3, [pc, #248]	; (8006c28 <acc_cpd_supply_test+0x370>)
 8006b2e:	4a40      	ldr	r2, [pc, #256]	; (8006c30 <acc_cpd_supply_test+0x378>)
 8006b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b32:	493c      	ldr	r1, [pc, #240]	; (8006c24 <acc_cpd_supply_test+0x36c>)
 8006b34:	4798      	blx	r3
 8006b36:	4620      	mov	r0, r4
 8006b38:	b011      	add	sp, #68	; 0x44
 8006b3a:	ecbd 8b04 	vpop	{d8-d9}
 8006b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b42:	f7fe fa9f 	bl	8005084 <acc_rss_integration_log_level>
 8006b46:	2803      	cmp	r0, #3
 8006b48:	d905      	bls.n	8006b56 <acc_cpd_supply_test+0x29e>
 8006b4a:	4b37      	ldr	r3, [pc, #220]	; (8006c28 <acc_cpd_supply_test+0x370>)
 8006b4c:	4a39      	ldr	r2, [pc, #228]	; (8006c34 <acc_cpd_supply_test+0x37c>)
 8006b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b50:	4934      	ldr	r1, [pc, #208]	; (8006c24 <acc_cpd_supply_test+0x36c>)
 8006b52:	2004      	movs	r0, #4
 8006b54:	4798      	blx	r3
 8006b56:	4630      	mov	r0, r6
 8006b58:	2301      	movs	r3, #1
 8006b5a:	2202      	movs	r2, #2
 8006b5c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006b60:	f7fe f826 	bl	8004bb0 <acc_sensor_protocol_r2_wait_for_specific_event>
 8006b64:	b908      	cbnz	r0, 8006b6a <acc_cpd_supply_test+0x2b2>
 8006b66:	2400      	movs	r4, #0
 8006b68:	e7d3      	b.n	8006b12 <acc_cpd_supply_test+0x25a>
 8006b6a:	f7fe fa8b 	bl	8005084 <acc_rss_integration_log_level>
 8006b6e:	2803      	cmp	r0, #3
 8006b70:	d905      	bls.n	8006b7e <acc_cpd_supply_test+0x2c6>
 8006b72:	4b2d      	ldr	r3, [pc, #180]	; (8006c28 <acc_cpd_supply_test+0x370>)
 8006b74:	4a30      	ldr	r2, [pc, #192]	; (8006c38 <acc_cpd_supply_test+0x380>)
 8006b76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b78:	492a      	ldr	r1, [pc, #168]	; (8006c24 <acc_cpd_supply_test+0x36c>)
 8006b7a:	2004      	movs	r0, #4
 8006b7c:	4798      	blx	r3
 8006b7e:	f8b5 8010 	ldrh.w	r8, [r5, #16]
 8006b82:	682b      	ldr	r3, [r5, #0]
 8006b84:	930d      	str	r3, [sp, #52]	; 0x34
 8006b86:	e9d5 6905 	ldrd	r6, r9, [r5, #20]
 8006b8a:	f1b8 0f00 	cmp.w	r8, #0
 8006b8e:	f000 80b7 	beq.w	8006d00 <acc_cpd_supply_test+0x448>
 8006b92:	f5b8 6f00 	cmp.w	r8, #2048	; 0x800
 8006b96:	f200 80fc 	bhi.w	8006d92 <acc_cpd_supply_test+0x4da>
 8006b9a:	ed9f 9a28 	vldr	s18, [pc, #160]	; 8006c3c <acc_cpd_supply_test+0x384>
 8006b9e:	f8df a088 	ldr.w	sl, [pc, #136]	; 8006c28 <acc_cpd_supply_test+0x370>
 8006ba2:	eddf 8a27 	vldr	s17, [pc, #156]	; 8006c40 <acc_cpd_supply_test+0x388>
 8006ba6:	ed9f 8a27 	vldr	s16, [pc, #156]	; 8006c44 <acc_cpd_supply_test+0x38c>
 8006baa:	eddf 9a27 	vldr	s19, [pc, #156]	; 8006c48 <acc_cpd_supply_test+0x390>
 8006bae:	2400      	movs	r4, #0
 8006bb0:	2e00      	cmp	r6, #0
 8006bb2:	f000 809f 	beq.w	8006cf4 <acc_cpd_supply_test+0x43c>
 8006bb6:	5d33      	ldrb	r3, [r6, r4]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d199      	bne.n	8006af0 <acc_cpd_supply_test+0x238>
 8006bbc:	1e63      	subs	r3, r4, #1
 8006bbe:	ed8d 9a0f 	vstr	s18, [sp, #60]	; 0x3c
 8006bc2:	4f22      	ldr	r7, [pc, #136]	; (8006c4c <acc_cpd_supply_test+0x394>)
 8006bc4:	2b04      	cmp	r3, #4
 8006bc6:	d86a      	bhi.n	8006c9e <acc_cpd_supply_test+0x3e6>
 8006bc8:	a201      	add	r2, pc, #4	; (adr r2, 8006bd0 <acc_cpd_supply_test+0x318>)
 8006bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bce:	bf00      	nop
 8006bd0:	08006cc7 	.word	0x08006cc7
 8006bd4:	08006be5 	.word	0x08006be5
 8006bd8:	08006c59 	.word	0x08006c59
 8006bdc:	080069d3 	.word	0x080069d3
 8006be0:	08006d63 	.word	0x08006d63
 8006be4:	ab0f      	add	r3, sp, #60	; 0x3c
 8006be6:	2204      	movs	r2, #4
 8006be8:	210f      	movs	r1, #15
 8006bea:	9303      	str	r3, [sp, #12]
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006bf0:	f8cd 8008 	str.w	r8, [sp, #8]
 8006bf4:	e9cd 2100 	strd	r2, r1, [sp]
 8006bf8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006bfa:	4659      	mov	r1, fp
 8006bfc:	f7ff fcae 	bl	800655c <measure>
 8006c00:	2800      	cmp	r0, #0
 8006c02:	f47f aef7 	bne.w	80069f4 <acc_cpd_supply_test+0x13c>
 8006c06:	4a08      	ldr	r2, [pc, #32]	; (8006c28 <acc_cpd_supply_test+0x370>)
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8006c0c:	4905      	ldr	r1, [pc, #20]	; (8006c24 <acc_cpd_supply_test+0x36c>)
 8006c0e:	4a10      	ldr	r2, [pc, #64]	; (8006c50 <acc_cpd_supply_test+0x398>)
 8006c10:	47a0      	blx	r4
 8006c12:	e7a8      	b.n	8006b66 <acc_cpd_supply_test+0x2ae>
 8006c14:	08009f88 	.word	0x08009f88
 8006c18:	0800b550 	.word	0x0800b550
 8006c1c:	0800cc28 	.word	0x0800cc28
 8006c20:	0800ba1c 	.word	0x0800ba1c
 8006c24:	0800bbd0 	.word	0x0800bbd0
 8006c28:	20000358 	.word	0x20000358
 8006c2c:	0800bad0 	.word	0x0800bad0
 8006c30:	0800b8fc 	.word	0x0800b8fc
 8006c34:	0800b92c 	.word	0x0800b92c
 8006c38:	0800b954 	.word	0x0800b954
 8006c3c:	7fc00000 	.word	0x7fc00000
 8006c40:	350637bd 	.word	0x350637bd
 8006c44:	49742400 	.word	0x49742400
 8006c48:	3f19999a 	.word	0x3f19999a
 8006c4c:	2000012c 	.word	0x2000012c
 8006c50:	0800b9f8 	.word	0x0800b9f8
 8006c54:	0800c938 	.word	0x0800c938
 8006c58:	ab0f      	add	r3, sp, #60	; 0x3c
 8006c5a:	2207      	movs	r2, #7
 8006c5c:	211a      	movs	r1, #26
 8006c5e:	9303      	str	r3, [sp, #12]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006c64:	f8cd 8008 	str.w	r8, [sp, #8]
 8006c68:	e9cd 2100 	strd	r2, r1, [sp]
 8006c6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c6e:	4659      	mov	r1, fp
 8006c70:	f7ff fc74 	bl	800655c <measure>
 8006c74:	2800      	cmp	r0, #0
 8006c76:	f000 80c6 	beq.w	8006e06 <acc_cpd_supply_test+0x54e>
 8006c7a:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 8006c7e:	ee39 7ae7 	vsub.f32	s14, s19, s15
 8006c82:	eef0 7a04 	vmov.f32	s15, #4	; 0x40200000  2.5
 8006c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c8a:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
 8006c8e:	f1b9 0f00 	cmp.w	r9, #0
 8006c92:	f47f aebd 	bne.w	8006a10 <acc_cpd_supply_test+0x158>
 8006c96:	4b63      	ldr	r3, [pc, #396]	; (8006e24 <acc_cpd_supply_test+0x56c>)
 8006c98:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c9c:	e6ba      	b.n	8006a14 <acc_cpd_supply_test+0x15c>
 8006c9e:	ab0f      	add	r3, sp, #60	; 0x3c
 8006ca0:	2207      	movs	r2, #7
 8006ca2:	210f      	movs	r1, #15
 8006ca4:	9303      	str	r3, [sp, #12]
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006caa:	f8cd 8008 	str.w	r8, [sp, #8]
 8006cae:	e9cd 2100 	strd	r2, r1, [sp]
 8006cb2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006cb4:	4659      	mov	r1, fp
 8006cb6:	f7ff fc51 	bl	800655c <measure>
 8006cba:	2800      	cmp	r0, #0
 8006cbc:	f000 809c 	beq.w	8006df8 <acc_cpd_supply_test+0x540>
 8006cc0:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 8006cc4:	e6a0      	b.n	8006a08 <acc_cpd_supply_test+0x150>
 8006cc6:	ab0f      	add	r3, sp, #60	; 0x3c
 8006cc8:	2207      	movs	r2, #7
 8006cca:	211f      	movs	r1, #31
 8006ccc:	9303      	str	r3, [sp, #12]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006cd2:	f8cd 8008 	str.w	r8, [sp, #8]
 8006cd6:	e9cd 2100 	strd	r2, r1, [sp]
 8006cda:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006cdc:	4659      	mov	r1, fp
 8006cde:	f7ff fc3d 	bl	800655c <measure>
 8006ce2:	2800      	cmp	r0, #0
 8006ce4:	d1ec      	bne.n	8006cc0 <acc_cpd_supply_test+0x408>
 8006ce6:	4a50      	ldr	r2, [pc, #320]	; (8006e28 <acc_cpd_supply_test+0x570>)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8006cec:	494f      	ldr	r1, [pc, #316]	; (8006e2c <acc_cpd_supply_test+0x574>)
 8006cee:	4a50      	ldr	r2, [pc, #320]	; (8006e30 <acc_cpd_supply_test+0x578>)
 8006cf0:	47a0      	blx	r4
 8006cf2:	e738      	b.n	8006b66 <acc_cpd_supply_test+0x2ae>
 8006cf4:	4b4f      	ldr	r3, [pc, #316]	; (8006e34 <acc_cpd_supply_test+0x57c>)
 8006cf6:	5ce3      	ldrb	r3, [r4, r3]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	f47f aef9 	bne.w	8006af0 <acc_cpd_supply_test+0x238>
 8006cfe:	e75d      	b.n	8006bbc <acc_cpd_supply_test+0x304>
 8006d00:	f04f 0880 	mov.w	r8, #128	; 0x80
 8006d04:	e749      	b.n	8006b9a <acc_cpd_supply_test+0x2e2>
 8006d06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d08:	2300      	movs	r3, #0
 8006d0a:	5513      	strb	r3, [r2, r4]
 8006d0c:	f7fe f9ba 	bl	8005084 <acc_rss_integration_log_level>
 8006d10:	2801      	cmp	r0, #1
 8006d12:	f67f aeed 	bls.w	8006af0 <acc_cpd_supply_test+0x238>
 8006d16:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 8006d1a:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
 8006d1e:	f8da 7034 	ldr.w	r7, [sl, #52]	; 0x34
 8006d22:	4942      	ldr	r1, [pc, #264]	; (8006e2c <acc_cpd_supply_test+0x574>)
 8006d24:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006d28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d2c:	bf48      	it	mi
 8006d2e:	eef1 7a67 	vnegmi.f32	s15, s15
 8006d32:	ee77 7aa8 	vadd.f32	s15, s15, s17
 8006d36:	bf4c      	ite	mi
 8006d38:	4a3f      	ldrmi	r2, [pc, #252]	; (8006e38 <acc_cpd_supply_test+0x580>)
 8006d3a:	4a40      	ldrpl	r2, [pc, #256]	; (8006e3c <acc_cpd_supply_test+0x584>)
 8006d3c:	9200      	str	r2, [sp, #0]
 8006d3e:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8006d42:	4a3f      	ldr	r2, [pc, #252]	; (8006e40 <acc_cpd_supply_test+0x588>)
 8006d44:	ed8d 7a01 	vstr	s14, [sp, #4]
 8006d48:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8006d4c:	2002      	movs	r0, #2
 8006d4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006d52:	ee67 7a88 	vmul.f32	s15, s15, s16
 8006d56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d5a:	edcd 7a02 	vstr	s15, [sp, #8]
 8006d5e:	47b8      	blx	r7
 8006d60:	e6c6      	b.n	8006af0 <acc_cpd_supply_test+0x238>
 8006d62:	ab0f      	add	r3, sp, #60	; 0x3c
 8006d64:	2212      	movs	r2, #18
 8006d66:	210f      	movs	r1, #15
 8006d68:	9303      	str	r3, [sp, #12]
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006d6e:	f8cd 8008 	str.w	r8, [sp, #8]
 8006d72:	e9cd 2100 	strd	r2, r1, [sp]
 8006d76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d78:	4659      	mov	r1, fp
 8006d7a:	f7ff fbef 	bl	800655c <measure>
 8006d7e:	2800      	cmp	r0, #0
 8006d80:	f47f ae38 	bne.w	80069f4 <acc_cpd_supply_test+0x13c>
 8006d84:	4a28      	ldr	r2, [pc, #160]	; (8006e28 <acc_cpd_supply_test+0x570>)
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8006d8a:	4928      	ldr	r1, [pc, #160]	; (8006e2c <acc_cpd_supply_test+0x574>)
 8006d8c:	4a28      	ldr	r2, [pc, #160]	; (8006e30 <acc_cpd_supply_test+0x578>)
 8006d8e:	47a0      	blx	r4
 8006d90:	e6e9      	b.n	8006b66 <acc_cpd_supply_test+0x2ae>
 8006d92:	f7fe f977 	bl	8005084 <acc_rss_integration_log_level>
 8006d96:	b360      	cbz	r0, 8006df2 <acc_cpd_supply_test+0x53a>
 8006d98:	4b23      	ldr	r3, [pc, #140]	; (8006e28 <acc_cpd_supply_test+0x570>)
 8006d9a:	4a2a      	ldr	r2, [pc, #168]	; (8006e44 <acc_cpd_supply_test+0x58c>)
 8006d9c:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8006d9e:	4923      	ldr	r1, [pc, #140]	; (8006e2c <acc_cpd_supply_test+0x574>)
 8006da0:	f44f 6700 	mov.w	r7, #2048	; 0x800
 8006da4:	4643      	mov	r3, r8
 8006da6:	9700      	str	r7, [sp, #0]
 8006da8:	2001      	movs	r0, #1
 8006daa:	46b8      	mov	r8, r7
 8006dac:	47a0      	blx	r4
 8006dae:	e6f4      	b.n	8006b9a <acc_cpd_supply_test+0x2e2>
 8006db0:	f7fe f968 	bl	8005084 <acc_rss_integration_log_level>
 8006db4:	2803      	cmp	r0, #3
 8006db6:	d905      	bls.n	8006dc4 <acc_cpd_supply_test+0x50c>
 8006db8:	4b1b      	ldr	r3, [pc, #108]	; (8006e28 <acc_cpd_supply_test+0x570>)
 8006dba:	4a23      	ldr	r2, [pc, #140]	; (8006e48 <acc_cpd_supply_test+0x590>)
 8006dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dbe:	491b      	ldr	r1, [pc, #108]	; (8006e2c <acc_cpd_supply_test+0x574>)
 8006dc0:	2004      	movs	r0, #4
 8006dc2:	4798      	blx	r3
 8006dc4:	4628      	mov	r0, r5
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	2202      	movs	r2, #2
 8006dca:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8006dce:	f7fd feef 	bl	8004bb0 <acc_sensor_protocol_r2_wait_for_specific_event>
 8006dd2:	4604      	mov	r4, r0
 8006dd4:	2800      	cmp	r0, #0
 8006dd6:	f43f aec6 	beq.w	8006b66 <acc_cpd_supply_test+0x2ae>
 8006dda:	f7fe f953 	bl	8005084 <acc_rss_integration_log_level>
 8006dde:	2803      	cmp	r0, #3
 8006de0:	f67f ae97 	bls.w	8006b12 <acc_cpd_supply_test+0x25a>
 8006de4:	4b10      	ldr	r3, [pc, #64]	; (8006e28 <acc_cpd_supply_test+0x570>)
 8006de6:	4a19      	ldr	r2, [pc, #100]	; (8006e4c <acc_cpd_supply_test+0x594>)
 8006de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dea:	4910      	ldr	r1, [pc, #64]	; (8006e2c <acc_cpd_supply_test+0x574>)
 8006dec:	2004      	movs	r0, #4
 8006dee:	4798      	blx	r3
 8006df0:	e68f      	b.n	8006b12 <acc_cpd_supply_test+0x25a>
 8006df2:	f44f 6800 	mov.w	r8, #2048	; 0x800
 8006df6:	e6d0      	b.n	8006b9a <acc_cpd_supply_test+0x2e2>
 8006df8:	4a0b      	ldr	r2, [pc, #44]	; (8006e28 <acc_cpd_supply_test+0x570>)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8006dfe:	490b      	ldr	r1, [pc, #44]	; (8006e2c <acc_cpd_supply_test+0x574>)
 8006e00:	4a0b      	ldr	r2, [pc, #44]	; (8006e30 <acc_cpd_supply_test+0x578>)
 8006e02:	47a0      	blx	r4
 8006e04:	e6af      	b.n	8006b66 <acc_cpd_supply_test+0x2ae>
 8006e06:	4a08      	ldr	r2, [pc, #32]	; (8006e28 <acc_cpd_supply_test+0x570>)
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8006e0c:	4907      	ldr	r1, [pc, #28]	; (8006e2c <acc_cpd_supply_test+0x574>)
 8006e0e:	4a08      	ldr	r2, [pc, #32]	; (8006e30 <acc_cpd_supply_test+0x578>)
 8006e10:	47a0      	blx	r4
 8006e12:	e6a8      	b.n	8006b66 <acc_cpd_supply_test+0x2ae>
 8006e14:	4a04      	ldr	r2, [pc, #16]	; (8006e28 <acc_cpd_supply_test+0x570>)
 8006e16:	693b      	ldr	r3, [r7, #16]
 8006e18:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8006e1a:	4904      	ldr	r1, [pc, #16]	; (8006e2c <acc_cpd_supply_test+0x574>)
 8006e1c:	4a04      	ldr	r2, [pc, #16]	; (8006e30 <acc_cpd_supply_test+0x578>)
 8006e1e:	47a0      	blx	r4
 8006e20:	e6a1      	b.n	8006b66 <acc_cpd_supply_test+0x2ae>
 8006e22:	bf00      	nop
 8006e24:	0800bb5c 	.word	0x0800bb5c
 8006e28:	20000358 	.word	0x20000358
 8006e2c:	0800bbd0 	.word	0x0800bbd0
 8006e30:	0800b9f8 	.word	0x0800b9f8
 8006e34:	0800bb54 	.word	0x0800bb54
 8006e38:	0800b550 	.word	0x0800b550
 8006e3c:	0800cc28 	.word	0x0800cc28
 8006e40:	0800baac 	.word	0x0800baac
 8006e44:	0800b980 	.word	0x0800b980
 8006e48:	0800bb00 	.word	0x0800bb00
 8006e4c:	0800bb28 	.word	0x0800bb28

08006e50 <internal_reg_read>:
 8006e50:	b530      	push	{r4, r5, lr}
 8006e52:	f441 5140 	orr.w	r1, r1, #12288	; 0x3000
 8006e56:	b083      	sub	sp, #12
 8006e58:	ba4b      	rev16	r3, r1
 8006e5a:	4615      	mov	r5, r2
 8006e5c:	2400      	movs	r4, #0
 8006e5e:	2206      	movs	r2, #6
 8006e60:	4669      	mov	r1, sp
 8006e62:	f8ad 3000 	strh.w	r3, [sp]
 8006e66:	f8ad 4002 	strh.w	r4, [sp, #2]
 8006e6a:	f8ad 4004 	strh.w	r4, [sp, #4]
 8006e6e:	f7fe f8a7 	bl	8004fc0 <acc_rss_integration_sensor_device_transfer>
 8006e72:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8006e76:	ba5b      	rev16	r3, r3
 8006e78:	802b      	strh	r3, [r5, #0]
 8006e7a:	b003      	add	sp, #12
 8006e7c:	bd30      	pop	{r4, r5, pc}
 8006e7e:	bf00      	nop

08006e80 <internal_conf_read>:
 8006e80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e84:	9d08      	ldr	r5, [sp, #32]
 8006e86:	f5b5 6fc0 	cmp.w	r5, #1536	; 0x600
 8006e8a:	d827      	bhi.n	8006edc <internal_conf_read+0x5c>
 8006e8c:	461e      	mov	r6, r3
 8006e8e:	006b      	lsls	r3, r5, #1
 8006e90:	460c      	mov	r4, r1
 8006e92:	4607      	mov	r7, r0
 8006e94:	f442 4220 	orr.w	r2, r2, #40960	; 0xa000
 8006e98:	1e58      	subs	r0, r3, #1
 8006e9a:	2100      	movs	r1, #0
 8006e9c:	ea4f 0a85 	mov.w	sl, r5, lsl #2
 8006ea0:	f104 0906 	add.w	r9, r4, #6
 8006ea4:	ba52      	rev16	r2, r2
 8006ea6:	ba40      	rev16	r0, r0
 8006ea8:	f103 0803 	add.w	r8, r3, #3
 8006eac:	8022      	strh	r2, [r4, #0]
 8006eae:	8060      	strh	r0, [r4, #2]
 8006eb0:	80a1      	strh	r1, [r4, #4]
 8006eb2:	4652      	mov	r2, sl
 8006eb4:	4648      	mov	r0, r9
 8006eb6:	f000 fd15 	bl	80078e4 <memset>
 8006eba:	ea4f 0248 	mov.w	r2, r8, lsl #1
 8006ebe:	4621      	mov	r1, r4
 8006ec0:	4638      	mov	r0, r7
 8006ec2:	f7fe f87d 	bl	8004fc0 <acc_rss_integration_sensor_device_transfer>
 8006ec6:	4649      	mov	r1, r9
 8006ec8:	4652      	mov	r2, sl
 8006eca:	4630      	mov	r0, r6
 8006ecc:	f000 fce2 	bl	8007894 <memcpy>
 8006ed0:	4629      	mov	r1, r5
 8006ed2:	4630      	mov	r0, r6
 8006ed4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ed8:	f7fe b8fc 	b.w	80050d4 <acc_utils_swap32_array>
 8006edc:	2159      	movs	r1, #89	; 0x59
 8006ede:	4801      	ldr	r0, [pc, #4]	; (8006ee4 <internal_conf_read+0x64>)
 8006ee0:	f7fd ff60 	bl	8004da4 <acc_assert_fail>
 8006ee4:	0800be08 	.word	0x0800be08

08006ee8 <acc_sensor_reg_read>:
 8006ee8:	f7ff bfb2 	b.w	8006e50 <internal_reg_read>

08006eec <acc_sensor_reg_write>:
 8006eec:	b510      	push	{r4, lr}
 8006eee:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8006ef2:	b082      	sub	sp, #8
 8006ef4:	ba4b      	rev16	r3, r1
 8006ef6:	ba54      	rev16	r4, r2
 8006ef8:	a901      	add	r1, sp, #4
 8006efa:	2204      	movs	r2, #4
 8006efc:	f8ad 3004 	strh.w	r3, [sp, #4]
 8006f00:	f8ad 4006 	strh.w	r4, [sp, #6]
 8006f04:	f7fe f85c 	bl	8004fc0 <acc_rss_integration_sensor_device_transfer>
 8006f08:	b002      	add	sp, #8
 8006f0a:	bd10      	pop	{r4, pc}

08006f0c <acc_sensor_reg_field_write>:
 8006f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f10:	b082      	sub	sp, #8
 8006f12:	4688      	mov	r8, r1
 8006f14:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 8006f18:	4619      	mov	r1, r3
 8006f1a:	4617      	mov	r7, r2
 8006f1c:	f10d 0202 	add.w	r2, sp, #2
 8006f20:	461d      	mov	r5, r3
 8006f22:	4606      	mov	r6, r0
 8006f24:	f7ff ff94 	bl	8006e50 <internal_reg_read>
 8006f28:	f9bd 0002 	ldrsh.w	r0, [sp, #2]
 8006f2c:	fa04 f208 	lsl.w	r2, r4, r8
 8006f30:	4042      	eors	r2, r0
 8006f32:	403a      	ands	r2, r7
 8006f34:	4042      	eors	r2, r0
 8006f36:	ba54      	rev16	r4, r2
 8006f38:	f445 5580 	orr.w	r5, r5, #4096	; 0x1000
 8006f3c:	2204      	movs	r2, #4
 8006f3e:	ba6d      	rev16	r5, r5
 8006f40:	4630      	mov	r0, r6
 8006f42:	eb0d 0102 	add.w	r1, sp, r2
 8006f46:	f8ad 5004 	strh.w	r5, [sp, #4]
 8006f4a:	f8ad 4006 	strh.w	r4, [sp, #6]
 8006f4e:	f7fe f837 	bl	8004fc0 <acc_rss_integration_sensor_device_transfer>
 8006f52:	b002      	add	sp, #8
 8006f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006f58 <acc_sensor_conf_read_instr>:
 8006f58:	b500      	push	{lr}
 8006f5a:	b087      	sub	sp, #28
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	460a      	mov	r2, r1
 8006f60:	9300      	str	r3, [sp, #0]
 8006f62:	a903      	add	r1, sp, #12
 8006f64:	ab02      	add	r3, sp, #8
 8006f66:	f7ff ff8b 	bl	8006e80 <internal_conf_read>
 8006f6a:	9802      	ldr	r0, [sp, #8]
 8006f6c:	b007      	add	sp, #28
 8006f6e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006f72:	bf00      	nop

08006f74 <acc_sensor_diagnostics_r2_sensor_status>:
 8006f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f78:	b097      	sub	sp, #92	; 0x5c
 8006f7a:	4604      	mov	r4, r0
 8006f7c:	f7fd fbb0 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 8006f80:	2101      	movs	r1, #1
 8006f82:	9009      	str	r0, [sp, #36]	; 0x24
 8006f84:	4620      	mov	r0, r4
 8006f86:	f7fd fb2f 	bl	80045e8 <acc_sensor_diagnostics_enable_set>
 8006f8a:	f10d 0858 	add.w	r8, sp, #88	; 0x58
 8006f8e:	4620      	mov	r0, r4
 8006f90:	2201      	movs	r2, #1
 8006f92:	21b2      	movs	r1, #178	; 0xb2
 8006f94:	f7ff ffaa 	bl	8006eec <acc_sensor_reg_write>
 8006f98:	2300      	movs	r3, #0
 8006f9a:	f828 3d20 	strh.w	r3, [r8, #-32]!
 8006f9e:	f8df a33c 	ldr.w	sl, [pc, #828]	; 80072dc <acc_sensor_diagnostics_r2_sensor_status+0x368>
 8006fa2:	f8df 9350 	ldr.w	r9, [pc, #848]	; 80072f4 <acc_sensor_diagnostics_r2_sensor_status+0x380>
 8006fa6:	4fca      	ldr	r7, [pc, #808]	; (80072d0 <acc_sensor_diagnostics_r2_sensor_status+0x35c>)
 8006fa8:	2664      	movs	r6, #100	; 0x64
 8006faa:	e002      	b.n	8006fb2 <acc_sensor_diagnostics_r2_sensor_status+0x3e>
 8006fac:	3e01      	subs	r6, #1
 8006fae:	b2b6      	uxth	r6, r6
 8006fb0:	b30e      	cbz	r6, 8006ff6 <acc_sensor_diagnostics_r2_sensor_status+0x82>
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	4642      	mov	r2, r8
 8006fb6:	2111      	movs	r1, #17
 8006fb8:	f7ff ff96 	bl	8006ee8 <acc_sensor_reg_read>
 8006fbc:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
 8006fc0:	055b      	lsls	r3, r3, #21
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	f140 8108 	bpl.w	80071d8 <acc_sensor_diagnostics_r2_sensor_status+0x264>
 8006fc8:	f7fd fb8a 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 8006fcc:	2800      	cmp	r0, #0
 8006fce:	d0ed      	beq.n	8006fac <acc_sensor_diagnostics_r2_sensor_status+0x38>
 8006fd0:	f7fe f858 	bl	8005084 <acc_rss_integration_log_level>
 8006fd4:	2801      	cmp	r0, #1
 8006fd6:	464a      	mov	r2, r9
 8006fd8:	4639      	mov	r1, r7
 8006fda:	f04f 0002 	mov.w	r0, #2
 8006fde:	d9e5      	bls.n	8006fac <acc_sensor_diagnostics_r2_sensor_status+0x38>
 8006fe0:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
 8006fe4:	f8da 5034 	ldr.w	r5, [sl, #52]	; 0x34
 8006fe8:	3e01      	subs	r6, #1
 8006fea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fee:	b2b6      	uxth	r6, r6
 8006ff0:	47a8      	blx	r5
 8006ff2:	2e00      	cmp	r6, #0
 8006ff4:	d1dd      	bne.n	8006fb2 <acc_sensor_diagnostics_r2_sensor_status+0x3e>
 8006ff6:	aa16      	add	r2, sp, #88	; 0x58
 8006ff8:	2500      	movs	r5, #0
 8006ffa:	f822 5d2c 	strh.w	r5, [r2, #-44]!
 8006ffe:	4629      	mov	r1, r5
 8007000:	4620      	mov	r0, r4
 8007002:	f7ff ff71 	bl	8006ee8 <acc_sensor_reg_read>
 8007006:	aa16      	add	r2, sp, #88	; 0x58
 8007008:	212a      	movs	r1, #42	; 0x2a
 800700a:	f822 5d2a 	strh.w	r5, [r2, #-42]!
 800700e:	4620      	mov	r0, r4
 8007010:	f7ff ff6a 	bl	8006ee8 <acc_sensor_reg_read>
 8007014:	aa16      	add	r2, sp, #88	; 0x58
 8007016:	4eaf      	ldr	r6, [pc, #700]	; (80072d4 <acc_sensor_diagnostics_r2_sensor_status+0x360>)
 8007018:	f822 5d28 	strh.w	r5, [r2, #-40]!
 800701c:	2128      	movs	r1, #40	; 0x28
 800701e:	4620      	mov	r0, r4
 8007020:	f7ff ff62 	bl	8006ee8 <acc_sensor_reg_read>
 8007024:	f106 071e 	add.w	r7, r6, #30
 8007028:	4645      	mov	r5, r8
 800702a:	2163      	movs	r1, #99	; 0x63
 800702c:	e001      	b.n	8007032 <acc_sensor_diagnostics_r2_sensor_status+0xbe>
 800702e:	f836 1f02 	ldrh.w	r1, [r6, #2]!
 8007032:	462a      	mov	r2, r5
 8007034:	4620      	mov	r0, r4
 8007036:	f7ff ff57 	bl	8006ee8 <acc_sensor_reg_read>
 800703a:	42b7      	cmp	r7, r6
 800703c:	f105 0502 	add.w	r5, r5, #2
 8007040:	d1f5      	bne.n	800702e <acc_sensor_diagnostics_r2_sensor_status+0xba>
 8007042:	4620      	mov	r0, r4
 8007044:	f7fd fb4c 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 8007048:	2800      	cmp	r0, #0
 800704a:	f040 8165 	bne.w	8007318 <acc_sensor_diagnostics_r2_sensor_status+0x3a4>
 800704e:	4620      	mov	r0, r4
 8007050:	f7fd fb46 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 8007054:	2800      	cmp	r0, #0
 8007056:	f040 8117 	bne.w	8007288 <acc_sensor_diagnostics_r2_sensor_status+0x314>
 800705a:	4642      	mov	r2, r8
 800705c:	2168      	movs	r1, #104	; 0x68
 800705e:	4620      	mov	r0, r4
 8007060:	f7ff ff42 	bl	8006ee8 <acc_sensor_reg_read>
 8007064:	f10d 023a 	add.w	r2, sp, #58	; 0x3a
 8007068:	2167      	movs	r1, #103	; 0x67
 800706a:	4620      	mov	r0, r4
 800706c:	f7ff ff3c 	bl	8006ee8 <acc_sensor_reg_read>
 8007070:	aa0f      	add	r2, sp, #60	; 0x3c
 8007072:	2166      	movs	r1, #102	; 0x66
 8007074:	4620      	mov	r0, r4
 8007076:	f7ff ff37 	bl	8006ee8 <acc_sensor_reg_read>
 800707a:	4620      	mov	r0, r4
 800707c:	f10d 023e 	add.w	r2, sp, #62	; 0x3e
 8007080:	2165      	movs	r1, #101	; 0x65
 8007082:	f7ff ff31 	bl	8006ee8 <acc_sensor_reg_read>
 8007086:	4620      	mov	r0, r4
 8007088:	f7fd fb2a 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 800708c:	2800      	cmp	r0, #0
 800708e:	f040 80e4 	bne.w	800725a <acc_sensor_diagnostics_r2_sensor_status+0x2e6>
 8007092:	aa16      	add	r2, sp, #88	; 0x58
 8007094:	2500      	movs	r5, #0
 8007096:	f822 5d26 	strh.w	r5, [r2, #-38]!
 800709a:	2153      	movs	r1, #83	; 0x53
 800709c:	4620      	mov	r0, r4
 800709e:	f7ff ff23 	bl	8006ee8 <acc_sensor_reg_read>
 80070a2:	4620      	mov	r0, r4
 80070a4:	4642      	mov	r2, r8
 80070a6:	2140      	movs	r1, #64	; 0x40
 80070a8:	f8ad 5038 	strh.w	r5, [sp, #56]	; 0x38
 80070ac:	f7ff ff1c 	bl	8006ee8 <acc_sensor_reg_read>
 80070b0:	4620      	mov	r0, r4
 80070b2:	f7fd fb15 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80070b6:	2800      	cmp	r0, #0
 80070b8:	f040 8120 	bne.w	80072fc <acc_sensor_diagnostics_r2_sensor_status+0x388>
 80070bc:	4620      	mov	r0, r4
 80070be:	f7fd fb0f 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80070c2:	2800      	cmp	r0, #0
 80070c4:	f040 80aa 	bne.w	800721c <acc_sensor_diagnostics_r2_sensor_status+0x2a8>
 80070c8:	4e83      	ldr	r6, [pc, #524]	; (80072d8 <acc_sensor_diagnostics_r2_sensor_status+0x364>)
 80070ca:	4645      	mov	r5, r8
 80070cc:	f106 071e 	add.w	r7, r6, #30
 80070d0:	21f0      	movs	r1, #240	; 0xf0
 80070d2:	e001      	b.n	80070d8 <acc_sensor_diagnostics_r2_sensor_status+0x164>
 80070d4:	f836 1f02 	ldrh.w	r1, [r6, #2]!
 80070d8:	462a      	mov	r2, r5
 80070da:	4620      	mov	r0, r4
 80070dc:	f7ff ff04 	bl	8006ee8 <acc_sensor_reg_read>
 80070e0:	42be      	cmp	r6, r7
 80070e2:	f105 0502 	add.w	r5, r5, #2
 80070e6:	d1f5      	bne.n	80070d4 <acc_sensor_diagnostics_r2_sensor_status+0x160>
 80070e8:	4620      	mov	r0, r4
 80070ea:	f7fd faf9 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80070ee:	2800      	cmp	r0, #0
 80070f0:	f040 8164 	bne.w	80073bc <acc_sensor_diagnostics_r2_sensor_status+0x448>
 80070f4:	4620      	mov	r0, r4
 80070f6:	2500      	movs	r5, #0
 80070f8:	f7fd faf2 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80070fc:	2800      	cmp	r0, #0
 80070fe:	f040 8171 	bne.w	80073e4 <acc_sensor_diagnostics_r2_sensor_status+0x470>
 8007102:	f8df b1d8 	ldr.w	fp, [pc, #472]	; 80072dc <acc_sensor_diagnostics_r2_sensor_status+0x368>
 8007106:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 80072f8 <acc_sensor_diagnostics_r2_sensor_status+0x384>
 800710a:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 80072d0 <acc_sensor_diagnostics_r2_sensor_status+0x35c>
 800710e:	2601      	movs	r6, #1
 8007110:	e004      	b.n	800711c <acc_sensor_diagnostics_r2_sensor_status+0x1a8>
 8007112:	3601      	adds	r6, #1
 8007114:	3502      	adds	r5, #2
 8007116:	2e08      	cmp	r6, #8
 8007118:	b2ed      	uxtb	r5, r5
 800711a:	d01f      	beq.n	800715c <acc_sensor_diagnostics_r2_sensor_status+0x1e8>
 800711c:	4620      	mov	r0, r4
 800711e:	f7fd fadf 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 8007122:	2800      	cmp	r0, #0
 8007124:	d0f5      	beq.n	8007112 <acc_sensor_diagnostics_r2_sensor_status+0x19e>
 8007126:	f7fd ffad 	bl	8005084 <acc_rss_integration_log_level>
 800712a:	ab16      	add	r3, sp, #88	; 0x58
 800712c:	eb03 0c45 	add.w	ip, r3, r5, lsl #1
 8007130:	2801      	cmp	r0, #1
 8007132:	4667      	mov	r7, ip
 8007134:	4633      	mov	r3, r6
 8007136:	4652      	mov	r2, sl
 8007138:	4649      	mov	r1, r9
 800713a:	f04f 0002 	mov.w	r0, #2
 800713e:	d9e8      	bls.n	8007112 <acc_sensor_diagnostics_r2_sensor_status+0x19e>
 8007140:	f837 7c20 	ldrh.w	r7, [r7, #-32]
 8007144:	f83c cc1e 	ldrh.w	ip, [ip, #-30]
 8007148:	3601      	adds	r6, #1
 800714a:	e9cd 7c00 	strd	r7, ip, [sp]
 800714e:	f8db 7034 	ldr.w	r7, [fp, #52]	; 0x34
 8007152:	47b8      	blx	r7
 8007154:	3502      	adds	r5, #2
 8007156:	2e08      	cmp	r6, #8
 8007158:	b2ed      	uxtb	r5, r5
 800715a:	d1df      	bne.n	800711c <acc_sensor_diagnostics_r2_sensor_status+0x1a8>
 800715c:	aa16      	add	r2, sp, #88	; 0x58
 800715e:	2500      	movs	r5, #0
 8007160:	f822 5d24 	strh.w	r5, [r2, #-36]!
 8007164:	219d      	movs	r1, #157	; 0x9d
 8007166:	4620      	mov	r0, r4
 8007168:	f7ff febe 	bl	8006ee8 <acc_sensor_reg_read>
 800716c:	aa16      	add	r2, sp, #88	; 0x58
 800716e:	2199      	movs	r1, #153	; 0x99
 8007170:	f822 5d22 	strh.w	r5, [r2, #-34]!
 8007174:	4620      	mov	r0, r4
 8007176:	f7ff feb7 	bl	8006ee8 <acc_sensor_reg_read>
 800717a:	4642      	mov	r2, r8
 800717c:	2196      	movs	r1, #150	; 0x96
 800717e:	4620      	mov	r0, r4
 8007180:	f8ad 5038 	strh.w	r5, [sp, #56]	; 0x38
 8007184:	f7ff feb0 	bl	8006ee8 <acc_sensor_reg_read>
 8007188:	4620      	mov	r0, r4
 800718a:	462a      	mov	r2, r5
 800718c:	21b2      	movs	r1, #178	; 0xb2
 800718e:	f7ff fead 	bl	8006eec <acc_sensor_reg_write>
 8007192:	4620      	mov	r0, r4
 8007194:	f7fd faa4 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 8007198:	2800      	cmp	r0, #0
 800719a:	f040 8136 	bne.w	800740a <acc_sensor_diagnostics_r2_sensor_status+0x496>
 800719e:	4620      	mov	r0, r4
 80071a0:	f7fd fa9e 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80071a4:	2800      	cmp	r0, #0
 80071a6:	f040 80fb 	bne.w	80073a0 <acc_sensor_diagnostics_r2_sensor_status+0x42c>
 80071aa:	4620      	mov	r0, r4
 80071ac:	f7fd fa98 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80071b0:	2800      	cmp	r0, #0
 80071b2:	f040 80d4 	bne.w	800735e <acc_sensor_diagnostics_r2_sensor_status+0x3ea>
 80071b6:	4620      	mov	r0, r4
 80071b8:	f7fd fa92 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80071bc:	2800      	cmp	r0, #0
 80071be:	f040 80e1 	bne.w	8007384 <acc_sensor_diagnostics_r2_sensor_status+0x410>
 80071c2:	4620      	mov	r0, r4
 80071c4:	f7fd fa8c 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80071c8:	b9d8      	cbnz	r0, 8007202 <acc_sensor_diagnostics_r2_sensor_status+0x28e>
 80071ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071cc:	4620      	mov	r0, r4
 80071ce:	f7fd fa0b 	bl	80045e8 <acc_sensor_diagnostics_enable_set>
 80071d2:	b017      	add	sp, #92	; 0x5c
 80071d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071d8:	f7fd fa82 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80071dc:	2800      	cmp	r0, #0
 80071de:	f43f af0a 	beq.w	8006ff6 <acc_sensor_diagnostics_r2_sensor_status+0x82>
 80071e2:	f7fd ff4f 	bl	8005084 <acc_rss_integration_log_level>
 80071e6:	2801      	cmp	r0, #1
 80071e8:	f67f af05 	bls.w	8006ff6 <acc_sensor_diagnostics_r2_sensor_status+0x82>
 80071ec:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
 80071f0:	493a      	ldr	r1, [pc, #232]	; (80072dc <acc_sensor_diagnostics_r2_sensor_status+0x368>)
 80071f2:	4a3b      	ldr	r2, [pc, #236]	; (80072e0 <acc_sensor_diagnostics_r2_sensor_status+0x36c>)
 80071f4:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 80071f6:	4936      	ldr	r1, [pc, #216]	; (80072d0 <acc_sensor_diagnostics_r2_sensor_status+0x35c>)
 80071f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071fc:	2002      	movs	r0, #2
 80071fe:	47a8      	blx	r5
 8007200:	e6f9      	b.n	8006ff6 <acc_sensor_diagnostics_r2_sensor_status+0x82>
 8007202:	f7fd ff3f 	bl	8005084 <acc_rss_integration_log_level>
 8007206:	2801      	cmp	r0, #1
 8007208:	d9df      	bls.n	80071ca <acc_sensor_diagnostics_r2_sensor_status+0x256>
 800720a:	4a34      	ldr	r2, [pc, #208]	; (80072dc <acc_sensor_diagnostics_r2_sensor_status+0x368>)
 800720c:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
 8007210:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8007212:	492f      	ldr	r1, [pc, #188]	; (80072d0 <acc_sensor_diagnostics_r2_sensor_status+0x35c>)
 8007214:	4a33      	ldr	r2, [pc, #204]	; (80072e4 <acc_sensor_diagnostics_r2_sensor_status+0x370>)
 8007216:	2002      	movs	r0, #2
 8007218:	47a8      	blx	r5
 800721a:	e7d6      	b.n	80071ca <acc_sensor_diagnostics_r2_sensor_status+0x256>
 800721c:	f7fd ff32 	bl	8005084 <acc_rss_integration_log_level>
 8007220:	2801      	cmp	r0, #1
 8007222:	f67f af51 	bls.w	80070c8 <acc_sensor_diagnostics_r2_sensor_status+0x154>
 8007226:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
 800722a:	492c      	ldr	r1, [pc, #176]	; (80072dc <acc_sensor_diagnostics_r2_sensor_status+0x368>)
 800722c:	4a2e      	ldr	r2, [pc, #184]	; (80072e8 <acc_sensor_diagnostics_r2_sensor_status+0x374>)
 800722e:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 8007230:	4927      	ldr	r1, [pc, #156]	; (80072d0 <acc_sensor_diagnostics_r2_sensor_status+0x35c>)
 8007232:	f003 0004 	and.w	r0, r3, #4
 8007236:	f003 0608 	and.w	r6, r3, #8
 800723a:	9004      	str	r0, [sp, #16]
 800723c:	f003 0010 	and.w	r0, r3, #16
 8007240:	9603      	str	r6, [sp, #12]
 8007242:	9002      	str	r0, [sp, #8]
 8007244:	f003 0620 	and.w	r6, r3, #32
 8007248:	f003 0040 	and.w	r0, r3, #64	; 0x40
 800724c:	e9cd 0600 	strd	r0, r6, [sp]
 8007250:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007254:	2002      	movs	r0, #2
 8007256:	47a8      	blx	r5
 8007258:	e736      	b.n	80070c8 <acc_sensor_diagnostics_r2_sensor_status+0x154>
 800725a:	f7fd ff13 	bl	8005084 <acc_rss_integration_log_level>
 800725e:	2801      	cmp	r0, #1
 8007260:	f67f af17 	bls.w	8007092 <acc_sensor_diagnostics_r2_sensor_status+0x11e>
 8007264:	f8bd 003e 	ldrh.w	r0, [sp, #62]	; 0x3e
 8007268:	f8bd 103c 	ldrh.w	r1, [sp, #60]	; 0x3c
 800726c:	4d1b      	ldr	r5, [pc, #108]	; (80072dc <acc_sensor_diagnostics_r2_sensor_status+0x368>)
 800726e:	f8bd 203a 	ldrh.w	r2, [sp, #58]	; 0x3a
 8007272:	6b6d      	ldr	r5, [r5, #52]	; 0x34
 8007274:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
 8007278:	9200      	str	r2, [sp, #0]
 800727a:	e9cd 1001 	strd	r1, r0, [sp, #4]
 800727e:	4a1b      	ldr	r2, [pc, #108]	; (80072ec <acc_sensor_diagnostics_r2_sensor_status+0x378>)
 8007280:	4913      	ldr	r1, [pc, #76]	; (80072d0 <acc_sensor_diagnostics_r2_sensor_status+0x35c>)
 8007282:	2002      	movs	r0, #2
 8007284:	47a8      	blx	r5
 8007286:	e704      	b.n	8007092 <acc_sensor_diagnostics_r2_sensor_status+0x11e>
 8007288:	f7fd fefc 	bl	8005084 <acc_rss_integration_log_level>
 800728c:	2801      	cmp	r0, #1
 800728e:	f67f aee4 	bls.w	800705a <acc_sensor_diagnostics_r2_sensor_status+0xe6>
 8007292:	4d12      	ldr	r5, [pc, #72]	; (80072dc <acc_sensor_diagnostics_r2_sensor_status+0x368>)
 8007294:	f8bd 0056 	ldrh.w	r0, [sp, #86]	; 0x56
 8007298:	f8bd 1054 	ldrh.w	r1, [sp, #84]	; 0x54
 800729c:	f8bd 2052 	ldrh.w	r2, [sp, #82]	; 0x52
 80072a0:	6b6d      	ldr	r5, [r5, #52]	; 0x34
 80072a2:	f8bd 6050 	ldrh.w	r6, [sp, #80]	; 0x50
 80072a6:	9006      	str	r0, [sp, #24]
 80072a8:	9105      	str	r1, [sp, #20]
 80072aa:	f8bd 004e 	ldrh.w	r0, [sp, #78]	; 0x4e
 80072ae:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 80072b2:	9204      	str	r2, [sp, #16]
 80072b4:	f8bd 204a 	ldrh.w	r2, [sp, #74]	; 0x4a
 80072b8:	f8bd 3048 	ldrh.w	r3, [sp, #72]	; 0x48
 80072bc:	e9cd 2100 	strd	r2, r1, [sp]
 80072c0:	e9cd 0602 	strd	r0, r6, [sp, #8]
 80072c4:	4a0a      	ldr	r2, [pc, #40]	; (80072f0 <acc_sensor_diagnostics_r2_sensor_status+0x37c>)
 80072c6:	4902      	ldr	r1, [pc, #8]	; (80072d0 <acc_sensor_diagnostics_r2_sensor_status+0x35c>)
 80072c8:	2002      	movs	r0, #2
 80072ca:	47a8      	blx	r5
 80072cc:	e6c5      	b.n	800705a <acc_sensor_diagnostics_r2_sensor_status+0xe6>
 80072ce:	bf00      	nop
 80072d0:	0800a880 	.word	0x0800a880
 80072d4:	0800c0a0 	.word	0x0800c0a0
 80072d8:	0800c0c0 	.word	0x0800c0c0
 80072dc:	20000358 	.word	0x20000358
 80072e0:	0800be34 	.word	0x0800be34
 80072e4:	0800c08c 	.word	0x0800c08c
 80072e8:	0800bf18 	.word	0x0800bf18
 80072ec:	0800bed4 	.word	0x0800bed4
 80072f0:	0800be90 	.word	0x0800be90
 80072f4:	0800be1c 	.word	0x0800be1c
 80072f8:	0800bfd4 	.word	0x0800bfd4
 80072fc:	f7fd fec2 	bl	8005084 <acc_rss_integration_log_level>
 8007300:	2801      	cmp	r0, #1
 8007302:	f67f aedb 	bls.w	80070bc <acc_sensor_diagnostics_r2_sensor_status+0x148>
 8007306:	4a4b      	ldr	r2, [pc, #300]	; (8007434 <acc_sensor_diagnostics_r2_sensor_status+0x4c0>)
 8007308:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
 800730c:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800730e:	494a      	ldr	r1, [pc, #296]	; (8007438 <acc_sensor_diagnostics_r2_sensor_status+0x4c4>)
 8007310:	4a4a      	ldr	r2, [pc, #296]	; (800743c <acc_sensor_diagnostics_r2_sensor_status+0x4c8>)
 8007312:	2002      	movs	r0, #2
 8007314:	47a8      	blx	r5
 8007316:	e6d1      	b.n	80070bc <acc_sensor_diagnostics_r2_sensor_status+0x148>
 8007318:	f7fd feb4 	bl	8005084 <acc_rss_integration_log_level>
 800731c:	2801      	cmp	r0, #1
 800731e:	f67f ae96 	bls.w	800704e <acc_sensor_diagnostics_r2_sensor_status+0xda>
 8007322:	4d44      	ldr	r5, [pc, #272]	; (8007434 <acc_sensor_diagnostics_r2_sensor_status+0x4c0>)
 8007324:	f8bd 0046 	ldrh.w	r0, [sp, #70]	; 0x46
 8007328:	f8bd 1044 	ldrh.w	r1, [sp, #68]	; 0x44
 800732c:	f8bd 2042 	ldrh.w	r2, [sp, #66]	; 0x42
 8007330:	6b6d      	ldr	r5, [r5, #52]	; 0x34
 8007332:	f8bd 6040 	ldrh.w	r6, [sp, #64]	; 0x40
 8007336:	9006      	str	r0, [sp, #24]
 8007338:	9105      	str	r1, [sp, #20]
 800733a:	f8bd 003e 	ldrh.w	r0, [sp, #62]	; 0x3e
 800733e:	f8bd 103c 	ldrh.w	r1, [sp, #60]	; 0x3c
 8007342:	9204      	str	r2, [sp, #16]
 8007344:	f8bd 203a 	ldrh.w	r2, [sp, #58]	; 0x3a
 8007348:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
 800734c:	e9cd 2100 	strd	r2, r1, [sp]
 8007350:	e9cd 0602 	strd	r0, r6, [sp, #8]
 8007354:	4a3a      	ldr	r2, [pc, #232]	; (8007440 <acc_sensor_diagnostics_r2_sensor_status+0x4cc>)
 8007356:	4938      	ldr	r1, [pc, #224]	; (8007438 <acc_sensor_diagnostics_r2_sensor_status+0x4c4>)
 8007358:	2002      	movs	r0, #2
 800735a:	47a8      	blx	r5
 800735c:	e677      	b.n	800704e <acc_sensor_diagnostics_r2_sensor_status+0xda>
 800735e:	f7fd fe91 	bl	8005084 <acc_rss_integration_log_level>
 8007362:	2801      	cmp	r0, #1
 8007364:	f67f af27 	bls.w	80071b6 <acc_sensor_diagnostics_r2_sensor_status+0x242>
 8007368:	4a32      	ldr	r2, [pc, #200]	; (8007434 <acc_sensor_diagnostics_r2_sensor_status+0x4c0>)
 800736a:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 800736e:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8007370:	4931      	ldr	r1, [pc, #196]	; (8007438 <acc_sensor_diagnostics_r2_sensor_status+0x4c4>)
 8007372:	4a34      	ldr	r2, [pc, #208]	; (8007444 <acc_sensor_diagnostics_r2_sensor_status+0x4d0>)
 8007374:	2002      	movs	r0, #2
 8007376:	47a8      	blx	r5
 8007378:	4620      	mov	r0, r4
 800737a:	f7fd f9b1 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 800737e:	2800      	cmp	r0, #0
 8007380:	f43f af1f 	beq.w	80071c2 <acc_sensor_diagnostics_r2_sensor_status+0x24e>
 8007384:	f7fd fe7e 	bl	8005084 <acc_rss_integration_log_level>
 8007388:	2801      	cmp	r0, #1
 800738a:	f67f af1a 	bls.w	80071c2 <acc_sensor_diagnostics_r2_sensor_status+0x24e>
 800738e:	4a29      	ldr	r2, [pc, #164]	; (8007434 <acc_sensor_diagnostics_r2_sensor_status+0x4c0>)
 8007390:	f8bd 3036 	ldrh.w	r3, [sp, #54]	; 0x36
 8007394:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8007396:	4928      	ldr	r1, [pc, #160]	; (8007438 <acc_sensor_diagnostics_r2_sensor_status+0x4c4>)
 8007398:	4a2b      	ldr	r2, [pc, #172]	; (8007448 <acc_sensor_diagnostics_r2_sensor_status+0x4d4>)
 800739a:	2002      	movs	r0, #2
 800739c:	47a8      	blx	r5
 800739e:	e710      	b.n	80071c2 <acc_sensor_diagnostics_r2_sensor_status+0x24e>
 80073a0:	f7fd fe70 	bl	8005084 <acc_rss_integration_log_level>
 80073a4:	2801      	cmp	r0, #1
 80073a6:	f67f af00 	bls.w	80071aa <acc_sensor_diagnostics_r2_sensor_status+0x236>
 80073aa:	4a22      	ldr	r2, [pc, #136]	; (8007434 <acc_sensor_diagnostics_r2_sensor_status+0x4c0>)
 80073ac:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
 80073b0:	6b55      	ldr	r5, [r2, #52]	; 0x34
 80073b2:	4921      	ldr	r1, [pc, #132]	; (8007438 <acc_sensor_diagnostics_r2_sensor_status+0x4c4>)
 80073b4:	4a25      	ldr	r2, [pc, #148]	; (800744c <acc_sensor_diagnostics_r2_sensor_status+0x4d8>)
 80073b6:	2002      	movs	r0, #2
 80073b8:	47a8      	blx	r5
 80073ba:	e6f6      	b.n	80071aa <acc_sensor_diagnostics_r2_sensor_status+0x236>
 80073bc:	f7fd fe62 	bl	8005084 <acc_rss_integration_log_level>
 80073c0:	2801      	cmp	r0, #1
 80073c2:	f67f ae97 	bls.w	80070f4 <acc_sensor_diagnostics_r2_sensor_status+0x180>
 80073c6:	4a1b      	ldr	r2, [pc, #108]	; (8007434 <acc_sensor_diagnostics_r2_sensor_status+0x4c0>)
 80073c8:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
 80073cc:	6b55      	ldr	r5, [r2, #52]	; 0x34
 80073ce:	491a      	ldr	r1, [pc, #104]	; (8007438 <acc_sensor_diagnostics_r2_sensor_status+0x4c4>)
 80073d0:	4a1f      	ldr	r2, [pc, #124]	; (8007450 <acc_sensor_diagnostics_r2_sensor_status+0x4dc>)
 80073d2:	2002      	movs	r0, #2
 80073d4:	47a8      	blx	r5
 80073d6:	4620      	mov	r0, r4
 80073d8:	2501      	movs	r5, #1
 80073da:	f7fd f981 	bl	80046e0 <acc_sensor_diagnostics_do_log>
 80073de:	2800      	cmp	r0, #0
 80073e0:	f43f ae8f 	beq.w	8007102 <acc_sensor_diagnostics_r2_sensor_status+0x18e>
 80073e4:	f7fd fe4e 	bl	8005084 <acc_rss_integration_log_level>
 80073e8:	2801      	cmp	r0, #1
 80073ea:	f67f ae8a 	bls.w	8007102 <acc_sensor_diagnostics_r2_sensor_status+0x18e>
 80073ee:	ab16      	add	r3, sp, #88	; 0x58
 80073f0:	eb03 0345 	add.w	r3, r3, r5, lsl #1
 80073f4:	4a0f      	ldr	r2, [pc, #60]	; (8007434 <acc_sensor_diagnostics_r2_sensor_status+0x4c0>)
 80073f6:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80073fa:	6b56      	ldr	r6, [r2, #52]	; 0x34
 80073fc:	490e      	ldr	r1, [pc, #56]	; (8007438 <acc_sensor_diagnostics_r2_sensor_status+0x4c4>)
 80073fe:	4a15      	ldr	r2, [pc, #84]	; (8007454 <acc_sensor_diagnostics_r2_sensor_status+0x4e0>)
 8007400:	3501      	adds	r5, #1
 8007402:	2002      	movs	r0, #2
 8007404:	b2ed      	uxtb	r5, r5
 8007406:	47b0      	blx	r6
 8007408:	e67b      	b.n	8007102 <acc_sensor_diagnostics_r2_sensor_status+0x18e>
 800740a:	f7fd fe3b 	bl	8005084 <acc_rss_integration_log_level>
 800740e:	2801      	cmp	r0, #1
 8007410:	f67f aec5 	bls.w	800719e <acc_sensor_diagnostics_r2_sensor_status+0x22a>
 8007414:	f8bd 1030 	ldrh.w	r1, [sp, #48]	; 0x30
 8007418:	f8bd 202e 	ldrh.w	r2, [sp, #46]	; 0x2e
 800741c:	4805      	ldr	r0, [pc, #20]	; (8007434 <acc_sensor_diagnostics_r2_sensor_status+0x4c0>)
 800741e:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 8007422:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8007424:	e9cd 2100 	strd	r2, r1, [sp]
 8007428:	2002      	movs	r0, #2
 800742a:	4a0b      	ldr	r2, [pc, #44]	; (8007458 <acc_sensor_diagnostics_r2_sensor_status+0x4e4>)
 800742c:	4902      	ldr	r1, [pc, #8]	; (8007438 <acc_sensor_diagnostics_r2_sensor_status+0x4c4>)
 800742e:	47a8      	blx	r5
 8007430:	e6b5      	b.n	800719e <acc_sensor_diagnostics_r2_sensor_status+0x22a>
 8007432:	bf00      	nop
 8007434:	20000358 	.word	0x20000358
 8007438:	0800a880 	.word	0x0800a880
 800743c:	0800bf00 	.word	0x0800bf00
 8007440:	0800be4c 	.word	0x0800be4c
 8007444:	0800c064 	.word	0x0800c064
 8007448:	0800c07c 	.word	0x0800c07c
 800744c:	0800c044 	.word	0x0800c044
 8007450:	0800bf98 	.word	0x0800bf98
 8007454:	0800bfbc 	.word	0x0800bfbc
 8007458:	0800bff8 	.word	0x0800bff8

0800745c <acc_confprogram_modify_bin_sensor>:
 800745c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007460:	b083      	sub	sp, #12
 8007462:	e9dd 460a 	ldrd	r4, r6, [sp, #40]	; 0x28
 8007466:	461d      	mov	r5, r3
 8007468:	2301      	movs	r3, #1
 800746a:	40ab      	lsls	r3, r5
 800746c:	42a3      	cmp	r3, r4
 800746e:	4688      	mov	r8, r1
 8007470:	d916      	bls.n	80074a0 <acc_confprogram_modify_bin_sensor+0x44>
 8007472:	4691      	mov	r9, r2
 8007474:	4607      	mov	r7, r0
 8007476:	f1c5 0520 	rsb	r5, r5, #32
 800747a:	f7ff fd6d 	bl	8006f58 <acc_sensor_conf_read_instr>
 800747e:	f04f 31ff 	mov.w	r1, #4294967295
 8007482:	40e9      	lsrs	r1, r5
 8007484:	fa01 f109 	lsl.w	r1, r1, r9
 8007488:	ea20 0001 	bic.w	r0, r0, r1
 800748c:	fa04 f209 	lsl.w	r2, r4, r9
 8007490:	4302      	orrs	r2, r0
 8007492:	4641      	mov	r1, r8
 8007494:	4638      	mov	r0, r7
 8007496:	4633      	mov	r3, r6
 8007498:	b003      	add	sp, #12
 800749a:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800749e:	4718      	bx	r3
 80074a0:	4a06      	ldr	r2, [pc, #24]	; (80074bc <acc_confprogram_modify_bin_sensor+0x60>)
 80074a2:	9400      	str	r4, [sp, #0]
 80074a4:	3b01      	subs	r3, #1
 80074a6:	9301      	str	r3, [sp, #4]
 80074a8:	6b54      	ldr	r4, [r2, #52]	; 0x34
 80074aa:	4a05      	ldr	r2, [pc, #20]	; (80074c0 <acc_confprogram_modify_bin_sensor+0x64>)
 80074ac:	460b      	mov	r3, r1
 80074ae:	2000      	movs	r0, #0
 80074b0:	4904      	ldr	r1, [pc, #16]	; (80074c4 <acc_confprogram_modify_bin_sensor+0x68>)
 80074b2:	47a0      	blx	r4
 80074b4:	2129      	movs	r1, #41	; 0x29
 80074b6:	4804      	ldr	r0, [pc, #16]	; (80074c8 <acc_confprogram_modify_bin_sensor+0x6c>)
 80074b8:	f7fd fc74 	bl	8004da4 <acc_assert_fail>
 80074bc:	20000358 	.word	0x20000358
 80074c0:	0800cb08 	.word	0x0800cb08
 80074c4:	0800cb40 	.word	0x0800cb40
 80074c8:	0800cb4c 	.word	0x0800cb4c

080074cc <acc_confprogram_modify_bin>:
 80074cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074d0:	b082      	sub	sp, #8
 80074d2:	2701      	movs	r7, #1
 80074d4:	9d08      	ldr	r5, [sp, #32]
 80074d6:	409f      	lsls	r7, r3
 80074d8:	42af      	cmp	r7, r5
 80074da:	d917      	bls.n	800750c <acc_confprogram_modify_bin+0x40>
 80074dc:	1846      	adds	r6, r0, r1
 80074de:	461c      	mov	r4, r3
 80074e0:	4630      	mov	r0, r6
 80074e2:	4690      	mov	r8, r2
 80074e4:	f7fd fe00 	bl	80050e8 <acc_utils_uint8_to_uint32_swap>
 80074e8:	f1c4 0320 	rsb	r3, r4, #32
 80074ec:	f04f 34ff 	mov.w	r4, #4294967295
 80074f0:	40dc      	lsrs	r4, r3
 80074f2:	fa04 f408 	lsl.w	r4, r4, r8
 80074f6:	fa05 f508 	lsl.w	r5, r5, r8
 80074fa:	ea20 0004 	bic.w	r0, r0, r4
 80074fe:	4631      	mov	r1, r6
 8007500:	4328      	orrs	r0, r5
 8007502:	b002      	add	sp, #8
 8007504:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007508:	f7fd bdf2 	b.w	80050f0 <acc_utils_uint32_to_uint8_swap>
 800750c:	4a06      	ldr	r2, [pc, #24]	; (8007528 <acc_confprogram_modify_bin+0x5c>)
 800750e:	9500      	str	r5, [sp, #0]
 8007510:	3f01      	subs	r7, #1
 8007512:	9701      	str	r7, [sp, #4]
 8007514:	460b      	mov	r3, r1
 8007516:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8007518:	4904      	ldr	r1, [pc, #16]	; (800752c <acc_confprogram_modify_bin+0x60>)
 800751a:	4a05      	ldr	r2, [pc, #20]	; (8007530 <acc_confprogram_modify_bin+0x64>)
 800751c:	2000      	movs	r0, #0
 800751e:	47a0      	blx	r4
 8007520:	2139      	movs	r1, #57	; 0x39
 8007522:	4804      	ldr	r0, [pc, #16]	; (8007534 <acc_confprogram_modify_bin+0x68>)
 8007524:	f7fd fc3e 	bl	8004da4 <acc_assert_fail>
 8007528:	20000358 	.word	0x20000358
 800752c:	0800cb40 	.word	0x0800cb40
 8007530:	0800cad0 	.word	0x0800cad0
 8007534:	0800cb4c 	.word	0x0800cb4c

08007538 <acc_confprogram_modify_runif_sensor>:
 8007538:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800753c:	b083      	sub	sp, #12
 800753e:	4607      	mov	r7, r0
 8007540:	eb01 0082 	add.w	r0, r1, r2, lsl #2
 8007544:	4614      	mov	r4, r2
 8007546:	4699      	mov	r9, r3
 8007548:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
 800754c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800754e:	f7fd fdcb 	bl	80050e8 <acc_utils_uint8_to_uint32_swap>
 8007552:	f020 050f 	bic.w	r5, r0, #15
 8007556:	f1b8 0f00 	cmp.w	r8, #0
 800755a:	d017      	beq.n	800758c <acc_confprogram_modify_runif_sensor+0x54>
 800755c:	f7fd fd92 	bl	8005084 <acc_rss_integration_log_level>
 8007560:	2803      	cmp	r0, #3
 8007562:	ea45 0509 	orr.w	r5, r5, r9
 8007566:	d909      	bls.n	800757c <acc_confprogram_modify_runif_sensor+0x44>
 8007568:	4b0f      	ldr	r3, [pc, #60]	; (80075a8 <acc_confprogram_modify_runif_sensor+0x70>)
 800756a:	f8cd 9000 	str.w	r9, [sp]
 800756e:	f8d3 8034 	ldr.w	r8, [r3, #52]	; 0x34
 8007572:	4a0e      	ldr	r2, [pc, #56]	; (80075ac <acc_confprogram_modify_runif_sensor+0x74>)
 8007574:	490e      	ldr	r1, [pc, #56]	; (80075b0 <acc_confprogram_modify_runif_sensor+0x78>)
 8007576:	4623      	mov	r3, r4
 8007578:	2004      	movs	r0, #4
 800757a:	47c0      	blx	r8
 800757c:	462a      	mov	r2, r5
 800757e:	4621      	mov	r1, r4
 8007580:	4638      	mov	r0, r7
 8007582:	4633      	mov	r3, r6
 8007584:	b003      	add	sp, #12
 8007586:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800758a:	4718      	bx	r3
 800758c:	f7fd fd7a 	bl	8005084 <acc_rss_integration_log_level>
 8007590:	2803      	cmp	r0, #3
 8007592:	d9f3      	bls.n	800757c <acc_confprogram_modify_runif_sensor+0x44>
 8007594:	4b04      	ldr	r3, [pc, #16]	; (80075a8 <acc_confprogram_modify_runif_sensor+0x70>)
 8007596:	4a07      	ldr	r2, [pc, #28]	; (80075b4 <acc_confprogram_modify_runif_sensor+0x7c>)
 8007598:	f8d3 8034 	ldr.w	r8, [r3, #52]	; 0x34
 800759c:	4904      	ldr	r1, [pc, #16]	; (80075b0 <acc_confprogram_modify_runif_sensor+0x78>)
 800759e:	4623      	mov	r3, r4
 80075a0:	2004      	movs	r0, #4
 80075a2:	47c0      	blx	r8
 80075a4:	e7ea      	b.n	800757c <acc_confprogram_modify_runif_sensor+0x44>
 80075a6:	bf00      	nop
 80075a8:	20000358 	.word	0x20000358
 80075ac:	0800cb94 	.word	0x0800cb94
 80075b0:	0800cb40 	.word	0x0800cb40
 80075b4:	0800cbcc 	.word	0x0800cbcc

080075b8 <acc_confprogram_modify_runif>:
 80075b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075bc:	1885      	adds	r5, r0, r2
 80075be:	b082      	sub	sp, #8
 80075c0:	4628      	mov	r0, r5
 80075c2:	4616      	mov	r6, r2
 80075c4:	460f      	mov	r7, r1
 80075c6:	4698      	mov	r8, r3
 80075c8:	f7fd fd8e 	bl	80050e8 <acc_utils_uint8_to_uint32_swap>
 80075cc:	f020 040f 	bic.w	r4, r0, #15
 80075d0:	f1b8 0f00 	cmp.w	r8, #0
 80075d4:	d014      	beq.n	8007600 <acc_confprogram_modify_runif+0x48>
 80075d6:	f7fd fd55 	bl	8005084 <acc_rss_integration_log_level>
 80075da:	2803      	cmp	r0, #3
 80075dc:	ea44 0407 	orr.w	r4, r4, r7
 80075e0:	d907      	bls.n	80075f2 <acc_confprogram_modify_runif+0x3a>
 80075e2:	4a11      	ldr	r2, [pc, #68]	; (8007628 <acc_confprogram_modify_runif+0x70>)
 80075e4:	9700      	str	r7, [sp, #0]
 80075e6:	08b3      	lsrs	r3, r6, #2
 80075e8:	4910      	ldr	r1, [pc, #64]	; (800762c <acc_confprogram_modify_runif+0x74>)
 80075ea:	6b56      	ldr	r6, [r2, #52]	; 0x34
 80075ec:	4a10      	ldr	r2, [pc, #64]	; (8007630 <acc_confprogram_modify_runif+0x78>)
 80075ee:	2004      	movs	r0, #4
 80075f0:	47b0      	blx	r6
 80075f2:	4629      	mov	r1, r5
 80075f4:	4620      	mov	r0, r4
 80075f6:	b002      	add	sp, #8
 80075f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075fc:	f7fd bd78 	b.w	80050f0 <acc_utils_uint32_to_uint8_swap>
 8007600:	f7fd fd40 	bl	8005084 <acc_rss_integration_log_level>
 8007604:	2803      	cmp	r0, #3
 8007606:	d9f4      	bls.n	80075f2 <acc_confprogram_modify_runif+0x3a>
 8007608:	4a07      	ldr	r2, [pc, #28]	; (8007628 <acc_confprogram_modify_runif+0x70>)
 800760a:	9700      	str	r7, [sp, #0]
 800760c:	08b3      	lsrs	r3, r6, #2
 800760e:	4907      	ldr	r1, [pc, #28]	; (800762c <acc_confprogram_modify_runif+0x74>)
 8007610:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8007612:	4a08      	ldr	r2, [pc, #32]	; (8007634 <acc_confprogram_modify_runif+0x7c>)
 8007614:	2004      	movs	r0, #4
 8007616:	47b0      	blx	r6
 8007618:	4629      	mov	r1, r5
 800761a:	4620      	mov	r0, r4
 800761c:	b002      	add	sp, #8
 800761e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007622:	f7fd bd65 	b.w	80050f0 <acc_utils_uint32_to_uint8_swap>
 8007626:	bf00      	nop
 8007628:	20000358 	.word	0x20000358
 800762c:	0800cb40 	.word	0x0800cb40
 8007630:	0800cb94 	.word	0x0800cb94
 8007634:	0800cb60 	.word	0x0800cb60

08007638 <acc_confprogram_patch_offset>:
 8007638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800763c:	b083      	sub	sp, #12
 800763e:	4683      	mov	fp, r0
 8007640:	460e      	mov	r6, r1
 8007642:	4617      	mov	r7, r2
 8007644:	461d      	mov	r5, r3
 8007646:	f8bd 4030 	ldrh.w	r4, [sp, #48]	; 0x30
 800764a:	f7fd fd1b 	bl	8005084 <acc_rss_integration_log_level>
 800764e:	2803      	cmp	r0, #3
 8007650:	d909      	bls.n	8007666 <acc_confprogram_patch_offset+0x2e>
 8007652:	4b34      	ldr	r3, [pc, #208]	; (8007724 <acc_confprogram_patch_offset+0xec>)
 8007654:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007656:	9200      	str	r2, [sp, #0]
 8007658:	f8d3 8034 	ldr.w	r8, [r3, #52]	; 0x34
 800765c:	4a32      	ldr	r2, [pc, #200]	; (8007728 <acc_confprogram_patch_offset+0xf0>)
 800765e:	4933      	ldr	r1, [pc, #204]	; (800772c <acc_confprogram_patch_offset+0xf4>)
 8007660:	4623      	mov	r3, r4
 8007662:	2004      	movs	r0, #4
 8007664:	47c0      	blx	r8
 8007666:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800766a:	8868      	ldrh	r0, [r5, #2]
 800766c:	2800      	cmp	r0, #0
 800766e:	d03a      	beq.n	80076e6 <acc_confprogram_patch_offset+0xae>
 8007670:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 8007724 <acc_confprogram_patch_offset+0xec>
 8007674:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 8007730 <acc_confprogram_patch_offset+0xf8>
 8007678:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800772c <acc_confprogram_patch_offset+0xf4>
 800767c:	2400      	movs	r4, #0
 800767e:	e009      	b.n	8007694 <acc_confprogram_patch_offset+0x5c>
 8007680:	2000      	movs	r0, #0
 8007682:	f8da 3034 	ldr.w	r3, [sl, #52]	; 0x34
 8007686:	464a      	mov	r2, r9
 8007688:	4641      	mov	r1, r8
 800768a:	4798      	blx	r3
 800768c:	8868      	ldrh	r0, [r5, #2]
 800768e:	3401      	adds	r4, #1
 8007690:	42a0      	cmp	r0, r4
 8007692:	d928      	bls.n	80076e6 <acc_confprogram_patch_offset+0xae>
 8007694:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8007698:	6869      	ldr	r1, [r5, #4]
 800769a:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
 800769e:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 80076a2:	b31a      	cbz	r2, 80076ec <acc_confprogram_patch_offset+0xb4>
 80076a4:	2a02      	cmp	r2, #2
 80076a6:	d8eb      	bhi.n	8007680 <acc_confprogram_patch_offset+0x48>
 80076a8:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 80076ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80076b0:	459c      	cmp	ip, r3
 80076b2:	d0ec      	beq.n	800768e <acc_confprogram_patch_offset+0x56>
 80076b4:	45b4      	cmp	ip, r6
 80076b6:	d3ea      	bcc.n	800768e <acc_confprogram_patch_offset+0x56>
 80076b8:	19f3      	adds	r3, r6, r7
 80076ba:	459c      	cmp	ip, r3
 80076bc:	dae7      	bge.n	800768e <acc_confprogram_patch_offset+0x56>
 80076be:	2a01      	cmp	r2, #1
 80076c0:	d023      	beq.n	800770a <acc_confprogram_patch_offset+0xd2>
 80076c2:	d316      	bcc.n	80076f2 <acc_confprogram_patch_offset+0xba>
 80076c4:	2a02      	cmp	r2, #2
 80076c6:	d1e2      	bne.n	800768e <acc_confprogram_patch_offset+0x56>
 80076c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076ca:	8849      	ldrh	r1, [r1, #2]
 80076cc:	ebac 0206 	sub.w	r2, ip, r6
 80076d0:	fab3 f383 	clz	r3, r3
 80076d4:	4658      	mov	r0, fp
 80076d6:	b292      	uxth	r2, r2
 80076d8:	095b      	lsrs	r3, r3, #5
 80076da:	f7ff ff6d 	bl	80075b8 <acc_confprogram_modify_runif>
 80076de:	8868      	ldrh	r0, [r5, #2]
 80076e0:	3401      	adds	r4, #1
 80076e2:	42a0      	cmp	r0, r4
 80076e4:	d8d6      	bhi.n	8007694 <acc_confprogram_patch_offset+0x5c>
 80076e6:	b003      	add	sp, #12
 80076e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076ec:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 80076f0:	e7dc      	b.n	80076ac <acc_confprogram_patch_offset+0x74>
 80076f2:	794b      	ldrb	r3, [r1, #5]
 80076f4:	790a      	ldrb	r2, [r1, #4]
 80076f6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80076f8:	9100      	str	r1, [sp, #0]
 80076fa:	ebac 0106 	sub.w	r1, ip, r6
 80076fe:	4658      	mov	r0, fp
 8007700:	b289      	uxth	r1, r1
 8007702:	f7ff fee3 	bl	80074cc <acc_confprogram_modify_bin>
 8007706:	8868      	ldrh	r0, [r5, #2]
 8007708:	e7c1      	b.n	800768e <acc_confprogram_patch_offset+0x56>
 800770a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800770c:	8849      	ldrh	r1, [r1, #2]
 800770e:	ebac 0206 	sub.w	r2, ip, r6
 8007712:	3300      	adds	r3, #0
 8007714:	4658      	mov	r0, fp
 8007716:	b292      	uxth	r2, r2
 8007718:	bf18      	it	ne
 800771a:	2301      	movne	r3, #1
 800771c:	f7ff ff4c 	bl	80075b8 <acc_confprogram_modify_runif>
 8007720:	8868      	ldrh	r0, [r5, #2]
 8007722:	e7b4      	b.n	800768e <acc_confprogram_patch_offset+0x56>
 8007724:	20000358 	.word	0x20000358
 8007728:	0800ca7c 	.word	0x0800ca7c
 800772c:	0800cb40 	.word	0x0800cb40
 8007730:	0800cbfc 	.word	0x0800cbfc

08007734 <acc_confprogram_live_patch>:
 8007734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007738:	b083      	sub	sp, #12
 800773a:	4607      	mov	r7, r0
 800773c:	468a      	mov	sl, r1
 800773e:	4690      	mov	r8, r2
 8007740:	461d      	mov	r5, r3
 8007742:	f8bd 4030 	ldrh.w	r4, [sp, #48]	; 0x30
 8007746:	e9dd 690d 	ldrd	r6, r9, [sp, #52]	; 0x34
 800774a:	f7fd fc9b 	bl	8005084 <acc_rss_integration_log_level>
 800774e:	2803      	cmp	r0, #3
 8007750:	d908      	bls.n	8007764 <acc_confprogram_live_patch+0x30>
 8007752:	4b2b      	ldr	r3, [pc, #172]	; (8007800 <acc_confprogram_live_patch+0xcc>)
 8007754:	9600      	str	r6, [sp, #0]
 8007756:	f8d3 b034 	ldr.w	fp, [r3, #52]	; 0x34
 800775a:	4a2a      	ldr	r2, [pc, #168]	; (8007804 <acc_confprogram_live_patch+0xd0>)
 800775c:	492a      	ldr	r1, [pc, #168]	; (8007808 <acc_confprogram_live_patch+0xd4>)
 800775e:	4623      	mov	r3, r4
 8007760:	2004      	movs	r0, #4
 8007762:	47d8      	blx	fp
 8007764:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007768:	886b      	ldrh	r3, [r5, #2]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d03a      	beq.n	80077e4 <acc_confprogram_live_patch+0xb0>
 800776e:	2400      	movs	r4, #0
 8007770:	e015      	b.n	800779e <acc_confprogram_live_patch+0x6a>
 8007772:	d327      	bcc.n	80077c4 <acc_confprogram_live_patch+0x90>
 8007774:	2a02      	cmp	r2, #2
 8007776:	d138      	bne.n	80077ea <acc_confprogram_live_patch+0xb6>
 8007778:	8882      	ldrh	r2, [r0, #4]
 800777a:	8843      	ldrh	r3, [r0, #2]
 800777c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007780:	fab6 f186 	clz	r1, r6
 8007784:	eb08 0292 	add.w	r2, r8, r2, lsr #2
 8007788:	0949      	lsrs	r1, r1, #5
 800778a:	9100      	str	r1, [sp, #0]
 800778c:	b292      	uxth	r2, r2
 800778e:	4651      	mov	r1, sl
 8007790:	4638      	mov	r0, r7
 8007792:	f7ff fed1 	bl	8007538 <acc_confprogram_modify_runif_sensor>
 8007796:	886b      	ldrh	r3, [r5, #2]
 8007798:	3401      	adds	r4, #1
 800779a:	42a3      	cmp	r3, r4
 800779c:	d922      	bls.n	80077e4 <acc_confprogram_live_patch+0xb0>
 800779e:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 80077a2:	686b      	ldr	r3, [r5, #4]
 80077a4:	f813 2010 	ldrb.w	r2, [r3, r0, lsl #1]
 80077a8:	2a01      	cmp	r2, #1
 80077aa:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80077ae:	d1e0      	bne.n	8007772 <acc_confprogram_live_patch+0x3e>
 80077b0:	8882      	ldrh	r2, [r0, #4]
 80077b2:	8843      	ldrh	r3, [r0, #2]
 80077b4:	f8cd 9004 	str.w	r9, [sp, #4]
 80077b8:	1c31      	adds	r1, r6, #0
 80077ba:	eb08 0292 	add.w	r2, r8, r2, lsr #2
 80077be:	bf18      	it	ne
 80077c0:	2101      	movne	r1, #1
 80077c2:	e7e2      	b.n	800778a <acc_confprogram_live_patch+0x56>
 80077c4:	8841      	ldrh	r1, [r0, #2]
 80077c6:	7943      	ldrb	r3, [r0, #5]
 80077c8:	7902      	ldrb	r2, [r0, #4]
 80077ca:	f8cd 9004 	str.w	r9, [sp, #4]
 80077ce:	eb08 0191 	add.w	r1, r8, r1, lsr #2
 80077d2:	b289      	uxth	r1, r1
 80077d4:	9600      	str	r6, [sp, #0]
 80077d6:	4638      	mov	r0, r7
 80077d8:	f7ff fe40 	bl	800745c <acc_confprogram_modify_bin_sensor>
 80077dc:	886b      	ldrh	r3, [r5, #2]
 80077de:	3401      	adds	r4, #1
 80077e0:	42a3      	cmp	r3, r4
 80077e2:	d8dc      	bhi.n	800779e <acc_confprogram_live_patch+0x6a>
 80077e4:	b003      	add	sp, #12
 80077e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ea:	4b05      	ldr	r3, [pc, #20]	; (8007800 <acc_confprogram_live_patch+0xcc>)
 80077ec:	4906      	ldr	r1, [pc, #24]	; (8007808 <acc_confprogram_live_patch+0xd4>)
 80077ee:	4a07      	ldr	r2, [pc, #28]	; (800780c <acc_confprogram_live_patch+0xd8>)
 80077f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077f2:	2000      	movs	r0, #0
 80077f4:	4798      	blx	r3
 80077f6:	21e1      	movs	r1, #225	; 0xe1
 80077f8:	4805      	ldr	r0, [pc, #20]	; (8007810 <acc_confprogram_live_patch+0xdc>)
 80077fa:	f7fd fad3 	bl	8004da4 <acc_assert_fail>
 80077fe:	bf00      	nop
 8007800:	20000358 	.word	0x20000358
 8007804:	0800ca78 	.word	0x0800ca78
 8007808:	0800cb40 	.word	0x0800cb40
 800780c:	0800ca9c 	.word	0x0800ca9c
 8007810:	0800cb4c 	.word	0x0800cb4c

08007814 <acc_confprogram_copy>:
 8007814:	460b      	mov	r3, r1
 8007816:	4601      	mov	r1, r0
 8007818:	4618      	mov	r0, r3
 800781a:	f000 b83b 	b.w	8007894 <memcpy>
 800781e:	bf00      	nop

08007820 <__errno>:
 8007820:	4b01      	ldr	r3, [pc, #4]	; (8007828 <__errno+0x8>)
 8007822:	6818      	ldr	r0, [r3, #0]
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop
 8007828:	20000144 	.word	0x20000144

0800782c <__libc_init_array>:
 800782c:	b570      	push	{r4, r5, r6, lr}
 800782e:	4d0d      	ldr	r5, [pc, #52]	; (8007864 <__libc_init_array+0x38>)
 8007830:	4c0d      	ldr	r4, [pc, #52]	; (8007868 <__libc_init_array+0x3c>)
 8007832:	1b64      	subs	r4, r4, r5
 8007834:	10a4      	asrs	r4, r4, #2
 8007836:	2600      	movs	r6, #0
 8007838:	42a6      	cmp	r6, r4
 800783a:	d109      	bne.n	8007850 <__libc_init_array+0x24>
 800783c:	4d0b      	ldr	r5, [pc, #44]	; (800786c <__libc_init_array+0x40>)
 800783e:	4c0c      	ldr	r4, [pc, #48]	; (8007870 <__libc_init_array+0x44>)
 8007840:	f001 f9e8 	bl	8008c14 <_init>
 8007844:	1b64      	subs	r4, r4, r5
 8007846:	10a4      	asrs	r4, r4, #2
 8007848:	2600      	movs	r6, #0
 800784a:	42a6      	cmp	r6, r4
 800784c:	d105      	bne.n	800785a <__libc_init_array+0x2e>
 800784e:	bd70      	pop	{r4, r5, r6, pc}
 8007850:	f855 3b04 	ldr.w	r3, [r5], #4
 8007854:	4798      	blx	r3
 8007856:	3601      	adds	r6, #1
 8007858:	e7ee      	b.n	8007838 <__libc_init_array+0xc>
 800785a:	f855 3b04 	ldr.w	r3, [r5], #4
 800785e:	4798      	blx	r3
 8007860:	3601      	adds	r6, #1
 8007862:	e7f2      	b.n	800784a <__libc_init_array+0x1e>
 8007864:	0800cccc 	.word	0x0800cccc
 8007868:	0800cccc 	.word	0x0800cccc
 800786c:	0800cccc 	.word	0x0800cccc
 8007870:	0800ccd0 	.word	0x0800ccd0

08007874 <malloc>:
 8007874:	4b02      	ldr	r3, [pc, #8]	; (8007880 <malloc+0xc>)
 8007876:	4601      	mov	r1, r0
 8007878:	6818      	ldr	r0, [r3, #0]
 800787a:	f000 b88b 	b.w	8007994 <_malloc_r>
 800787e:	bf00      	nop
 8007880:	20000144 	.word	0x20000144

08007884 <free>:
 8007884:	4b02      	ldr	r3, [pc, #8]	; (8007890 <free+0xc>)
 8007886:	4601      	mov	r1, r0
 8007888:	6818      	ldr	r0, [r3, #0]
 800788a:	f000 b833 	b.w	80078f4 <_free_r>
 800788e:	bf00      	nop
 8007890:	20000144 	.word	0x20000144

08007894 <memcpy>:
 8007894:	440a      	add	r2, r1
 8007896:	4291      	cmp	r1, r2
 8007898:	f100 33ff 	add.w	r3, r0, #4294967295
 800789c:	d100      	bne.n	80078a0 <memcpy+0xc>
 800789e:	4770      	bx	lr
 80078a0:	b510      	push	{r4, lr}
 80078a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078aa:	4291      	cmp	r1, r2
 80078ac:	d1f9      	bne.n	80078a2 <memcpy+0xe>
 80078ae:	bd10      	pop	{r4, pc}

080078b0 <memmove>:
 80078b0:	4288      	cmp	r0, r1
 80078b2:	b510      	push	{r4, lr}
 80078b4:	eb01 0402 	add.w	r4, r1, r2
 80078b8:	d902      	bls.n	80078c0 <memmove+0x10>
 80078ba:	4284      	cmp	r4, r0
 80078bc:	4623      	mov	r3, r4
 80078be:	d807      	bhi.n	80078d0 <memmove+0x20>
 80078c0:	1e43      	subs	r3, r0, #1
 80078c2:	42a1      	cmp	r1, r4
 80078c4:	d008      	beq.n	80078d8 <memmove+0x28>
 80078c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80078ce:	e7f8      	b.n	80078c2 <memmove+0x12>
 80078d0:	4402      	add	r2, r0
 80078d2:	4601      	mov	r1, r0
 80078d4:	428a      	cmp	r2, r1
 80078d6:	d100      	bne.n	80078da <memmove+0x2a>
 80078d8:	bd10      	pop	{r4, pc}
 80078da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80078de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80078e2:	e7f7      	b.n	80078d4 <memmove+0x24>

080078e4 <memset>:
 80078e4:	4402      	add	r2, r0
 80078e6:	4603      	mov	r3, r0
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d100      	bne.n	80078ee <memset+0xa>
 80078ec:	4770      	bx	lr
 80078ee:	f803 1b01 	strb.w	r1, [r3], #1
 80078f2:	e7f9      	b.n	80078e8 <memset+0x4>

080078f4 <_free_r>:
 80078f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80078f6:	2900      	cmp	r1, #0
 80078f8:	d048      	beq.n	800798c <_free_r+0x98>
 80078fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078fe:	9001      	str	r0, [sp, #4]
 8007900:	2b00      	cmp	r3, #0
 8007902:	f1a1 0404 	sub.w	r4, r1, #4
 8007906:	bfb8      	it	lt
 8007908:	18e4      	addlt	r4, r4, r3
 800790a:	f000 fc53 	bl	80081b4 <__malloc_lock>
 800790e:	4a20      	ldr	r2, [pc, #128]	; (8007990 <_free_r+0x9c>)
 8007910:	9801      	ldr	r0, [sp, #4]
 8007912:	6813      	ldr	r3, [r2, #0]
 8007914:	4615      	mov	r5, r2
 8007916:	b933      	cbnz	r3, 8007926 <_free_r+0x32>
 8007918:	6063      	str	r3, [r4, #4]
 800791a:	6014      	str	r4, [r2, #0]
 800791c:	b003      	add	sp, #12
 800791e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007922:	f000 bc4d 	b.w	80081c0 <__malloc_unlock>
 8007926:	42a3      	cmp	r3, r4
 8007928:	d90b      	bls.n	8007942 <_free_r+0x4e>
 800792a:	6821      	ldr	r1, [r4, #0]
 800792c:	1862      	adds	r2, r4, r1
 800792e:	4293      	cmp	r3, r2
 8007930:	bf04      	itt	eq
 8007932:	681a      	ldreq	r2, [r3, #0]
 8007934:	685b      	ldreq	r3, [r3, #4]
 8007936:	6063      	str	r3, [r4, #4]
 8007938:	bf04      	itt	eq
 800793a:	1852      	addeq	r2, r2, r1
 800793c:	6022      	streq	r2, [r4, #0]
 800793e:	602c      	str	r4, [r5, #0]
 8007940:	e7ec      	b.n	800791c <_free_r+0x28>
 8007942:	461a      	mov	r2, r3
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	b10b      	cbz	r3, 800794c <_free_r+0x58>
 8007948:	42a3      	cmp	r3, r4
 800794a:	d9fa      	bls.n	8007942 <_free_r+0x4e>
 800794c:	6811      	ldr	r1, [r2, #0]
 800794e:	1855      	adds	r5, r2, r1
 8007950:	42a5      	cmp	r5, r4
 8007952:	d10b      	bne.n	800796c <_free_r+0x78>
 8007954:	6824      	ldr	r4, [r4, #0]
 8007956:	4421      	add	r1, r4
 8007958:	1854      	adds	r4, r2, r1
 800795a:	42a3      	cmp	r3, r4
 800795c:	6011      	str	r1, [r2, #0]
 800795e:	d1dd      	bne.n	800791c <_free_r+0x28>
 8007960:	681c      	ldr	r4, [r3, #0]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	6053      	str	r3, [r2, #4]
 8007966:	4421      	add	r1, r4
 8007968:	6011      	str	r1, [r2, #0]
 800796a:	e7d7      	b.n	800791c <_free_r+0x28>
 800796c:	d902      	bls.n	8007974 <_free_r+0x80>
 800796e:	230c      	movs	r3, #12
 8007970:	6003      	str	r3, [r0, #0]
 8007972:	e7d3      	b.n	800791c <_free_r+0x28>
 8007974:	6825      	ldr	r5, [r4, #0]
 8007976:	1961      	adds	r1, r4, r5
 8007978:	428b      	cmp	r3, r1
 800797a:	bf04      	itt	eq
 800797c:	6819      	ldreq	r1, [r3, #0]
 800797e:	685b      	ldreq	r3, [r3, #4]
 8007980:	6063      	str	r3, [r4, #4]
 8007982:	bf04      	itt	eq
 8007984:	1949      	addeq	r1, r1, r5
 8007986:	6021      	streq	r1, [r4, #0]
 8007988:	6054      	str	r4, [r2, #4]
 800798a:	e7c7      	b.n	800791c <_free_r+0x28>
 800798c:	b003      	add	sp, #12
 800798e:	bd30      	pop	{r4, r5, pc}
 8007990:	20000264 	.word	0x20000264

08007994 <_malloc_r>:
 8007994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007996:	1ccd      	adds	r5, r1, #3
 8007998:	f025 0503 	bic.w	r5, r5, #3
 800799c:	3508      	adds	r5, #8
 800799e:	2d0c      	cmp	r5, #12
 80079a0:	bf38      	it	cc
 80079a2:	250c      	movcc	r5, #12
 80079a4:	2d00      	cmp	r5, #0
 80079a6:	4606      	mov	r6, r0
 80079a8:	db01      	blt.n	80079ae <_malloc_r+0x1a>
 80079aa:	42a9      	cmp	r1, r5
 80079ac:	d903      	bls.n	80079b6 <_malloc_r+0x22>
 80079ae:	230c      	movs	r3, #12
 80079b0:	6033      	str	r3, [r6, #0]
 80079b2:	2000      	movs	r0, #0
 80079b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079b6:	f000 fbfd 	bl	80081b4 <__malloc_lock>
 80079ba:	4921      	ldr	r1, [pc, #132]	; (8007a40 <_malloc_r+0xac>)
 80079bc:	680a      	ldr	r2, [r1, #0]
 80079be:	4614      	mov	r4, r2
 80079c0:	b99c      	cbnz	r4, 80079ea <_malloc_r+0x56>
 80079c2:	4f20      	ldr	r7, [pc, #128]	; (8007a44 <_malloc_r+0xb0>)
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	b923      	cbnz	r3, 80079d2 <_malloc_r+0x3e>
 80079c8:	4621      	mov	r1, r4
 80079ca:	4630      	mov	r0, r6
 80079cc:	f000 f8ca 	bl	8007b64 <_sbrk_r>
 80079d0:	6038      	str	r0, [r7, #0]
 80079d2:	4629      	mov	r1, r5
 80079d4:	4630      	mov	r0, r6
 80079d6:	f000 f8c5 	bl	8007b64 <_sbrk_r>
 80079da:	1c43      	adds	r3, r0, #1
 80079dc:	d123      	bne.n	8007a26 <_malloc_r+0x92>
 80079de:	230c      	movs	r3, #12
 80079e0:	6033      	str	r3, [r6, #0]
 80079e2:	4630      	mov	r0, r6
 80079e4:	f000 fbec 	bl	80081c0 <__malloc_unlock>
 80079e8:	e7e3      	b.n	80079b2 <_malloc_r+0x1e>
 80079ea:	6823      	ldr	r3, [r4, #0]
 80079ec:	1b5b      	subs	r3, r3, r5
 80079ee:	d417      	bmi.n	8007a20 <_malloc_r+0x8c>
 80079f0:	2b0b      	cmp	r3, #11
 80079f2:	d903      	bls.n	80079fc <_malloc_r+0x68>
 80079f4:	6023      	str	r3, [r4, #0]
 80079f6:	441c      	add	r4, r3
 80079f8:	6025      	str	r5, [r4, #0]
 80079fa:	e004      	b.n	8007a06 <_malloc_r+0x72>
 80079fc:	6863      	ldr	r3, [r4, #4]
 80079fe:	42a2      	cmp	r2, r4
 8007a00:	bf0c      	ite	eq
 8007a02:	600b      	streq	r3, [r1, #0]
 8007a04:	6053      	strne	r3, [r2, #4]
 8007a06:	4630      	mov	r0, r6
 8007a08:	f000 fbda 	bl	80081c0 <__malloc_unlock>
 8007a0c:	f104 000b 	add.w	r0, r4, #11
 8007a10:	1d23      	adds	r3, r4, #4
 8007a12:	f020 0007 	bic.w	r0, r0, #7
 8007a16:	1ac2      	subs	r2, r0, r3
 8007a18:	d0cc      	beq.n	80079b4 <_malloc_r+0x20>
 8007a1a:	1a1b      	subs	r3, r3, r0
 8007a1c:	50a3      	str	r3, [r4, r2]
 8007a1e:	e7c9      	b.n	80079b4 <_malloc_r+0x20>
 8007a20:	4622      	mov	r2, r4
 8007a22:	6864      	ldr	r4, [r4, #4]
 8007a24:	e7cc      	b.n	80079c0 <_malloc_r+0x2c>
 8007a26:	1cc4      	adds	r4, r0, #3
 8007a28:	f024 0403 	bic.w	r4, r4, #3
 8007a2c:	42a0      	cmp	r0, r4
 8007a2e:	d0e3      	beq.n	80079f8 <_malloc_r+0x64>
 8007a30:	1a21      	subs	r1, r4, r0
 8007a32:	4630      	mov	r0, r6
 8007a34:	f000 f896 	bl	8007b64 <_sbrk_r>
 8007a38:	3001      	adds	r0, #1
 8007a3a:	d1dd      	bne.n	80079f8 <_malloc_r+0x64>
 8007a3c:	e7cf      	b.n	80079de <_malloc_r+0x4a>
 8007a3e:	bf00      	nop
 8007a40:	20000264 	.word	0x20000264
 8007a44:	20000268 	.word	0x20000268

08007a48 <iprintf>:
 8007a48:	b40f      	push	{r0, r1, r2, r3}
 8007a4a:	4b0a      	ldr	r3, [pc, #40]	; (8007a74 <iprintf+0x2c>)
 8007a4c:	b513      	push	{r0, r1, r4, lr}
 8007a4e:	681c      	ldr	r4, [r3, #0]
 8007a50:	b124      	cbz	r4, 8007a5c <iprintf+0x14>
 8007a52:	69a3      	ldr	r3, [r4, #24]
 8007a54:	b913      	cbnz	r3, 8007a5c <iprintf+0x14>
 8007a56:	4620      	mov	r0, r4
 8007a58:	f000 faa8 	bl	8007fac <__sinit>
 8007a5c:	ab05      	add	r3, sp, #20
 8007a5e:	9a04      	ldr	r2, [sp, #16]
 8007a60:	68a1      	ldr	r1, [r4, #8]
 8007a62:	9301      	str	r3, [sp, #4]
 8007a64:	4620      	mov	r0, r4
 8007a66:	f000 fd37 	bl	80084d8 <_vfiprintf_r>
 8007a6a:	b002      	add	sp, #8
 8007a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a70:	b004      	add	sp, #16
 8007a72:	4770      	bx	lr
 8007a74:	20000144 	.word	0x20000144

08007a78 <_puts_r>:
 8007a78:	b570      	push	{r4, r5, r6, lr}
 8007a7a:	460e      	mov	r6, r1
 8007a7c:	4605      	mov	r5, r0
 8007a7e:	b118      	cbz	r0, 8007a88 <_puts_r+0x10>
 8007a80:	6983      	ldr	r3, [r0, #24]
 8007a82:	b90b      	cbnz	r3, 8007a88 <_puts_r+0x10>
 8007a84:	f000 fa92 	bl	8007fac <__sinit>
 8007a88:	69ab      	ldr	r3, [r5, #24]
 8007a8a:	68ac      	ldr	r4, [r5, #8]
 8007a8c:	b913      	cbnz	r3, 8007a94 <_puts_r+0x1c>
 8007a8e:	4628      	mov	r0, r5
 8007a90:	f000 fa8c 	bl	8007fac <__sinit>
 8007a94:	4b2c      	ldr	r3, [pc, #176]	; (8007b48 <_puts_r+0xd0>)
 8007a96:	429c      	cmp	r4, r3
 8007a98:	d120      	bne.n	8007adc <_puts_r+0x64>
 8007a9a:	686c      	ldr	r4, [r5, #4]
 8007a9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a9e:	07db      	lsls	r3, r3, #31
 8007aa0:	d405      	bmi.n	8007aae <_puts_r+0x36>
 8007aa2:	89a3      	ldrh	r3, [r4, #12]
 8007aa4:	0598      	lsls	r0, r3, #22
 8007aa6:	d402      	bmi.n	8007aae <_puts_r+0x36>
 8007aa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007aaa:	f000 fb1d 	bl	80080e8 <__retarget_lock_acquire_recursive>
 8007aae:	89a3      	ldrh	r3, [r4, #12]
 8007ab0:	0719      	lsls	r1, r3, #28
 8007ab2:	d51d      	bpl.n	8007af0 <_puts_r+0x78>
 8007ab4:	6923      	ldr	r3, [r4, #16]
 8007ab6:	b1db      	cbz	r3, 8007af0 <_puts_r+0x78>
 8007ab8:	3e01      	subs	r6, #1
 8007aba:	68a3      	ldr	r3, [r4, #8]
 8007abc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007ac0:	3b01      	subs	r3, #1
 8007ac2:	60a3      	str	r3, [r4, #8]
 8007ac4:	bb39      	cbnz	r1, 8007b16 <_puts_r+0x9e>
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	da38      	bge.n	8007b3c <_puts_r+0xc4>
 8007aca:	4622      	mov	r2, r4
 8007acc:	210a      	movs	r1, #10
 8007ace:	4628      	mov	r0, r5
 8007ad0:	f000 f892 	bl	8007bf8 <__swbuf_r>
 8007ad4:	3001      	adds	r0, #1
 8007ad6:	d011      	beq.n	8007afc <_puts_r+0x84>
 8007ad8:	250a      	movs	r5, #10
 8007ada:	e011      	b.n	8007b00 <_puts_r+0x88>
 8007adc:	4b1b      	ldr	r3, [pc, #108]	; (8007b4c <_puts_r+0xd4>)
 8007ade:	429c      	cmp	r4, r3
 8007ae0:	d101      	bne.n	8007ae6 <_puts_r+0x6e>
 8007ae2:	68ac      	ldr	r4, [r5, #8]
 8007ae4:	e7da      	b.n	8007a9c <_puts_r+0x24>
 8007ae6:	4b1a      	ldr	r3, [pc, #104]	; (8007b50 <_puts_r+0xd8>)
 8007ae8:	429c      	cmp	r4, r3
 8007aea:	bf08      	it	eq
 8007aec:	68ec      	ldreq	r4, [r5, #12]
 8007aee:	e7d5      	b.n	8007a9c <_puts_r+0x24>
 8007af0:	4621      	mov	r1, r4
 8007af2:	4628      	mov	r0, r5
 8007af4:	f000 f8d2 	bl	8007c9c <__swsetup_r>
 8007af8:	2800      	cmp	r0, #0
 8007afa:	d0dd      	beq.n	8007ab8 <_puts_r+0x40>
 8007afc:	f04f 35ff 	mov.w	r5, #4294967295
 8007b00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b02:	07da      	lsls	r2, r3, #31
 8007b04:	d405      	bmi.n	8007b12 <_puts_r+0x9a>
 8007b06:	89a3      	ldrh	r3, [r4, #12]
 8007b08:	059b      	lsls	r3, r3, #22
 8007b0a:	d402      	bmi.n	8007b12 <_puts_r+0x9a>
 8007b0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b0e:	f000 faec 	bl	80080ea <__retarget_lock_release_recursive>
 8007b12:	4628      	mov	r0, r5
 8007b14:	bd70      	pop	{r4, r5, r6, pc}
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	da04      	bge.n	8007b24 <_puts_r+0xac>
 8007b1a:	69a2      	ldr	r2, [r4, #24]
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	dc06      	bgt.n	8007b2e <_puts_r+0xb6>
 8007b20:	290a      	cmp	r1, #10
 8007b22:	d004      	beq.n	8007b2e <_puts_r+0xb6>
 8007b24:	6823      	ldr	r3, [r4, #0]
 8007b26:	1c5a      	adds	r2, r3, #1
 8007b28:	6022      	str	r2, [r4, #0]
 8007b2a:	7019      	strb	r1, [r3, #0]
 8007b2c:	e7c5      	b.n	8007aba <_puts_r+0x42>
 8007b2e:	4622      	mov	r2, r4
 8007b30:	4628      	mov	r0, r5
 8007b32:	f000 f861 	bl	8007bf8 <__swbuf_r>
 8007b36:	3001      	adds	r0, #1
 8007b38:	d1bf      	bne.n	8007aba <_puts_r+0x42>
 8007b3a:	e7df      	b.n	8007afc <_puts_r+0x84>
 8007b3c:	6823      	ldr	r3, [r4, #0]
 8007b3e:	250a      	movs	r5, #10
 8007b40:	1c5a      	adds	r2, r3, #1
 8007b42:	6022      	str	r2, [r4, #0]
 8007b44:	701d      	strb	r5, [r3, #0]
 8007b46:	e7db      	b.n	8007b00 <_puts_r+0x88>
 8007b48:	0800cc50 	.word	0x0800cc50
 8007b4c:	0800cc70 	.word	0x0800cc70
 8007b50:	0800cc30 	.word	0x0800cc30

08007b54 <puts>:
 8007b54:	4b02      	ldr	r3, [pc, #8]	; (8007b60 <puts+0xc>)
 8007b56:	4601      	mov	r1, r0
 8007b58:	6818      	ldr	r0, [r3, #0]
 8007b5a:	f7ff bf8d 	b.w	8007a78 <_puts_r>
 8007b5e:	bf00      	nop
 8007b60:	20000144 	.word	0x20000144

08007b64 <_sbrk_r>:
 8007b64:	b538      	push	{r3, r4, r5, lr}
 8007b66:	4d06      	ldr	r5, [pc, #24]	; (8007b80 <_sbrk_r+0x1c>)
 8007b68:	2300      	movs	r3, #0
 8007b6a:	4604      	mov	r4, r0
 8007b6c:	4608      	mov	r0, r1
 8007b6e:	602b      	str	r3, [r5, #0]
 8007b70:	f7fb fc4a 	bl	8003408 <_sbrk>
 8007b74:	1c43      	adds	r3, r0, #1
 8007b76:	d102      	bne.n	8007b7e <_sbrk_r+0x1a>
 8007b78:	682b      	ldr	r3, [r5, #0]
 8007b7a:	b103      	cbz	r3, 8007b7e <_sbrk_r+0x1a>
 8007b7c:	6023      	str	r3, [r4, #0]
 8007b7e:	bd38      	pop	{r3, r4, r5, pc}
 8007b80:	2000039c 	.word	0x2000039c

08007b84 <_vsniprintf_r>:
 8007b84:	b530      	push	{r4, r5, lr}
 8007b86:	1e14      	subs	r4, r2, #0
 8007b88:	4605      	mov	r5, r0
 8007b8a:	b09b      	sub	sp, #108	; 0x6c
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	da05      	bge.n	8007b9c <_vsniprintf_r+0x18>
 8007b90:	238b      	movs	r3, #139	; 0x8b
 8007b92:	602b      	str	r3, [r5, #0]
 8007b94:	f04f 30ff 	mov.w	r0, #4294967295
 8007b98:	b01b      	add	sp, #108	; 0x6c
 8007b9a:	bd30      	pop	{r4, r5, pc}
 8007b9c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007ba0:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007ba4:	bf14      	ite	ne
 8007ba6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007baa:	4623      	moveq	r3, r4
 8007bac:	9302      	str	r3, [sp, #8]
 8007bae:	9305      	str	r3, [sp, #20]
 8007bb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007bb4:	9100      	str	r1, [sp, #0]
 8007bb6:	9104      	str	r1, [sp, #16]
 8007bb8:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007bc0:	4669      	mov	r1, sp
 8007bc2:	4628      	mov	r0, r5
 8007bc4:	f000 fb5e 	bl	8008284 <_svfiprintf_r>
 8007bc8:	1c43      	adds	r3, r0, #1
 8007bca:	bfbc      	itt	lt
 8007bcc:	238b      	movlt	r3, #139	; 0x8b
 8007bce:	602b      	strlt	r3, [r5, #0]
 8007bd0:	2c00      	cmp	r4, #0
 8007bd2:	d0e1      	beq.n	8007b98 <_vsniprintf_r+0x14>
 8007bd4:	9b00      	ldr	r3, [sp, #0]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	701a      	strb	r2, [r3, #0]
 8007bda:	e7dd      	b.n	8007b98 <_vsniprintf_r+0x14>

08007bdc <vsniprintf>:
 8007bdc:	b507      	push	{r0, r1, r2, lr}
 8007bde:	9300      	str	r3, [sp, #0]
 8007be0:	4613      	mov	r3, r2
 8007be2:	460a      	mov	r2, r1
 8007be4:	4601      	mov	r1, r0
 8007be6:	4803      	ldr	r0, [pc, #12]	; (8007bf4 <vsniprintf+0x18>)
 8007be8:	6800      	ldr	r0, [r0, #0]
 8007bea:	f7ff ffcb 	bl	8007b84 <_vsniprintf_r>
 8007bee:	b003      	add	sp, #12
 8007bf0:	f85d fb04 	ldr.w	pc, [sp], #4
 8007bf4:	20000144 	.word	0x20000144

08007bf8 <__swbuf_r>:
 8007bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bfa:	460e      	mov	r6, r1
 8007bfc:	4614      	mov	r4, r2
 8007bfe:	4605      	mov	r5, r0
 8007c00:	b118      	cbz	r0, 8007c0a <__swbuf_r+0x12>
 8007c02:	6983      	ldr	r3, [r0, #24]
 8007c04:	b90b      	cbnz	r3, 8007c0a <__swbuf_r+0x12>
 8007c06:	f000 f9d1 	bl	8007fac <__sinit>
 8007c0a:	4b21      	ldr	r3, [pc, #132]	; (8007c90 <__swbuf_r+0x98>)
 8007c0c:	429c      	cmp	r4, r3
 8007c0e:	d12b      	bne.n	8007c68 <__swbuf_r+0x70>
 8007c10:	686c      	ldr	r4, [r5, #4]
 8007c12:	69a3      	ldr	r3, [r4, #24]
 8007c14:	60a3      	str	r3, [r4, #8]
 8007c16:	89a3      	ldrh	r3, [r4, #12]
 8007c18:	071a      	lsls	r2, r3, #28
 8007c1a:	d52f      	bpl.n	8007c7c <__swbuf_r+0x84>
 8007c1c:	6923      	ldr	r3, [r4, #16]
 8007c1e:	b36b      	cbz	r3, 8007c7c <__swbuf_r+0x84>
 8007c20:	6923      	ldr	r3, [r4, #16]
 8007c22:	6820      	ldr	r0, [r4, #0]
 8007c24:	1ac0      	subs	r0, r0, r3
 8007c26:	6963      	ldr	r3, [r4, #20]
 8007c28:	b2f6      	uxtb	r6, r6
 8007c2a:	4283      	cmp	r3, r0
 8007c2c:	4637      	mov	r7, r6
 8007c2e:	dc04      	bgt.n	8007c3a <__swbuf_r+0x42>
 8007c30:	4621      	mov	r1, r4
 8007c32:	4628      	mov	r0, r5
 8007c34:	f000 f926 	bl	8007e84 <_fflush_r>
 8007c38:	bb30      	cbnz	r0, 8007c88 <__swbuf_r+0x90>
 8007c3a:	68a3      	ldr	r3, [r4, #8]
 8007c3c:	3b01      	subs	r3, #1
 8007c3e:	60a3      	str	r3, [r4, #8]
 8007c40:	6823      	ldr	r3, [r4, #0]
 8007c42:	1c5a      	adds	r2, r3, #1
 8007c44:	6022      	str	r2, [r4, #0]
 8007c46:	701e      	strb	r6, [r3, #0]
 8007c48:	6963      	ldr	r3, [r4, #20]
 8007c4a:	3001      	adds	r0, #1
 8007c4c:	4283      	cmp	r3, r0
 8007c4e:	d004      	beq.n	8007c5a <__swbuf_r+0x62>
 8007c50:	89a3      	ldrh	r3, [r4, #12]
 8007c52:	07db      	lsls	r3, r3, #31
 8007c54:	d506      	bpl.n	8007c64 <__swbuf_r+0x6c>
 8007c56:	2e0a      	cmp	r6, #10
 8007c58:	d104      	bne.n	8007c64 <__swbuf_r+0x6c>
 8007c5a:	4621      	mov	r1, r4
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	f000 f911 	bl	8007e84 <_fflush_r>
 8007c62:	b988      	cbnz	r0, 8007c88 <__swbuf_r+0x90>
 8007c64:	4638      	mov	r0, r7
 8007c66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c68:	4b0a      	ldr	r3, [pc, #40]	; (8007c94 <__swbuf_r+0x9c>)
 8007c6a:	429c      	cmp	r4, r3
 8007c6c:	d101      	bne.n	8007c72 <__swbuf_r+0x7a>
 8007c6e:	68ac      	ldr	r4, [r5, #8]
 8007c70:	e7cf      	b.n	8007c12 <__swbuf_r+0x1a>
 8007c72:	4b09      	ldr	r3, [pc, #36]	; (8007c98 <__swbuf_r+0xa0>)
 8007c74:	429c      	cmp	r4, r3
 8007c76:	bf08      	it	eq
 8007c78:	68ec      	ldreq	r4, [r5, #12]
 8007c7a:	e7ca      	b.n	8007c12 <__swbuf_r+0x1a>
 8007c7c:	4621      	mov	r1, r4
 8007c7e:	4628      	mov	r0, r5
 8007c80:	f000 f80c 	bl	8007c9c <__swsetup_r>
 8007c84:	2800      	cmp	r0, #0
 8007c86:	d0cb      	beq.n	8007c20 <__swbuf_r+0x28>
 8007c88:	f04f 37ff 	mov.w	r7, #4294967295
 8007c8c:	e7ea      	b.n	8007c64 <__swbuf_r+0x6c>
 8007c8e:	bf00      	nop
 8007c90:	0800cc50 	.word	0x0800cc50
 8007c94:	0800cc70 	.word	0x0800cc70
 8007c98:	0800cc30 	.word	0x0800cc30

08007c9c <__swsetup_r>:
 8007c9c:	4b32      	ldr	r3, [pc, #200]	; (8007d68 <__swsetup_r+0xcc>)
 8007c9e:	b570      	push	{r4, r5, r6, lr}
 8007ca0:	681d      	ldr	r5, [r3, #0]
 8007ca2:	4606      	mov	r6, r0
 8007ca4:	460c      	mov	r4, r1
 8007ca6:	b125      	cbz	r5, 8007cb2 <__swsetup_r+0x16>
 8007ca8:	69ab      	ldr	r3, [r5, #24]
 8007caa:	b913      	cbnz	r3, 8007cb2 <__swsetup_r+0x16>
 8007cac:	4628      	mov	r0, r5
 8007cae:	f000 f97d 	bl	8007fac <__sinit>
 8007cb2:	4b2e      	ldr	r3, [pc, #184]	; (8007d6c <__swsetup_r+0xd0>)
 8007cb4:	429c      	cmp	r4, r3
 8007cb6:	d10f      	bne.n	8007cd8 <__swsetup_r+0x3c>
 8007cb8:	686c      	ldr	r4, [r5, #4]
 8007cba:	89a3      	ldrh	r3, [r4, #12]
 8007cbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007cc0:	0719      	lsls	r1, r3, #28
 8007cc2:	d42c      	bmi.n	8007d1e <__swsetup_r+0x82>
 8007cc4:	06dd      	lsls	r5, r3, #27
 8007cc6:	d411      	bmi.n	8007cec <__swsetup_r+0x50>
 8007cc8:	2309      	movs	r3, #9
 8007cca:	6033      	str	r3, [r6, #0]
 8007ccc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007cd0:	81a3      	strh	r3, [r4, #12]
 8007cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd6:	e03e      	b.n	8007d56 <__swsetup_r+0xba>
 8007cd8:	4b25      	ldr	r3, [pc, #148]	; (8007d70 <__swsetup_r+0xd4>)
 8007cda:	429c      	cmp	r4, r3
 8007cdc:	d101      	bne.n	8007ce2 <__swsetup_r+0x46>
 8007cde:	68ac      	ldr	r4, [r5, #8]
 8007ce0:	e7eb      	b.n	8007cba <__swsetup_r+0x1e>
 8007ce2:	4b24      	ldr	r3, [pc, #144]	; (8007d74 <__swsetup_r+0xd8>)
 8007ce4:	429c      	cmp	r4, r3
 8007ce6:	bf08      	it	eq
 8007ce8:	68ec      	ldreq	r4, [r5, #12]
 8007cea:	e7e6      	b.n	8007cba <__swsetup_r+0x1e>
 8007cec:	0758      	lsls	r0, r3, #29
 8007cee:	d512      	bpl.n	8007d16 <__swsetup_r+0x7a>
 8007cf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007cf2:	b141      	cbz	r1, 8007d06 <__swsetup_r+0x6a>
 8007cf4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007cf8:	4299      	cmp	r1, r3
 8007cfa:	d002      	beq.n	8007d02 <__swsetup_r+0x66>
 8007cfc:	4630      	mov	r0, r6
 8007cfe:	f7ff fdf9 	bl	80078f4 <_free_r>
 8007d02:	2300      	movs	r3, #0
 8007d04:	6363      	str	r3, [r4, #52]	; 0x34
 8007d06:	89a3      	ldrh	r3, [r4, #12]
 8007d08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d0c:	81a3      	strh	r3, [r4, #12]
 8007d0e:	2300      	movs	r3, #0
 8007d10:	6063      	str	r3, [r4, #4]
 8007d12:	6923      	ldr	r3, [r4, #16]
 8007d14:	6023      	str	r3, [r4, #0]
 8007d16:	89a3      	ldrh	r3, [r4, #12]
 8007d18:	f043 0308 	orr.w	r3, r3, #8
 8007d1c:	81a3      	strh	r3, [r4, #12]
 8007d1e:	6923      	ldr	r3, [r4, #16]
 8007d20:	b94b      	cbnz	r3, 8007d36 <__swsetup_r+0x9a>
 8007d22:	89a3      	ldrh	r3, [r4, #12]
 8007d24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007d28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d2c:	d003      	beq.n	8007d36 <__swsetup_r+0x9a>
 8007d2e:	4621      	mov	r1, r4
 8007d30:	4630      	mov	r0, r6
 8007d32:	f000 f9ff 	bl	8008134 <__smakebuf_r>
 8007d36:	89a0      	ldrh	r0, [r4, #12]
 8007d38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d3c:	f010 0301 	ands.w	r3, r0, #1
 8007d40:	d00a      	beq.n	8007d58 <__swsetup_r+0xbc>
 8007d42:	2300      	movs	r3, #0
 8007d44:	60a3      	str	r3, [r4, #8]
 8007d46:	6963      	ldr	r3, [r4, #20]
 8007d48:	425b      	negs	r3, r3
 8007d4a:	61a3      	str	r3, [r4, #24]
 8007d4c:	6923      	ldr	r3, [r4, #16]
 8007d4e:	b943      	cbnz	r3, 8007d62 <__swsetup_r+0xc6>
 8007d50:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007d54:	d1ba      	bne.n	8007ccc <__swsetup_r+0x30>
 8007d56:	bd70      	pop	{r4, r5, r6, pc}
 8007d58:	0781      	lsls	r1, r0, #30
 8007d5a:	bf58      	it	pl
 8007d5c:	6963      	ldrpl	r3, [r4, #20]
 8007d5e:	60a3      	str	r3, [r4, #8]
 8007d60:	e7f4      	b.n	8007d4c <__swsetup_r+0xb0>
 8007d62:	2000      	movs	r0, #0
 8007d64:	e7f7      	b.n	8007d56 <__swsetup_r+0xba>
 8007d66:	bf00      	nop
 8007d68:	20000144 	.word	0x20000144
 8007d6c:	0800cc50 	.word	0x0800cc50
 8007d70:	0800cc70 	.word	0x0800cc70
 8007d74:	0800cc30 	.word	0x0800cc30

08007d78 <__sflush_r>:
 8007d78:	898a      	ldrh	r2, [r1, #12]
 8007d7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d7e:	4605      	mov	r5, r0
 8007d80:	0710      	lsls	r0, r2, #28
 8007d82:	460c      	mov	r4, r1
 8007d84:	d458      	bmi.n	8007e38 <__sflush_r+0xc0>
 8007d86:	684b      	ldr	r3, [r1, #4]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	dc05      	bgt.n	8007d98 <__sflush_r+0x20>
 8007d8c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	dc02      	bgt.n	8007d98 <__sflush_r+0x20>
 8007d92:	2000      	movs	r0, #0
 8007d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007d9a:	2e00      	cmp	r6, #0
 8007d9c:	d0f9      	beq.n	8007d92 <__sflush_r+0x1a>
 8007d9e:	2300      	movs	r3, #0
 8007da0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007da4:	682f      	ldr	r7, [r5, #0]
 8007da6:	602b      	str	r3, [r5, #0]
 8007da8:	d032      	beq.n	8007e10 <__sflush_r+0x98>
 8007daa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007dac:	89a3      	ldrh	r3, [r4, #12]
 8007dae:	075a      	lsls	r2, r3, #29
 8007db0:	d505      	bpl.n	8007dbe <__sflush_r+0x46>
 8007db2:	6863      	ldr	r3, [r4, #4]
 8007db4:	1ac0      	subs	r0, r0, r3
 8007db6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007db8:	b10b      	cbz	r3, 8007dbe <__sflush_r+0x46>
 8007dba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007dbc:	1ac0      	subs	r0, r0, r3
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007dc4:	6a21      	ldr	r1, [r4, #32]
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	47b0      	blx	r6
 8007dca:	1c43      	adds	r3, r0, #1
 8007dcc:	89a3      	ldrh	r3, [r4, #12]
 8007dce:	d106      	bne.n	8007dde <__sflush_r+0x66>
 8007dd0:	6829      	ldr	r1, [r5, #0]
 8007dd2:	291d      	cmp	r1, #29
 8007dd4:	d82c      	bhi.n	8007e30 <__sflush_r+0xb8>
 8007dd6:	4a2a      	ldr	r2, [pc, #168]	; (8007e80 <__sflush_r+0x108>)
 8007dd8:	40ca      	lsrs	r2, r1
 8007dda:	07d6      	lsls	r6, r2, #31
 8007ddc:	d528      	bpl.n	8007e30 <__sflush_r+0xb8>
 8007dde:	2200      	movs	r2, #0
 8007de0:	6062      	str	r2, [r4, #4]
 8007de2:	04d9      	lsls	r1, r3, #19
 8007de4:	6922      	ldr	r2, [r4, #16]
 8007de6:	6022      	str	r2, [r4, #0]
 8007de8:	d504      	bpl.n	8007df4 <__sflush_r+0x7c>
 8007dea:	1c42      	adds	r2, r0, #1
 8007dec:	d101      	bne.n	8007df2 <__sflush_r+0x7a>
 8007dee:	682b      	ldr	r3, [r5, #0]
 8007df0:	b903      	cbnz	r3, 8007df4 <__sflush_r+0x7c>
 8007df2:	6560      	str	r0, [r4, #84]	; 0x54
 8007df4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007df6:	602f      	str	r7, [r5, #0]
 8007df8:	2900      	cmp	r1, #0
 8007dfa:	d0ca      	beq.n	8007d92 <__sflush_r+0x1a>
 8007dfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e00:	4299      	cmp	r1, r3
 8007e02:	d002      	beq.n	8007e0a <__sflush_r+0x92>
 8007e04:	4628      	mov	r0, r5
 8007e06:	f7ff fd75 	bl	80078f4 <_free_r>
 8007e0a:	2000      	movs	r0, #0
 8007e0c:	6360      	str	r0, [r4, #52]	; 0x34
 8007e0e:	e7c1      	b.n	8007d94 <__sflush_r+0x1c>
 8007e10:	6a21      	ldr	r1, [r4, #32]
 8007e12:	2301      	movs	r3, #1
 8007e14:	4628      	mov	r0, r5
 8007e16:	47b0      	blx	r6
 8007e18:	1c41      	adds	r1, r0, #1
 8007e1a:	d1c7      	bne.n	8007dac <__sflush_r+0x34>
 8007e1c:	682b      	ldr	r3, [r5, #0]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d0c4      	beq.n	8007dac <__sflush_r+0x34>
 8007e22:	2b1d      	cmp	r3, #29
 8007e24:	d001      	beq.n	8007e2a <__sflush_r+0xb2>
 8007e26:	2b16      	cmp	r3, #22
 8007e28:	d101      	bne.n	8007e2e <__sflush_r+0xb6>
 8007e2a:	602f      	str	r7, [r5, #0]
 8007e2c:	e7b1      	b.n	8007d92 <__sflush_r+0x1a>
 8007e2e:	89a3      	ldrh	r3, [r4, #12]
 8007e30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e34:	81a3      	strh	r3, [r4, #12]
 8007e36:	e7ad      	b.n	8007d94 <__sflush_r+0x1c>
 8007e38:	690f      	ldr	r7, [r1, #16]
 8007e3a:	2f00      	cmp	r7, #0
 8007e3c:	d0a9      	beq.n	8007d92 <__sflush_r+0x1a>
 8007e3e:	0793      	lsls	r3, r2, #30
 8007e40:	680e      	ldr	r6, [r1, #0]
 8007e42:	bf08      	it	eq
 8007e44:	694b      	ldreq	r3, [r1, #20]
 8007e46:	600f      	str	r7, [r1, #0]
 8007e48:	bf18      	it	ne
 8007e4a:	2300      	movne	r3, #0
 8007e4c:	eba6 0807 	sub.w	r8, r6, r7
 8007e50:	608b      	str	r3, [r1, #8]
 8007e52:	f1b8 0f00 	cmp.w	r8, #0
 8007e56:	dd9c      	ble.n	8007d92 <__sflush_r+0x1a>
 8007e58:	6a21      	ldr	r1, [r4, #32]
 8007e5a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e5c:	4643      	mov	r3, r8
 8007e5e:	463a      	mov	r2, r7
 8007e60:	4628      	mov	r0, r5
 8007e62:	47b0      	blx	r6
 8007e64:	2800      	cmp	r0, #0
 8007e66:	dc06      	bgt.n	8007e76 <__sflush_r+0xfe>
 8007e68:	89a3      	ldrh	r3, [r4, #12]
 8007e6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e6e:	81a3      	strh	r3, [r4, #12]
 8007e70:	f04f 30ff 	mov.w	r0, #4294967295
 8007e74:	e78e      	b.n	8007d94 <__sflush_r+0x1c>
 8007e76:	4407      	add	r7, r0
 8007e78:	eba8 0800 	sub.w	r8, r8, r0
 8007e7c:	e7e9      	b.n	8007e52 <__sflush_r+0xda>
 8007e7e:	bf00      	nop
 8007e80:	20400001 	.word	0x20400001

08007e84 <_fflush_r>:
 8007e84:	b538      	push	{r3, r4, r5, lr}
 8007e86:	690b      	ldr	r3, [r1, #16]
 8007e88:	4605      	mov	r5, r0
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	b913      	cbnz	r3, 8007e94 <_fflush_r+0x10>
 8007e8e:	2500      	movs	r5, #0
 8007e90:	4628      	mov	r0, r5
 8007e92:	bd38      	pop	{r3, r4, r5, pc}
 8007e94:	b118      	cbz	r0, 8007e9e <_fflush_r+0x1a>
 8007e96:	6983      	ldr	r3, [r0, #24]
 8007e98:	b90b      	cbnz	r3, 8007e9e <_fflush_r+0x1a>
 8007e9a:	f000 f887 	bl	8007fac <__sinit>
 8007e9e:	4b14      	ldr	r3, [pc, #80]	; (8007ef0 <_fflush_r+0x6c>)
 8007ea0:	429c      	cmp	r4, r3
 8007ea2:	d11b      	bne.n	8007edc <_fflush_r+0x58>
 8007ea4:	686c      	ldr	r4, [r5, #4]
 8007ea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d0ef      	beq.n	8007e8e <_fflush_r+0xa>
 8007eae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007eb0:	07d0      	lsls	r0, r2, #31
 8007eb2:	d404      	bmi.n	8007ebe <_fflush_r+0x3a>
 8007eb4:	0599      	lsls	r1, r3, #22
 8007eb6:	d402      	bmi.n	8007ebe <_fflush_r+0x3a>
 8007eb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007eba:	f000 f915 	bl	80080e8 <__retarget_lock_acquire_recursive>
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	4621      	mov	r1, r4
 8007ec2:	f7ff ff59 	bl	8007d78 <__sflush_r>
 8007ec6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ec8:	07da      	lsls	r2, r3, #31
 8007eca:	4605      	mov	r5, r0
 8007ecc:	d4e0      	bmi.n	8007e90 <_fflush_r+0xc>
 8007ece:	89a3      	ldrh	r3, [r4, #12]
 8007ed0:	059b      	lsls	r3, r3, #22
 8007ed2:	d4dd      	bmi.n	8007e90 <_fflush_r+0xc>
 8007ed4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ed6:	f000 f908 	bl	80080ea <__retarget_lock_release_recursive>
 8007eda:	e7d9      	b.n	8007e90 <_fflush_r+0xc>
 8007edc:	4b05      	ldr	r3, [pc, #20]	; (8007ef4 <_fflush_r+0x70>)
 8007ede:	429c      	cmp	r4, r3
 8007ee0:	d101      	bne.n	8007ee6 <_fflush_r+0x62>
 8007ee2:	68ac      	ldr	r4, [r5, #8]
 8007ee4:	e7df      	b.n	8007ea6 <_fflush_r+0x22>
 8007ee6:	4b04      	ldr	r3, [pc, #16]	; (8007ef8 <_fflush_r+0x74>)
 8007ee8:	429c      	cmp	r4, r3
 8007eea:	bf08      	it	eq
 8007eec:	68ec      	ldreq	r4, [r5, #12]
 8007eee:	e7da      	b.n	8007ea6 <_fflush_r+0x22>
 8007ef0:	0800cc50 	.word	0x0800cc50
 8007ef4:	0800cc70 	.word	0x0800cc70
 8007ef8:	0800cc30 	.word	0x0800cc30

08007efc <std>:
 8007efc:	2300      	movs	r3, #0
 8007efe:	b510      	push	{r4, lr}
 8007f00:	4604      	mov	r4, r0
 8007f02:	e9c0 3300 	strd	r3, r3, [r0]
 8007f06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f0a:	6083      	str	r3, [r0, #8]
 8007f0c:	8181      	strh	r1, [r0, #12]
 8007f0e:	6643      	str	r3, [r0, #100]	; 0x64
 8007f10:	81c2      	strh	r2, [r0, #14]
 8007f12:	6183      	str	r3, [r0, #24]
 8007f14:	4619      	mov	r1, r3
 8007f16:	2208      	movs	r2, #8
 8007f18:	305c      	adds	r0, #92	; 0x5c
 8007f1a:	f7ff fce3 	bl	80078e4 <memset>
 8007f1e:	4b05      	ldr	r3, [pc, #20]	; (8007f34 <std+0x38>)
 8007f20:	6263      	str	r3, [r4, #36]	; 0x24
 8007f22:	4b05      	ldr	r3, [pc, #20]	; (8007f38 <std+0x3c>)
 8007f24:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f26:	4b05      	ldr	r3, [pc, #20]	; (8007f3c <std+0x40>)
 8007f28:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f2a:	4b05      	ldr	r3, [pc, #20]	; (8007f40 <std+0x44>)
 8007f2c:	6224      	str	r4, [r4, #32]
 8007f2e:	6323      	str	r3, [r4, #48]	; 0x30
 8007f30:	bd10      	pop	{r4, pc}
 8007f32:	bf00      	nop
 8007f34:	08008a61 	.word	0x08008a61
 8007f38:	08008a83 	.word	0x08008a83
 8007f3c:	08008abb 	.word	0x08008abb
 8007f40:	08008adf 	.word	0x08008adf

08007f44 <_cleanup_r>:
 8007f44:	4901      	ldr	r1, [pc, #4]	; (8007f4c <_cleanup_r+0x8>)
 8007f46:	f000 b8af 	b.w	80080a8 <_fwalk_reent>
 8007f4a:	bf00      	nop
 8007f4c:	08007e85 	.word	0x08007e85

08007f50 <__sfmoreglue>:
 8007f50:	b570      	push	{r4, r5, r6, lr}
 8007f52:	1e4a      	subs	r2, r1, #1
 8007f54:	2568      	movs	r5, #104	; 0x68
 8007f56:	4355      	muls	r5, r2
 8007f58:	460e      	mov	r6, r1
 8007f5a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007f5e:	f7ff fd19 	bl	8007994 <_malloc_r>
 8007f62:	4604      	mov	r4, r0
 8007f64:	b140      	cbz	r0, 8007f78 <__sfmoreglue+0x28>
 8007f66:	2100      	movs	r1, #0
 8007f68:	e9c0 1600 	strd	r1, r6, [r0]
 8007f6c:	300c      	adds	r0, #12
 8007f6e:	60a0      	str	r0, [r4, #8]
 8007f70:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007f74:	f7ff fcb6 	bl	80078e4 <memset>
 8007f78:	4620      	mov	r0, r4
 8007f7a:	bd70      	pop	{r4, r5, r6, pc}

08007f7c <__sfp_lock_acquire>:
 8007f7c:	4801      	ldr	r0, [pc, #4]	; (8007f84 <__sfp_lock_acquire+0x8>)
 8007f7e:	f000 b8b3 	b.w	80080e8 <__retarget_lock_acquire_recursive>
 8007f82:	bf00      	nop
 8007f84:	20000398 	.word	0x20000398

08007f88 <__sfp_lock_release>:
 8007f88:	4801      	ldr	r0, [pc, #4]	; (8007f90 <__sfp_lock_release+0x8>)
 8007f8a:	f000 b8ae 	b.w	80080ea <__retarget_lock_release_recursive>
 8007f8e:	bf00      	nop
 8007f90:	20000398 	.word	0x20000398

08007f94 <__sinit_lock_acquire>:
 8007f94:	4801      	ldr	r0, [pc, #4]	; (8007f9c <__sinit_lock_acquire+0x8>)
 8007f96:	f000 b8a7 	b.w	80080e8 <__retarget_lock_acquire_recursive>
 8007f9a:	bf00      	nop
 8007f9c:	20000393 	.word	0x20000393

08007fa0 <__sinit_lock_release>:
 8007fa0:	4801      	ldr	r0, [pc, #4]	; (8007fa8 <__sinit_lock_release+0x8>)
 8007fa2:	f000 b8a2 	b.w	80080ea <__retarget_lock_release_recursive>
 8007fa6:	bf00      	nop
 8007fa8:	20000393 	.word	0x20000393

08007fac <__sinit>:
 8007fac:	b510      	push	{r4, lr}
 8007fae:	4604      	mov	r4, r0
 8007fb0:	f7ff fff0 	bl	8007f94 <__sinit_lock_acquire>
 8007fb4:	69a3      	ldr	r3, [r4, #24]
 8007fb6:	b11b      	cbz	r3, 8007fc0 <__sinit+0x14>
 8007fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fbc:	f7ff bff0 	b.w	8007fa0 <__sinit_lock_release>
 8007fc0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007fc4:	6523      	str	r3, [r4, #80]	; 0x50
 8007fc6:	4b13      	ldr	r3, [pc, #76]	; (8008014 <__sinit+0x68>)
 8007fc8:	4a13      	ldr	r2, [pc, #76]	; (8008018 <__sinit+0x6c>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	62a2      	str	r2, [r4, #40]	; 0x28
 8007fce:	42a3      	cmp	r3, r4
 8007fd0:	bf04      	itt	eq
 8007fd2:	2301      	moveq	r3, #1
 8007fd4:	61a3      	streq	r3, [r4, #24]
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	f000 f820 	bl	800801c <__sfp>
 8007fdc:	6060      	str	r0, [r4, #4]
 8007fde:	4620      	mov	r0, r4
 8007fe0:	f000 f81c 	bl	800801c <__sfp>
 8007fe4:	60a0      	str	r0, [r4, #8]
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	f000 f818 	bl	800801c <__sfp>
 8007fec:	2200      	movs	r2, #0
 8007fee:	60e0      	str	r0, [r4, #12]
 8007ff0:	2104      	movs	r1, #4
 8007ff2:	6860      	ldr	r0, [r4, #4]
 8007ff4:	f7ff ff82 	bl	8007efc <std>
 8007ff8:	68a0      	ldr	r0, [r4, #8]
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	2109      	movs	r1, #9
 8007ffe:	f7ff ff7d 	bl	8007efc <std>
 8008002:	68e0      	ldr	r0, [r4, #12]
 8008004:	2202      	movs	r2, #2
 8008006:	2112      	movs	r1, #18
 8008008:	f7ff ff78 	bl	8007efc <std>
 800800c:	2301      	movs	r3, #1
 800800e:	61a3      	str	r3, [r4, #24]
 8008010:	e7d2      	b.n	8007fb8 <__sinit+0xc>
 8008012:	bf00      	nop
 8008014:	0800cc2c 	.word	0x0800cc2c
 8008018:	08007f45 	.word	0x08007f45

0800801c <__sfp>:
 800801c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800801e:	4607      	mov	r7, r0
 8008020:	f7ff ffac 	bl	8007f7c <__sfp_lock_acquire>
 8008024:	4b1e      	ldr	r3, [pc, #120]	; (80080a0 <__sfp+0x84>)
 8008026:	681e      	ldr	r6, [r3, #0]
 8008028:	69b3      	ldr	r3, [r6, #24]
 800802a:	b913      	cbnz	r3, 8008032 <__sfp+0x16>
 800802c:	4630      	mov	r0, r6
 800802e:	f7ff ffbd 	bl	8007fac <__sinit>
 8008032:	3648      	adds	r6, #72	; 0x48
 8008034:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008038:	3b01      	subs	r3, #1
 800803a:	d503      	bpl.n	8008044 <__sfp+0x28>
 800803c:	6833      	ldr	r3, [r6, #0]
 800803e:	b30b      	cbz	r3, 8008084 <__sfp+0x68>
 8008040:	6836      	ldr	r6, [r6, #0]
 8008042:	e7f7      	b.n	8008034 <__sfp+0x18>
 8008044:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008048:	b9d5      	cbnz	r5, 8008080 <__sfp+0x64>
 800804a:	4b16      	ldr	r3, [pc, #88]	; (80080a4 <__sfp+0x88>)
 800804c:	60e3      	str	r3, [r4, #12]
 800804e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008052:	6665      	str	r5, [r4, #100]	; 0x64
 8008054:	f000 f847 	bl	80080e6 <__retarget_lock_init_recursive>
 8008058:	f7ff ff96 	bl	8007f88 <__sfp_lock_release>
 800805c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008060:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008064:	6025      	str	r5, [r4, #0]
 8008066:	61a5      	str	r5, [r4, #24]
 8008068:	2208      	movs	r2, #8
 800806a:	4629      	mov	r1, r5
 800806c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008070:	f7ff fc38 	bl	80078e4 <memset>
 8008074:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008078:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800807c:	4620      	mov	r0, r4
 800807e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008080:	3468      	adds	r4, #104	; 0x68
 8008082:	e7d9      	b.n	8008038 <__sfp+0x1c>
 8008084:	2104      	movs	r1, #4
 8008086:	4638      	mov	r0, r7
 8008088:	f7ff ff62 	bl	8007f50 <__sfmoreglue>
 800808c:	4604      	mov	r4, r0
 800808e:	6030      	str	r0, [r6, #0]
 8008090:	2800      	cmp	r0, #0
 8008092:	d1d5      	bne.n	8008040 <__sfp+0x24>
 8008094:	f7ff ff78 	bl	8007f88 <__sfp_lock_release>
 8008098:	230c      	movs	r3, #12
 800809a:	603b      	str	r3, [r7, #0]
 800809c:	e7ee      	b.n	800807c <__sfp+0x60>
 800809e:	bf00      	nop
 80080a0:	0800cc2c 	.word	0x0800cc2c
 80080a4:	ffff0001 	.word	0xffff0001

080080a8 <_fwalk_reent>:
 80080a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080ac:	4606      	mov	r6, r0
 80080ae:	4688      	mov	r8, r1
 80080b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80080b4:	2700      	movs	r7, #0
 80080b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080ba:	f1b9 0901 	subs.w	r9, r9, #1
 80080be:	d505      	bpl.n	80080cc <_fwalk_reent+0x24>
 80080c0:	6824      	ldr	r4, [r4, #0]
 80080c2:	2c00      	cmp	r4, #0
 80080c4:	d1f7      	bne.n	80080b6 <_fwalk_reent+0xe>
 80080c6:	4638      	mov	r0, r7
 80080c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080cc:	89ab      	ldrh	r3, [r5, #12]
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d907      	bls.n	80080e2 <_fwalk_reent+0x3a>
 80080d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080d6:	3301      	adds	r3, #1
 80080d8:	d003      	beq.n	80080e2 <_fwalk_reent+0x3a>
 80080da:	4629      	mov	r1, r5
 80080dc:	4630      	mov	r0, r6
 80080de:	47c0      	blx	r8
 80080e0:	4307      	orrs	r7, r0
 80080e2:	3568      	adds	r5, #104	; 0x68
 80080e4:	e7e9      	b.n	80080ba <_fwalk_reent+0x12>

080080e6 <__retarget_lock_init_recursive>:
 80080e6:	4770      	bx	lr

080080e8 <__retarget_lock_acquire_recursive>:
 80080e8:	4770      	bx	lr

080080ea <__retarget_lock_release_recursive>:
 80080ea:	4770      	bx	lr

080080ec <__swhatbuf_r>:
 80080ec:	b570      	push	{r4, r5, r6, lr}
 80080ee:	460e      	mov	r6, r1
 80080f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080f4:	2900      	cmp	r1, #0
 80080f6:	b096      	sub	sp, #88	; 0x58
 80080f8:	4614      	mov	r4, r2
 80080fa:	461d      	mov	r5, r3
 80080fc:	da07      	bge.n	800810e <__swhatbuf_r+0x22>
 80080fe:	2300      	movs	r3, #0
 8008100:	602b      	str	r3, [r5, #0]
 8008102:	89b3      	ldrh	r3, [r6, #12]
 8008104:	061a      	lsls	r2, r3, #24
 8008106:	d410      	bmi.n	800812a <__swhatbuf_r+0x3e>
 8008108:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800810c:	e00e      	b.n	800812c <__swhatbuf_r+0x40>
 800810e:	466a      	mov	r2, sp
 8008110:	f000 fd0c 	bl	8008b2c <_fstat_r>
 8008114:	2800      	cmp	r0, #0
 8008116:	dbf2      	blt.n	80080fe <__swhatbuf_r+0x12>
 8008118:	9a01      	ldr	r2, [sp, #4]
 800811a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800811e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008122:	425a      	negs	r2, r3
 8008124:	415a      	adcs	r2, r3
 8008126:	602a      	str	r2, [r5, #0]
 8008128:	e7ee      	b.n	8008108 <__swhatbuf_r+0x1c>
 800812a:	2340      	movs	r3, #64	; 0x40
 800812c:	2000      	movs	r0, #0
 800812e:	6023      	str	r3, [r4, #0]
 8008130:	b016      	add	sp, #88	; 0x58
 8008132:	bd70      	pop	{r4, r5, r6, pc}

08008134 <__smakebuf_r>:
 8008134:	898b      	ldrh	r3, [r1, #12]
 8008136:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008138:	079d      	lsls	r5, r3, #30
 800813a:	4606      	mov	r6, r0
 800813c:	460c      	mov	r4, r1
 800813e:	d507      	bpl.n	8008150 <__smakebuf_r+0x1c>
 8008140:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008144:	6023      	str	r3, [r4, #0]
 8008146:	6123      	str	r3, [r4, #16]
 8008148:	2301      	movs	r3, #1
 800814a:	6163      	str	r3, [r4, #20]
 800814c:	b002      	add	sp, #8
 800814e:	bd70      	pop	{r4, r5, r6, pc}
 8008150:	ab01      	add	r3, sp, #4
 8008152:	466a      	mov	r2, sp
 8008154:	f7ff ffca 	bl	80080ec <__swhatbuf_r>
 8008158:	9900      	ldr	r1, [sp, #0]
 800815a:	4605      	mov	r5, r0
 800815c:	4630      	mov	r0, r6
 800815e:	f7ff fc19 	bl	8007994 <_malloc_r>
 8008162:	b948      	cbnz	r0, 8008178 <__smakebuf_r+0x44>
 8008164:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008168:	059a      	lsls	r2, r3, #22
 800816a:	d4ef      	bmi.n	800814c <__smakebuf_r+0x18>
 800816c:	f023 0303 	bic.w	r3, r3, #3
 8008170:	f043 0302 	orr.w	r3, r3, #2
 8008174:	81a3      	strh	r3, [r4, #12]
 8008176:	e7e3      	b.n	8008140 <__smakebuf_r+0xc>
 8008178:	4b0d      	ldr	r3, [pc, #52]	; (80081b0 <__smakebuf_r+0x7c>)
 800817a:	62b3      	str	r3, [r6, #40]	; 0x28
 800817c:	89a3      	ldrh	r3, [r4, #12]
 800817e:	6020      	str	r0, [r4, #0]
 8008180:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008184:	81a3      	strh	r3, [r4, #12]
 8008186:	9b00      	ldr	r3, [sp, #0]
 8008188:	6163      	str	r3, [r4, #20]
 800818a:	9b01      	ldr	r3, [sp, #4]
 800818c:	6120      	str	r0, [r4, #16]
 800818e:	b15b      	cbz	r3, 80081a8 <__smakebuf_r+0x74>
 8008190:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008194:	4630      	mov	r0, r6
 8008196:	f000 fcdb 	bl	8008b50 <_isatty_r>
 800819a:	b128      	cbz	r0, 80081a8 <__smakebuf_r+0x74>
 800819c:	89a3      	ldrh	r3, [r4, #12]
 800819e:	f023 0303 	bic.w	r3, r3, #3
 80081a2:	f043 0301 	orr.w	r3, r3, #1
 80081a6:	81a3      	strh	r3, [r4, #12]
 80081a8:	89a0      	ldrh	r0, [r4, #12]
 80081aa:	4305      	orrs	r5, r0
 80081ac:	81a5      	strh	r5, [r4, #12]
 80081ae:	e7cd      	b.n	800814c <__smakebuf_r+0x18>
 80081b0:	08007f45 	.word	0x08007f45

080081b4 <__malloc_lock>:
 80081b4:	4801      	ldr	r0, [pc, #4]	; (80081bc <__malloc_lock+0x8>)
 80081b6:	f7ff bf97 	b.w	80080e8 <__retarget_lock_acquire_recursive>
 80081ba:	bf00      	nop
 80081bc:	20000394 	.word	0x20000394

080081c0 <__malloc_unlock>:
 80081c0:	4801      	ldr	r0, [pc, #4]	; (80081c8 <__malloc_unlock+0x8>)
 80081c2:	f7ff bf92 	b.w	80080ea <__retarget_lock_release_recursive>
 80081c6:	bf00      	nop
 80081c8:	20000394 	.word	0x20000394

080081cc <__ssputs_r>:
 80081cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081d0:	688e      	ldr	r6, [r1, #8]
 80081d2:	429e      	cmp	r6, r3
 80081d4:	4682      	mov	sl, r0
 80081d6:	460c      	mov	r4, r1
 80081d8:	4690      	mov	r8, r2
 80081da:	461f      	mov	r7, r3
 80081dc:	d838      	bhi.n	8008250 <__ssputs_r+0x84>
 80081de:	898a      	ldrh	r2, [r1, #12]
 80081e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80081e4:	d032      	beq.n	800824c <__ssputs_r+0x80>
 80081e6:	6825      	ldr	r5, [r4, #0]
 80081e8:	6909      	ldr	r1, [r1, #16]
 80081ea:	eba5 0901 	sub.w	r9, r5, r1
 80081ee:	6965      	ldr	r5, [r4, #20]
 80081f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80081f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80081f8:	3301      	adds	r3, #1
 80081fa:	444b      	add	r3, r9
 80081fc:	106d      	asrs	r5, r5, #1
 80081fe:	429d      	cmp	r5, r3
 8008200:	bf38      	it	cc
 8008202:	461d      	movcc	r5, r3
 8008204:	0553      	lsls	r3, r2, #21
 8008206:	d531      	bpl.n	800826c <__ssputs_r+0xa0>
 8008208:	4629      	mov	r1, r5
 800820a:	f7ff fbc3 	bl	8007994 <_malloc_r>
 800820e:	4606      	mov	r6, r0
 8008210:	b950      	cbnz	r0, 8008228 <__ssputs_r+0x5c>
 8008212:	230c      	movs	r3, #12
 8008214:	f8ca 3000 	str.w	r3, [sl]
 8008218:	89a3      	ldrh	r3, [r4, #12]
 800821a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800821e:	81a3      	strh	r3, [r4, #12]
 8008220:	f04f 30ff 	mov.w	r0, #4294967295
 8008224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008228:	6921      	ldr	r1, [r4, #16]
 800822a:	464a      	mov	r2, r9
 800822c:	f7ff fb32 	bl	8007894 <memcpy>
 8008230:	89a3      	ldrh	r3, [r4, #12]
 8008232:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008236:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800823a:	81a3      	strh	r3, [r4, #12]
 800823c:	6126      	str	r6, [r4, #16]
 800823e:	6165      	str	r5, [r4, #20]
 8008240:	444e      	add	r6, r9
 8008242:	eba5 0509 	sub.w	r5, r5, r9
 8008246:	6026      	str	r6, [r4, #0]
 8008248:	60a5      	str	r5, [r4, #8]
 800824a:	463e      	mov	r6, r7
 800824c:	42be      	cmp	r6, r7
 800824e:	d900      	bls.n	8008252 <__ssputs_r+0x86>
 8008250:	463e      	mov	r6, r7
 8008252:	4632      	mov	r2, r6
 8008254:	6820      	ldr	r0, [r4, #0]
 8008256:	4641      	mov	r1, r8
 8008258:	f7ff fb2a 	bl	80078b0 <memmove>
 800825c:	68a3      	ldr	r3, [r4, #8]
 800825e:	6822      	ldr	r2, [r4, #0]
 8008260:	1b9b      	subs	r3, r3, r6
 8008262:	4432      	add	r2, r6
 8008264:	60a3      	str	r3, [r4, #8]
 8008266:	6022      	str	r2, [r4, #0]
 8008268:	2000      	movs	r0, #0
 800826a:	e7db      	b.n	8008224 <__ssputs_r+0x58>
 800826c:	462a      	mov	r2, r5
 800826e:	f000 fc91 	bl	8008b94 <_realloc_r>
 8008272:	4606      	mov	r6, r0
 8008274:	2800      	cmp	r0, #0
 8008276:	d1e1      	bne.n	800823c <__ssputs_r+0x70>
 8008278:	6921      	ldr	r1, [r4, #16]
 800827a:	4650      	mov	r0, sl
 800827c:	f7ff fb3a 	bl	80078f4 <_free_r>
 8008280:	e7c7      	b.n	8008212 <__ssputs_r+0x46>
	...

08008284 <_svfiprintf_r>:
 8008284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008288:	4698      	mov	r8, r3
 800828a:	898b      	ldrh	r3, [r1, #12]
 800828c:	061b      	lsls	r3, r3, #24
 800828e:	b09d      	sub	sp, #116	; 0x74
 8008290:	4607      	mov	r7, r0
 8008292:	460d      	mov	r5, r1
 8008294:	4614      	mov	r4, r2
 8008296:	d50e      	bpl.n	80082b6 <_svfiprintf_r+0x32>
 8008298:	690b      	ldr	r3, [r1, #16]
 800829a:	b963      	cbnz	r3, 80082b6 <_svfiprintf_r+0x32>
 800829c:	2140      	movs	r1, #64	; 0x40
 800829e:	f7ff fb79 	bl	8007994 <_malloc_r>
 80082a2:	6028      	str	r0, [r5, #0]
 80082a4:	6128      	str	r0, [r5, #16]
 80082a6:	b920      	cbnz	r0, 80082b2 <_svfiprintf_r+0x2e>
 80082a8:	230c      	movs	r3, #12
 80082aa:	603b      	str	r3, [r7, #0]
 80082ac:	f04f 30ff 	mov.w	r0, #4294967295
 80082b0:	e0d1      	b.n	8008456 <_svfiprintf_r+0x1d2>
 80082b2:	2340      	movs	r3, #64	; 0x40
 80082b4:	616b      	str	r3, [r5, #20]
 80082b6:	2300      	movs	r3, #0
 80082b8:	9309      	str	r3, [sp, #36]	; 0x24
 80082ba:	2320      	movs	r3, #32
 80082bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80082c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80082c4:	2330      	movs	r3, #48	; 0x30
 80082c6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008470 <_svfiprintf_r+0x1ec>
 80082ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80082ce:	f04f 0901 	mov.w	r9, #1
 80082d2:	4623      	mov	r3, r4
 80082d4:	469a      	mov	sl, r3
 80082d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082da:	b10a      	cbz	r2, 80082e0 <_svfiprintf_r+0x5c>
 80082dc:	2a25      	cmp	r2, #37	; 0x25
 80082de:	d1f9      	bne.n	80082d4 <_svfiprintf_r+0x50>
 80082e0:	ebba 0b04 	subs.w	fp, sl, r4
 80082e4:	d00b      	beq.n	80082fe <_svfiprintf_r+0x7a>
 80082e6:	465b      	mov	r3, fp
 80082e8:	4622      	mov	r2, r4
 80082ea:	4629      	mov	r1, r5
 80082ec:	4638      	mov	r0, r7
 80082ee:	f7ff ff6d 	bl	80081cc <__ssputs_r>
 80082f2:	3001      	adds	r0, #1
 80082f4:	f000 80aa 	beq.w	800844c <_svfiprintf_r+0x1c8>
 80082f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082fa:	445a      	add	r2, fp
 80082fc:	9209      	str	r2, [sp, #36]	; 0x24
 80082fe:	f89a 3000 	ldrb.w	r3, [sl]
 8008302:	2b00      	cmp	r3, #0
 8008304:	f000 80a2 	beq.w	800844c <_svfiprintf_r+0x1c8>
 8008308:	2300      	movs	r3, #0
 800830a:	f04f 32ff 	mov.w	r2, #4294967295
 800830e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008312:	f10a 0a01 	add.w	sl, sl, #1
 8008316:	9304      	str	r3, [sp, #16]
 8008318:	9307      	str	r3, [sp, #28]
 800831a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800831e:	931a      	str	r3, [sp, #104]	; 0x68
 8008320:	4654      	mov	r4, sl
 8008322:	2205      	movs	r2, #5
 8008324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008328:	4851      	ldr	r0, [pc, #324]	; (8008470 <_svfiprintf_r+0x1ec>)
 800832a:	f7f7 ff51 	bl	80001d0 <memchr>
 800832e:	9a04      	ldr	r2, [sp, #16]
 8008330:	b9d8      	cbnz	r0, 800836a <_svfiprintf_r+0xe6>
 8008332:	06d0      	lsls	r0, r2, #27
 8008334:	bf44      	itt	mi
 8008336:	2320      	movmi	r3, #32
 8008338:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800833c:	0711      	lsls	r1, r2, #28
 800833e:	bf44      	itt	mi
 8008340:	232b      	movmi	r3, #43	; 0x2b
 8008342:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008346:	f89a 3000 	ldrb.w	r3, [sl]
 800834a:	2b2a      	cmp	r3, #42	; 0x2a
 800834c:	d015      	beq.n	800837a <_svfiprintf_r+0xf6>
 800834e:	9a07      	ldr	r2, [sp, #28]
 8008350:	4654      	mov	r4, sl
 8008352:	2000      	movs	r0, #0
 8008354:	f04f 0c0a 	mov.w	ip, #10
 8008358:	4621      	mov	r1, r4
 800835a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800835e:	3b30      	subs	r3, #48	; 0x30
 8008360:	2b09      	cmp	r3, #9
 8008362:	d94e      	bls.n	8008402 <_svfiprintf_r+0x17e>
 8008364:	b1b0      	cbz	r0, 8008394 <_svfiprintf_r+0x110>
 8008366:	9207      	str	r2, [sp, #28]
 8008368:	e014      	b.n	8008394 <_svfiprintf_r+0x110>
 800836a:	eba0 0308 	sub.w	r3, r0, r8
 800836e:	fa09 f303 	lsl.w	r3, r9, r3
 8008372:	4313      	orrs	r3, r2
 8008374:	9304      	str	r3, [sp, #16]
 8008376:	46a2      	mov	sl, r4
 8008378:	e7d2      	b.n	8008320 <_svfiprintf_r+0x9c>
 800837a:	9b03      	ldr	r3, [sp, #12]
 800837c:	1d19      	adds	r1, r3, #4
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	9103      	str	r1, [sp, #12]
 8008382:	2b00      	cmp	r3, #0
 8008384:	bfbb      	ittet	lt
 8008386:	425b      	neglt	r3, r3
 8008388:	f042 0202 	orrlt.w	r2, r2, #2
 800838c:	9307      	strge	r3, [sp, #28]
 800838e:	9307      	strlt	r3, [sp, #28]
 8008390:	bfb8      	it	lt
 8008392:	9204      	strlt	r2, [sp, #16]
 8008394:	7823      	ldrb	r3, [r4, #0]
 8008396:	2b2e      	cmp	r3, #46	; 0x2e
 8008398:	d10c      	bne.n	80083b4 <_svfiprintf_r+0x130>
 800839a:	7863      	ldrb	r3, [r4, #1]
 800839c:	2b2a      	cmp	r3, #42	; 0x2a
 800839e:	d135      	bne.n	800840c <_svfiprintf_r+0x188>
 80083a0:	9b03      	ldr	r3, [sp, #12]
 80083a2:	1d1a      	adds	r2, r3, #4
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	9203      	str	r2, [sp, #12]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	bfb8      	it	lt
 80083ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80083b0:	3402      	adds	r4, #2
 80083b2:	9305      	str	r3, [sp, #20]
 80083b4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008480 <_svfiprintf_r+0x1fc>
 80083b8:	7821      	ldrb	r1, [r4, #0]
 80083ba:	2203      	movs	r2, #3
 80083bc:	4650      	mov	r0, sl
 80083be:	f7f7 ff07 	bl	80001d0 <memchr>
 80083c2:	b140      	cbz	r0, 80083d6 <_svfiprintf_r+0x152>
 80083c4:	2340      	movs	r3, #64	; 0x40
 80083c6:	eba0 000a 	sub.w	r0, r0, sl
 80083ca:	fa03 f000 	lsl.w	r0, r3, r0
 80083ce:	9b04      	ldr	r3, [sp, #16]
 80083d0:	4303      	orrs	r3, r0
 80083d2:	3401      	adds	r4, #1
 80083d4:	9304      	str	r3, [sp, #16]
 80083d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083da:	4826      	ldr	r0, [pc, #152]	; (8008474 <_svfiprintf_r+0x1f0>)
 80083dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80083e0:	2206      	movs	r2, #6
 80083e2:	f7f7 fef5 	bl	80001d0 <memchr>
 80083e6:	2800      	cmp	r0, #0
 80083e8:	d038      	beq.n	800845c <_svfiprintf_r+0x1d8>
 80083ea:	4b23      	ldr	r3, [pc, #140]	; (8008478 <_svfiprintf_r+0x1f4>)
 80083ec:	bb1b      	cbnz	r3, 8008436 <_svfiprintf_r+0x1b2>
 80083ee:	9b03      	ldr	r3, [sp, #12]
 80083f0:	3307      	adds	r3, #7
 80083f2:	f023 0307 	bic.w	r3, r3, #7
 80083f6:	3308      	adds	r3, #8
 80083f8:	9303      	str	r3, [sp, #12]
 80083fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083fc:	4433      	add	r3, r6
 80083fe:	9309      	str	r3, [sp, #36]	; 0x24
 8008400:	e767      	b.n	80082d2 <_svfiprintf_r+0x4e>
 8008402:	fb0c 3202 	mla	r2, ip, r2, r3
 8008406:	460c      	mov	r4, r1
 8008408:	2001      	movs	r0, #1
 800840a:	e7a5      	b.n	8008358 <_svfiprintf_r+0xd4>
 800840c:	2300      	movs	r3, #0
 800840e:	3401      	adds	r4, #1
 8008410:	9305      	str	r3, [sp, #20]
 8008412:	4619      	mov	r1, r3
 8008414:	f04f 0c0a 	mov.w	ip, #10
 8008418:	4620      	mov	r0, r4
 800841a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800841e:	3a30      	subs	r2, #48	; 0x30
 8008420:	2a09      	cmp	r2, #9
 8008422:	d903      	bls.n	800842c <_svfiprintf_r+0x1a8>
 8008424:	2b00      	cmp	r3, #0
 8008426:	d0c5      	beq.n	80083b4 <_svfiprintf_r+0x130>
 8008428:	9105      	str	r1, [sp, #20]
 800842a:	e7c3      	b.n	80083b4 <_svfiprintf_r+0x130>
 800842c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008430:	4604      	mov	r4, r0
 8008432:	2301      	movs	r3, #1
 8008434:	e7f0      	b.n	8008418 <_svfiprintf_r+0x194>
 8008436:	ab03      	add	r3, sp, #12
 8008438:	9300      	str	r3, [sp, #0]
 800843a:	462a      	mov	r2, r5
 800843c:	4b0f      	ldr	r3, [pc, #60]	; (800847c <_svfiprintf_r+0x1f8>)
 800843e:	a904      	add	r1, sp, #16
 8008440:	4638      	mov	r0, r7
 8008442:	f3af 8000 	nop.w
 8008446:	1c42      	adds	r2, r0, #1
 8008448:	4606      	mov	r6, r0
 800844a:	d1d6      	bne.n	80083fa <_svfiprintf_r+0x176>
 800844c:	89ab      	ldrh	r3, [r5, #12]
 800844e:	065b      	lsls	r3, r3, #25
 8008450:	f53f af2c 	bmi.w	80082ac <_svfiprintf_r+0x28>
 8008454:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008456:	b01d      	add	sp, #116	; 0x74
 8008458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800845c:	ab03      	add	r3, sp, #12
 800845e:	9300      	str	r3, [sp, #0]
 8008460:	462a      	mov	r2, r5
 8008462:	4b06      	ldr	r3, [pc, #24]	; (800847c <_svfiprintf_r+0x1f8>)
 8008464:	a904      	add	r1, sp, #16
 8008466:	4638      	mov	r0, r7
 8008468:	f000 f9d4 	bl	8008814 <_printf_i>
 800846c:	e7eb      	b.n	8008446 <_svfiprintf_r+0x1c2>
 800846e:	bf00      	nop
 8008470:	0800cc90 	.word	0x0800cc90
 8008474:	0800cc9a 	.word	0x0800cc9a
 8008478:	00000000 	.word	0x00000000
 800847c:	080081cd 	.word	0x080081cd
 8008480:	0800cc96 	.word	0x0800cc96

08008484 <__sfputc_r>:
 8008484:	6893      	ldr	r3, [r2, #8]
 8008486:	3b01      	subs	r3, #1
 8008488:	2b00      	cmp	r3, #0
 800848a:	b410      	push	{r4}
 800848c:	6093      	str	r3, [r2, #8]
 800848e:	da08      	bge.n	80084a2 <__sfputc_r+0x1e>
 8008490:	6994      	ldr	r4, [r2, #24]
 8008492:	42a3      	cmp	r3, r4
 8008494:	db01      	blt.n	800849a <__sfputc_r+0x16>
 8008496:	290a      	cmp	r1, #10
 8008498:	d103      	bne.n	80084a2 <__sfputc_r+0x1e>
 800849a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800849e:	f7ff bbab 	b.w	8007bf8 <__swbuf_r>
 80084a2:	6813      	ldr	r3, [r2, #0]
 80084a4:	1c58      	adds	r0, r3, #1
 80084a6:	6010      	str	r0, [r2, #0]
 80084a8:	7019      	strb	r1, [r3, #0]
 80084aa:	4608      	mov	r0, r1
 80084ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084b0:	4770      	bx	lr

080084b2 <__sfputs_r>:
 80084b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084b4:	4606      	mov	r6, r0
 80084b6:	460f      	mov	r7, r1
 80084b8:	4614      	mov	r4, r2
 80084ba:	18d5      	adds	r5, r2, r3
 80084bc:	42ac      	cmp	r4, r5
 80084be:	d101      	bne.n	80084c4 <__sfputs_r+0x12>
 80084c0:	2000      	movs	r0, #0
 80084c2:	e007      	b.n	80084d4 <__sfputs_r+0x22>
 80084c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084c8:	463a      	mov	r2, r7
 80084ca:	4630      	mov	r0, r6
 80084cc:	f7ff ffda 	bl	8008484 <__sfputc_r>
 80084d0:	1c43      	adds	r3, r0, #1
 80084d2:	d1f3      	bne.n	80084bc <__sfputs_r+0xa>
 80084d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080084d8 <_vfiprintf_r>:
 80084d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084dc:	460d      	mov	r5, r1
 80084de:	b09d      	sub	sp, #116	; 0x74
 80084e0:	4614      	mov	r4, r2
 80084e2:	4698      	mov	r8, r3
 80084e4:	4606      	mov	r6, r0
 80084e6:	b118      	cbz	r0, 80084f0 <_vfiprintf_r+0x18>
 80084e8:	6983      	ldr	r3, [r0, #24]
 80084ea:	b90b      	cbnz	r3, 80084f0 <_vfiprintf_r+0x18>
 80084ec:	f7ff fd5e 	bl	8007fac <__sinit>
 80084f0:	4b89      	ldr	r3, [pc, #548]	; (8008718 <_vfiprintf_r+0x240>)
 80084f2:	429d      	cmp	r5, r3
 80084f4:	d11b      	bne.n	800852e <_vfiprintf_r+0x56>
 80084f6:	6875      	ldr	r5, [r6, #4]
 80084f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084fa:	07d9      	lsls	r1, r3, #31
 80084fc:	d405      	bmi.n	800850a <_vfiprintf_r+0x32>
 80084fe:	89ab      	ldrh	r3, [r5, #12]
 8008500:	059a      	lsls	r2, r3, #22
 8008502:	d402      	bmi.n	800850a <_vfiprintf_r+0x32>
 8008504:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008506:	f7ff fdef 	bl	80080e8 <__retarget_lock_acquire_recursive>
 800850a:	89ab      	ldrh	r3, [r5, #12]
 800850c:	071b      	lsls	r3, r3, #28
 800850e:	d501      	bpl.n	8008514 <_vfiprintf_r+0x3c>
 8008510:	692b      	ldr	r3, [r5, #16]
 8008512:	b9eb      	cbnz	r3, 8008550 <_vfiprintf_r+0x78>
 8008514:	4629      	mov	r1, r5
 8008516:	4630      	mov	r0, r6
 8008518:	f7ff fbc0 	bl	8007c9c <__swsetup_r>
 800851c:	b1c0      	cbz	r0, 8008550 <_vfiprintf_r+0x78>
 800851e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008520:	07dc      	lsls	r4, r3, #31
 8008522:	d50e      	bpl.n	8008542 <_vfiprintf_r+0x6a>
 8008524:	f04f 30ff 	mov.w	r0, #4294967295
 8008528:	b01d      	add	sp, #116	; 0x74
 800852a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800852e:	4b7b      	ldr	r3, [pc, #492]	; (800871c <_vfiprintf_r+0x244>)
 8008530:	429d      	cmp	r5, r3
 8008532:	d101      	bne.n	8008538 <_vfiprintf_r+0x60>
 8008534:	68b5      	ldr	r5, [r6, #8]
 8008536:	e7df      	b.n	80084f8 <_vfiprintf_r+0x20>
 8008538:	4b79      	ldr	r3, [pc, #484]	; (8008720 <_vfiprintf_r+0x248>)
 800853a:	429d      	cmp	r5, r3
 800853c:	bf08      	it	eq
 800853e:	68f5      	ldreq	r5, [r6, #12]
 8008540:	e7da      	b.n	80084f8 <_vfiprintf_r+0x20>
 8008542:	89ab      	ldrh	r3, [r5, #12]
 8008544:	0598      	lsls	r0, r3, #22
 8008546:	d4ed      	bmi.n	8008524 <_vfiprintf_r+0x4c>
 8008548:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800854a:	f7ff fdce 	bl	80080ea <__retarget_lock_release_recursive>
 800854e:	e7e9      	b.n	8008524 <_vfiprintf_r+0x4c>
 8008550:	2300      	movs	r3, #0
 8008552:	9309      	str	r3, [sp, #36]	; 0x24
 8008554:	2320      	movs	r3, #32
 8008556:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800855a:	f8cd 800c 	str.w	r8, [sp, #12]
 800855e:	2330      	movs	r3, #48	; 0x30
 8008560:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008724 <_vfiprintf_r+0x24c>
 8008564:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008568:	f04f 0901 	mov.w	r9, #1
 800856c:	4623      	mov	r3, r4
 800856e:	469a      	mov	sl, r3
 8008570:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008574:	b10a      	cbz	r2, 800857a <_vfiprintf_r+0xa2>
 8008576:	2a25      	cmp	r2, #37	; 0x25
 8008578:	d1f9      	bne.n	800856e <_vfiprintf_r+0x96>
 800857a:	ebba 0b04 	subs.w	fp, sl, r4
 800857e:	d00b      	beq.n	8008598 <_vfiprintf_r+0xc0>
 8008580:	465b      	mov	r3, fp
 8008582:	4622      	mov	r2, r4
 8008584:	4629      	mov	r1, r5
 8008586:	4630      	mov	r0, r6
 8008588:	f7ff ff93 	bl	80084b2 <__sfputs_r>
 800858c:	3001      	adds	r0, #1
 800858e:	f000 80aa 	beq.w	80086e6 <_vfiprintf_r+0x20e>
 8008592:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008594:	445a      	add	r2, fp
 8008596:	9209      	str	r2, [sp, #36]	; 0x24
 8008598:	f89a 3000 	ldrb.w	r3, [sl]
 800859c:	2b00      	cmp	r3, #0
 800859e:	f000 80a2 	beq.w	80086e6 <_vfiprintf_r+0x20e>
 80085a2:	2300      	movs	r3, #0
 80085a4:	f04f 32ff 	mov.w	r2, #4294967295
 80085a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085ac:	f10a 0a01 	add.w	sl, sl, #1
 80085b0:	9304      	str	r3, [sp, #16]
 80085b2:	9307      	str	r3, [sp, #28]
 80085b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085b8:	931a      	str	r3, [sp, #104]	; 0x68
 80085ba:	4654      	mov	r4, sl
 80085bc:	2205      	movs	r2, #5
 80085be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085c2:	4858      	ldr	r0, [pc, #352]	; (8008724 <_vfiprintf_r+0x24c>)
 80085c4:	f7f7 fe04 	bl	80001d0 <memchr>
 80085c8:	9a04      	ldr	r2, [sp, #16]
 80085ca:	b9d8      	cbnz	r0, 8008604 <_vfiprintf_r+0x12c>
 80085cc:	06d1      	lsls	r1, r2, #27
 80085ce:	bf44      	itt	mi
 80085d0:	2320      	movmi	r3, #32
 80085d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085d6:	0713      	lsls	r3, r2, #28
 80085d8:	bf44      	itt	mi
 80085da:	232b      	movmi	r3, #43	; 0x2b
 80085dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085e0:	f89a 3000 	ldrb.w	r3, [sl]
 80085e4:	2b2a      	cmp	r3, #42	; 0x2a
 80085e6:	d015      	beq.n	8008614 <_vfiprintf_r+0x13c>
 80085e8:	9a07      	ldr	r2, [sp, #28]
 80085ea:	4654      	mov	r4, sl
 80085ec:	2000      	movs	r0, #0
 80085ee:	f04f 0c0a 	mov.w	ip, #10
 80085f2:	4621      	mov	r1, r4
 80085f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085f8:	3b30      	subs	r3, #48	; 0x30
 80085fa:	2b09      	cmp	r3, #9
 80085fc:	d94e      	bls.n	800869c <_vfiprintf_r+0x1c4>
 80085fe:	b1b0      	cbz	r0, 800862e <_vfiprintf_r+0x156>
 8008600:	9207      	str	r2, [sp, #28]
 8008602:	e014      	b.n	800862e <_vfiprintf_r+0x156>
 8008604:	eba0 0308 	sub.w	r3, r0, r8
 8008608:	fa09 f303 	lsl.w	r3, r9, r3
 800860c:	4313      	orrs	r3, r2
 800860e:	9304      	str	r3, [sp, #16]
 8008610:	46a2      	mov	sl, r4
 8008612:	e7d2      	b.n	80085ba <_vfiprintf_r+0xe2>
 8008614:	9b03      	ldr	r3, [sp, #12]
 8008616:	1d19      	adds	r1, r3, #4
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	9103      	str	r1, [sp, #12]
 800861c:	2b00      	cmp	r3, #0
 800861e:	bfbb      	ittet	lt
 8008620:	425b      	neglt	r3, r3
 8008622:	f042 0202 	orrlt.w	r2, r2, #2
 8008626:	9307      	strge	r3, [sp, #28]
 8008628:	9307      	strlt	r3, [sp, #28]
 800862a:	bfb8      	it	lt
 800862c:	9204      	strlt	r2, [sp, #16]
 800862e:	7823      	ldrb	r3, [r4, #0]
 8008630:	2b2e      	cmp	r3, #46	; 0x2e
 8008632:	d10c      	bne.n	800864e <_vfiprintf_r+0x176>
 8008634:	7863      	ldrb	r3, [r4, #1]
 8008636:	2b2a      	cmp	r3, #42	; 0x2a
 8008638:	d135      	bne.n	80086a6 <_vfiprintf_r+0x1ce>
 800863a:	9b03      	ldr	r3, [sp, #12]
 800863c:	1d1a      	adds	r2, r3, #4
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	9203      	str	r2, [sp, #12]
 8008642:	2b00      	cmp	r3, #0
 8008644:	bfb8      	it	lt
 8008646:	f04f 33ff 	movlt.w	r3, #4294967295
 800864a:	3402      	adds	r4, #2
 800864c:	9305      	str	r3, [sp, #20]
 800864e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008734 <_vfiprintf_r+0x25c>
 8008652:	7821      	ldrb	r1, [r4, #0]
 8008654:	2203      	movs	r2, #3
 8008656:	4650      	mov	r0, sl
 8008658:	f7f7 fdba 	bl	80001d0 <memchr>
 800865c:	b140      	cbz	r0, 8008670 <_vfiprintf_r+0x198>
 800865e:	2340      	movs	r3, #64	; 0x40
 8008660:	eba0 000a 	sub.w	r0, r0, sl
 8008664:	fa03 f000 	lsl.w	r0, r3, r0
 8008668:	9b04      	ldr	r3, [sp, #16]
 800866a:	4303      	orrs	r3, r0
 800866c:	3401      	adds	r4, #1
 800866e:	9304      	str	r3, [sp, #16]
 8008670:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008674:	482c      	ldr	r0, [pc, #176]	; (8008728 <_vfiprintf_r+0x250>)
 8008676:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800867a:	2206      	movs	r2, #6
 800867c:	f7f7 fda8 	bl	80001d0 <memchr>
 8008680:	2800      	cmp	r0, #0
 8008682:	d03f      	beq.n	8008704 <_vfiprintf_r+0x22c>
 8008684:	4b29      	ldr	r3, [pc, #164]	; (800872c <_vfiprintf_r+0x254>)
 8008686:	bb1b      	cbnz	r3, 80086d0 <_vfiprintf_r+0x1f8>
 8008688:	9b03      	ldr	r3, [sp, #12]
 800868a:	3307      	adds	r3, #7
 800868c:	f023 0307 	bic.w	r3, r3, #7
 8008690:	3308      	adds	r3, #8
 8008692:	9303      	str	r3, [sp, #12]
 8008694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008696:	443b      	add	r3, r7
 8008698:	9309      	str	r3, [sp, #36]	; 0x24
 800869a:	e767      	b.n	800856c <_vfiprintf_r+0x94>
 800869c:	fb0c 3202 	mla	r2, ip, r2, r3
 80086a0:	460c      	mov	r4, r1
 80086a2:	2001      	movs	r0, #1
 80086a4:	e7a5      	b.n	80085f2 <_vfiprintf_r+0x11a>
 80086a6:	2300      	movs	r3, #0
 80086a8:	3401      	adds	r4, #1
 80086aa:	9305      	str	r3, [sp, #20]
 80086ac:	4619      	mov	r1, r3
 80086ae:	f04f 0c0a 	mov.w	ip, #10
 80086b2:	4620      	mov	r0, r4
 80086b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086b8:	3a30      	subs	r2, #48	; 0x30
 80086ba:	2a09      	cmp	r2, #9
 80086bc:	d903      	bls.n	80086c6 <_vfiprintf_r+0x1ee>
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d0c5      	beq.n	800864e <_vfiprintf_r+0x176>
 80086c2:	9105      	str	r1, [sp, #20]
 80086c4:	e7c3      	b.n	800864e <_vfiprintf_r+0x176>
 80086c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80086ca:	4604      	mov	r4, r0
 80086cc:	2301      	movs	r3, #1
 80086ce:	e7f0      	b.n	80086b2 <_vfiprintf_r+0x1da>
 80086d0:	ab03      	add	r3, sp, #12
 80086d2:	9300      	str	r3, [sp, #0]
 80086d4:	462a      	mov	r2, r5
 80086d6:	4b16      	ldr	r3, [pc, #88]	; (8008730 <_vfiprintf_r+0x258>)
 80086d8:	a904      	add	r1, sp, #16
 80086da:	4630      	mov	r0, r6
 80086dc:	f3af 8000 	nop.w
 80086e0:	4607      	mov	r7, r0
 80086e2:	1c78      	adds	r0, r7, #1
 80086e4:	d1d6      	bne.n	8008694 <_vfiprintf_r+0x1bc>
 80086e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086e8:	07d9      	lsls	r1, r3, #31
 80086ea:	d405      	bmi.n	80086f8 <_vfiprintf_r+0x220>
 80086ec:	89ab      	ldrh	r3, [r5, #12]
 80086ee:	059a      	lsls	r2, r3, #22
 80086f0:	d402      	bmi.n	80086f8 <_vfiprintf_r+0x220>
 80086f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086f4:	f7ff fcf9 	bl	80080ea <__retarget_lock_release_recursive>
 80086f8:	89ab      	ldrh	r3, [r5, #12]
 80086fa:	065b      	lsls	r3, r3, #25
 80086fc:	f53f af12 	bmi.w	8008524 <_vfiprintf_r+0x4c>
 8008700:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008702:	e711      	b.n	8008528 <_vfiprintf_r+0x50>
 8008704:	ab03      	add	r3, sp, #12
 8008706:	9300      	str	r3, [sp, #0]
 8008708:	462a      	mov	r2, r5
 800870a:	4b09      	ldr	r3, [pc, #36]	; (8008730 <_vfiprintf_r+0x258>)
 800870c:	a904      	add	r1, sp, #16
 800870e:	4630      	mov	r0, r6
 8008710:	f000 f880 	bl	8008814 <_printf_i>
 8008714:	e7e4      	b.n	80086e0 <_vfiprintf_r+0x208>
 8008716:	bf00      	nop
 8008718:	0800cc50 	.word	0x0800cc50
 800871c:	0800cc70 	.word	0x0800cc70
 8008720:	0800cc30 	.word	0x0800cc30
 8008724:	0800cc90 	.word	0x0800cc90
 8008728:	0800cc9a 	.word	0x0800cc9a
 800872c:	00000000 	.word	0x00000000
 8008730:	080084b3 	.word	0x080084b3
 8008734:	0800cc96 	.word	0x0800cc96

08008738 <_printf_common>:
 8008738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800873c:	4616      	mov	r6, r2
 800873e:	4699      	mov	r9, r3
 8008740:	688a      	ldr	r2, [r1, #8]
 8008742:	690b      	ldr	r3, [r1, #16]
 8008744:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008748:	4293      	cmp	r3, r2
 800874a:	bfb8      	it	lt
 800874c:	4613      	movlt	r3, r2
 800874e:	6033      	str	r3, [r6, #0]
 8008750:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008754:	4607      	mov	r7, r0
 8008756:	460c      	mov	r4, r1
 8008758:	b10a      	cbz	r2, 800875e <_printf_common+0x26>
 800875a:	3301      	adds	r3, #1
 800875c:	6033      	str	r3, [r6, #0]
 800875e:	6823      	ldr	r3, [r4, #0]
 8008760:	0699      	lsls	r1, r3, #26
 8008762:	bf42      	ittt	mi
 8008764:	6833      	ldrmi	r3, [r6, #0]
 8008766:	3302      	addmi	r3, #2
 8008768:	6033      	strmi	r3, [r6, #0]
 800876a:	6825      	ldr	r5, [r4, #0]
 800876c:	f015 0506 	ands.w	r5, r5, #6
 8008770:	d106      	bne.n	8008780 <_printf_common+0x48>
 8008772:	f104 0a19 	add.w	sl, r4, #25
 8008776:	68e3      	ldr	r3, [r4, #12]
 8008778:	6832      	ldr	r2, [r6, #0]
 800877a:	1a9b      	subs	r3, r3, r2
 800877c:	42ab      	cmp	r3, r5
 800877e:	dc26      	bgt.n	80087ce <_printf_common+0x96>
 8008780:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008784:	1e13      	subs	r3, r2, #0
 8008786:	6822      	ldr	r2, [r4, #0]
 8008788:	bf18      	it	ne
 800878a:	2301      	movne	r3, #1
 800878c:	0692      	lsls	r2, r2, #26
 800878e:	d42b      	bmi.n	80087e8 <_printf_common+0xb0>
 8008790:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008794:	4649      	mov	r1, r9
 8008796:	4638      	mov	r0, r7
 8008798:	47c0      	blx	r8
 800879a:	3001      	adds	r0, #1
 800879c:	d01e      	beq.n	80087dc <_printf_common+0xa4>
 800879e:	6823      	ldr	r3, [r4, #0]
 80087a0:	68e5      	ldr	r5, [r4, #12]
 80087a2:	6832      	ldr	r2, [r6, #0]
 80087a4:	f003 0306 	and.w	r3, r3, #6
 80087a8:	2b04      	cmp	r3, #4
 80087aa:	bf08      	it	eq
 80087ac:	1aad      	subeq	r5, r5, r2
 80087ae:	68a3      	ldr	r3, [r4, #8]
 80087b0:	6922      	ldr	r2, [r4, #16]
 80087b2:	bf0c      	ite	eq
 80087b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80087b8:	2500      	movne	r5, #0
 80087ba:	4293      	cmp	r3, r2
 80087bc:	bfc4      	itt	gt
 80087be:	1a9b      	subgt	r3, r3, r2
 80087c0:	18ed      	addgt	r5, r5, r3
 80087c2:	2600      	movs	r6, #0
 80087c4:	341a      	adds	r4, #26
 80087c6:	42b5      	cmp	r5, r6
 80087c8:	d11a      	bne.n	8008800 <_printf_common+0xc8>
 80087ca:	2000      	movs	r0, #0
 80087cc:	e008      	b.n	80087e0 <_printf_common+0xa8>
 80087ce:	2301      	movs	r3, #1
 80087d0:	4652      	mov	r2, sl
 80087d2:	4649      	mov	r1, r9
 80087d4:	4638      	mov	r0, r7
 80087d6:	47c0      	blx	r8
 80087d8:	3001      	adds	r0, #1
 80087da:	d103      	bne.n	80087e4 <_printf_common+0xac>
 80087dc:	f04f 30ff 	mov.w	r0, #4294967295
 80087e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087e4:	3501      	adds	r5, #1
 80087e6:	e7c6      	b.n	8008776 <_printf_common+0x3e>
 80087e8:	18e1      	adds	r1, r4, r3
 80087ea:	1c5a      	adds	r2, r3, #1
 80087ec:	2030      	movs	r0, #48	; 0x30
 80087ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80087f2:	4422      	add	r2, r4
 80087f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80087f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80087fc:	3302      	adds	r3, #2
 80087fe:	e7c7      	b.n	8008790 <_printf_common+0x58>
 8008800:	2301      	movs	r3, #1
 8008802:	4622      	mov	r2, r4
 8008804:	4649      	mov	r1, r9
 8008806:	4638      	mov	r0, r7
 8008808:	47c0      	blx	r8
 800880a:	3001      	adds	r0, #1
 800880c:	d0e6      	beq.n	80087dc <_printf_common+0xa4>
 800880e:	3601      	adds	r6, #1
 8008810:	e7d9      	b.n	80087c6 <_printf_common+0x8e>
	...

08008814 <_printf_i>:
 8008814:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008818:	460c      	mov	r4, r1
 800881a:	4691      	mov	r9, r2
 800881c:	7e27      	ldrb	r7, [r4, #24]
 800881e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008820:	2f78      	cmp	r7, #120	; 0x78
 8008822:	4680      	mov	r8, r0
 8008824:	469a      	mov	sl, r3
 8008826:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800882a:	d807      	bhi.n	800883c <_printf_i+0x28>
 800882c:	2f62      	cmp	r7, #98	; 0x62
 800882e:	d80a      	bhi.n	8008846 <_printf_i+0x32>
 8008830:	2f00      	cmp	r7, #0
 8008832:	f000 80d8 	beq.w	80089e6 <_printf_i+0x1d2>
 8008836:	2f58      	cmp	r7, #88	; 0x58
 8008838:	f000 80a3 	beq.w	8008982 <_printf_i+0x16e>
 800883c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008840:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008844:	e03a      	b.n	80088bc <_printf_i+0xa8>
 8008846:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800884a:	2b15      	cmp	r3, #21
 800884c:	d8f6      	bhi.n	800883c <_printf_i+0x28>
 800884e:	a001      	add	r0, pc, #4	; (adr r0, 8008854 <_printf_i+0x40>)
 8008850:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008854:	080088ad 	.word	0x080088ad
 8008858:	080088c1 	.word	0x080088c1
 800885c:	0800883d 	.word	0x0800883d
 8008860:	0800883d 	.word	0x0800883d
 8008864:	0800883d 	.word	0x0800883d
 8008868:	0800883d 	.word	0x0800883d
 800886c:	080088c1 	.word	0x080088c1
 8008870:	0800883d 	.word	0x0800883d
 8008874:	0800883d 	.word	0x0800883d
 8008878:	0800883d 	.word	0x0800883d
 800887c:	0800883d 	.word	0x0800883d
 8008880:	080089cd 	.word	0x080089cd
 8008884:	080088f1 	.word	0x080088f1
 8008888:	080089af 	.word	0x080089af
 800888c:	0800883d 	.word	0x0800883d
 8008890:	0800883d 	.word	0x0800883d
 8008894:	080089ef 	.word	0x080089ef
 8008898:	0800883d 	.word	0x0800883d
 800889c:	080088f1 	.word	0x080088f1
 80088a0:	0800883d 	.word	0x0800883d
 80088a4:	0800883d 	.word	0x0800883d
 80088a8:	080089b7 	.word	0x080089b7
 80088ac:	680b      	ldr	r3, [r1, #0]
 80088ae:	1d1a      	adds	r2, r3, #4
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	600a      	str	r2, [r1, #0]
 80088b4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80088b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80088bc:	2301      	movs	r3, #1
 80088be:	e0a3      	b.n	8008a08 <_printf_i+0x1f4>
 80088c0:	6825      	ldr	r5, [r4, #0]
 80088c2:	6808      	ldr	r0, [r1, #0]
 80088c4:	062e      	lsls	r6, r5, #24
 80088c6:	f100 0304 	add.w	r3, r0, #4
 80088ca:	d50a      	bpl.n	80088e2 <_printf_i+0xce>
 80088cc:	6805      	ldr	r5, [r0, #0]
 80088ce:	600b      	str	r3, [r1, #0]
 80088d0:	2d00      	cmp	r5, #0
 80088d2:	da03      	bge.n	80088dc <_printf_i+0xc8>
 80088d4:	232d      	movs	r3, #45	; 0x2d
 80088d6:	426d      	negs	r5, r5
 80088d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088dc:	485e      	ldr	r0, [pc, #376]	; (8008a58 <_printf_i+0x244>)
 80088de:	230a      	movs	r3, #10
 80088e0:	e019      	b.n	8008916 <_printf_i+0x102>
 80088e2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80088e6:	6805      	ldr	r5, [r0, #0]
 80088e8:	600b      	str	r3, [r1, #0]
 80088ea:	bf18      	it	ne
 80088ec:	b22d      	sxthne	r5, r5
 80088ee:	e7ef      	b.n	80088d0 <_printf_i+0xbc>
 80088f0:	680b      	ldr	r3, [r1, #0]
 80088f2:	6825      	ldr	r5, [r4, #0]
 80088f4:	1d18      	adds	r0, r3, #4
 80088f6:	6008      	str	r0, [r1, #0]
 80088f8:	0628      	lsls	r0, r5, #24
 80088fa:	d501      	bpl.n	8008900 <_printf_i+0xec>
 80088fc:	681d      	ldr	r5, [r3, #0]
 80088fe:	e002      	b.n	8008906 <_printf_i+0xf2>
 8008900:	0669      	lsls	r1, r5, #25
 8008902:	d5fb      	bpl.n	80088fc <_printf_i+0xe8>
 8008904:	881d      	ldrh	r5, [r3, #0]
 8008906:	4854      	ldr	r0, [pc, #336]	; (8008a58 <_printf_i+0x244>)
 8008908:	2f6f      	cmp	r7, #111	; 0x6f
 800890a:	bf0c      	ite	eq
 800890c:	2308      	moveq	r3, #8
 800890e:	230a      	movne	r3, #10
 8008910:	2100      	movs	r1, #0
 8008912:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008916:	6866      	ldr	r6, [r4, #4]
 8008918:	60a6      	str	r6, [r4, #8]
 800891a:	2e00      	cmp	r6, #0
 800891c:	bfa2      	ittt	ge
 800891e:	6821      	ldrge	r1, [r4, #0]
 8008920:	f021 0104 	bicge.w	r1, r1, #4
 8008924:	6021      	strge	r1, [r4, #0]
 8008926:	b90d      	cbnz	r5, 800892c <_printf_i+0x118>
 8008928:	2e00      	cmp	r6, #0
 800892a:	d04d      	beq.n	80089c8 <_printf_i+0x1b4>
 800892c:	4616      	mov	r6, r2
 800892e:	fbb5 f1f3 	udiv	r1, r5, r3
 8008932:	fb03 5711 	mls	r7, r3, r1, r5
 8008936:	5dc7      	ldrb	r7, [r0, r7]
 8008938:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800893c:	462f      	mov	r7, r5
 800893e:	42bb      	cmp	r3, r7
 8008940:	460d      	mov	r5, r1
 8008942:	d9f4      	bls.n	800892e <_printf_i+0x11a>
 8008944:	2b08      	cmp	r3, #8
 8008946:	d10b      	bne.n	8008960 <_printf_i+0x14c>
 8008948:	6823      	ldr	r3, [r4, #0]
 800894a:	07df      	lsls	r7, r3, #31
 800894c:	d508      	bpl.n	8008960 <_printf_i+0x14c>
 800894e:	6923      	ldr	r3, [r4, #16]
 8008950:	6861      	ldr	r1, [r4, #4]
 8008952:	4299      	cmp	r1, r3
 8008954:	bfde      	ittt	le
 8008956:	2330      	movle	r3, #48	; 0x30
 8008958:	f806 3c01 	strble.w	r3, [r6, #-1]
 800895c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008960:	1b92      	subs	r2, r2, r6
 8008962:	6122      	str	r2, [r4, #16]
 8008964:	f8cd a000 	str.w	sl, [sp]
 8008968:	464b      	mov	r3, r9
 800896a:	aa03      	add	r2, sp, #12
 800896c:	4621      	mov	r1, r4
 800896e:	4640      	mov	r0, r8
 8008970:	f7ff fee2 	bl	8008738 <_printf_common>
 8008974:	3001      	adds	r0, #1
 8008976:	d14c      	bne.n	8008a12 <_printf_i+0x1fe>
 8008978:	f04f 30ff 	mov.w	r0, #4294967295
 800897c:	b004      	add	sp, #16
 800897e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008982:	4835      	ldr	r0, [pc, #212]	; (8008a58 <_printf_i+0x244>)
 8008984:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008988:	6823      	ldr	r3, [r4, #0]
 800898a:	680e      	ldr	r6, [r1, #0]
 800898c:	061f      	lsls	r7, r3, #24
 800898e:	f856 5b04 	ldr.w	r5, [r6], #4
 8008992:	600e      	str	r6, [r1, #0]
 8008994:	d514      	bpl.n	80089c0 <_printf_i+0x1ac>
 8008996:	07d9      	lsls	r1, r3, #31
 8008998:	bf44      	itt	mi
 800899a:	f043 0320 	orrmi.w	r3, r3, #32
 800899e:	6023      	strmi	r3, [r4, #0]
 80089a0:	b91d      	cbnz	r5, 80089aa <_printf_i+0x196>
 80089a2:	6823      	ldr	r3, [r4, #0]
 80089a4:	f023 0320 	bic.w	r3, r3, #32
 80089a8:	6023      	str	r3, [r4, #0]
 80089aa:	2310      	movs	r3, #16
 80089ac:	e7b0      	b.n	8008910 <_printf_i+0xfc>
 80089ae:	6823      	ldr	r3, [r4, #0]
 80089b0:	f043 0320 	orr.w	r3, r3, #32
 80089b4:	6023      	str	r3, [r4, #0]
 80089b6:	2378      	movs	r3, #120	; 0x78
 80089b8:	4828      	ldr	r0, [pc, #160]	; (8008a5c <_printf_i+0x248>)
 80089ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80089be:	e7e3      	b.n	8008988 <_printf_i+0x174>
 80089c0:	065e      	lsls	r6, r3, #25
 80089c2:	bf48      	it	mi
 80089c4:	b2ad      	uxthmi	r5, r5
 80089c6:	e7e6      	b.n	8008996 <_printf_i+0x182>
 80089c8:	4616      	mov	r6, r2
 80089ca:	e7bb      	b.n	8008944 <_printf_i+0x130>
 80089cc:	680b      	ldr	r3, [r1, #0]
 80089ce:	6826      	ldr	r6, [r4, #0]
 80089d0:	6960      	ldr	r0, [r4, #20]
 80089d2:	1d1d      	adds	r5, r3, #4
 80089d4:	600d      	str	r5, [r1, #0]
 80089d6:	0635      	lsls	r5, r6, #24
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	d501      	bpl.n	80089e0 <_printf_i+0x1cc>
 80089dc:	6018      	str	r0, [r3, #0]
 80089de:	e002      	b.n	80089e6 <_printf_i+0x1d2>
 80089e0:	0671      	lsls	r1, r6, #25
 80089e2:	d5fb      	bpl.n	80089dc <_printf_i+0x1c8>
 80089e4:	8018      	strh	r0, [r3, #0]
 80089e6:	2300      	movs	r3, #0
 80089e8:	6123      	str	r3, [r4, #16]
 80089ea:	4616      	mov	r6, r2
 80089ec:	e7ba      	b.n	8008964 <_printf_i+0x150>
 80089ee:	680b      	ldr	r3, [r1, #0]
 80089f0:	1d1a      	adds	r2, r3, #4
 80089f2:	600a      	str	r2, [r1, #0]
 80089f4:	681e      	ldr	r6, [r3, #0]
 80089f6:	6862      	ldr	r2, [r4, #4]
 80089f8:	2100      	movs	r1, #0
 80089fa:	4630      	mov	r0, r6
 80089fc:	f7f7 fbe8 	bl	80001d0 <memchr>
 8008a00:	b108      	cbz	r0, 8008a06 <_printf_i+0x1f2>
 8008a02:	1b80      	subs	r0, r0, r6
 8008a04:	6060      	str	r0, [r4, #4]
 8008a06:	6863      	ldr	r3, [r4, #4]
 8008a08:	6123      	str	r3, [r4, #16]
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a10:	e7a8      	b.n	8008964 <_printf_i+0x150>
 8008a12:	6923      	ldr	r3, [r4, #16]
 8008a14:	4632      	mov	r2, r6
 8008a16:	4649      	mov	r1, r9
 8008a18:	4640      	mov	r0, r8
 8008a1a:	47d0      	blx	sl
 8008a1c:	3001      	adds	r0, #1
 8008a1e:	d0ab      	beq.n	8008978 <_printf_i+0x164>
 8008a20:	6823      	ldr	r3, [r4, #0]
 8008a22:	079b      	lsls	r3, r3, #30
 8008a24:	d413      	bmi.n	8008a4e <_printf_i+0x23a>
 8008a26:	68e0      	ldr	r0, [r4, #12]
 8008a28:	9b03      	ldr	r3, [sp, #12]
 8008a2a:	4298      	cmp	r0, r3
 8008a2c:	bfb8      	it	lt
 8008a2e:	4618      	movlt	r0, r3
 8008a30:	e7a4      	b.n	800897c <_printf_i+0x168>
 8008a32:	2301      	movs	r3, #1
 8008a34:	4632      	mov	r2, r6
 8008a36:	4649      	mov	r1, r9
 8008a38:	4640      	mov	r0, r8
 8008a3a:	47d0      	blx	sl
 8008a3c:	3001      	adds	r0, #1
 8008a3e:	d09b      	beq.n	8008978 <_printf_i+0x164>
 8008a40:	3501      	adds	r5, #1
 8008a42:	68e3      	ldr	r3, [r4, #12]
 8008a44:	9903      	ldr	r1, [sp, #12]
 8008a46:	1a5b      	subs	r3, r3, r1
 8008a48:	42ab      	cmp	r3, r5
 8008a4a:	dcf2      	bgt.n	8008a32 <_printf_i+0x21e>
 8008a4c:	e7eb      	b.n	8008a26 <_printf_i+0x212>
 8008a4e:	2500      	movs	r5, #0
 8008a50:	f104 0619 	add.w	r6, r4, #25
 8008a54:	e7f5      	b.n	8008a42 <_printf_i+0x22e>
 8008a56:	bf00      	nop
 8008a58:	0800cca1 	.word	0x0800cca1
 8008a5c:	0800ccb2 	.word	0x0800ccb2

08008a60 <__sread>:
 8008a60:	b510      	push	{r4, lr}
 8008a62:	460c      	mov	r4, r1
 8008a64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a68:	f000 f8ba 	bl	8008be0 <_read_r>
 8008a6c:	2800      	cmp	r0, #0
 8008a6e:	bfab      	itete	ge
 8008a70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008a72:	89a3      	ldrhlt	r3, [r4, #12]
 8008a74:	181b      	addge	r3, r3, r0
 8008a76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008a7a:	bfac      	ite	ge
 8008a7c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008a7e:	81a3      	strhlt	r3, [r4, #12]
 8008a80:	bd10      	pop	{r4, pc}

08008a82 <__swrite>:
 8008a82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a86:	461f      	mov	r7, r3
 8008a88:	898b      	ldrh	r3, [r1, #12]
 8008a8a:	05db      	lsls	r3, r3, #23
 8008a8c:	4605      	mov	r5, r0
 8008a8e:	460c      	mov	r4, r1
 8008a90:	4616      	mov	r6, r2
 8008a92:	d505      	bpl.n	8008aa0 <__swrite+0x1e>
 8008a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a98:	2302      	movs	r3, #2
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	f000 f868 	bl	8008b70 <_lseek_r>
 8008aa0:	89a3      	ldrh	r3, [r4, #12]
 8008aa2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008aa6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008aaa:	81a3      	strh	r3, [r4, #12]
 8008aac:	4632      	mov	r2, r6
 8008aae:	463b      	mov	r3, r7
 8008ab0:	4628      	mov	r0, r5
 8008ab2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ab6:	f000 b817 	b.w	8008ae8 <_write_r>

08008aba <__sseek>:
 8008aba:	b510      	push	{r4, lr}
 8008abc:	460c      	mov	r4, r1
 8008abe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ac2:	f000 f855 	bl	8008b70 <_lseek_r>
 8008ac6:	1c43      	adds	r3, r0, #1
 8008ac8:	89a3      	ldrh	r3, [r4, #12]
 8008aca:	bf15      	itete	ne
 8008acc:	6560      	strne	r0, [r4, #84]	; 0x54
 8008ace:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008ad2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008ad6:	81a3      	strheq	r3, [r4, #12]
 8008ad8:	bf18      	it	ne
 8008ada:	81a3      	strhne	r3, [r4, #12]
 8008adc:	bd10      	pop	{r4, pc}

08008ade <__sclose>:
 8008ade:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ae2:	f000 b813 	b.w	8008b0c <_close_r>
	...

08008ae8 <_write_r>:
 8008ae8:	b538      	push	{r3, r4, r5, lr}
 8008aea:	4d07      	ldr	r5, [pc, #28]	; (8008b08 <_write_r+0x20>)
 8008aec:	4604      	mov	r4, r0
 8008aee:	4608      	mov	r0, r1
 8008af0:	4611      	mov	r1, r2
 8008af2:	2200      	movs	r2, #0
 8008af4:	602a      	str	r2, [r5, #0]
 8008af6:	461a      	mov	r2, r3
 8008af8:	f7fa fd9e 	bl	8003638 <_write>
 8008afc:	1c43      	adds	r3, r0, #1
 8008afe:	d102      	bne.n	8008b06 <_write_r+0x1e>
 8008b00:	682b      	ldr	r3, [r5, #0]
 8008b02:	b103      	cbz	r3, 8008b06 <_write_r+0x1e>
 8008b04:	6023      	str	r3, [r4, #0]
 8008b06:	bd38      	pop	{r3, r4, r5, pc}
 8008b08:	2000039c 	.word	0x2000039c

08008b0c <_close_r>:
 8008b0c:	b538      	push	{r3, r4, r5, lr}
 8008b0e:	4d06      	ldr	r5, [pc, #24]	; (8008b28 <_close_r+0x1c>)
 8008b10:	2300      	movs	r3, #0
 8008b12:	4604      	mov	r4, r0
 8008b14:	4608      	mov	r0, r1
 8008b16:	602b      	str	r3, [r5, #0]
 8008b18:	f7fa fca2 	bl	8003460 <_close>
 8008b1c:	1c43      	adds	r3, r0, #1
 8008b1e:	d102      	bne.n	8008b26 <_close_r+0x1a>
 8008b20:	682b      	ldr	r3, [r5, #0]
 8008b22:	b103      	cbz	r3, 8008b26 <_close_r+0x1a>
 8008b24:	6023      	str	r3, [r4, #0]
 8008b26:	bd38      	pop	{r3, r4, r5, pc}
 8008b28:	2000039c 	.word	0x2000039c

08008b2c <_fstat_r>:
 8008b2c:	b538      	push	{r3, r4, r5, lr}
 8008b2e:	4d07      	ldr	r5, [pc, #28]	; (8008b4c <_fstat_r+0x20>)
 8008b30:	2300      	movs	r3, #0
 8008b32:	4604      	mov	r4, r0
 8008b34:	4608      	mov	r0, r1
 8008b36:	4611      	mov	r1, r2
 8008b38:	602b      	str	r3, [r5, #0]
 8008b3a:	f7fa fc9d 	bl	8003478 <_fstat>
 8008b3e:	1c43      	adds	r3, r0, #1
 8008b40:	d102      	bne.n	8008b48 <_fstat_r+0x1c>
 8008b42:	682b      	ldr	r3, [r5, #0]
 8008b44:	b103      	cbz	r3, 8008b48 <_fstat_r+0x1c>
 8008b46:	6023      	str	r3, [r4, #0]
 8008b48:	bd38      	pop	{r3, r4, r5, pc}
 8008b4a:	bf00      	nop
 8008b4c:	2000039c 	.word	0x2000039c

08008b50 <_isatty_r>:
 8008b50:	b538      	push	{r3, r4, r5, lr}
 8008b52:	4d06      	ldr	r5, [pc, #24]	; (8008b6c <_isatty_r+0x1c>)
 8008b54:	2300      	movs	r3, #0
 8008b56:	4604      	mov	r4, r0
 8008b58:	4608      	mov	r0, r1
 8008b5a:	602b      	str	r3, [r5, #0]
 8008b5c:	f7fa fc9c 	bl	8003498 <_isatty>
 8008b60:	1c43      	adds	r3, r0, #1
 8008b62:	d102      	bne.n	8008b6a <_isatty_r+0x1a>
 8008b64:	682b      	ldr	r3, [r5, #0]
 8008b66:	b103      	cbz	r3, 8008b6a <_isatty_r+0x1a>
 8008b68:	6023      	str	r3, [r4, #0]
 8008b6a:	bd38      	pop	{r3, r4, r5, pc}
 8008b6c:	2000039c 	.word	0x2000039c

08008b70 <_lseek_r>:
 8008b70:	b538      	push	{r3, r4, r5, lr}
 8008b72:	4d07      	ldr	r5, [pc, #28]	; (8008b90 <_lseek_r+0x20>)
 8008b74:	4604      	mov	r4, r0
 8008b76:	4608      	mov	r0, r1
 8008b78:	4611      	mov	r1, r2
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	602a      	str	r2, [r5, #0]
 8008b7e:	461a      	mov	r2, r3
 8008b80:	f7fa fc95 	bl	80034ae <_lseek>
 8008b84:	1c43      	adds	r3, r0, #1
 8008b86:	d102      	bne.n	8008b8e <_lseek_r+0x1e>
 8008b88:	682b      	ldr	r3, [r5, #0]
 8008b8a:	b103      	cbz	r3, 8008b8e <_lseek_r+0x1e>
 8008b8c:	6023      	str	r3, [r4, #0]
 8008b8e:	bd38      	pop	{r3, r4, r5, pc}
 8008b90:	2000039c 	.word	0x2000039c

08008b94 <_realloc_r>:
 8008b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b96:	4607      	mov	r7, r0
 8008b98:	4614      	mov	r4, r2
 8008b9a:	460e      	mov	r6, r1
 8008b9c:	b921      	cbnz	r1, 8008ba8 <_realloc_r+0x14>
 8008b9e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008ba2:	4611      	mov	r1, r2
 8008ba4:	f7fe bef6 	b.w	8007994 <_malloc_r>
 8008ba8:	b922      	cbnz	r2, 8008bb4 <_realloc_r+0x20>
 8008baa:	f7fe fea3 	bl	80078f4 <_free_r>
 8008bae:	4625      	mov	r5, r4
 8008bb0:	4628      	mov	r0, r5
 8008bb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bb4:	f000 f826 	bl	8008c04 <_malloc_usable_size_r>
 8008bb8:	42a0      	cmp	r0, r4
 8008bba:	d20f      	bcs.n	8008bdc <_realloc_r+0x48>
 8008bbc:	4621      	mov	r1, r4
 8008bbe:	4638      	mov	r0, r7
 8008bc0:	f7fe fee8 	bl	8007994 <_malloc_r>
 8008bc4:	4605      	mov	r5, r0
 8008bc6:	2800      	cmp	r0, #0
 8008bc8:	d0f2      	beq.n	8008bb0 <_realloc_r+0x1c>
 8008bca:	4631      	mov	r1, r6
 8008bcc:	4622      	mov	r2, r4
 8008bce:	f7fe fe61 	bl	8007894 <memcpy>
 8008bd2:	4631      	mov	r1, r6
 8008bd4:	4638      	mov	r0, r7
 8008bd6:	f7fe fe8d 	bl	80078f4 <_free_r>
 8008bda:	e7e9      	b.n	8008bb0 <_realloc_r+0x1c>
 8008bdc:	4635      	mov	r5, r6
 8008bde:	e7e7      	b.n	8008bb0 <_realloc_r+0x1c>

08008be0 <_read_r>:
 8008be0:	b538      	push	{r3, r4, r5, lr}
 8008be2:	4d07      	ldr	r5, [pc, #28]	; (8008c00 <_read_r+0x20>)
 8008be4:	4604      	mov	r4, r0
 8008be6:	4608      	mov	r0, r1
 8008be8:	4611      	mov	r1, r2
 8008bea:	2200      	movs	r2, #0
 8008bec:	602a      	str	r2, [r5, #0]
 8008bee:	461a      	mov	r2, r3
 8008bf0:	f7fa fbec 	bl	80033cc <_read>
 8008bf4:	1c43      	adds	r3, r0, #1
 8008bf6:	d102      	bne.n	8008bfe <_read_r+0x1e>
 8008bf8:	682b      	ldr	r3, [r5, #0]
 8008bfa:	b103      	cbz	r3, 8008bfe <_read_r+0x1e>
 8008bfc:	6023      	str	r3, [r4, #0]
 8008bfe:	bd38      	pop	{r3, r4, r5, pc}
 8008c00:	2000039c 	.word	0x2000039c

08008c04 <_malloc_usable_size_r>:
 8008c04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c08:	1f18      	subs	r0, r3, #4
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	bfbc      	itt	lt
 8008c0e:	580b      	ldrlt	r3, [r1, r0]
 8008c10:	18c0      	addlt	r0, r0, r3
 8008c12:	4770      	bx	lr

08008c14 <_init>:
 8008c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c16:	bf00      	nop
 8008c18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c1a:	bc08      	pop	{r3}
 8008c1c:	469e      	mov	lr, r3
 8008c1e:	4770      	bx	lr

08008c20 <_fini>:
 8008c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c22:	bf00      	nop
 8008c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c26:	bc08      	pop	{r3}
 8008c28:	469e      	mov	lr, r3
 8008c2a:	4770      	bx	lr
