#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 30 23:38:10 2023
# Process ID: 10496
# Current directory: C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19620 C:\Users\tvh10\Desktop\bithw23_resources-master\RISCV\single_cycle\single_cycle.xpr
# Log file: C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/vivado.log
# Journal file: C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/CHKB/Desktop/single_cycle' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'data_ram_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'inst_rom_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'E:/ZZZ/lab3/single_cycle/single_cycle.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinix2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 807.828 ; gain = 100.676
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/cpu_test.hex.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/cpu_test.hex.coe' provided. It will be converted relative to IP Instance files '../../../../../cpu_test.hex.coe'
generate_target all [get_files  C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:01:29 . Memory (MB): peak = 863.508 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
launch_runs -jobs 8 inst_rom_synth_1
config_ip_cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 863.508 ; gain = 0.000
[Wed Aug 30 23:41:26 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.runs/inst_rom_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 863.508 ; gain = 0.000
export_simulation -of_objects [get_files C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.ip_user_files -ipstatic_source_dir C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.cache/compile_simlib/modelsim} {questa=C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.cache/compile_simlib/questa} {riviera=C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.cache/compile_simlib/riviera} {activehdl=C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_ip_run [get_files -of_objects [get_fileset inst_rom] C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [Project 1-386] Moving file 'C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci' from fileset 'inst_rom' to fileset 'sources_1'.
set_property generate_synth_checkpoint false [get_files  C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
generate_target all [get_files  C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.ip_user_files -ipstatic_source_dir C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.cache/compile_simlib/modelsim} {questa=C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.cache/compile_simlib/questa} {riviera=C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.cache/compile_simlib/riviera} {activehdl=C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinix2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/br.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol jump, assumed default net type wire [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:164]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinix2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.br
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 30 23:44:48 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.single_cycle0.data_ram_4k.inst at time                    0 ns: 
Reading from out-of-range address. Max address in testbench.single_cycle0.data_ram_4k.inst is        1023
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 876.766 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 876.766 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: single_cycle
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1364.363 ; gain = 222.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'single_cycle' [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v:3]
INFO: [Synth 8-6157] synthesizing module 'mycpu' [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v:24]
INFO: [Synth 8-6155] done synthesizing module 'control' (2#1) [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v:24]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'br' [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/br.v:24]
INFO: [Synth 8-6155] done synthesizing module 'br' (5#1) [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/br.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mycpu' (6#1) [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:23]
INFO: [Synth 8-638] synthesizing module 'inst_rom' [c:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/synth/inst_rom.vhd:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 1024 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: inst_rom.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'c:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [c:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/synth/inst_rom.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'inst_rom' (10#1) [c:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/synth/inst_rom.vhd:66]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/.Xil/Vivado-10496-Vi-Laptop/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (11#1) [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/.Xil/Vivado-10496-Vi-Laptop/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:282]
INFO: [Synth 8-226] default block is never used [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:313]
INFO: [Synth 8-226] default block is never used [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:333]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (12#1) [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:14]
INFO: [Synth 8-6155] done synthesizing module 'single_cycle' (13#1) [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v:3]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[16]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[31]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[30]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[29]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[28]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[27]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[26]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[25]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[24]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[23]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[22]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[21]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[20]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[19]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[18]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[17]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[16]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[15]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[14]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[13]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[12]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[11]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[10]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[9]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[8]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[7]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[6]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[5]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[4]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[3]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[2]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[0]
WARNING: [Synth 8-3331] design rom has unconnected port clk
WARNING: [Synth 8-3331] design rom has unconnected port qspo_ce
WARNING: [Synth 8-3331] design rom has unconnected port qspo_rst
WARNING: [Synth 8-3331] design rom has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[12]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port dpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_13_synth has unconnected port qdpo[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1434.410 ; gain = 292.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1434.410 ; gain = 292.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1434.410 ; gain = 292.965
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.dcp' for cell 'data_ram_4k'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1437.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/constrs_1/new/single_cycle.xdc]
Finished Parsing XDC File [C:/Users/tvh10/Desktop/bithw23_resources-master/RISCV/single_cycle/single_cycle.srcs/constrs_1/new/single_cycle.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1549.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1593.996 ; gain = 452.551
34 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1593.996 ; gain = 717.230
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1593.996 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep  1 20:58:36 2023...
