$comment
	File created using the following command:
		vcd file bcd_adder_4bit.msim.vcd -direction
$end
$date
	Mon Mar 14 14:23:08 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module bcd_adder_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var wire 1 # Cout $end
$var wire 1 $ S [3] $end
$var wire 1 % S [2] $end
$var wire 1 & S [1] $end
$var wire 1 ' S [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / B[3]~input_o $end
$var wire 1 0 B[1]~input_o $end
$var wire 1 1 A[2]~input_o $end
$var wire 1 2 B[2]~input_o $end
$var wire 1 3 B[0]~input_o $end
$var wire 1 4 A[1]~input_o $end
$var wire 1 5 A[0]~input_o $end
$var wire 1 6 inst|inst2|inst2~combout $end
$var wire 1 7 inst5~0_combout $end
$var wire 1 8 A[3]~input_o $end
$var wire 1 9 inst5~1_combout $end
$var wire 1 : inst6|inst3|inst1|inst1~0_combout $end
$var wire 1 ; inst|inst1|inst1|inst1~combout $end
$var wire 1 < inst|inst1|inst2~combout $end
$var wire 1 = inst6|inst2|inst1|inst1~combout $end
$var wire 1 > inst6|inst1|inst|inst1~combout $end
$var wire 1 ? inst|inst|inst|inst1~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b1 "
0#
0'
0&
1%
0$
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
13
14
15
06
07
08
09
0:
0;
1<
1=
0>
0?
$end
#1000000
b1011 !
b1001 !
b1001 "
b1011 "
10
1/
04
18
1>
0=
1:
19
1#
1$
0%
1&
#2000000
