Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: PID_Module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PID_Module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PID_Module"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : PID_Module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Multiplier_8.vf" in library work
Compiling verilog file "Multiplier_4.vf" in library work
Module <Multiplier_8> compiled
Compiling verilog file "Multiplier_2.vf" in library work
Module <Multiplier_4> compiled
Compiling verilog file "Flip_flip9.vf" in library work
Module <Multiplier_2> compiled
Compiling verilog file "Incrementer_Decrementer_16.vf" in library work
Module <Flip_flip9> compiled
Compiling verilog file "Multiplier.vf" in library work
Module <Incrementer_Decrementer_16> compiled
Module <Multiplier_4_MUSER_Multiplier> compiled
Module <Multiplier_2_MUSER_Multiplier> compiled
Module <Multiplier_8_MUSER_Multiplier> compiled
Compiling verilog file "sub9bit.vf" in library work
Module <Multiplier> compiled
Compiling verilog file "D_error.vf" in library work
Module <sub9bit> compiled
Module <Flip_flip9_MUSER_D_error> compiled
Compiling verilog file "Twos_Comp.vf" in library work
Module <D_error> compiled
Module <Incrementer_Decrementer_16_MUSER_Twos_Comp> compiled
Module <INV16_MXILINX_Twos_Comp> compiled
Compiling verilog file "OCR_8.vf" in library work
Module <Twos_Comp> compiled
Compiling verilog file "Mux_2_8.vf" in library work
Module <OCR_8> compiled
Compiling verilog file "Mux_2_16.vf" in library work
Module <Mux_2_8> compiled
Compiling verilog file "TotError.vf" in library work
Module <Mux_2_16> compiled
Module <sub9bit_MUSER_TotError> compiled
Module <Flip_flip9_MUSER_TotError> compiled
Module <D_error_MUSER_TotError> compiled
Compiling verilog file "OCR_Generator.vf" in library work
Module <TotError> compiled
Module <Mux_2_16_MUSER_OCR_Generator> compiled
Module <OCR_8_MUSER_OCR_Generator> compiled
Module <Mux_2_8_MUSER_OCR_Generator> compiled
Module <Incrementer_Decrementer_16_MUSER_OCR_Generator> compiled
Module <INV16_MXILINX_OCR_Generator> compiled
Module <Twos_Comp_MUSER_OCR_Generator> compiled
Module <FD16RE_MXILINX_OCR_Generator> compiled
Module <ADD16_MXILINX_OCR_Generator> compiled
Compiling verilog file "PID_Module.vf" in library work
Module <OCR_Generator> compiled
Module <ADD16_MXILINX_PID_Module> compiled
Compiling verilog file "Flip_Flop_18.vf" in library work
Module <PID_Module> compiled
Compiling verilog file "Incre_dcre_18.vf" in library work
Module <Flip_Flop_18> compiled
Module <Incre_dcre_18> compiled
No errors in compilation
Analysis of file <"PID_Module.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <PID_Module> in library <work>.

Analyzing hierarchy for module <TotError> in library <work>.

Analyzing hierarchy for module <ADD16_MXILINX_PID_Module> in library <work>.

Analyzing hierarchy for module <OCR_Generator> in library <work>.

Analyzing hierarchy for module <D_error_MUSER_TotError> in library <work>.

Analyzing hierarchy for module <sub9bit_MUSER_TotError> in library <work>.

Analyzing hierarchy for module <Multiplier> in library <work>.

Analyzing hierarchy for module <ADD16_MXILINX_OCR_Generator> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_OCR_Generator> in library <work>.

Analyzing hierarchy for module <Twos_Comp_MUSER_OCR_Generator> in library <work>.

Analyzing hierarchy for module <Mux_2_8_MUSER_OCR_Generator> in library <work>.

Analyzing hierarchy for module <OCR_8_MUSER_OCR_Generator> in library <work>.

Analyzing hierarchy for module <Mux_2_16_MUSER_OCR_Generator> in library <work>.

Analyzing hierarchy for module <Flip_flip9_MUSER_TotError> in library <work>.

Analyzing hierarchy for module <Multiplier_8_MUSER_Multiplier> in library <work>.

Analyzing hierarchy for module <Multiplier_2_MUSER_Multiplier> in library <work>.

Analyzing hierarchy for module <Multiplier_4_MUSER_Multiplier> in library <work>.

Analyzing hierarchy for module <INV16_MXILINX_OCR_Generator> in library <work>.

Analyzing hierarchy for module <Incrementer_Decrementer_16_MUSER_OCR_Generator> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <PID_Module>.
Module <PID_Module> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_2_3" for instance <XLXI_2> in unit <PID_Module>.
Analyzing module <TotError> in library <work>.
Module <TotError> is correct for synthesis.
 
Analyzing module <D_error_MUSER_TotError> in library <work>.
Module <D_error_MUSER_TotError> is correct for synthesis.
 
Analyzing module <Flip_flip9_MUSER_TotError> in library <work>.
Module <Flip_flip9_MUSER_TotError> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Flip_flip9_MUSER_TotError>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Flip_flip9_MUSER_TotError>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <Flip_flip9_MUSER_TotError>.
    Set user-defined property "INIT =  0" for instance <XLXI_6> in unit <Flip_flip9_MUSER_TotError>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <Flip_flip9_MUSER_TotError>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <Flip_flip9_MUSER_TotError>.
    Set user-defined property "INIT =  0" for instance <XLXI_9> in unit <Flip_flip9_MUSER_TotError>.
    Set user-defined property "INIT =  0" for instance <XLXI_10> in unit <Flip_flip9_MUSER_TotError>.
    Set user-defined property "INIT =  0" for instance <XLXI_11> in unit <Flip_flip9_MUSER_TotError>.
Analyzing module <sub9bit_MUSER_TotError> in library <work>.
Module <sub9bit_MUSER_TotError> is correct for synthesis.
 
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_55> in unit <sub9bit_MUSER_TotError>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_58> in unit <sub9bit_MUSER_TotError>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_62> in unit <sub9bit_MUSER_TotError>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_63> in unit <sub9bit_MUSER_TotError>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_110> in unit <sub9bit_MUSER_TotError>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_111> in unit <sub9bit_MUSER_TotError>.
    Set user-defined property "RLOC =  X1Y3" for instance <XLXI_151> in unit <sub9bit_MUSER_TotError>.
    Set user-defined property "RLOC =  X1Y3" for instance <XLXI_155> in unit <sub9bit_MUSER_TotError>.
    Set user-defined property "RLOC =  X1Y2" for instance <XLXI_156> in unit <sub9bit_MUSER_TotError>.
Analyzing module <Multiplier> in library <work>.
Module <Multiplier> is correct for synthesis.
 
Analyzing module <Multiplier_8_MUSER_Multiplier> in library <work>.
Module <Multiplier_8_MUSER_Multiplier> is correct for synthesis.
 
Analyzing module <Multiplier_2_MUSER_Multiplier> in library <work>.
Module <Multiplier_2_MUSER_Multiplier> is correct for synthesis.
 
Analyzing module <Multiplier_4_MUSER_Multiplier> in library <work>.
Module <Multiplier_4_MUSER_Multiplier> is correct for synthesis.
 
Analyzing module <ADD16_MXILINX_PID_Module> in library <work>.
Module <ADD16_MXILINX_PID_Module> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_16> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_17> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_18> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_19> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_20> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_21> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_22> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_23> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_55> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_58> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_62> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_63> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_64> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_107> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_110> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_111> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_248> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_249> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_250> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_251> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_252> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_253> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_254> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_255> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_272> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_275> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_279> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_283> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_287> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_291> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_295> in unit <ADD16_MXILINX_PID_Module>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_299> in unit <ADD16_MXILINX_PID_Module>.
Analyzing module <OCR_Generator> in library <work>.
Module <OCR_Generator> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_1" for instance <XLXI_1> in unit <OCR_Generator>.
    Set user-defined property "HU_SET =  XLXI_2_2" for instance <XLXI_2> in unit <OCR_Generator>.
Analyzing module <ADD16_MXILINX_OCR_Generator> in library <work>.
Module <ADD16_MXILINX_OCR_Generator> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_16> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_17> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_18> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_19> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_20> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_21> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_22> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_23> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_55> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_58> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_62> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_63> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_64> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_107> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_110> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_111> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_248> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_249> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_250> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_251> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_252> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_253> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_254> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_255> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_272> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_275> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_279> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_283> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_287> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_291> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_295> in unit <ADD16_MXILINX_OCR_Generator>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_299> in unit <ADD16_MXILINX_OCR_Generator>.
Analyzing module <FD16RE_MXILINX_OCR_Generator> in library <work>.
Module <FD16RE_MXILINX_OCR_Generator> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_OCR_Generator>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_OCR_Generator>.
Analyzing module <Twos_Comp_MUSER_OCR_Generator> in library <work>.
Module <Twos_Comp_MUSER_OCR_Generator> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <Twos_Comp_MUSER_OCR_Generator>.
Analyzing module <INV16_MXILINX_OCR_Generator> in library <work>.
Module <INV16_MXILINX_OCR_Generator> is correct for synthesis.
 
Analyzing module <Incrementer_Decrementer_16_MUSER_OCR_Generator> in library <work>.
Module <Incrementer_Decrementer_16_MUSER_OCR_Generator> is correct for synthesis.
 
Analyzing module <Mux_2_8_MUSER_OCR_Generator> in library <work>.
Module <Mux_2_8_MUSER_OCR_Generator> is correct for synthesis.
 
Analyzing module <OCR_8_MUSER_OCR_Generator> in library <work>.
Module <OCR_8_MUSER_OCR_Generator> is correct for synthesis.
 
Analyzing module <Mux_2_16_MUSER_OCR_Generator> in library <work>.
Module <Mux_2_16_MUSER_OCR_Generator> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ADD16_MXILINX_PID_Module>.
    Related source file is "PID_Module.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADD16_MXILINX_PID_Module> synthesized.


Synthesizing Unit <sub9bit_MUSER_TotError>.
    Related source file is "TotError.vf".
Unit <sub9bit_MUSER_TotError> synthesized.


Synthesizing Unit <Flip_flip9_MUSER_TotError>.
    Related source file is "TotError.vf".
Unit <Flip_flip9_MUSER_TotError> synthesized.


Synthesizing Unit <Multiplier_8_MUSER_Multiplier>.
    Related source file is "Multiplier.vf".
Unit <Multiplier_8_MUSER_Multiplier> synthesized.


Synthesizing Unit <Multiplier_2_MUSER_Multiplier>.
    Related source file is "Multiplier.vf".
Unit <Multiplier_2_MUSER_Multiplier> synthesized.


Synthesizing Unit <Multiplier_4_MUSER_Multiplier>.
    Related source file is "Multiplier.vf".
Unit <Multiplier_4_MUSER_Multiplier> synthesized.


Synthesizing Unit <ADD16_MXILINX_OCR_Generator>.
    Related source file is "OCR_Generator.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADD16_MXILINX_OCR_Generator> synthesized.


Synthesizing Unit <FD16RE_MXILINX_OCR_Generator>.
    Related source file is "OCR_Generator.vf".
Unit <FD16RE_MXILINX_OCR_Generator> synthesized.


Synthesizing Unit <Mux_2_8_MUSER_OCR_Generator>.
    Related source file is "OCR_Generator.vf".
Unit <Mux_2_8_MUSER_OCR_Generator> synthesized.


Synthesizing Unit <OCR_8_MUSER_OCR_Generator>.
    Related source file is "OCR_Generator.vf".
WARNING:Xst:647 - Input <Inp0<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <OCR_8_MUSER_OCR_Generator> synthesized.


Synthesizing Unit <Mux_2_16_MUSER_OCR_Generator>.
    Related source file is "OCR_Generator.vf".
Unit <Mux_2_16_MUSER_OCR_Generator> synthesized.


Synthesizing Unit <INV16_MXILINX_OCR_Generator>.
    Related source file is "OCR_Generator.vf".
Unit <INV16_MXILINX_OCR_Generator> synthesized.


Synthesizing Unit <Incrementer_Decrementer_16_MUSER_OCR_Generator>.
    Related source file is "OCR_Generator.vf".
Unit <Incrementer_Decrementer_16_MUSER_OCR_Generator> synthesized.


Synthesizing Unit <D_error_MUSER_TotError>.
    Related source file is "TotError.vf".
Unit <D_error_MUSER_TotError> synthesized.


Synthesizing Unit <Multiplier>.
    Related source file is "Multiplier.vf".
Unit <Multiplier> synthesized.


Synthesizing Unit <Twos_Comp_MUSER_OCR_Generator>.
    Related source file is "OCR_Generator.vf".
Unit <Twos_Comp_MUSER_OCR_Generator> synthesized.


Synthesizing Unit <TotError>.
    Related source file is "TotError.vf".
Unit <TotError> synthesized.


Synthesizing Unit <OCR_Generator>.
    Related source file is "OCR_Generator.vf".
Unit <OCR_Generator> synthesized.


Synthesizing Unit <PID_Module>.
    Related source file is "PID_Module.vf".
Unit <PID_Module> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PID_Module> ...

Optimizing unit <ADD16_MXILINX_PID_Module> ...

Optimizing unit <sub9bit_MUSER_TotError> ...

Optimizing unit <Flip_flip9_MUSER_TotError> ...

Optimizing unit <Multiplier_8_MUSER_Multiplier> ...

Optimizing unit <Multiplier_2_MUSER_Multiplier> ...

Optimizing unit <Multiplier_4_MUSER_Multiplier> ...

Optimizing unit <ADD16_MXILINX_OCR_Generator> ...

Optimizing unit <FD16RE_MXILINX_OCR_Generator> ...

Optimizing unit <OCR_8_MUSER_OCR_Generator> ...

Optimizing unit <Mux_2_16_MUSER_OCR_Generator> ...

Optimizing unit <INV16_MXILINX_OCR_Generator> ...

Optimizing unit <Incrementer_Decrementer_16_MUSER_OCR_Generator> ...

Optimizing unit <OCR_Generator> ...
INFO:Xst:1730 - XST has found some RLOC properties in element XLXI_1/XLXI_29 which is instantiated several times. To handle this constraint XST will add the property "hu_set XLXI_1/XLXI_29" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element XLXI_1/XLXI_23 which is instantiated several times. To handle this constraint XST will add the property "hu_set XLXI_1/XLXI_23" on each element with RLOC.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PID_Module, actual ratio is 4.
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/I13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_4/XLXI_1/I14> may hinder timing optimization.
   You may achieve better results by removing this property

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PID_Module.ngr
Top Level Output File Name         : PID_Module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 41

Cell Usage :
# BELS                             : 484
#      AND2                        : 14
#      BUF                         : 6
#      GND                         : 3
#      INV                         : 35
#      LUT1                        : 102
#      MUXCY                       : 115
#      MUXCY_D                     : 4
#      MUXCY_L                     : 42
#      OR2                         : 9
#      OR4                         : 2
#      VCC                         : 1
#      XOR2                        : 83
#      XOR3                        : 18
#      XORCY                       : 50
# FlipFlops/Latches                : 25
#      FDR                         : 9
#      FDRE                        : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUF                        : 24
#      OBUF                        : 16
# Others                           : 32
#      FMAP                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                      121  out of   2448     4%  
 Number of Slice Flip Flops:             25  out of   4896     0%  
 Number of 4 input LUTs:                137  out of   4896     2%  
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of     92    44%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_TInt                           | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.596ns (Maximum Frequency: 86.233MHz)
   Minimum input arrival time before clock: 14.303ns
   Maximum output required time after clock: 35.251ns
   Maximum combinational path delay: 37.365ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_TInt'
  Clock period: 11.596ns (frequency: 86.233MHz)
  Total number of paths / destination ports: 14149 / 16
-------------------------------------------------------------------------
Delay:               11.596ns (Levels of Logic = 24)
  Source:            XLXI_1/XLXI_2/XLXI_1/XLXI_11 (FF)
  Destination:       XLXI_4/XLXI_2/I_Q15 (FF)
  Source Clock:      CLK_TInt rising
  Destination Clock: CLK_TInt rising

  Data Path: XLXI_1/XLXI_2/XLXI_1/XLXI_11 to XLXI_4/XLXI_2/I_Q15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  XLXI_1/XLXI_2/XLXI_1/XLXI_11 (XLXI_1/XLXN_17<0>)
     XOR3:I1->O            1   0.612   0.000  XLXI_1/XLXI_23/I_36_50 (XLXI_1/XLXI_23/I0)
     MUXCY_L:S->LO         1   0.404   0.000  XLXI_1/XLXI_23/I_36_111 (XLXI_1/XLXI_23/C0)
     MUXCY_L:CI->LO        1   0.052   0.000  XLXI_1/XLXI_23/I_36_55 (XLXI_1/XLXI_23/C1)
     MUXCY_L:CI->LO        1   0.052   0.000  XLXI_1/XLXI_23/I_36_62 (XLXI_1/XLXI_23/C2)
     MUXCY_L:CI->LO        1   0.052   0.000  XLXI_1/XLXI_23/I_36_58 (XLXI_1/XLXI_23/C3)
     MUXCY_L:CI->LO        1   0.052   0.000  XLXI_1/XLXI_23/I_36_63 (XLXI_1/XLXI_23/C4)
     MUXCY_L:CI->LO        1   0.052   0.000  XLXI_1/XLXI_23/I_36_110 (XLXI_1/XLXI_23/C5)
     MUXCY_L:CI->LO        1   0.052   0.000  XLXI_1/XLXI_23/XLXI_156 (XLXI_1/XLXI_23/C6)
     MUXCY_D:CI->LO        1   0.399   0.000  XLXI_1/XLXI_23/XLXI_155 (XLXI_1/XLXI_23/XLXN_346)
     XORCY:CI->O           1   0.699   0.357  XLXI_1/XLXI_23/XLXI_152 (XLXI_1/XLXN_25<8>)
     BUF:I->O              1   0.612   0.357  XLXI_1/XLXI_31/XLXI_4/XLXI_34 (XLXI_1/XLXI_31/XLXN_6<9>)
     BUF:I->O              2   0.612   0.380  XLXI_1/XLXI_31/XLXI_5/XLXI_39 (XLXI_1/XLXI_31/XLXN_7<11>)
     MUXCY:DI->O           1   1.121   0.357  XLXI_1/XLXI_31/XLXI_3/XLXI_37 (XLXN_7<11>)
     begin scope: 'XLXI_2'
     XOR2:I1->O            1   0.612   0.000  I_36_365 (I11)
     MUXCY_L:S->LO         1   0.404   0.000  I_36_58 (C11)
     MUXCY_L:CI->LO        1   0.052   0.000  I_36_63 (C12)
     XORCY:CI->O           1   0.699   0.357  I_36_77 (S<13>)
     end scope: 'XLXI_2'
     begin scope: 'XLXI_4/XLXI_1'
     XOR2:I1->O            1   0.612   0.000  I_36_367 (I13)
     MUXCY_L:S->LO         1   0.404   0.000  I_36_110 (C13)
     MUXCY_D:CI->LO        1   0.400   0.000  I_36_107 (C14)
     XORCY:CI->O          18   0.699   0.000  I_36_80 (S<15>)
     end scope: 'XLXI_4/XLXI_1'
     begin scope: 'XLXI_4/XLXI_2'
     FDRE:D                    0.268          I_Q15
    ----------------------------------------
    Total                     11.596ns (9.432ns logic, 2.165ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_TInt'
  Total number of paths / destination ports: 276183 / 25
-------------------------------------------------------------------------
Offset:              14.303ns (Levels of Logic = 27)
  Source:            Target<0> (PAD)
  Destination:       XLXI_4/XLXI_2/I_Q15 (FF)
  Destination Clock: CLK_TInt rising

  Data Path: Target<0> to XLXI_4/XLXI_2/I_Q15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  Target_0_IBUF (Target_0_IBUF)
     XOR3:I0->O            1   0.612   0.000  XLXI_1/XLXI_29/I_36_50 (XLXI_1/XLXI_29/I0)
     MUXCY_L:S->LO         1   0.404   0.000  XLXI_1/XLXI_29/I_36_111 (XLXI_1/XLXI_29/C0)
     MUXCY_L:CI->LO        1   0.052   0.000  XLXI_1/XLXI_29/I_36_55 (XLXI_1/XLXI_29/C1)
     MUXCY_L:CI->LO        1   0.052   0.000  XLXI_1/XLXI_29/I_36_62 (XLXI_1/XLXI_29/C2)
     MUXCY_L:CI->LO        1   0.052   0.000  XLXI_1/XLXI_29/I_36_58 (XLXI_1/XLXI_29/C3)
     MUXCY_L:CI->LO        1   0.052   0.000  XLXI_1/XLXI_29/I_36_63 (XLXI_1/XLXI_29/C4)
     XORCY:CI->O           3   0.699   0.451  XLXI_1/XLXI_29/I_36_77 (XLXI_1/Err<5>)
     XOR3:I0->O            1   0.612   0.000  XLXI_1/XLXI_23/I_36_109 (XLXI_1/XLXI_23/I5)
     MUXCY_L:S->LO         1   0.404   0.000  XLXI_1/XLXI_23/I_36_110 (XLXI_1/XLXI_23/C5)
     MUXCY_L:CI->LO        1   0.052   0.000  XLXI_1/XLXI_23/XLXI_156 (XLXI_1/XLXI_23/C6)
     MUXCY_D:CI->LO        1   0.399   0.000  XLXI_1/XLXI_23/XLXI_155 (XLXI_1/XLXI_23/XLXN_346)
     XORCY:CI->O           1   0.699   0.357  XLXI_1/XLXI_23/XLXI_152 (XLXI_1/XLXN_25<8>)
     BUF:I->O              1   0.612   0.357  XLXI_1/XLXI_31/XLXI_4/XLXI_34 (XLXI_1/XLXI_31/XLXN_6<9>)
     BUF:I->O              2   0.612   0.380  XLXI_1/XLXI_31/XLXI_5/XLXI_39 (XLXI_1/XLXI_31/XLXN_7<11>)
     MUXCY:DI->O           1   1.121   0.357  XLXI_1/XLXI_31/XLXI_3/XLXI_37 (XLXN_7<11>)
     begin scope: 'XLXI_2'
     XOR2:I1->O            1   0.612   0.000  I_36_365 (I11)
     MUXCY_L:S->LO         1   0.404   0.000  I_36_58 (C11)
     MUXCY_L:CI->LO        1   0.052   0.000  I_36_63 (C12)
     XORCY:CI->O           1   0.699   0.357  I_36_77 (S<13>)
     end scope: 'XLXI_2'
     begin scope: 'XLXI_4/XLXI_1'
     XOR2:I1->O            1   0.612   0.000  I_36_367 (I13)
     MUXCY_L:S->LO         1   0.404   0.000  I_36_110 (C13)
     MUXCY_D:CI->LO        1   0.400   0.000  I_36_107 (C14)
     XORCY:CI->O          18   0.699   0.000  I_36_80 (S<15>)
     end scope: 'XLXI_4/XLXI_1'
     begin scope: 'XLXI_4/XLXI_2'
     FDRE:D                    0.268          I_Q15
    ----------------------------------------
    Total                     14.303ns (11.687ns logic, 2.616ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_TInt'
  Total number of paths / destination ports: 1664692 / 16
-------------------------------------------------------------------------
Offset:              35.251ns (Levels of Logic = 38)
  Source:            XLXI_1/XLXI_2/XLXI_1/XLXI_11 (FF)
  Destination:       OCR1<7> (PAD)
  Source Clock:      CLK_TInt rising

  Data Path: XLXI_1/XLXI_2/XLXI_1/XLXI_11 to OCR1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  XLXI_1/XLXI_2/XLXI_1/XLXI_11 (XLXI_1/XLXN_17<0>)
     XOR3:I1->O            1   0.612   0.000  XLXI_1/XLXI_23/I_36_50 (XLXI_1/XLXI_23/I0)
     XORCY:LI->O           1   0.458   0.357  XLXI_1/XLXI_23/I_36_73 (XLXI_1/XLXN_25<0>)
     MUXCY:DI->O           1   0.773   0.000  XLXI_1/XLXI_31/XLXI_4/XLXI_19 (XLXI_1/XLXI_31/XLXN_6<0>)
     MUXCY:DI->O           1   0.773   0.000  XLXI_1/XLXI_31/XLXI_5/XLXI_19 (XLXI_1/XLXI_31/XLXN_7<0>)
     MUXCY:DI->O           1   1.121   0.357  XLXI_1/XLXI_31/XLXI_3/XLXI_19 (XLXN_7<0>)
     begin scope: 'XLXI_2'
     XOR2:I1->O            1   0.612   0.000  I_36_354 (I0)
     XORCY:LI->O           1   0.458   0.357  I_36_226 (S<0>)
     end scope: 'XLXI_2'
     begin scope: 'XLXI_4/XLXI_1'
     XOR2:I1->O            1   0.612   0.000  I_36_354 (I0)
     MUXCY_L:S->LO         1   0.404   0.000  I_36_255 (C0)
     XORCY:CI->O           2   0.699   0.380  I_36_227 (S<1>)
     end scope: 'XLXI_4/XLXI_1'
     begin scope: 'XLXI_4/XLXI_8/XLXI_1'
     INV:I->O              1   0.612   0.357  I_36_44 (O<1>)
     end scope: 'XLXI_4/XLXI_8/XLXI_1'
     XOR2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_3 (XLXI_4/XLXI_8/XLXI_2/XLXN_4)
     AND2:I0->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_35 (XLXI_4/XLXI_8/XLXI_2/XLXN_55)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_21 (XLXI_4/XLXI_8/XLXI_2/XLXN_57)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_20 (XLXI_4/XLXI_8/XLXI_2/XLXN_48)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_19 (XLXI_4/XLXI_8/XLXI_2/XLXN_47)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_18 (XLXI_4/XLXI_8/XLXI_2/XLXN_46)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_17 (XLXI_4/XLXI_8/XLXI_2/XLXN_75)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_49 (XLXI_4/XLXI_8/XLXI_2/XLXN_73)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_528 (XLXI_4/XLXI_8/XLXI_2/XLXN_989)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_529 (XLXI_4/XLXI_8/XLXI_2/XLXN_982)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_106 (XLXI_4/XLXI_8/XLXI_2/XLXN_129)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_105 (XLXI_4/XLXI_8/XLXI_2/XLXN_130)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_104 (XLXI_4/XLXI_8/XLXI_2/XLXN_127)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_103 (XLXI_4/XLXI_8/XLXI_2/XLXN_126)
     AND2:I1->O            1   0.612   0.357  XLXI_4/XLXI_8/XLXI_2/XLXI_102 (XLXI_4/XLXI_8/XLXI_2/XLXN_1008)
     XOR2:I1->O            1   0.612   0.357  XLXI_4/XLXI_8/XLXI_2/XLXI_96 (XLXI_4/XLXI_8/XLXI_2/XLXN_971)
     XOR2:I1->O            1   0.612   0.357  XLXI_4/XLXI_8/XLXI_2/XLXI_108 (XLXI_4/OCR_Twos<15>)
     MUXCY:CI->O           1   0.399   0.357  XLXI_4/XLXI_54/XLXI_57 (XLXI_4/OCR_16<15>)
     OR4:I3->O             1   0.612   0.357  XLXI_4/XLXI_64 (XLXI_4/XLXN_27)
     OR2:I1->O             8   0.612   0.643  XLXI_4/XLXI_66 (XLXI_4/XLXN_18)
     OR2:I1->O             1   0.612   0.000  XLXI_4/XLXI_56 (XLXI_4/XLXN_19)
     MUXCY:S->O            1   0.404   0.000  XLXI_4/XLXI_20/XLXI_18 (XLXI_4/XLXN_15<1>)
     MUXCY:DI->O           1   1.121   0.357  XLXI_4/XLXI_15/XLXI_18 (OCR1_1_OBUF)
     OBUF:I->O                 3.169          OCR1_1_OBUF (OCR1<1>)
    ----------------------------------------
    Total                     35.251ns (24.981ns logic, 10.270ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32600384 / 16
-------------------------------------------------------------------------
Delay:               37.365ns (Levels of Logic = 41)
  Source:            Target<0> (PAD)
  Destination:       OCR1<7> (PAD)

  Data Path: Target<0> to OCR1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  Target_0_IBUF (Target_0_IBUF)
     XOR3:I0->O            1   0.612   0.000  XLXI_1/XLXI_29/I_36_50 (XLXI_1/XLXI_29/I0)
     XORCY:LI->O           3   0.458   0.451  XLXI_1/XLXI_29/I_36_73 (XLXI_1/Err<0>)
     XOR3:I0->O            1   0.612   0.000  XLXI_1/XLXI_23/I_36_50 (XLXI_1/XLXI_23/I0)
     XORCY:LI->O           1   0.458   0.357  XLXI_1/XLXI_23/I_36_73 (XLXI_1/XLXN_25<0>)
     MUXCY:DI->O           1   0.773   0.000  XLXI_1/XLXI_31/XLXI_4/XLXI_19 (XLXI_1/XLXI_31/XLXN_6<0>)
     MUXCY:DI->O           1   0.773   0.000  XLXI_1/XLXI_31/XLXI_5/XLXI_19 (XLXI_1/XLXI_31/XLXN_7<0>)
     MUXCY:DI->O           1   1.121   0.357  XLXI_1/XLXI_31/XLXI_3/XLXI_19 (XLXN_7<0>)
     begin scope: 'XLXI_2'
     XOR2:I1->O            1   0.612   0.000  I_36_354 (I0)
     XORCY:LI->O           1   0.458   0.357  I_36_226 (S<0>)
     end scope: 'XLXI_2'
     begin scope: 'XLXI_4/XLXI_1'
     XOR2:I1->O            1   0.612   0.000  I_36_354 (I0)
     MUXCY_L:S->LO         1   0.404   0.000  I_36_255 (C0)
     XORCY:CI->O           2   0.699   0.380  I_36_227 (S<1>)
     end scope: 'XLXI_4/XLXI_1'
     begin scope: 'XLXI_4/XLXI_8/XLXI_1'
     INV:I->O              1   0.612   0.357  I_36_44 (O<1>)
     end scope: 'XLXI_4/XLXI_8/XLXI_1'
     XOR2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_3 (XLXI_4/XLXI_8/XLXI_2/XLXN_4)
     AND2:I0->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_35 (XLXI_4/XLXI_8/XLXI_2/XLXN_55)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_21 (XLXI_4/XLXI_8/XLXI_2/XLXN_57)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_20 (XLXI_4/XLXI_8/XLXI_2/XLXN_48)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_19 (XLXI_4/XLXI_8/XLXI_2/XLXN_47)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_18 (XLXI_4/XLXI_8/XLXI_2/XLXN_46)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_17 (XLXI_4/XLXI_8/XLXI_2/XLXN_75)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_49 (XLXI_4/XLXI_8/XLXI_2/XLXN_73)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_528 (XLXI_4/XLXI_8/XLXI_2/XLXN_989)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_529 (XLXI_4/XLXI_8/XLXI_2/XLXN_982)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_106 (XLXI_4/XLXI_8/XLXI_2/XLXN_129)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_105 (XLXI_4/XLXI_8/XLXI_2/XLXN_130)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_104 (XLXI_4/XLXI_8/XLXI_2/XLXN_127)
     AND2:I1->O            2   0.612   0.380  XLXI_4/XLXI_8/XLXI_2/XLXI_103 (XLXI_4/XLXI_8/XLXI_2/XLXN_126)
     AND2:I1->O            1   0.612   0.357  XLXI_4/XLXI_8/XLXI_2/XLXI_102 (XLXI_4/XLXI_8/XLXI_2/XLXN_1008)
     XOR2:I1->O            1   0.612   0.357  XLXI_4/XLXI_8/XLXI_2/XLXI_96 (XLXI_4/XLXI_8/XLXI_2/XLXN_971)
     XOR2:I1->O            1   0.612   0.357  XLXI_4/XLXI_8/XLXI_2/XLXI_108 (XLXI_4/OCR_Twos<15>)
     MUXCY:CI->O           1   0.399   0.357  XLXI_4/XLXI_54/XLXI_57 (XLXI_4/OCR_16<15>)
     OR4:I3->O             1   0.612   0.357  XLXI_4/XLXI_64 (XLXI_4/XLXN_27)
     OR2:I1->O             8   0.612   0.643  XLXI_4/XLXI_66 (XLXI_4/XLXN_18)
     OR2:I1->O             1   0.612   0.000  XLXI_4/XLXI_56 (XLXI_4/XLXN_19)
     MUXCY:S->O            1   0.404   0.000  XLXI_4/XLXI_20/XLXI_18 (XLXI_4/XLXN_15<1>)
     MUXCY:DI->O           1   1.121   0.357  XLXI_4/XLXI_15/XLXI_18 (OCR1_1_OBUF)
     OBUF:I->O                 3.169          OCR1_1_OBUF (OCR1<1>)
    ----------------------------------------
    Total                     37.365ns (26.643ns logic, 10.721ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.91 secs
 
--> 

Total memory usage is 200756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    2 (   0 filtered)

