$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  3 % judge [2:0] $end
  $var wire  1 ' overflow $end
  $var wire  8 & result [7:0] $end
  $var wire  8 # x [7:0] $end
  $var wire  8 $ y [7:0] $end
  $scope module ALU $end
   $var wire  3 % judge [2:0] $end
   $var wire  1 ' overflow $end
   $var wire  8 & result [7:0] $end
   $var wire  8 # x [7:0] $end
   $var wire  8 $ y [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000010 #
b00000001 $
b000 %
b00000011 &
0'
#2
b00001000 $
b00001010 &
#3
b01111111 $
b10000001 &
1'
#4
b00001000 #
b00000001 $
b001 %
b00000111 &
0'
#5
b00010000 $
b11111000 &
1'
#6
b00000000 #
b00000000 $
b010 %
b11111111 &
#7
b01010110 #
b00000100 $
b011 %
b00000100 &
#8
b10101010 #
b01010101 $
b100 %
b11111111 &
#9
b00000010 #
b00000001 $
b101 %
b00000011 &
#10
b11111110 #
b110 %
b00000001 &
#11
b00000001 #
b00000011 $
b111 %
b00000000 &
#12
b00000001 $
b00000001 &
#13
