-- Copyright (C) 2022  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 22.1 (Build Build 915 10/25/2022)
-- Created on Mon Jul  8 16:38:10 2024

COMPONENT spi_detect_miso
	PORT
	(
		resetn		:	 IN STD_LOGIC;
		sysclk		:	 IN STD_LOGIC;
		miso		:	 IN STD_LOGIC;
		read_cs		:	 IN STD_LOGIC;
		read_clk		:	 IN STD_LOGIC;
		wren		:	 OUT STD_LOGIC;
		modelsim_trigger		:	 OUT STD_LOGIC;
		wr_RAM_adr		:	 OUT STD_LOGIC_VECTOR(5 DOWNTO 0);
		data_RAM_out		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END COMPONENT;