# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ktane_mem_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/ktane_mem {C:/intelFPGA_lite/18.1/ktane_mem/bcd_to_sevseg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Oct 24,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/ktane_mem" C:/intelFPGA_lite/18.1/ktane_mem/bcd_to_sevseg.v 
# -- Compiling module sevseg
# 
# Top level modules:
# 	sevseg
# End time: 12:19:10 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/ktane_mem {C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Oct 24,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/ktane_mem" C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v 
# -- Compiling module extras_mem
# 
# Top level modules:
# 	extras_mem
# End time: 12:19:10 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/ktane_mem {C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Oct 24,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/ktane_mem" C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v 
# -- Compiling module button_mem
# 
# Top level modules:
# 	button_mem
# End time: 12:19:10 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/ktane_mem {C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Oct 24,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/ktane_mem" C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v 
# -- Compiling module keypad_mem
# 
# Top level modules:
# 	keypad_mem
# End time: 12:19:10 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/ktane_mem {C:/intelFPGA_lite/18.1/ktane_mem/morse_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:10 on Oct 24,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/ktane_mem" C:/intelFPGA_lite/18.1/ktane_mem/morse_mem.v 
# -- Compiling module morse_mem
# 
# Top level modules:
# 	morse_mem
# End time: 12:19:11 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/ktane_mem {C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:11 on Oct 24,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/ktane_mem" C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v 
# -- Compiling module wire_mem
# 
# Top level modules:
# 	wire_mem
# End time: 12:19:11 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/ktane_mem {C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:11 on Oct 24,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/ktane_mem" C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v 
# -- Compiling module ktane_mem
# 
# Top level modules:
# 	ktane_mem
# End time: 12:19:11 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/ktane_mem {C:/intelFPGA_lite/18.1/ktane_mem/rgb_led.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:11 on Oct 24,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/ktane_mem" C:/intelFPGA_lite/18.1/ktane_mem/rgb_led.v 
# -- Compiling module rgb_led
# 
# Top level modules:
# 	rgb_led
# End time: 12:19:11 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/ktane_mem {C:/intelFPGA_lite/18.1/ktane_mem/mux5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:11 on Oct 24,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/ktane_mem" C:/intelFPGA_lite/18.1/ktane_mem/mux5.v 
# -- Compiling module mux5
# 
# Top level modules:
# 	mux5
# End time: 12:19:11 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/timer {C:/intelFPGA_lite/18.1/timer/timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:11 on Oct 24,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/timer" C:/intelFPGA_lite/18.1/timer/timer.v 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 12:19:11 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/timer {C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:11 on Oct 24,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/timer" C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v 
# -- Compiling module sec_to_sevseg
# 
# Top level modules:
# 	sec_to_sevseg
# End time: 12:19:12 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/ktane_mem {C:/intelFPGA_lite/18.1/ktane_mem/dual_port_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:12 on Oct 24,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/ktane_mem" C:/intelFPGA_lite/18.1/ktane_mem/dual_port_ram.v 
# -- Compiling module dual_port_ram
# 
# Top level modules:
# 	dual_port_ram
# End time: 12:19:12 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Loading project ktane_mem
