{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549837928116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549837928128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 10 14:32:07 2019 " "Processing started: Sun Feb 10 14:32:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549837928128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837928128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcdaddsub -c bcdaddsub " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcdaddsub -c bcdaddsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837928128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549837929373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549837929373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdaddsub-n " "Found design unit 1: bcdaddsub-n" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549837943798 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdaddsub " "Found entity 1: bcdaddsub" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549837943798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcdaddsub " "Elaborating entity \"bcdaddsub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549837943879 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a bcdaddsub.vhd(30) " "VHDL Process Statement warning at bcdaddsub.vhd(30): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943890 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a bcdaddsub.vhd(44) " "VHDL Process Statement warning at bcdaddsub.vhd(44): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943892 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b bcdaddsub.vhd(60) " "VHDL Process Statement warning at bcdaddsub.vhd(60): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943893 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b bcdaddsub.vhd(74) " "VHDL Process Statement warning at bcdaddsub.vhd(74): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943894 "|bcdaddsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a bcdaddsub.vhd(26) " "VHDL Process Statement warning at bcdaddsub.vhd(26): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549837943895 "|bcdaddsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d1 bcdaddsub.vhd(26) " "VHDL Process Statement warning at bcdaddsub.vhd(26): inferring latch(es) for signal or variable \"d1\", which holds its previous value in one or more paths through the process" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549837943895 "|bcdaddsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d2 bcdaddsub.vhd(26) " "VHDL Process Statement warning at bcdaddsub.vhd(26): inferring latch(es) for signal or variable \"d2\", which holds its previous value in one or more paths through the process" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549837943895 "|bcdaddsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b bcdaddsub.vhd(26) " "VHDL Process Statement warning at bcdaddsub.vhd(26): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549837943895 "|bcdaddsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d3 bcdaddsub.vhd(26) " "VHDL Process Statement warning at bcdaddsub.vhd(26): inferring latch(es) for signal or variable \"d3\", which holds its previous value in one or more paths through the process" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549837943896 "|bcdaddsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d4 bcdaddsub.vhd(26) " "VHDL Process Statement warning at bcdaddsub.vhd(26): inferring latch(es) for signal or variable \"d4\", which holds its previous value in one or more paths through the process" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1549837943896 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carryin bcdaddsub.vhd(132) " "VHDL Process Statement warning at bcdaddsub.vhd(132): signal \"carryin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943898 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp0 bcdaddsub.vhd(133) " "VHDL Process Statement warning at bcdaddsub.vhd(133): signal \"sum_temp0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943898 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp0 bcdaddsub.vhd(135) " "VHDL Process Statement warning at bcdaddsub.vhd(135): signal \"sum_temp0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943898 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp0 bcdaddsub.vhd(140) " "VHDL Process Statement warning at bcdaddsub.vhd(140): signal \"sum_temp0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943899 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum0 bcdaddsub.vhd(143) " "VHDL Process Statement warning at bcdaddsub.vhd(143): signal \"sum0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943900 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry bcdaddsub.vhd(157) " "VHDL Process Statement warning at bcdaddsub.vhd(157): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943902 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp1 bcdaddsub.vhd(158) " "VHDL Process Statement warning at bcdaddsub.vhd(158): signal \"sum_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943902 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp1 bcdaddsub.vhd(160) " "VHDL Process Statement warning at bcdaddsub.vhd(160): signal \"sum_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943902 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp1 bcdaddsub.vhd(165) " "VHDL Process Statement warning at bcdaddsub.vhd(165): signal \"sum_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943903 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum1 bcdaddsub.vhd(168) " "VHDL Process Statement warning at bcdaddsub.vhd(168): signal \"sum1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943903 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow bcdaddsub.vhd(192) " "VHDL Process Statement warning at bcdaddsub.vhd(192): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943903 "|bcdaddsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW9 bcdaddsub.vhd(193) " "VHDL Process Statement warning at bcdaddsub.vhd(193): signal \"SW9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1549837943904 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[0\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[0\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943907 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[1\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[1\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943908 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[2\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[2\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943908 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[3\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[3\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943908 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[4\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[4\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943908 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[5\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[5\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943908 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4\[6\] bcdaddsub.vhd(26) " "Inferred latch for \"d4\[6\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943909 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[0\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[0\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943909 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[1\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[1\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943909 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[2\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[2\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943909 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[3\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[3\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943910 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[4\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[4\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943910 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[5\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[5\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943910 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[6\] bcdaddsub.vhd(26) " "Inferred latch for \"d3\[6\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943911 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[0\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943911 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[1\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943911 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[2\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943911 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[3\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943912 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[4\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943913 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[5\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943913 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[6\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943913 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] bcdaddsub.vhd(26) " "Inferred latch for \"b\[7\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943913 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[0\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[0\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943913 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[1\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[1\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943914 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[2\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[2\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943914 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[3\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[3\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943915 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[4\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[4\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943915 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[5\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[5\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943915 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[6\] bcdaddsub.vhd(26) " "Inferred latch for \"d2\[6\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943915 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[0\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[0\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943915 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[1\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[1\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943916 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[2\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[2\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943916 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[3\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[3\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943916 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[4\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[4\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943916 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[5\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[5\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943917 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[6\] bcdaddsub.vhd(26) " "Inferred latch for \"d1\[6\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943917 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[0\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943917 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[1\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943917 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[2\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943917 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[3\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943917 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[4\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943917 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[5\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943917 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[6\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943917 "|bcdaddsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] bcdaddsub.vhd(26) " "Inferred latch for \"a\[7\]\" at bcdaddsub.vhd(26)" {  } { { "bcdaddsub.vhd" "" { Text "C:/Users/allan/Desktop/CPEN 312/Quartus VHDL Files/Lab 2 Part 2 FINAL VHDL/bcdaddsub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837943917 "|bcdaddsub"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549837944910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549837945574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549837945574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549837946021 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549837946021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549837946021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549837946021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549837946061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 10 14:32:26 2019 " "Processing ended: Sun Feb 10 14:32:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549837946061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549837946061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549837946061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549837946061 ""}
