; ---------------- md.0 ----------------  -*- rtl -*-
; ---------- *EK* removed various diffs, see orig-file ------------
; ---------- *EK* this really should be checked by someone competent! ------------
;=;=========== Additional Constraints ===========
;=;    
;=;     e        D_REGS
;=;     a       A_X_REGS
;=;     A       A_Y_REGS
;=;     b       M_X_REGS     
;=;     B       M_Y_REGS
;=;     c       A_R_REGS
;=;     C       M_R_REGS
;=;     d       S_I_REGS
;=;     D       S_R_REGS
;=;     f       S_E_REGS
;=;     h       DNAR_REGS  (all D_REGS except ar)
;=;     j       AXNR_REGS (all A_X_REGS except ar)
;=;     k       AX_F_REGS (ax0, ax1 for holding floating-point)
;=;     l       AY_F_REGS (ay0, ay1 for holding floating-point)
;=;     q       CNTR_REGS (just cntr)
;=;     w       dm i regs
;=;     x       dm m regs
;=;     y       pm i regs
;=;     z       pm m regs
;=;
;=;     I       16-bit immediate
;=;     J       (const_int 1)
;=;     K       14-bit immediate
;=;     N       (const_int -1)
;=;     O       (const_int 0)
;=;
;=;
;=;     Q       dm(imm)
;=;     R       dm(dag1i,m)
;=;     S       dm(dag2i,m)
;=;     T       pm(imm)
;=;     U       pm(dag2i,m)
;=;
;=;
;=;==============================================

(define_attr "type"
	"alu,mac,shift,dmread,pmread,move,misc"
	(const_string "misc"))

(define_insn "abssi2"
  [(set (match_operand:SI 0 "register_operand" "=c")
	(abs:SI (match_operand:SI 1 "register_operand" "a")))]
  ""
  "%0=abs %1;"
  [(set_attr "type" "alu")])


(define_insn "addsi3"
   [(set (match_operand:SI 0 "register_operand" "=c,c,c")
	 (plus:SI (match_operand:SI 1 "register_operand" "a,A,A")
		  (match_operand:SI 2 "register_or_one_operand" "A,J,N")))]
  ""
  "@
   %0=%1+%2;
   %0=%1+1;
   %0=%1-1;"
  [(set_attr "type" "alu")])


	
(define_insn "adddm3"
   [(set (match_operand:DM 0 "register_operand" "=w,*w,y,*y")
	 (plus:DM (match_operand:DM 1 "register_operand" "0,*x,0,*z")
		  (match_operand:DM 2 "register_operand" "x,*0,z,*0")))]
  ""
  "@
   modify(%0,%2);
   modify(%0,%1);
   modify(%0,%2);
   modify(%0,%1);"
  )


(define_insn "addpm3"
   [(set (match_operand:PM 0 "register_operand" "=y,*y")
	 (plus:PM (match_operand:PM 1 "register_operand" "0,*z")
		 (match_operand:PM 2 "register_operand" "z,*0")))]
  ""
  "@
   modify(%0,%2);
   modify(%0,%1);")

(define_insn "subsi3"
   [(set (match_operand:SI 0 "register_operand"            "=c")
	 (minus:SI (match_operand:SI 1 "register_operand"  "a")
		   (match_operand:SI 2 "register_operand"  "A")))]
  ""
  "%0=%1-%2;"
  [(set_attr "type" "alu")])

(define_expand "subdm3"
  [(set (match_operand:DM 0 "register_operand" "")
	(plus:DM (match_operand:DM 1 "register_operand" "")
		 (match_operand:DM 2 "register_operand" "")))]
  ""
  "
{
 rtx temp = gen_reg_rtx(SImode);
 emit_insn(gen_rtx(SET,SImode,temp,gen_rtx(NEG,SImode,gen_rtx(SUBREG,SImode,operands[2],0))));
 operands[2]=gen_rtx(SUBREG,DMmode,temp,0);
}")

(define_expand "subpm3"
  [(set (match_operand:PM 0 "register_operand" "")
	(plus:PM (match_operand:PM 1 "register_operand" "")
		 (match_operand:PM 2 "register_operand" "")))]
  ""
  "
{
 rtx temp = gen_reg_rtx(SImode);
 emit_insn(gen_rtx(SET,SImode,temp,gen_rtx(NEG,SImode,gen_rtx(SUBREG,SImode,operands[2],0))));
 operands[2]=gen_rtx(SUBREG,PMmode,temp,0);
}")


(define_insn "multiply_accumulate"
 [(set (match_operand:SI 0 "register_operand" "=C")
       (plus:SI (match_dup 0)
		(mult:SI (match_operand:SI 1 "register_operand" "b")
			 (match_operand:SI 2 "register_operand" "B"))))
  (clobber (reg 9))
  (clobber (reg 10))]
 ""
 "mr=mr+%1*%2 (ss);"
 [(set_attr "type" "mac")])


(define_insn ""
 [(set (match_operand:SI 0 "register_operand" "=C")
       (plus:SI (mult:SI (match_operand:SI 1 "register_operand" "b")
			 (match_operand:SI 2 "register_operand" "B"))
		(match_dup 0)))
  (clobber (reg 9))
  (clobber (reg 10))]
 ""
 "mr=mr+%1*%2 (ss);"
 [(set_attr "type" "mac")])


(define_insn "mulsi3"
 [(set (match_operand:SI 0 "register_operand" "=C")
		  (mult:SI (match_operand:SI 1 "register_operand" "b")
			   (match_operand:SI 2 "register_operand" "B")))
  (clobber (reg 9))
  (clobber (reg 10))]
 ""
 "mr=%1*%2 (ss);"
 [(set_attr "type" "mac")])



(define_insn "divsi3"
  [(set (match_operand:SI 0 "register_operand" "=&c")                         ;quotient
			(div:SI (match_operand:SI 1 "register_operand" "j")   ;dividend
				(match_operand:SI 2 "register_operand" "a"))) ;divisor
	(clobber (match_dup 1))
	(clobber (reg 2))       ; ay0
	(clobber (reg 3))       ; ay1
	(clobber (reg 14))      ; sr0
	(clobber (reg 15))]     ; sr1
  ""
       "af = pass %2;
	ar=%1 xor af;
	ar=abs %1, %1=ar;
	sr=ashift ar by 1 (lo);
	ar=abs %2, ay1=sr1;
	af=abs %1, ay0=sr0;
	divs ay1,ar;   
	divq ar; divq ar; divq ar;
	divq ar; divq ar; divq ar;
	divq ar; divq ar; divq ar;
	divq ar; divq ar; divq ar;
	divq ar; divq ar; divq ar;
	%0=pass ay0;
	if neg %0=-ay0;")


(define_insn "udivsi3"
  [(set (match_operand:SI 0 "register_operand" "=h")                          ;quotient
			(udiv:SI (match_operand:SI 1 "register_operand" "h")   ;dividend
				 (match_operand:SI 2 "register_operand" "j"))) ;divisor
	(clobber (match_dup 2))
	(clobber (reg 2))       ; ay0
	(clobber (reg 14))      ; sr0
	(clobber (reg 15))      ; sr1
	(clobber (reg 16))]     ; ar
  ""
"*
{
   rtx labels[2];
   labels[0]=gen_label_rtx();
   labels[1]=gen_label_rtx();
   output_asm_insn(\"af=abs %2, ar=%1;\",operands);
   output_asm_insn(\"if pos jump %a1; \",labels);
   output_asm_insn(\"ar=pass 0, %2=%1;\",operands);
   output_asm_insn(\"ar=abs %2, %0=ar;\",operands);
   output_asm_insn(\"if pos jump %a0;\",labels);
   output_asm_insn(\"ar=%2 - af;\",operands);
   output_asm_insn(\"if lt jump %a0;\", labels);
   output_asm_insn(\"%0=1;\",operands);
   output_asm_insn(\"jump %a0;\",labels);
   ASM_OUTPUT_INTERNAL_LABEL (asm_out_file, \"L\", CODE_LABEL_NUMBER (labels[1]));
   output_asm_insn(\"sr=lshift ar by 1 (lo);\",operands);
   output_asm_insn(\"ar=sr1;\",operands);
   output_asm_insn(\"af=pass ar, ay0=sr0;\",operands);
   output_asm_insn(\"divq %2;\",operands);
   output_asm_insn(\"divq %2; divq %2; divq %2;\",operands);
   output_asm_insn(\"divq %2; divq %2; divq %2;\",operands);
   output_asm_insn(\"divq %2; divq %2; divq %2;\",operands);
   output_asm_insn(\"divq %2; divq %2; divq %2;\",operands);
   output_asm_insn(\"divq %2; divq %2; divq %2;\",operands);
   output_asm_insn(\"%0=ay0;\",operands);
   ASM_OUTPUT_INTERNAL_LABEL (asm_out_file, \"L\", CODE_LABEL_NUMBER (labels[0]));
}
   ");

(define_insn "negsi2"
  [(set (match_operand:SI 0 "register_operand" "=c")
	(neg:SI (match_operand:SI 1 "register_operand" "Aa")))]
  ""
  "%0= -%1;"
 [(set_attr "type" "alu")])


(define_insn "andsi3"
  [(set (match_operand:SI 0 "register_operand" "=c")
	(and:SI (match_operand:SI 1 "register_operand" "a")
		(match_operand:SI 2 "register_operand" "A")))]
  ""
  "%0=%1 and %2;"
 [(set_attr "type" "alu")])

(define_insn "iorsi3"
  [(set (match_operand:SI 0 "register_operand" "=c")
	(ior:SI (match_operand:SI 1 "register_operand" "a")
		(match_operand:SI 2 "register_operand" "A")))]
  ""
  "%0=%1 or %2;"
 [(set_attr "type" "alu")])

(define_insn "xorsi3"
  [(set (match_operand:SI 0 "register_operand" "=c")
	(xor:SI (match_operand:SI 1 "register_operand" "a")
		(match_operand:SI 2 "register_operand" "A")))]
  ""
  "%0=%1 xor %2;"
 [(set_attr "type" "alu")])


(define_insn "one_cmplsi2"
  [(set (match_operand:SI 0 "register_operand" "=c")
	(not:SI (match_operand:SI 1 "register_operand" "aA")))]
  ""
  "%0=not %1;"
 [(set_attr "type" "alu")])


(define_insn "tstsi"
  [(set (cc0)           
	(match_operand:SI 0 "register_operand" "aA"))]
  ""
  "af=pass %0;"
 [(set_attr "type" "alu")])

(define_expand "tstdm"
  [(set (cc0)
	(subreg:SI (match_operand:DM 0 "register_operand" "") 0))]
  ""
  "
{
 if(GET_CODE(operands[0])==SUBREG)
    operands[0]=SUBREG_REG(operands[0]);
       
}")

(define_expand "tstpm"
  [(set (cc0)
	(subreg:SI (match_operand:PM 0 "register_operand" "") 0))]
  ""
  "
{
 if(GET_CODE(operands[0])==SUBREG)
    operands[0]=SUBREG_REG(operands[0]);
       
}")

(define_insn "cmpsi"
  [(set (cc0)
	(compare (match_operand:SI 0 "register_operand" "a")
		 (match_operand:SI 1 "register_operand" "A")))]
  ""
  "af=%0-%1;"
 [(set_attr "type" "alu")])


(define_expand "cmpdm"
  [(set (cc0)
	(compare (subreg:SI (match_operand:DM 0 "register_operand" "") 0)
		 (subreg:SI (match_operand:DM 1 "register_operand" "") 0)))]
  ""
  "
{
 if(GET_CODE(operands[0])==SUBREG)
    operands[0]=SUBREG_REG(operands[0]);
 if(GET_CODE(operands[1])==SUBREG)
    operands[0]=SUBREG_REG(operands[0]);
}")


(define_expand "cmppm"
  [(set (cc0)
	(compare (subreg:SI (match_operand:PM 0 "register_operand" "") 0)
		 (subreg:SI (match_operand:PM 1 "register_operand" "") 0)))]
  ""
  "
{
 if(GET_CODE(operands[0])==SUBREG)
    operands[0]=SUBREG_REG(operands[0]);
 if(GET_CODE(operands[1])==SUBREG)
    operands[0]=SUBREG_REG(operands[0]);
}")


(define_expand "beq"
  [(set (pc)
	(if_then_else (eq (cc0)
			  (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")

(define_expand "bne"
  [(set (pc)
	(if_then_else (ne (cc0)
			  (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")

(define_expand "bgt"
  [(set (pc)
	(if_then_else (gt (cc0)
			  (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")
;
(define_expand "bgtu"
  [(set (pc)
	(if_then_else (gtu (cc0)
			   (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")

(define_expand "blt"
  [(set (pc)
	(if_then_else (lt (cc0)
			  (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")

;
(define_expand "bltu"
  [(set (pc)
	(if_then_else (ltu (cc0)
			   (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")

(define_expand "bge"
  [(set (pc)
	(if_then_else (ge (cc0)
			  (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")
;
(define_expand "bgeu"
  [(set (pc)
	(if_then_else (geu (cc0)
			   (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")

(define_expand "ble"
  [(set (pc)
	(if_then_else (le (cc0)
			  (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")

(define_expand "bleu"
  [(set (pc)
	(if_then_else (leu (cc0)
			   (const_int 0))
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "")



(define_insn "nop"
  [(const_int 0)]
  ""
  "nop;")

(define_insn "ashlsi3"
  [(set (match_operand:SI 0 "register_operand" "=D,D")
		   (ashift:SI (match_operand:SI 1 "register_operand" "d,d")
			      (match_operand:SI 2 "general_operand" "f,K")))
   (clobber (reg 15))]
""
"@
  sr=ashift %1 (hi);
  sr=ashift %1 by %2 (hi);"
 [(set_attr "type" "shift,misc")])

(define_expand "ashrsi3"
  [(set (match_dup 3)
	(neg:SI (match_operand:SI 2 "register_operand" "")))
   (parallel [(set (match_operand:SI 0 "register_operand" "")
		   (ashift:SI (match_operand:SI 1 "register_operand" "")
			      (match_dup 3 )))
	      (clobber (reg 15))])]
  ""
  "
{
   operands[3]=gen_reg_rtx(SImode);
/*
   if( GET_CODE(operands[2]) == CONST_INT )
	{
	operands[3] = gen_rtx(CONST_INT, SImode, -INTVAL(operands[2]));
	emit_insn(gen_rtx(SET,DImode,operands[3],gen_rtx(ASHIFT,DImode,operands[1],operands[4])));
	emit_insn(gen_rtx(SET,SImode,operands[0],gen_rtx(SUBREG,SImode,operands[3],0)));
	DONE;
	}
   operands[4]=gen_reg_rtx(SImode);
*/
}")

(define_insn "lshlsi3"
  [(set (match_operand:SI 0 "register_operand" "D,D")
	(lshift:SI (match_operand:SI 1 "register_operand" "d,d")
		   (match_operand:SI 2 "general_operand" "f,K")))
   (clobber (reg 15))]
 ""
 "@
  sr=lshift %1 (hi);
  sr=lshift %1 by %2 (hi);"
 [(set_attr "type" "shift,misc")])


(define_expand "lshrsi3"
  [(set (match_dup 3)
	(neg:SI (match_operand:SI 2 "register_operand" "")))
  (parallel [(set (match_operand:SI 0 "register_operand" "")
		  (ashift:SI (match_operand:SI 1 "register_operand" "")
			     (match_dup 3 )))
	     (clobber (reg 15))])]
  ""
  "
{
   operands[3]=gen_reg_rtx(SImode);
/*
   if( GET_CODE(operands[2]) == CONST_INT )
	{
	operands[3] = gen_rtx(CONST_INT, SImode, -INTVAL(operands[2]));
	emit_insn(gen_rtx(SET,DImode,operands[3],gen_rtx(ASHIFT,DImode,operands[1],operands[4])));
	emit_insn(gen_rtx(SET,SImode,operands[0],gen_rtx(SUBREG,SImode,operands[3],0)));
	DONE;
	}
   operands[4]=gen_reg_rtx(SImode);
*/
}")


(define_insn ""                       
  [(set (match_operand:SI 0 "general_operand"
			  "=e,e,    e,qRSU, q,Q,qRSU, e") 
	(match_operand:SI 1 "general_operand"
			  " R,U,Seq*r,   e,*r,e,   i,Qi"))] 
  ""
  "%0=%O1;"
  [(set_attr "type" "dmread,pmread,move,move,move,misc,misc,misc")])

(define_expand "movsi"
  [(set (match_operand:SI 0 "general_operand" "") 
	(match_operand:SI 1 "general_operand" ""))] 
  ""
  "
{
   if(GET_CODE(operands[0])==MEM && GET_CODE(operands[1])==MEM)
     {  
	rtx new;
	emit_insn(gen_rtx(SET, SImode,
			new=gen_reg_rtx(SImode),
			operands[1]));
	emit_insn(gen_rtx(SET, SImode,
			operands[0],
			new));
	DONE;
     }
  else if(GET_CODE(operands[0])==MEM && CONSTANT_P(operands[1]))
    {
      operands[1] = force_reg(SImode,operands[1]);
    }
}")

(define_insn "movstrictsi"                            
  [(set (strict_low_part
	 (match_operand:SI 0 "general_operand"
			   "=e,e,    e,qRSU, q,Q,qRSU, e"))
	 (match_operand:SI 1 "general_operand"
			   " R,U,Seq*r,   e,*r,e,   i,Qi"))]

  ""
  "%0=%O1;"
  [(set_attr "type" "dmread,pmread,move,move,move,misc,misc,misc")])

(define_expand "movdm"                        
  [(set (match_operand:DM 0 "general_operand" "") 
	(match_operand:DM 1 "general_operand" ""))] 
  ""
  "
{
   if(GET_CODE(operands[0])==MEM && GET_CODE(operands[1])==MEM)
     {  
	rtx new;
	emit_insn(gen_rtx(SET, DMmode,
			new=gen_reg_rtx(DMmode),
			operands[1]));
	emit_insn(gen_rtx(SET, DMmode,
			operands[0],
			new));
	DONE;
     }
  else if(GET_CODE(operands[0])==MEM && CONSTANT_P(operands[1]))
    {
      operands[1] = force_reg(DMmode,operands[1]);
    }
  else if(GET_CODE(operands[1])==CONST_INT)
    {
      operands[1]=gen_rtx(CONST,DMmode,operands[1]);
    }
}")

(define_expand "movpm"
  [(set (match_operand:PM 0 "general_operand" "") 
	(match_operand:PM 1 "general_operand" ""))] 
  ""
  "
{
   if(GET_CODE(operands[0])==MEM && GET_CODE(operands[1])==MEM)
     {  
	rtx new;
	emit_insn(gen_rtx(SET, PMmode,
			new=gen_reg_rtx(DMmode),
			operands[1]));
	emit_insn(gen_rtx(SET, PMmode,
			operands[0],
			new));
	DONE;
     }
  else if(GET_CODE(operands[0])==MEM && CONSTANT_P(operands[1]))
    {
      operands[1] = force_reg(PMmode,operands[1]);
    }
  else if(GET_CODE(operands[1])==CONST_INT)
    {
      operands[1]=gen_rtx(CONST,PMmode,operands[1]);
    }

}")

(define_insn ""
  [(set (match_operand:DM 0 "general_operand" "=e,e,r,RSU,e, Q, r,RSU") 
	(match_operand:DM 1 "general_operand" " R,U,r,  e,S, r,Qi,  i"))] 
  ""
  "%0=%O1;"
 [(set_attr "type" "dmread,pmread,move,move,move,misc,misc,misc")])

(define_insn ""
  [(set (match_operand:PM 0 "general_operand" "=e,e,r,RSU,e, Q, r,RSU")
	(match_operand:PM 1 "general_operand" " R,U,r,  e,S, r,Qi,  i"))]
  ""
  "%0=%O1;"
 [(set_attr "type" "dmread,pmread,move,move,move,misc,misc,misc")])


(define_expand "truncsidm2"
  [(set (match_operand:DM 0 "general_operand" "")
	(subreg:DM (match_operand:SI 1 "general_operand" "") 0))]
 ""
 "
{
  rtx op1 = operands[1];
  switch(GET_CODE(op1)) 
    {
    case MEM:
    case CONST: 
      {
	rtx new = copy_rtx(operands[1]);
	GET_MODE(new) = DMmode;
	emit_move_insn(operands[0], new);
      }
      DONE;
    case SUBREG:
      if(GET_MODE(SUBREG_REG(operands[1]))==DMmode)
	operands[1]=SUBREG_REG(operands[1]);
      else
	{
	  operands[1] = copy_rtx(operands[1]);
	  GET_MODE(operands[1]) = DMmode;
	}
      break;
    default:
      operands[1] = force_reg(SImode, operands[1]);
    }
}")

(define_expand "truncsipm2"
  [(set (match_operand:PM 0 "general_operand" "")
	(subreg:PM (match_operand:SI 1 "general_operand" "") 0))]
  ""
 "
{
  rtx op1 = operands[1];
  switch(GET_CODE(op1)) 
    {
    case MEM:
    case CONST: 
      {
	rtx new = copy_rtx(operands[1]);
	GET_MODE(new) = PMmode;
	emit_move_insn(operands[0], new);
      }
      DONE;
      break;
    case SUBREG:
      if(GET_MODE(SUBREG_REG(operands[1]))==PMmode)
	operands[1]=SUBREG_REG(operands[1]);
      else
	{
	  operands[1] = copy_rtx(operands[1]);
	  GET_MODE(operands[1]) = PMmode;
	}
      break;
    default:
      operands[1] = force_reg(SImode, operands[1]);
    }
}")

(define_expand "extenddmsi"
  [(set (match_operand:SI 0 "register_operand" "")
	(subreg:SI (match_operand:DM 1 "general_operand" "") 0))]
  ""
  "
 {
   switch(GET_CODE(operands[1])) 
     {
     case MEM:
     case CONST: 
       {
	rtx new = copy_rtx(operands[1]);
	GET_MODE(new) = SImode;
	emit_move_insn(operands[0], new);
       }
       DONE;
       break;
     default:
       operands[1] = force_reg(DMmode, operands[1]);
     }
   }")


(define_expand "extendpmsi"
  [(set (match_operand:SI 0 "general_operand" "")
	(subreg:SI (match_operand:PM 1 "general_operand" "") 0))]
  ""
  "
 {
   switch(GET_CODE(operands[1])) 
     {
     case MEM:
     case CONST: 
       {
	rtx new = copy_rtx(operands[1]);
	GET_MODE(new) = SImode;
	emit_move_insn(operands[0], new);
       }
       DONE;
       break;
     default:
       operands[1] = force_reg(PMmode, operands[1]);
     }
   }")


(define_expand "movdi"
  [(set (match_operand:DI 0 "general_operand" "")
	(match_operand:DI 1 "general_operand" ""))]
  ""
  "
{
  expand_double_move(operands[0], operands[1]);
  DONE;
}")

(define_expand "movsf"
  [(set (match_operand:SF 0 "general_operand" "")
	(match_operand:SF 1 "general_operand" ""))]
  ""
  "
{
  expand_double_move(operands[0], operands[1]);
  DONE;
}")


(define_expand "reload_indm"
  [(set (match_operand:DM 0 "always_true" "=r")
	(match_operand:DM 1 "dm_incoming_reload" ""))
   (clobber (match_operand:DM 2 "always_true" "=&y"))]
 ""
 "
{
  sec_reload_in(operands[0], operands[1], operands[2], DMmode);
  DONE;
  }")
	
(define_expand "reload_inpm"
  [(set (match_operand:PM 0 "always_true" "=r")
	(match_operand:PM 1 "pm_incoming_reload" ""))
   (clobber (match_operand:PM 2 "always_true" "=&y"))]
 ""
 "
{
  sec_reload_in(operands[0], operands[1], operands[2], PMmode);
  DONE;
  }")


(define_expand "reload_outdm"
  [(set (match_operand:DM 0 "dm_outcoming_reload" "")
	(match_operand:DM 1 "always_true" "r"))
   (clobber (match_operand:DM 2 "always_true" "=&y"))]
 ""
 "
{
  sec_reload_out(operands[0], operands[1], operands[2], DMmode);
  DONE;
  }")

(define_expand "reload_outpm"
  [(set (match_operand:PM 0 "pm_outcoming_reload" "")
	(match_operand:PM 1 "always_true" "r"))
   (clobber (match_operand:PM 2 "always_true" "=&y"))]
 ""
 "
{
  sec_reload_out(operands[0], operands[1], operands[2], PMmode);
  DONE;
  }")


(define_insn ""
  [(unspec_volatile [(match_operand:SI 0 "general_operand" "q") ;; loop counter
		     (match_operand 1 "" "")    ;; start label
		     (match_operand 2 "" "")    ;; end label
		     (match_operand 3 "immediate_operand" "i")] ;; depth
		     3)]
   ""
   "*
      if (GET_CODE (PREV_INSN (insn)) != CODE_LABEL)
	{
	   rtx pattern = PATTERN (PREV_INSN (insn));
	   if (GET_CODE (pattern) != SET
	       || XEXP (pattern, 0) != operands[0])
	     abort();
	}
      if (empty_doloop_p(insn)) 
	 return \" !!! Empty loop !! \";
      else
	 return \"do %a2-1 until ce; !! (depth %3)\";
   "
   [(set_attr "type" "misc")])


(define_insn ""
  [(set (cc0)
	 (unspec_volatile [(match_operand 0 "" "")] 4))]
   ""
   "*
	if (tight_doloop_end_p(insn))
	   return \"nop; !! Padded End of Loop\";
	else if (continued_doloop_p(insn))    
	   return \"nop; !! End of Continued Loop\";
	else 
	   return \"! End of Doloop\";
   ")

	
(define_insn ""
  [(set (pc)
	(if_then_else
	 (match_operator 0 "comparison_operator"
			 [(match_operand 1 "doloop_cc0_p" "")
			  (const_int 0)])
	 (label_ref (match_operand 0 "" ""))
	 (pc)))]
  "doloop_jump_p(insn)"
  "*
	if (tight_doloop_end_p(insn))
	  return \" nop; !! Tight Loop Jump Was Here \";
	if (continued_doloop_p(insn))
	  return \" nop; !! Continued Loop Jump Was Here \";
	else
	  return \"      !!  Loop Jump Was Here \";
	")

;; Define both directions of branch and return.

(define_insn ""
  [(set (pc)
	(if_then_else (match_operator 1 "comparison_operator"
				      [(cc0) (const_int 0)])
		      (label_ref (match_operand 0 "" ""))
		      (pc)))]
  ""
  "if %j1 jump %a0;")


(define_insn ""
  [(set (pc)
	(if_then_else (match_operator 1 "comparison_operator"
				[(cc0) (const_int 0)])
		      (pc)
		      (label_ref (match_operand 0 "" ""))))]
  ""
  "if %J1 jump %a0;")


(define_insn "jump"
  [(set (pc)
	(label_ref (match_operand 0 "" "")))]
  ""
  "jump %a0;")


(define_insn "tablejump"
 [(set (pc) 
	(match_operand:PM 0 "register_operand" "y"))
   (use (label_ref (match_operand 1 "" "")))]
  ""
  "jump (%0);")


(define_insn "indirect_jump"
  [(set (pc) 
	(match_operand:PM 0 "register_operand" "y"))]
  ""
  "jump (%0);")


(define_expand "call"
  [(call (match_operand:PM 0 "general_operand" "")
	 (match_operand:SI 1 "general_operand" ""))]
  ""
  "")

(define_insn ""
  [(call (mem (match_operand:PM 0 "call_operand" ""))
	 (match_operand:SI 1 "general_operand" "g"))]
  ""
  "call %A0;")

(define_insn ""
  [(call (mem (match_operand:PM 0 "register_operand" "y"))
	 (match_operand:SI 1 "general_operand" "g"))]
  ""
  "call (%0);")

(define_expand "call_value"
  [(set (match_operand 0 "register_operand" "")
	(call (match_operand:PM 1 "general_operand" "")
	      (match_operand:SI 2 "general_operand" "")))]
  ""
  "")

(define_insn ""
  [(set (match_operand 0 "register_operand" "=e")
	(call (mem (match_operand:PM 1 "call_operand" ""))
	      (match_operand:SI 2 "general_operand" "g")))]
  ""
  "call %A1;")

(define_insn ""
  [(set (match_operand 0 "register_operand" "=e")
	(call (mem (match_operand:PM 1 "register_operand" "y"))
	      (match_operand:SI 2 "general_operand" "g")))]
  ""
  "call (%1); ")

(define_expand "truncdmpm2"
  [(set (match_operand:PM 0 "general_operand" "")
	(subreg:PM (match_operand:DM 1 "general_operand" "") 0))]
  ""
 "{
     rtx op1 = operands[1];


     switch(GET_CODE(op1)) 
       {
	case MEM:
	case CONST: 
	  {
	  rtx new = copy_rtx(operands[1]);
	  GET_MODE(new) = PMmode;
	  emit_move_insn(operands[0], new);
       }
       DONE;
       break;
     default:
       operands[1] = force_reg(DMmode, operands[1]);
    }
  }"
)

(define_expand "extendpmdm"
  [(set (match_operand:DM 0 "general_operand" "")
	(subreg:DM (match_operand:PM 1 "general_operand" "") 0))]
  ""
  "{
     rtx op1 = operands[1];

     switch(GET_CODE(op1)) 
	{
	case MEM:
	case CONST: 
	  {
	  rtx new = copy_rtx(operands[1]);
	  GET_MODE(new) = DMmode;
	  emit_move_insn(operands[0], new);
	  }
       DONE;
       break;
     default:
       operands[1] = force_reg(PMmode, operands[1]);
    }
  }"
)

;; *EK* removed for now
;; *EK* should surely be reinstated, but where is
;; *EK* peep_parallelizaable_3,
;; *EK* peep_parallelizaable_2,
;; *EK* and dump_parallel
;;
;; (define_peephole     ;;; Any 3 insns
;;   [(match_operand 0 "" "")
;;    (match_operand 1 "" "")
;;    (match_operand 2 "" "")]
;;   "peep_parallelizeable_3(1)"
;;   "*
;;   {
;;     dump_parallel(3);
;;     return (\"!!PRLL-3 \");
;;   }"
;; )
;;
;; (define_peephole     ;;; Any 2 insns
;;   [(match_operand 0 "" "")
;;    (match_operand 1 "" "")]
;;   "peep_parallelizeable_2(1)"
;;   "*
;;   {
;;     dump_parallel(2);
;;     return (\"!!PRLL-2 \");
;;   }"
;; )

