// Seed: 2470300868
module module_0 #(
    parameter id_1 = 32'd2,
    parameter id_3 = 32'd81
);
  logic _id_1;
  assign id_1 = id_1;
  wire id_2;
  logic [-1 : id_1] _id_3;
  ;
  always @(posedge -1'd0);
  wire [1 : id_3] id_4;
  wire id_5;
  wire id_6;
  logic [7:0] id_7, id_8, id_9, id_10;
  logic id_11;
  ;
  always id_9[(1)] <= -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd3
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  logic [id_2 : id_2] id_11;
endmodule
