#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ffe120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fd4f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1fff420 .functor NOT 1, L_0x202b2a0, C4<0>, C4<0>, C4<0>;
L_0x202b030 .functor XOR 1, L_0x202aef0, L_0x202af90, C4<0>, C4<0>;
L_0x202b190 .functor XOR 1, L_0x202b030, L_0x202b0f0, C4<0>, C4<0>;
v0x2026050_0 .net *"_ivl_10", 0 0, L_0x202b0f0;  1 drivers
v0x2026150_0 .net *"_ivl_12", 0 0, L_0x202b190;  1 drivers
v0x2026230_0 .net *"_ivl_2", 0 0, L_0x2028bf0;  1 drivers
v0x20262f0_0 .net *"_ivl_4", 0 0, L_0x202aef0;  1 drivers
v0x20263d0_0 .net *"_ivl_6", 0 0, L_0x202af90;  1 drivers
v0x2026500_0 .net *"_ivl_8", 0 0, L_0x202b030;  1 drivers
v0x20265e0_0 .net "a", 0 0, v0x20228b0_0;  1 drivers
v0x2026680_0 .net "b", 0 0, v0x2022950_0;  1 drivers
v0x2026720_0 .net "c", 0 0, v0x20229f0_0;  1 drivers
v0x20267c0_0 .var "clk", 0 0;
v0x2026860_0 .net "d", 0 0, v0x2022b60_0;  1 drivers
v0x2026900_0 .net "out_dut", 0 0, L_0x202ac20;  1 drivers
v0x20269a0_0 .net "out_ref", 0 0, L_0x2027860;  1 drivers
v0x2026a40_0 .var/2u "stats1", 159 0;
v0x2026ae0_0 .var/2u "strobe", 0 0;
v0x2026b80_0 .net "tb_match", 0 0, L_0x202b2a0;  1 drivers
v0x2026c40_0 .net "tb_mismatch", 0 0, L_0x1fff420;  1 drivers
v0x2026d00_0 .net "wavedrom_enable", 0 0, v0x2022c50_0;  1 drivers
v0x2026da0_0 .net "wavedrom_title", 511 0, v0x2022cf0_0;  1 drivers
L_0x2028bf0 .concat [ 1 0 0 0], L_0x2027860;
L_0x202aef0 .concat [ 1 0 0 0], L_0x2027860;
L_0x202af90 .concat [ 1 0 0 0], L_0x202ac20;
L_0x202b0f0 .concat [ 1 0 0 0], L_0x2027860;
L_0x202b2a0 .cmp/eeq 1, L_0x2028bf0, L_0x202b190;
S_0x1fd8e50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1fd4f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1fef6c0 .functor NOT 1, v0x20229f0_0, C4<0>, C4<0>, C4<0>;
L_0x1fffce0 .functor NOT 1, v0x2022950_0, C4<0>, C4<0>, C4<0>;
L_0x2026fb0 .functor AND 1, L_0x1fef6c0, L_0x1fffce0, C4<1>, C4<1>;
L_0x2027050 .functor NOT 1, v0x2022b60_0, C4<0>, C4<0>, C4<0>;
L_0x2027180 .functor NOT 1, v0x20228b0_0, C4<0>, C4<0>, C4<0>;
L_0x2027280 .functor AND 1, L_0x2027050, L_0x2027180, C4<1>, C4<1>;
L_0x2027360 .functor OR 1, L_0x2026fb0, L_0x2027280, C4<0>, C4<0>;
L_0x2027420 .functor AND 1, v0x20228b0_0, v0x20229f0_0, C4<1>, C4<1>;
L_0x20274e0 .functor AND 1, L_0x2027420, v0x2022b60_0, C4<1>, C4<1>;
L_0x20275a0 .functor OR 1, L_0x2027360, L_0x20274e0, C4<0>, C4<0>;
L_0x2027710 .functor AND 1, v0x2022950_0, v0x20229f0_0, C4<1>, C4<1>;
L_0x2027780 .functor AND 1, L_0x2027710, v0x2022b60_0, C4<1>, C4<1>;
L_0x2027860 .functor OR 1, L_0x20275a0, L_0x2027780, C4<0>, C4<0>;
v0x1fff690_0 .net *"_ivl_0", 0 0, L_0x1fef6c0;  1 drivers
v0x1fff730_0 .net *"_ivl_10", 0 0, L_0x2027280;  1 drivers
v0x20210a0_0 .net *"_ivl_12", 0 0, L_0x2027360;  1 drivers
v0x2021160_0 .net *"_ivl_14", 0 0, L_0x2027420;  1 drivers
v0x2021240_0 .net *"_ivl_16", 0 0, L_0x20274e0;  1 drivers
v0x2021370_0 .net *"_ivl_18", 0 0, L_0x20275a0;  1 drivers
v0x2021450_0 .net *"_ivl_2", 0 0, L_0x1fffce0;  1 drivers
v0x2021530_0 .net *"_ivl_20", 0 0, L_0x2027710;  1 drivers
v0x2021610_0 .net *"_ivl_22", 0 0, L_0x2027780;  1 drivers
v0x20216f0_0 .net *"_ivl_4", 0 0, L_0x2026fb0;  1 drivers
v0x20217d0_0 .net *"_ivl_6", 0 0, L_0x2027050;  1 drivers
v0x20218b0_0 .net *"_ivl_8", 0 0, L_0x2027180;  1 drivers
v0x2021990_0 .net "a", 0 0, v0x20228b0_0;  alias, 1 drivers
v0x2021a50_0 .net "b", 0 0, v0x2022950_0;  alias, 1 drivers
v0x2021b10_0 .net "c", 0 0, v0x20229f0_0;  alias, 1 drivers
v0x2021bd0_0 .net "d", 0 0, v0x2022b60_0;  alias, 1 drivers
v0x2021c90_0 .net "out", 0 0, L_0x2027860;  alias, 1 drivers
S_0x2021df0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1fd4f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x20228b0_0 .var "a", 0 0;
v0x2022950_0 .var "b", 0 0;
v0x20229f0_0 .var "c", 0 0;
v0x2022ac0_0 .net "clk", 0 0, v0x20267c0_0;  1 drivers
v0x2022b60_0 .var "d", 0 0;
v0x2022c50_0 .var "wavedrom_enable", 0 0;
v0x2022cf0_0 .var "wavedrom_title", 511 0;
S_0x2022090 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x2021df0;
 .timescale -12 -12;
v0x20222f0_0 .var/2s "count", 31 0;
E_0x1fe9a50/0 .event negedge, v0x2022ac0_0;
E_0x1fe9a50/1 .event posedge, v0x2022ac0_0;
E_0x1fe9a50 .event/or E_0x1fe9a50/0, E_0x1fe9a50/1;
E_0x1fe9ca0 .event negedge, v0x2022ac0_0;
E_0x1fd19f0 .event posedge, v0x2022ac0_0;
S_0x20223f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2021df0;
 .timescale -12 -12;
v0x20225f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20226d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2021df0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2022e50 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1fd4f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x20279c0 .functor NOT 1, v0x2022950_0, C4<0>, C4<0>, C4<0>;
L_0x2027a30 .functor AND 1, v0x20228b0_0, L_0x20279c0, C4<1>, C4<1>;
L_0x2027b10 .functor NOT 1, v0x20229f0_0, C4<0>, C4<0>, C4<0>;
L_0x2027b80 .functor AND 1, L_0x2027a30, L_0x2027b10, C4<1>, C4<1>;
L_0x2027cc0 .functor NOT 1, v0x2022b60_0, C4<0>, C4<0>, C4<0>;
L_0x2027d30 .functor AND 1, L_0x2027b80, L_0x2027cc0, C4<1>, C4<1>;
L_0x2027e80 .functor NOT 1, v0x2022950_0, C4<0>, C4<0>, C4<0>;
L_0x2027ef0 .functor AND 1, v0x20228b0_0, L_0x2027e80, C4<1>, C4<1>;
L_0x2028000 .functor AND 1, L_0x2027ef0, v0x20229f0_0, C4<1>, C4<1>;
L_0x20281d0 .functor NOT 1, v0x2022b60_0, C4<0>, C4<0>, C4<0>;
L_0x20283b0 .functor AND 1, L_0x2028000, L_0x20281d0, C4<1>, C4<1>;
L_0x2028470 .functor NOT 1, v0x20228b0_0, C4<0>, C4<0>, C4<0>;
L_0x2028660 .functor AND 1, L_0x2028470, v0x2022950_0, C4<1>, C4<1>;
L_0x2028830 .functor AND 1, L_0x2028660, v0x20229f0_0, C4<1>, C4<1>;
L_0x20285f0 .functor NOT 1, v0x2022b60_0, C4<0>, C4<0>, C4<0>;
L_0x2028970 .functor AND 1, L_0x2028830, L_0x20285f0, C4<1>, C4<1>;
L_0x2028b10 .functor AND 1, v0x20228b0_0, v0x2022950_0, C4<1>, C4<1>;
L_0x2028b80 .functor NOT 1, v0x20229f0_0, C4<0>, C4<0>, C4<0>;
L_0x2028c90 .functor AND 1, L_0x2028b10, L_0x2028b80, C4<1>, C4<1>;
L_0x2028da0 .functor AND 1, L_0x2028c90, v0x2022b60_0, C4<1>, C4<1>;
L_0x2028f10 .functor AND 1, v0x20228b0_0, v0x2022950_0, C4<1>, C4<1>;
L_0x2028f80 .functor AND 1, L_0x2028f10, v0x20229f0_0, C4<1>, C4<1>;
L_0x2029100 .functor AND 1, L_0x2028f80, v0x2022b60_0, C4<1>, C4<1>;
L_0x20291c0 .functor NOT 1, v0x20228b0_0, C4<0>, C4<0>, C4<0>;
L_0x2029300 .functor AND 1, L_0x20291c0, v0x2022950_0, C4<1>, C4<1>;
L_0x20293c0 .functor AND 1, L_0x2029300, v0x20229f0_0, C4<1>, C4<1>;
L_0x2029560 .functor NOT 1, v0x2022b60_0, C4<0>, C4<0>, C4<0>;
L_0x20295d0 .functor AND 1, L_0x20293c0, L_0x2029560, C4<1>, C4<1>;
L_0x2029800 .functor NOT 1, v0x2022950_0, C4<0>, C4<0>, C4<0>;
L_0x2029870 .functor AND 1, v0x20228b0_0, L_0x2029800, C4<1>, C4<1>;
L_0x2029a30 .functor AND 1, L_0x2029870, v0x20229f0_0, C4<1>, C4<1>;
L_0x2029af0 .functor AND 1, L_0x2029a30, v0x2022b60_0, C4<1>, C4<1>;
L_0x2029cc0 .functor NOT 1, v0x20228b0_0, C4<0>, C4<0>, C4<0>;
L_0x2029d30 .functor NOT 1, v0x2022950_0, C4<0>, C4<0>, C4<0>;
L_0x2029ef0 .functor AND 1, L_0x2029cc0, L_0x2029d30, C4<1>, C4<1>;
L_0x202a030 .functor AND 1, L_0x2029ef0, v0x20229f0_0, C4<1>, C4<1>;
L_0x202a220 .functor AND 1, L_0x202a030, v0x2022b60_0, C4<1>, C4<1>;
L_0x202a2e0 .functor OR 1, L_0x2027d30, L_0x20283b0, C4<0>, C4<0>;
L_0x202a0f0 .functor OR 1, L_0x202a2e0, L_0x2028970, C4<0>, C4<0>;
L_0x202a530 .functor OR 1, L_0x202a0f0, L_0x2028da0, C4<0>, C4<0>;
L_0x202a790 .functor OR 1, L_0x202a530, L_0x2029100, C4<0>, C4<0>;
L_0x202a8a0 .functor OR 1, L_0x202a790, L_0x20295d0, C4<0>, C4<0>;
L_0x202ab10 .functor OR 1, L_0x202a8a0, L_0x2029af0, C4<0>, C4<0>;
L_0x202ac20 .functor OR 1, L_0x202ab10, L_0x202a220, C4<0>, C4<0>;
v0x2023140_0 .net *"_ivl_0", 0 0, L_0x20279c0;  1 drivers
v0x2023220_0 .net *"_ivl_12", 0 0, L_0x2027e80;  1 drivers
v0x2023300_0 .net *"_ivl_14", 0 0, L_0x2027ef0;  1 drivers
v0x20233f0_0 .net *"_ivl_16", 0 0, L_0x2028000;  1 drivers
v0x20234d0_0 .net *"_ivl_18", 0 0, L_0x20281d0;  1 drivers
v0x2023600_0 .net *"_ivl_2", 0 0, L_0x2027a30;  1 drivers
v0x20236e0_0 .net *"_ivl_22", 0 0, L_0x2028470;  1 drivers
v0x20237c0_0 .net *"_ivl_24", 0 0, L_0x2028660;  1 drivers
v0x20238a0_0 .net *"_ivl_26", 0 0, L_0x2028830;  1 drivers
v0x2023980_0 .net *"_ivl_28", 0 0, L_0x20285f0;  1 drivers
v0x2023a60_0 .net *"_ivl_32", 0 0, L_0x2028b10;  1 drivers
v0x2023b40_0 .net *"_ivl_34", 0 0, L_0x2028b80;  1 drivers
v0x2023c20_0 .net *"_ivl_36", 0 0, L_0x2028c90;  1 drivers
v0x2023d00_0 .net *"_ivl_4", 0 0, L_0x2027b10;  1 drivers
v0x2023de0_0 .net *"_ivl_40", 0 0, L_0x2028f10;  1 drivers
v0x2023ec0_0 .net *"_ivl_42", 0 0, L_0x2028f80;  1 drivers
v0x2023fa0_0 .net *"_ivl_46", 0 0, L_0x20291c0;  1 drivers
v0x2024190_0 .net *"_ivl_48", 0 0, L_0x2029300;  1 drivers
v0x2024270_0 .net *"_ivl_50", 0 0, L_0x20293c0;  1 drivers
v0x2024350_0 .net *"_ivl_52", 0 0, L_0x2029560;  1 drivers
v0x2024430_0 .net *"_ivl_56", 0 0, L_0x2029800;  1 drivers
v0x2024510_0 .net *"_ivl_58", 0 0, L_0x2029870;  1 drivers
v0x20245f0_0 .net *"_ivl_6", 0 0, L_0x2027b80;  1 drivers
v0x20246d0_0 .net *"_ivl_60", 0 0, L_0x2029a30;  1 drivers
v0x20247b0_0 .net *"_ivl_64", 0 0, L_0x2029cc0;  1 drivers
v0x2024890_0 .net *"_ivl_66", 0 0, L_0x2029d30;  1 drivers
v0x2024970_0 .net *"_ivl_68", 0 0, L_0x2029ef0;  1 drivers
v0x2024a50_0 .net *"_ivl_70", 0 0, L_0x202a030;  1 drivers
v0x2024b30_0 .net *"_ivl_74", 0 0, L_0x202a2e0;  1 drivers
v0x2024c10_0 .net *"_ivl_76", 0 0, L_0x202a0f0;  1 drivers
v0x2024cf0_0 .net *"_ivl_78", 0 0, L_0x202a530;  1 drivers
v0x2024dd0_0 .net *"_ivl_8", 0 0, L_0x2027cc0;  1 drivers
v0x2024eb0_0 .net *"_ivl_80", 0 0, L_0x202a790;  1 drivers
v0x20251a0_0 .net *"_ivl_82", 0 0, L_0x202a8a0;  1 drivers
v0x2025280_0 .net *"_ivl_84", 0 0, L_0x202ab10;  1 drivers
v0x2025360_0 .net "a", 0 0, v0x20228b0_0;  alias, 1 drivers
v0x2025400_0 .net "b", 0 0, v0x2022950_0;  alias, 1 drivers
v0x20254f0_0 .net "c", 0 0, v0x20229f0_0;  alias, 1 drivers
v0x20255e0_0 .net "d", 0 0, v0x2022b60_0;  alias, 1 drivers
v0x20256d0_0 .net "out", 0 0, L_0x202ac20;  alias, 1 drivers
v0x2025790_0 .net "w1", 0 0, L_0x2027d30;  1 drivers
v0x2025850_0 .net "w2", 0 0, L_0x20283b0;  1 drivers
v0x2025910_0 .net "w3", 0 0, L_0x2028970;  1 drivers
v0x20259d0_0 .net "w4", 0 0, L_0x2028da0;  1 drivers
v0x2025a90_0 .net "w5", 0 0, L_0x2029100;  1 drivers
v0x2025b50_0 .net "w6", 0 0, L_0x20295d0;  1 drivers
v0x2025c10_0 .net "w7", 0 0, L_0x2029af0;  1 drivers
v0x2025cd0_0 .net "w8", 0 0, L_0x202a220;  1 drivers
S_0x2025e30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1fd4f20;
 .timescale -12 -12;
E_0x1fe97f0 .event anyedge, v0x2026ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2026ae0_0;
    %nor/r;
    %assign/vec4 v0x2026ae0_0, 0;
    %wait E_0x1fe97f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2021df0;
T_3 ;
    %fork t_1, S_0x2022090;
    %jmp t_0;
    .scope S_0x2022090;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20222f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2022b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20229f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2022950_0, 0;
    %assign/vec4 v0x20228b0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd19f0;
    %load/vec4 v0x20222f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x20222f0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2022b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20229f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2022950_0, 0;
    %assign/vec4 v0x20228b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1fe9ca0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20226d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fe9a50;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x20228b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2022950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20229f0_0, 0;
    %assign/vec4 v0x2022b60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x2021df0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1fd4f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20267c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2026ae0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1fd4f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20267c0_0;
    %inv;
    %store/vec4 v0x20267c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1fd4f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2022ac0_0, v0x2026c40_0, v0x20265e0_0, v0x2026680_0, v0x2026720_0, v0x2026860_0, v0x20269a0_0, v0x2026900_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1fd4f20;
T_7 ;
    %load/vec4 v0x2026a40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2026a40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2026a40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2026a40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2026a40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2026a40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2026a40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1fd4f20;
T_8 ;
    %wait E_0x1fe9a50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2026a40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2026a40_0, 4, 32;
    %load/vec4 v0x2026b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2026a40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2026a40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2026a40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2026a40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20269a0_0;
    %load/vec4 v0x20269a0_0;
    %load/vec4 v0x2026900_0;
    %xor;
    %load/vec4 v0x20269a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2026a40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2026a40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2026a40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2026a40_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/kmap2/iter4/response1/top_module.sv";
