
ESE680A_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .status       00000007  00007f00  00007f00  00027f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .ARM.attributes 00000028  00000000  00000000  00027f07  2**0
                  CONTENTS, READONLY
  2 .comment      000000b2  00000000  00000000  00027f2f  2**0
                  CONTENTS, READONLY
  3 .text         00005da0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .relocate     00000070  20000000  00005da0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000210  20000070  00005e10  00020070  2**2
                  ALLOC
  6 .stack        00002000  20000280  00006020  00020070  2**0
                  ALLOC
  7 .debug_info   00026600  00000000  00000000  00027fe1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002de3  00000000  00000000  0004e5e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000030be  00000000  00000000  000513c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000938  00000000  00000000  00054482  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000007d0  00000000  00000000  00054dba  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001b2d7  00000000  00000000  0005558a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ec2a  00000000  00000000  00070861  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008883e  00000000  00000000  0007f48b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000025b0  00000000  00000000  00107ccc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002280 	.word	0x20002280
       4:	00001809 	.word	0x00001809
       8:	00001901 	.word	0x00001901
       c:	00001901 	.word	0x00001901
	...
      2c:	00001901 	.word	0x00001901
	...
      38:	00001901 	.word	0x00001901
      3c:	00001901 	.word	0x00001901
      40:	00001901 	.word	0x00001901
      44:	00001901 	.word	0x00001901
      48:	00001901 	.word	0x00001901
      4c:	00001901 	.word	0x00001901
      50:	00001901 	.word	0x00001901
      54:	00001901 	.word	0x00001901
      58:	00001901 	.word	0x00001901
      5c:	00001901 	.word	0x00001901
      60:	00001901 	.word	0x00001901
      64:	000025e5 	.word	0x000025e5
      68:	000025fd 	.word	0x000025fd
      6c:	00002615 	.word	0x00002615
      70:	0000262d 	.word	0x0000262d
      74:	00002645 	.word	0x00002645
      78:	0000265d 	.word	0x0000265d
      7c:	00001901 	.word	0x00001901
      80:	00001901 	.word	0x00001901
      84:	00001901 	.word	0x00001901
      88:	00001901 	.word	0x00001901
      8c:	00001901 	.word	0x00001901
      90:	00001901 	.word	0x00001901
	...
      9c:	00001901 	.word	0x00001901
      a0:	00001901 	.word	0x00001901
      a4:	00001901 	.word	0x00001901
      a8:	00001901 	.word	0x00001901
      ac:	00001901 	.word	0x00001901
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000070 	.word	0x20000070
      d4:	00000000 	.word	0x00000000
      d8:	00005da0 	.word	0x00005da0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000074 	.word	0x20000074
     108:	00005da0 	.word	0x00005da0
     10c:	00005da0 	.word	0x00005da0
     110:	00000000 	.word	0x00000000

00000114 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     114:	b580      	push	{r7, lr}
     116:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
     118:	46c0      	nop			; (mov r8, r8)
     11a:	46bd      	mov	sp, r7
     11c:	bd80      	pop	{r7, pc}
     11e:	46c0      	nop			; (mov r8, r8)

00000120 <system_pinmux_get_group_from_gpio_pin>:
	while (length && (status == STATUS_OK)) {
		_at25dfx_chip_enable_write(chip);

		cmd.address += cmd.length;
		cmd.data.tx += cmd.length;
		cmd.length = min(AT25DFX_PAGE_SIZE, length);
     120:	b580      	push	{r7, lr}
     122:	b084      	sub	sp, #16
     124:	af00      	add	r7, sp, #0
     126:	0002      	movs	r2, r0
     128:	1dfb      	adds	r3, r7, #7
     12a:	701a      	strb	r2, [r3, #0]
     12c:	230f      	movs	r3, #15

		_at25dfx_chip_issue_write_command_wait(chip, cmd);
     12e:	18fb      	adds	r3, r7, r3
     130:	1dfa      	adds	r2, r7, #7
     132:	7812      	ldrb	r2, [r2, #0]
     134:	09d2      	lsrs	r2, r2, #7
     136:	701a      	strb	r2, [r3, #0]
     138:	230e      	movs	r3, #14
     13a:	18fb      	adds	r3, r7, r3
     13c:	1dfa      	adds	r2, r7, #7
     13e:	7812      	ldrb	r2, [r2, #0]
     140:	0952      	lsrs	r2, r2, #5
     142:	701a      	strb	r2, [r3, #0]

		status = _at25dfx_chip_get_nonbusy_status(chip);
     144:	4b0d      	ldr	r3, [pc, #52]	; (17c <system_pinmux_get_group_from_gpio_pin+0x5c>)
     146:	60bb      	str	r3, [r7, #8]
     148:	230f      	movs	r3, #15
     14a:	18fb      	adds	r3, r7, r3
     14c:	781b      	ldrb	r3, [r3, #0]
     14e:	2b00      	cmp	r3, #0
     150:	d10f      	bne.n	172 <system_pinmux_get_group_from_gpio_pin+0x52>
     152:	230f      	movs	r3, #15

		length -= cmd.length;
     154:	18fb      	adds	r3, r7, r3
     156:	781b      	ldrb	r3, [r3, #0]
     158:	009b      	lsls	r3, r3, #2
     15a:	2210      	movs	r2, #16
     15c:	4694      	mov	ip, r2
     15e:	44bc      	add	ip, r7
     160:	4463      	add	r3, ip
     162:	3b08      	subs	r3, #8

	status = _at25dfx_chip_get_nonbusy_status(chip);

	length -= cmd.length;

	while (length && (status == STATUS_OK)) {
     164:	681a      	ldr	r2, [r3, #0]
     166:	230e      	movs	r3, #14
     168:	18fb      	adds	r3, r7, r3
     16a:	781b      	ldrb	r3, [r3, #0]
     16c:	01db      	lsls	r3, r3, #7
     16e:	18d3      	adds	r3, r2, r3
     170:	e000      	b.n	174 <system_pinmux_get_group_from_gpio_pin+0x54>
     172:	2300      	movs	r3, #0
     174:	0018      	movs	r0, r3
		status = _at25dfx_chip_get_nonbusy_status(chip);

		length -= cmd.length;
	}

	_at25dfx_spi_unlock(chip->spi);
     176:	46bd      	mov	sp, r7
     178:	b004      	add	sp, #16
     17a:	bd80      	pop	{r7, pc}
     17c:	41004400 	.word	0x41004400

00000180 <port_get_group_from_gpio_pin>:

	return status;
     180:	b580      	push	{r7, lr}
     182:	b082      	sub	sp, #8
     184:	af00      	add	r7, sp, #0
}
     186:	0002      	movs	r2, r0
     188:	1dfb      	adds	r3, r7, #7
     18a:	701a      	strb	r2, [r3, #0]
     18c:	1dfb      	adds	r3, r7, #7
     18e:	781b      	ldrb	r3, [r3, #0]
     190:	0018      	movs	r0, r3
     192:	4b03      	ldr	r3, [pc, #12]	; (1a0 <port_get_group_from_gpio_pin+0x20>)
     194:	4798      	blx	r3
     196:	0003      	movs	r3, r0
     198:	0018      	movs	r0, r3
     19a:	46bd      	mov	sp, r7
     19c:	b002      	add	sp, #8
     19e:	bd80      	pop	{r7, pc}
     1a0:	00000121 	.word	0x00000121

000001a4 <port_pin_set_output_level>:
     1a4:	b580      	push	{r7, lr}
     1a6:	b084      	sub	sp, #16
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
     1a8:	af00      	add	r7, sp, #0
     1aa:	0002      	movs	r2, r0
     1ac:	1dfb      	adds	r3, r7, #7
     1ae:	701a      	strb	r2, [r3, #0]
     1b0:	1dbb      	adds	r3, r7, #6
     1b2:	1c0a      	adds	r2, r1, #0
     1b4:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
     1b6:	1dfb      	adds	r3, r7, #7
     1b8:	781b      	ldrb	r3, [r3, #0]
     1ba:	0018      	movs	r0, r3
     1bc:	4b0d      	ldr	r3, [pc, #52]	; (1f4 <port_pin_set_output_level+0x50>)
     1be:	4798      	blx	r3
     1c0:	0003      	movs	r3, r0
     1c2:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     1c4:	1dfb      	adds	r3, r7, #7
     1c6:	781b      	ldrb	r3, [r3, #0]
     1c8:	221f      	movs	r2, #31
     1ca:	4013      	ands	r3, r2
     1cc:	2201      	movs	r2, #1
     1ce:	409a      	lsls	r2, r3
     1d0:	0013      	movs	r3, r2
     1d2:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
     1d4:	1dbb      	adds	r3, r7, #6
     1d6:	781b      	ldrb	r3, [r3, #0]
     1d8:	2b00      	cmp	r3, #0
     1da:	d003      	beq.n	1e4 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
     1dc:	68fb      	ldr	r3, [r7, #12]
     1de:	68ba      	ldr	r2, [r7, #8]
     1e0:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
     1e2:	e002      	b.n	1ea <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     1e4:	68fb      	ldr	r3, [r7, #12]
     1e6:	68ba      	ldr	r2, [r7, #8]
     1e8:	615a      	str	r2, [r3, #20]
	}
}
     1ea:	46c0      	nop			; (mov r8, r8)
     1ec:	46bd      	mov	sp, r7
     1ee:	b004      	add	sp, #16
     1f0:	bd80      	pop	{r7, pc}
     1f2:	46c0      	nop			; (mov r8, r8)
     1f4:	00000181 	.word	0x00000181

000001f8 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
     1f8:	b580      	push	{r7, lr}
     1fa:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
     1fc:	4b02      	ldr	r3, [pc, #8]	; (208 <system_interrupt_enter_critical_section+0x10>)
     1fe:	4798      	blx	r3
}
     200:	46c0      	nop			; (mov r8, r8)
     202:	46bd      	mov	sp, r7
     204:	bd80      	pop	{r7, pc}
     206:	46c0      	nop			; (mov r8, r8)
     208:	0000081d 	.word	0x0000081d

0000020c <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
     20c:	b580      	push	{r7, lr}
     20e:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
     210:	4b02      	ldr	r3, [pc, #8]	; (21c <system_interrupt_leave_critical_section+0x10>)
     212:	4798      	blx	r3
}
     214:	46c0      	nop			; (mov r8, r8)
     216:	46bd      	mov	sp, r7
     218:	bd80      	pop	{r7, pc}
     21a:	46c0      	nop			; (mov r8, r8)
     21c:	00000871 	.word	0x00000871

00000220 <spi_lock>:
 *
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline enum status_code spi_lock(struct spi_module *const module)
{
     220:	b580      	push	{r7, lr}
     222:	b084      	sub	sp, #16
     224:	af00      	add	r7, sp, #0
     226:	6078      	str	r0, [r7, #4]
	enum status_code status;

	system_interrupt_enter_critical_section();
     228:	4b0d      	ldr	r3, [pc, #52]	; (260 <spi_lock+0x40>)
     22a:	4798      	blx	r3

	if (module->locked) {
     22c:	687b      	ldr	r3, [r7, #4]
     22e:	791b      	ldrb	r3, [r3, #4]
     230:	b2db      	uxtb	r3, r3
     232:	2b00      	cmp	r3, #0
     234:	d004      	beq.n	240 <spi_lock+0x20>
		status = STATUS_BUSY;
     236:	230f      	movs	r3, #15
     238:	18fb      	adds	r3, r7, r3
     23a:	2205      	movs	r2, #5
     23c:	701a      	strb	r2, [r3, #0]
     23e:	e006      	b.n	24e <spi_lock+0x2e>
	} else {
		module->locked = true;
     240:	687b      	ldr	r3, [r7, #4]
     242:	2201      	movs	r2, #1
     244:	711a      	strb	r2, [r3, #4]
		status = STATUS_OK;
     246:	230f      	movs	r3, #15
     248:	18fb      	adds	r3, r7, r3
     24a:	2200      	movs	r2, #0
     24c:	701a      	strb	r2, [r3, #0]
	}

	system_interrupt_leave_critical_section();
     24e:	4b05      	ldr	r3, [pc, #20]	; (264 <spi_lock+0x44>)
     250:	4798      	blx	r3

	return status;
     252:	230f      	movs	r3, #15
     254:	18fb      	adds	r3, r7, r3
     256:	781b      	ldrb	r3, [r3, #0]
}
     258:	0018      	movs	r0, r3
     25a:	46bd      	mov	sp, r7
     25c:	b004      	add	sp, #16
     25e:	bd80      	pop	{r7, pc}
     260:	000001f9 	.word	0x000001f9
     264:	0000020d 	.word	0x0000020d

00000268 <spi_unlock>:
 *
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
     268:	b580      	push	{r7, lr}
     26a:	b082      	sub	sp, #8
     26c:	af00      	add	r7, sp, #0
     26e:	6078      	str	r0, [r7, #4]
	module->locked = false;
     270:	687b      	ldr	r3, [r7, #4]
     272:	2200      	movs	r2, #0
     274:	711a      	strb	r2, [r3, #4]
}
     276:	46c0      	nop			; (mov r8, r8)
     278:	46bd      	mov	sp, r7
     27a:	b002      	add	sp, #8
     27c:	bd80      	pop	{r7, pc}
     27e:	46c0      	nop			; (mov r8, r8)

00000280 <_at25dfx_get_device_id>:
 * \param[in] type Type of SerialFlash.
 *
 * \return SerialFlash device ID.
 */
static inline uint32_t _at25dfx_get_device_id(enum at25dfx_type type)
{
     280:	b580      	push	{r7, lr}
     282:	b082      	sub	sp, #8
     284:	af00      	add	r7, sp, #0
     286:	0002      	movs	r2, r0
     288:	1dfb      	adds	r3, r7, #7
     28a:	701a      	strb	r2, [r3, #0]
	switch (type) {
     28c:	1dfb      	adds	r3, r7, #7
     28e:	781b      	ldrb	r3, [r3, #0]
     290:	2b09      	cmp	r3, #9
     292:	d818      	bhi.n	2c6 <_at25dfx_get_device_id+0x46>
     294:	009a      	lsls	r2, r3, #2
     296:	4b0e      	ldr	r3, [pc, #56]	; (2d0 <_at25dfx_get_device_id+0x50>)
     298:	18d3      	adds	r3, r2, r3
     29a:	681b      	ldr	r3, [r3, #0]
     29c:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 0x00651f;
     29e:	4b0d      	ldr	r3, [pc, #52]	; (2d4 <_at25dfx_get_device_id+0x54>)
     2a0:	e012      	b.n	2c8 <_at25dfx_get_device_id+0x48>

	case AT25DFX_021:
		return 0x00431f;
     2a2:	4b0d      	ldr	r3, [pc, #52]	; (2d8 <_at25dfx_get_device_id+0x58>)
     2a4:	e010      	b.n	2c8 <_at25dfx_get_device_id+0x48>

	case AT25DFX_041A:
		return 0x01441f;
     2a6:	4b0d      	ldr	r3, [pc, #52]	; (2dc <_at25dfx_get_device_id+0x5c>)
     2a8:	e00e      	b.n	2c8 <_at25dfx_get_device_id+0x48>

	case AT25DFX_081:
		return 0x02451f;
     2aa:	4b0d      	ldr	r3, [pc, #52]	; (2e0 <_at25dfx_get_device_id+0x60>)
     2ac:	e00c      	b.n	2c8 <_at25dfx_get_device_id+0x48>

	case AT25DFX_081A:
		return 0x01451f;
     2ae:	4b0d      	ldr	r3, [pc, #52]	; (2e4 <_at25dfx_get_device_id+0x64>)
     2b0:	e00a      	b.n	2c8 <_at25dfx_get_device_id+0x48>

	case AT25DFX_161:
		return 0x02461f;
     2b2:	4b0d      	ldr	r3, [pc, #52]	; (2e8 <_at25dfx_get_device_id+0x68>)
     2b4:	e008      	b.n	2c8 <_at25dfx_get_device_id+0x48>

	case AT25DFX_L161:
		return 0x03461f;
     2b6:	4b0d      	ldr	r3, [pc, #52]	; (2ec <_at25dfx_get_device_id+0x6c>)
     2b8:	e006      	b.n	2c8 <_at25dfx_get_device_id+0x48>

	case AT25DFX_Q161:
		return 0x00861f;
     2ba:	4b0d      	ldr	r3, [pc, #52]	; (2f0 <_at25dfx_get_device_id+0x70>)
     2bc:	e004      	b.n	2c8 <_at25dfx_get_device_id+0x48>

	case AT25DFX_321A:
		return 0x01471f;
     2be:	4b0d      	ldr	r3, [pc, #52]	; (2f4 <_at25dfx_get_device_id+0x74>)
     2c0:	e002      	b.n	2c8 <_at25dfx_get_device_id+0x48>

	case AT25DFX_641:
		return 0x00481f;
     2c2:	4b0d      	ldr	r3, [pc, #52]	; (2f8 <_at25dfx_get_device_id+0x78>)
     2c4:	e000      	b.n	2c8 <_at25dfx_get_device_id+0x48>

	default:
		Assert(false);
		return 0;
     2c6:	2300      	movs	r3, #0
	}
}
     2c8:	0018      	movs	r0, r3
     2ca:	46bd      	mov	sp, r7
     2cc:	b002      	add	sp, #8
     2ce:	bd80      	pop	{r7, pc}
     2d0:	00005a60 	.word	0x00005a60
     2d4:	0000651f 	.word	0x0000651f
     2d8:	0000431f 	.word	0x0000431f
     2dc:	0001441f 	.word	0x0001441f
     2e0:	0002451f 	.word	0x0002451f
     2e4:	0001451f 	.word	0x0001451f
     2e8:	0002461f 	.word	0x0002461f
     2ec:	0003461f 	.word	0x0003461f
     2f0:	0000861f 	.word	0x0000861f
     2f4:	0001471f 	.word	0x0001471f
     2f8:	0000481f 	.word	0x0000481f

000002fc <_at25dfx_get_device_size>:
 * \param[in] type Type of SerialFlash.
 *
 * \return SerialFlash storage size.
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
     2fc:	b580      	push	{r7, lr}
     2fe:	b082      	sub	sp, #8
     300:	af00      	add	r7, sp, #0
     302:	0002      	movs	r2, r0
     304:	1dfb      	adds	r3, r7, #7
     306:	701a      	strb	r2, [r3, #0]
	switch (type) {
     308:	1dfb      	adds	r3, r7, #7
     30a:	781b      	ldrb	r3, [r3, #0]
     30c:	2b09      	cmp	r3, #9
     30e:	d819      	bhi.n	344 <_at25dfx_get_device_size+0x48>
     310:	009a      	lsls	r2, r3, #2
     312:	4b0f      	ldr	r3, [pc, #60]	; (350 <_at25dfx_get_device_size+0x54>)
     314:	18d3      	adds	r3, r2, r3
     316:	681b      	ldr	r3, [r3, #0]
     318:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 64 * 1024UL;
     31a:	2380      	movs	r3, #128	; 0x80
     31c:	025b      	lsls	r3, r3, #9
     31e:	e012      	b.n	346 <_at25dfx_get_device_size+0x4a>

	case AT25DFX_021:
		return 256 * 1024UL;
     320:	2380      	movs	r3, #128	; 0x80
     322:	02db      	lsls	r3, r3, #11
     324:	e00f      	b.n	346 <_at25dfx_get_device_size+0x4a>

	case AT25DFX_041A:
		return 512 * 1024UL;
     326:	2380      	movs	r3, #128	; 0x80
     328:	031b      	lsls	r3, r3, #12
     32a:	e00c      	b.n	346 <_at25dfx_get_device_size+0x4a>

	case AT25DFX_081:
	case AT25DFX_081A:
		return 1024 * 1024UL;
     32c:	2380      	movs	r3, #128	; 0x80
     32e:	035b      	lsls	r3, r3, #13
     330:	e009      	b.n	346 <_at25dfx_get_device_size+0x4a>

	case AT25DFX_161:
	case AT25DFX_L161:
	case AT25DFX_Q161:
		return 2048 * 1024UL;
     332:	2380      	movs	r3, #128	; 0x80
     334:	039b      	lsls	r3, r3, #14
     336:	e006      	b.n	346 <_at25dfx_get_device_size+0x4a>

	case AT25DFX_321A:
		return 4096 * 1024UL;
     338:	2380      	movs	r3, #128	; 0x80
     33a:	03db      	lsls	r3, r3, #15
     33c:	e003      	b.n	346 <_at25dfx_get_device_size+0x4a>

	case AT25DFX_641:
		return 8192 * 1024UL;
     33e:	2380      	movs	r3, #128	; 0x80
     340:	041b      	lsls	r3, r3, #16
     342:	e000      	b.n	346 <_at25dfx_get_device_size+0x4a>

	default:
		Assert(false);
		return 0;
     344:	2300      	movs	r3, #0
	}
}
     346:	0018      	movs	r0, r3
     348:	46bd      	mov	sp, r7
     34a:	b002      	add	sp, #8
     34c:	bd80      	pop	{r7, pc}
     34e:	46c0      	nop			; (mov r8, r8)
     350:	00005a88 	.word	0x00005a88

00000354 <_at25dfx_chip_select>:
 * This function selects the specified chip by driving its CS line low.
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
     354:	b580      	push	{r7, lr}
     356:	b082      	sub	sp, #8
     358:	af00      	add	r7, sp, #0
     35a:	6078      	str	r0, [r7, #4]
	port_pin_set_output_level(chip->cs_pin, false);
     35c:	687b      	ldr	r3, [r7, #4]
     35e:	795b      	ldrb	r3, [r3, #5]
     360:	2100      	movs	r1, #0
     362:	0018      	movs	r0, r3
     364:	4b02      	ldr	r3, [pc, #8]	; (370 <_at25dfx_chip_select+0x1c>)
     366:	4798      	blx	r3
}
     368:	46c0      	nop			; (mov r8, r8)
     36a:	46bd      	mov	sp, r7
     36c:	b002      	add	sp, #8
     36e:	bd80      	pop	{r7, pc}
     370:	000001a5 	.word	0x000001a5

00000374 <_at25dfx_chip_deselect>:
 * This function deselects the specified chip by driving its CS line high.
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
     374:	b580      	push	{r7, lr}
     376:	b082      	sub	sp, #8
     378:	af00      	add	r7, sp, #0
     37a:	6078      	str	r0, [r7, #4]
	port_pin_set_output_level(chip->cs_pin, true);
     37c:	687b      	ldr	r3, [r7, #4]
     37e:	795b      	ldrb	r3, [r3, #5]
     380:	2101      	movs	r1, #1
     382:	0018      	movs	r0, r3
     384:	4b02      	ldr	r3, [pc, #8]	; (390 <_at25dfx_chip_deselect+0x1c>)
     386:	4798      	blx	r3
}
     388:	46c0      	nop			; (mov r8, r8)
     38a:	46bd      	mov	sp, r7
     38c:	b002      	add	sp, #8
     38e:	bd80      	pop	{r7, pc}
     390:	000001a5 	.word	0x000001a5

00000394 <_at25dfx_chip_issue_read_command_wait>:
 * \param chip Address of SerialFlash chip instance to operate on.
 * \param cmd The command to issue.
 */
static inline void _at25dfx_chip_issue_read_command_wait(
		struct at25dfx_chip_module *chip, struct at25dfx_command cmd)
{
     394:	b084      	sub	sp, #16
     396:	b5b0      	push	{r4, r5, r7, lr}
     398:	b084      	sub	sp, #16
     39a:	af00      	add	r7, sp, #0
     39c:	6078      	str	r0, [r7, #4]
     39e:	2004      	movs	r0, #4
     3a0:	2420      	movs	r4, #32
     3a2:	46a4      	mov	ip, r4
     3a4:	44bc      	add	ip, r7
     3a6:	4460      	add	r0, ip
     3a8:	6001      	str	r1, [r0, #0]
     3aa:	6042      	str	r2, [r0, #4]
     3ac:	6083      	str	r3, [r0, #8]
	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	// Construct command to send
	cmd_buffer[0] = cmd.opcode;
     3ae:	2304      	movs	r3, #4
     3b0:	2220      	movs	r2, #32
     3b2:	4694      	mov	ip, r2
     3b4:	44bc      	add	ip, r7
     3b6:	4463      	add	r3, ip
     3b8:	781a      	ldrb	r2, [r3, #0]
     3ba:	2308      	movs	r3, #8
     3bc:	18fb      	adds	r3, r7, r3
     3be:	701a      	strb	r2, [r3, #0]

	if (cmd.command_size > 1) {
     3c0:	2304      	movs	r3, #4
     3c2:	2220      	movs	r2, #32
     3c4:	4694      	mov	ip, r2
     3c6:	44bc      	add	ip, r7
     3c8:	4463      	add	r3, ip
     3ca:	785b      	ldrb	r3, [r3, #1]
     3cc:	2b01      	cmp	r3, #1
     3ce:	d91f      	bls.n	410 <_at25dfx_chip_issue_read_command_wait+0x7c>
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
     3d0:	2304      	movs	r3, #4
     3d2:	2220      	movs	r2, #32
     3d4:	4694      	mov	ip, r2
     3d6:	44bc      	add	ip, r7
     3d8:	4463      	add	r3, ip
     3da:	685b      	ldr	r3, [r3, #4]
     3dc:	b2da      	uxtb	r2, r3
     3de:	2308      	movs	r3, #8
     3e0:	18fb      	adds	r3, r7, r3
     3e2:	70da      	strb	r2, [r3, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
     3e4:	2304      	movs	r3, #4
     3e6:	2220      	movs	r2, #32
     3e8:	4694      	mov	ip, r2
     3ea:	44bc      	add	ip, r7
     3ec:	4463      	add	r3, ip
     3ee:	685b      	ldr	r3, [r3, #4]
     3f0:	0a1b      	lsrs	r3, r3, #8
     3f2:	b2da      	uxtb	r2, r3
     3f4:	2308      	movs	r3, #8
     3f6:	18fb      	adds	r3, r7, r3
     3f8:	709a      	strb	r2, [r3, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
     3fa:	2304      	movs	r3, #4
     3fc:	2220      	movs	r2, #32
     3fe:	4694      	mov	ip, r2
     400:	44bc      	add	ip, r7
     402:	4463      	add	r3, ip
     404:	685b      	ldr	r3, [r3, #4]
     406:	0c1b      	lsrs	r3, r3, #16
     408:	b2da      	uxtb	r2, r3
     40a:	2308      	movs	r3, #8
     40c:	18fb      	adds	r3, r7, r3
     40e:	705a      	strb	r2, [r3, #1]
	}
	// Don't bother with init of dummy bytes

	// Issue command, then start read
	_at25dfx_chip_select(chip);
     410:	687b      	ldr	r3, [r7, #4]
     412:	0018      	movs	r0, r3
     414:	4b1d      	ldr	r3, [pc, #116]	; (48c <_at25dfx_chip_issue_read_command_wait+0xf8>)
     416:	4798      	blx	r3

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     418:	687b      	ldr	r3, [r7, #4]
     41a:	6818      	ldr	r0, [r3, #0]
     41c:	2304      	movs	r3, #4
     41e:	2220      	movs	r2, #32
     420:	4694      	mov	ip, r2
     422:	44bc      	add	ip, r7
     424:	4463      	add	r3, ip
     426:	785b      	ldrb	r3, [r3, #1]
     428:	b29a      	uxth	r2, r3
     42a:	230f      	movs	r3, #15
     42c:	18fc      	adds	r4, r7, r3
     42e:	2308      	movs	r3, #8
     430:	18fb      	adds	r3, r7, r3
     432:	0019      	movs	r1, r3
     434:	4b16      	ldr	r3, [pc, #88]	; (490 <_at25dfx_chip_issue_read_command_wait+0xfc>)
     436:	4798      	blx	r3
     438:	0003      	movs	r3, r0
     43a:	7023      	strb	r3, [r4, #0]
	Assert(status == STATUS_OK);

	if (cmd.length) {
     43c:	2304      	movs	r3, #4
     43e:	2220      	movs	r2, #32
     440:	4694      	mov	ip, r2
     442:	44bc      	add	ip, r7
     444:	4463      	add	r3, ip
     446:	899b      	ldrh	r3, [r3, #12]
     448:	2b00      	cmp	r3, #0
     44a:	d014      	beq.n	476 <_at25dfx_chip_issue_read_command_wait+0xe2>
		status = spi_read_buffer_wait(chip->spi, cmd.data.rx, cmd.length, 0);
     44c:	687b      	ldr	r3, [r7, #4]
     44e:	6818      	ldr	r0, [r3, #0]
     450:	2304      	movs	r3, #4
     452:	2220      	movs	r2, #32
     454:	4694      	mov	ip, r2
     456:	44bc      	add	ip, r7
     458:	4463      	add	r3, ip
     45a:	6899      	ldr	r1, [r3, #8]
     45c:	2304      	movs	r3, #4
     45e:	2220      	movs	r2, #32
     460:	4694      	mov	ip, r2
     462:	44bc      	add	ip, r7
     464:	4463      	add	r3, ip
     466:	899a      	ldrh	r2, [r3, #12]
     468:	230f      	movs	r3, #15
     46a:	18fc      	adds	r4, r7, r3
     46c:	2300      	movs	r3, #0
     46e:	4d09      	ldr	r5, [pc, #36]	; (494 <_at25dfx_chip_issue_read_command_wait+0x100>)
     470:	47a8      	blx	r5
     472:	0003      	movs	r3, r0
     474:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);
	}

	_at25dfx_chip_deselect(chip);
     476:	687b      	ldr	r3, [r7, #4]
     478:	0018      	movs	r0, r3
     47a:	4b07      	ldr	r3, [pc, #28]	; (498 <_at25dfx_chip_issue_read_command_wait+0x104>)
     47c:	4798      	blx	r3
}
     47e:	46c0      	nop			; (mov r8, r8)
     480:	46bd      	mov	sp, r7
     482:	b004      	add	sp, #16
     484:	bcb0      	pop	{r4, r5, r7}
     486:	bc08      	pop	{r3}
     488:	b004      	add	sp, #16
     48a:	4718      	bx	r3
     48c:	00000355 	.word	0x00000355
     490:	00001081 	.word	0x00001081
     494:	00000ec5 	.word	0x00000ec5
     498:	00000375 	.word	0x00000375

0000049c <_at25dfx_chip_issue_write_command_wait>:
 * \param chip Address of SerialFlash chip instance to operate on.
 * \param cmd The command to issue.
 */
static inline void _at25dfx_chip_issue_write_command_wait(
		struct at25dfx_chip_module *chip, struct at25dfx_command cmd)
{
     49c:	b084      	sub	sp, #16
     49e:	b590      	push	{r4, r7, lr}
     4a0:	b085      	sub	sp, #20
     4a2:	af00      	add	r7, sp, #0
     4a4:	6078      	str	r0, [r7, #4]
     4a6:	2004      	movs	r0, #4
     4a8:	2420      	movs	r4, #32
     4aa:	46a4      	mov	ip, r4
     4ac:	44bc      	add	ip, r7
     4ae:	4460      	add	r0, ip
     4b0:	6001      	str	r1, [r0, #0]
     4b2:	6042      	str	r2, [r0, #4]
     4b4:	6083      	str	r3, [r0, #8]

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
     4b6:	2304      	movs	r3, #4
     4b8:	2220      	movs	r2, #32
     4ba:	4694      	mov	ip, r2
     4bc:	44bc      	add	ip, r7
     4be:	4463      	add	r3, ip
     4c0:	781a      	ldrb	r2, [r3, #0]
     4c2:	2308      	movs	r3, #8
     4c4:	18fb      	adds	r3, r7, r3
     4c6:	701a      	strb	r2, [r3, #0]

	if (cmd.command_size > 1) {
     4c8:	2304      	movs	r3, #4
     4ca:	2220      	movs	r2, #32
     4cc:	4694      	mov	ip, r2
     4ce:	44bc      	add	ip, r7
     4d0:	4463      	add	r3, ip
     4d2:	785b      	ldrb	r3, [r3, #1]
     4d4:	2b01      	cmp	r3, #1
     4d6:	d91f      	bls.n	518 <_at25dfx_chip_issue_write_command_wait+0x7c>
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
     4d8:	2304      	movs	r3, #4
     4da:	2220      	movs	r2, #32
     4dc:	4694      	mov	ip, r2
     4de:	44bc      	add	ip, r7
     4e0:	4463      	add	r3, ip
     4e2:	685b      	ldr	r3, [r3, #4]
     4e4:	b2da      	uxtb	r2, r3
     4e6:	2308      	movs	r3, #8
     4e8:	18fb      	adds	r3, r7, r3
     4ea:	70da      	strb	r2, [r3, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
     4ec:	2304      	movs	r3, #4
     4ee:	2220      	movs	r2, #32
     4f0:	4694      	mov	ip, r2
     4f2:	44bc      	add	ip, r7
     4f4:	4463      	add	r3, ip
     4f6:	685b      	ldr	r3, [r3, #4]
     4f8:	0a1b      	lsrs	r3, r3, #8
     4fa:	b2da      	uxtb	r2, r3
     4fc:	2308      	movs	r3, #8
     4fe:	18fb      	adds	r3, r7, r3
     500:	709a      	strb	r2, [r3, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
     502:	2304      	movs	r3, #4
     504:	2220      	movs	r2, #32
     506:	4694      	mov	ip, r2
     508:	44bc      	add	ip, r7
     50a:	4463      	add	r3, ip
     50c:	685b      	ldr	r3, [r3, #4]
     50e:	0c1b      	lsrs	r3, r3, #16
     510:	b2da      	uxtb	r2, r3
     512:	2308      	movs	r3, #8
     514:	18fb      	adds	r3, r7, r3
     516:	705a      	strb	r2, [r3, #1]
	}

	_at25dfx_chip_select(chip);
     518:	687b      	ldr	r3, [r7, #4]
     51a:	0018      	movs	r0, r3
     51c:	4b1d      	ldr	r3, [pc, #116]	; (594 <_at25dfx_chip_issue_write_command_wait+0xf8>)
     51e:	4798      	blx	r3

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     520:	687b      	ldr	r3, [r7, #4]
     522:	6818      	ldr	r0, [r3, #0]
     524:	2304      	movs	r3, #4
     526:	2220      	movs	r2, #32
     528:	4694      	mov	ip, r2
     52a:	44bc      	add	ip, r7
     52c:	4463      	add	r3, ip
     52e:	785b      	ldrb	r3, [r3, #1]
     530:	b29a      	uxth	r2, r3
     532:	230f      	movs	r3, #15
     534:	18fc      	adds	r4, r7, r3
     536:	2308      	movs	r3, #8
     538:	18fb      	adds	r3, r7, r3
     53a:	0019      	movs	r1, r3
     53c:	4b16      	ldr	r3, [pc, #88]	; (598 <_at25dfx_chip_issue_write_command_wait+0xfc>)
     53e:	4798      	blx	r3
     540:	0003      	movs	r3, r0
     542:	7023      	strb	r3, [r4, #0]
	Assert(status == STATUS_OK);

	if (cmd.length) {
     544:	2304      	movs	r3, #4
     546:	2220      	movs	r2, #32
     548:	4694      	mov	ip, r2
     54a:	44bc      	add	ip, r7
     54c:	4463      	add	r3, ip
     54e:	899b      	ldrh	r3, [r3, #12]
     550:	2b00      	cmp	r3, #0
     552:	d014      	beq.n	57e <_at25dfx_chip_issue_write_command_wait+0xe2>
		status = spi_write_buffer_wait(chip->spi, cmd.data.tx, cmd.length);
     554:	687b      	ldr	r3, [r7, #4]
     556:	6818      	ldr	r0, [r3, #0]
     558:	2304      	movs	r3, #4
     55a:	2220      	movs	r2, #32
     55c:	4694      	mov	ip, r2
     55e:	44bc      	add	ip, r7
     560:	4463      	add	r3, ip
     562:	6899      	ldr	r1, [r3, #8]
     564:	2304      	movs	r3, #4
     566:	2220      	movs	r2, #32
     568:	4694      	mov	ip, r2
     56a:	44bc      	add	ip, r7
     56c:	4463      	add	r3, ip
     56e:	899b      	ldrh	r3, [r3, #12]
     570:	220f      	movs	r2, #15
     572:	18bc      	adds	r4, r7, r2
     574:	001a      	movs	r2, r3
     576:	4b08      	ldr	r3, [pc, #32]	; (598 <_at25dfx_chip_issue_write_command_wait+0xfc>)
     578:	4798      	blx	r3
     57a:	0003      	movs	r3, r0
     57c:	7023      	strb	r3, [r4, #0]
		Assert(status == STATUS_OK);
	}

	_at25dfx_chip_deselect(chip);
     57e:	687b      	ldr	r3, [r7, #4]
     580:	0018      	movs	r0, r3
     582:	4b06      	ldr	r3, [pc, #24]	; (59c <_at25dfx_chip_issue_write_command_wait+0x100>)
     584:	4798      	blx	r3
}
     586:	46c0      	nop			; (mov r8, r8)
     588:	46bd      	mov	sp, r7
     58a:	b005      	add	sp, #20
     58c:	bc90      	pop	{r4, r7}
     58e:	bc08      	pop	{r3}
     590:	b004      	add	sp, #16
     592:	4718      	bx	r3
     594:	00000355 	.word	0x00000355
     598:	00001081 	.word	0x00001081
     59c:	00000375 	.word	0x00000375

000005a0 <at25dfx_chip_check_presence>:
 * \retval STATUS_OK if chip responded with ID matching its type.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_NOT_FOUND if chip did not respond, or with wrong ID.
 */
enum status_code at25dfx_chip_check_presence(struct at25dfx_chip_module *chip)
{
     5a0:	b590      	push	{r4, r7, lr}
     5a2:	b08b      	sub	sp, #44	; 0x2c
     5a4:	af02      	add	r7, sp, #8
     5a6:	6078      	str	r0, [r7, #4]
	enum status_code status;
	struct at25dfx_command cmd;
	uint32_t id = 0;
     5a8:	2300      	movs	r3, #0
     5aa:	60bb      	str	r3, [r7, #8]

	Assert(chip);

	// Reserve the SPI for us
	status = _at25dfx_spi_lock(chip->spi);
     5ac:	687b      	ldr	r3, [r7, #4]
     5ae:	681b      	ldr	r3, [r3, #0]
     5b0:	221f      	movs	r2, #31
     5b2:	18bc      	adds	r4, r7, r2
     5b4:	0018      	movs	r0, r3
     5b6:	4b21      	ldr	r3, [pc, #132]	; (63c <at25dfx_chip_check_presence+0x9c>)
     5b8:	4798      	blx	r3
     5ba:	0003      	movs	r3, r0
     5bc:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
     5be:	231f      	movs	r3, #31
     5c0:	18fb      	adds	r3, r7, r3
     5c2:	781b      	ldrb	r3, [r3, #0]
     5c4:	2b05      	cmp	r3, #5
     5c6:	d103      	bne.n	5d0 <at25dfx_chip_check_presence+0x30>
		return status;
     5c8:	231f      	movs	r3, #31
     5ca:	18fb      	adds	r3, r7, r3
     5cc:	781b      	ldrb	r3, [r3, #0]
     5ce:	e030      	b.n	632 <at25dfx_chip_check_presence+0x92>
	}

	cmd.opcode = AT25DFX_COMMAND_READ_DEVICE_ID;
     5d0:	230c      	movs	r3, #12
     5d2:	18fb      	adds	r3, r7, r3
     5d4:	229f      	movs	r2, #159	; 0x9f
     5d6:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
     5d8:	230c      	movs	r3, #12
     5da:	18fb      	adds	r3, r7, r3
     5dc:	2201      	movs	r2, #1
     5de:	705a      	strb	r2, [r3, #1]
	cmd.data.rx = (uint8_t *)&id;
     5e0:	230c      	movs	r3, #12
     5e2:	18fb      	adds	r3, r7, r3
     5e4:	2208      	movs	r2, #8
     5e6:	18ba      	adds	r2, r7, r2
     5e8:	609a      	str	r2, [r3, #8]
	cmd.length = 3;
     5ea:	230c      	movs	r3, #12
     5ec:	18fb      	adds	r3, r7, r3
     5ee:	2203      	movs	r2, #3
     5f0:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
     5f2:	230c      	movs	r3, #12
     5f4:	18fb      	adds	r3, r7, r3
     5f6:	2200      	movs	r2, #0
     5f8:	605a      	str	r2, [r3, #4]

	_at25dfx_chip_issue_read_command_wait(chip, cmd);
     5fa:	230c      	movs	r3, #12
     5fc:	18fb      	adds	r3, r7, r3
     5fe:	6878      	ldr	r0, [r7, #4]
     600:	466a      	mov	r2, sp
     602:	68d9      	ldr	r1, [r3, #12]
     604:	6011      	str	r1, [r2, #0]
     606:	6819      	ldr	r1, [r3, #0]
     608:	685a      	ldr	r2, [r3, #4]
     60a:	689b      	ldr	r3, [r3, #8]
     60c:	4c0c      	ldr	r4, [pc, #48]	; (640 <at25dfx_chip_check_presence+0xa0>)
     60e:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
     610:	687b      	ldr	r3, [r7, #4]
     612:	681b      	ldr	r3, [r3, #0]
     614:	0018      	movs	r0, r3
     616:	4b0b      	ldr	r3, [pc, #44]	; (644 <at25dfx_chip_check_presence+0xa4>)
     618:	4798      	blx	r3

	if (id == _at25dfx_get_device_id(chip->type)) {
     61a:	687b      	ldr	r3, [r7, #4]
     61c:	791b      	ldrb	r3, [r3, #4]
     61e:	0018      	movs	r0, r3
     620:	4b09      	ldr	r3, [pc, #36]	; (648 <at25dfx_chip_check_presence+0xa8>)
     622:	4798      	blx	r3
     624:	1e02      	subs	r2, r0, #0
     626:	68bb      	ldr	r3, [r7, #8]
     628:	429a      	cmp	r2, r3
     62a:	d101      	bne.n	630 <at25dfx_chip_check_presence+0x90>
		return STATUS_OK;
     62c:	2300      	movs	r3, #0
     62e:	e000      	b.n	632 <at25dfx_chip_check_presence+0x92>
	} else {
		return STATUS_ERR_NOT_FOUND;
     630:	2314      	movs	r3, #20
	}
}
     632:	0018      	movs	r0, r3
     634:	46bd      	mov	sp, r7
     636:	b009      	add	sp, #36	; 0x24
     638:	bd90      	pop	{r4, r7, pc}
     63a:	46c0      	nop			; (mov r8, r8)
     63c:	00000221 	.word	0x00000221
     640:	00000395 	.word	0x00000395
     644:	00000269 	.word	0x00000269
     648:	00000281 	.word	0x00000281

0000064c <at25dfx_chip_read_buffer>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address and/or length is out of bounds.
 */
enum status_code at25dfx_chip_read_buffer(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, void *data, at25dfx_datalen_t length)
{
     64c:	b590      	push	{r4, r7, lr}
     64e:	b08d      	sub	sp, #52	; 0x34
     650:	af02      	add	r7, sp, #8
     652:	60f8      	str	r0, [r7, #12]
     654:	60b9      	str	r1, [r7, #8]
     656:	607a      	str	r2, [r7, #4]
     658:	001a      	movs	r2, r3
     65a:	1cbb      	adds	r3, r7, #2
     65c:	801a      	strh	r2, [r3, #0]
	Assert(chip);
	Assert(data);
	Assert(length);

	// Address out of range?
	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
     65e:	1cbb      	adds	r3, r7, #2
     660:	881a      	ldrh	r2, [r3, #0]
     662:	68bb      	ldr	r3, [r7, #8]
     664:	18d4      	adds	r4, r2, r3
     666:	68fb      	ldr	r3, [r7, #12]
     668:	791b      	ldrb	r3, [r3, #4]
     66a:	0018      	movs	r0, r3
     66c:	4b21      	ldr	r3, [pc, #132]	; (6f4 <at25dfx_chip_read_buffer+0xa8>)
     66e:	4798      	blx	r3
     670:	0003      	movs	r3, r0
     672:	429c      	cmp	r4, r3
     674:	d901      	bls.n	67a <at25dfx_chip_read_buffer+0x2e>
		return STATUS_ERR_INVALID_ARG;
     676:	2317      	movs	r3, #23
     678:	e037      	b.n	6ea <at25dfx_chip_read_buffer+0x9e>
	}

	status = _at25dfx_spi_lock(chip->spi);
     67a:	68fb      	ldr	r3, [r7, #12]
     67c:	681b      	ldr	r3, [r3, #0]
     67e:	2227      	movs	r2, #39	; 0x27
     680:	18bc      	adds	r4, r7, r2
     682:	0018      	movs	r0, r3
     684:	4b1c      	ldr	r3, [pc, #112]	; (6f8 <at25dfx_chip_read_buffer+0xac>)
     686:	4798      	blx	r3
     688:	0003      	movs	r3, r0
     68a:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
     68c:	2327      	movs	r3, #39	; 0x27
     68e:	18fb      	adds	r3, r7, r3
     690:	781b      	ldrb	r3, [r3, #0]
     692:	2b05      	cmp	r3, #5
     694:	d103      	bne.n	69e <at25dfx_chip_read_buffer+0x52>
		return status;
     696:	2327      	movs	r3, #39	; 0x27
     698:	18fb      	adds	r3, r7, r3
     69a:	781b      	ldrb	r3, [r3, #0]
     69c:	e025      	b.n	6ea <at25dfx_chip_read_buffer+0x9e>
	}

	cmd.opcode = AT25DFX_COMMAND_READ_ARRAY;
     69e:	2314      	movs	r3, #20
     6a0:	18fb      	adds	r3, r7, r3
     6a2:	220b      	movs	r2, #11
     6a4:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 5;
     6a6:	2314      	movs	r3, #20
     6a8:	18fb      	adds	r3, r7, r3
     6aa:	2205      	movs	r2, #5
     6ac:	705a      	strb	r2, [r3, #1]
	cmd.address = address;
     6ae:	2314      	movs	r3, #20
     6b0:	18fb      	adds	r3, r7, r3
     6b2:	68ba      	ldr	r2, [r7, #8]
     6b4:	605a      	str	r2, [r3, #4]
	cmd.data.rx = (uint8_t *)data;
     6b6:	2314      	movs	r3, #20
     6b8:	18fb      	adds	r3, r7, r3
     6ba:	687a      	ldr	r2, [r7, #4]
     6bc:	609a      	str	r2, [r3, #8]
	cmd.length = length;
     6be:	2314      	movs	r3, #20
     6c0:	18fb      	adds	r3, r7, r3
     6c2:	1cba      	adds	r2, r7, #2
     6c4:	8812      	ldrh	r2, [r2, #0]
     6c6:	819a      	strh	r2, [r3, #12]
	_at25dfx_chip_issue_read_command_wait(chip, cmd);
     6c8:	2314      	movs	r3, #20
     6ca:	18fb      	adds	r3, r7, r3
     6cc:	68f8      	ldr	r0, [r7, #12]
     6ce:	466a      	mov	r2, sp
     6d0:	68d9      	ldr	r1, [r3, #12]
     6d2:	6011      	str	r1, [r2, #0]
     6d4:	6819      	ldr	r1, [r3, #0]
     6d6:	685a      	ldr	r2, [r3, #4]
     6d8:	689b      	ldr	r3, [r3, #8]
     6da:	4c08      	ldr	r4, [pc, #32]	; (6fc <at25dfx_chip_read_buffer+0xb0>)
     6dc:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
     6de:	68fb      	ldr	r3, [r7, #12]
     6e0:	681b      	ldr	r3, [r3, #0]
     6e2:	0018      	movs	r0, r3
     6e4:	4b06      	ldr	r3, [pc, #24]	; (700 <at25dfx_chip_read_buffer+0xb4>)
     6e6:	4798      	blx	r3

	return STATUS_OK;
     6e8:	2300      	movs	r3, #0
}
     6ea:	0018      	movs	r0, r3
     6ec:	46bd      	mov	sp, r7
     6ee:	b00b      	add	sp, #44	; 0x2c
     6f0:	bd90      	pop	{r4, r7, pc}
     6f2:	46c0      	nop			; (mov r8, r8)
     6f4:	000002fd 	.word	0x000002fd
     6f8:	00000221 	.word	0x00000221
     6fc:	00000395 	.word	0x00000395
     700:	00000269 	.word	0x00000269

00000704 <at25dfx_chip_sleep>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_sleep(struct at25dfx_chip_module *chip)
{
     704:	b590      	push	{r4, r7, lr}
     706:	b08b      	sub	sp, #44	; 0x2c
     708:	af02      	add	r7, sp, #8
     70a:	6078      	str	r0, [r7, #4]
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
     70c:	687b      	ldr	r3, [r7, #4]
     70e:	681b      	ldr	r3, [r3, #0]
     710:	221f      	movs	r2, #31
     712:	18bc      	adds	r4, r7, r2
     714:	0018      	movs	r0, r3
     716:	4b1b      	ldr	r3, [pc, #108]	; (784 <at25dfx_chip_sleep+0x80>)
     718:	4798      	blx	r3
     71a:	0003      	movs	r3, r0
     71c:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
     71e:	231f      	movs	r3, #31
     720:	18fb      	adds	r3, r7, r3
     722:	781b      	ldrb	r3, [r3, #0]
     724:	2b05      	cmp	r3, #5
     726:	d103      	bne.n	730 <at25dfx_chip_sleep+0x2c>
		return status;
     728:	231f      	movs	r3, #31
     72a:	18fb      	adds	r3, r7, r3
     72c:	781b      	ldrb	r3, [r3, #0]
     72e:	e024      	b.n	77a <at25dfx_chip_sleep+0x76>
	}

	cmd.opcode = AT25DFX_COMMAND_SLEEP;
     730:	230c      	movs	r3, #12
     732:	18fb      	adds	r3, r7, r3
     734:	22b9      	movs	r2, #185	; 0xb9
     736:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
     738:	230c      	movs	r3, #12
     73a:	18fb      	adds	r3, r7, r3
     73c:	2201      	movs	r2, #1
     73e:	705a      	strb	r2, [r3, #1]
	cmd.length = 0;
     740:	230c      	movs	r3, #12
     742:	18fb      	adds	r3, r7, r3
     744:	2200      	movs	r2, #0
     746:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
     748:	230c      	movs	r3, #12
     74a:	18fb      	adds	r3, r7, r3
     74c:	2200      	movs	r2, #0
     74e:	605a      	str	r2, [r3, #4]
	cmd.data.tx = NULL;
     750:	230c      	movs	r3, #12
     752:	18fb      	adds	r3, r7, r3
     754:	2200      	movs	r2, #0
     756:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
     758:	230c      	movs	r3, #12
     75a:	18fb      	adds	r3, r7, r3
     75c:	6878      	ldr	r0, [r7, #4]
     75e:	466a      	mov	r2, sp
     760:	68d9      	ldr	r1, [r3, #12]
     762:	6011      	str	r1, [r2, #0]
     764:	6819      	ldr	r1, [r3, #0]
     766:	685a      	ldr	r2, [r3, #4]
     768:	689b      	ldr	r3, [r3, #8]
     76a:	4c07      	ldr	r4, [pc, #28]	; (788 <at25dfx_chip_sleep+0x84>)
     76c:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
     76e:	687b      	ldr	r3, [r7, #4]
     770:	681b      	ldr	r3, [r3, #0]
     772:	0018      	movs	r0, r3
     774:	4b05      	ldr	r3, [pc, #20]	; (78c <at25dfx_chip_sleep+0x88>)
     776:	4798      	blx	r3

	return STATUS_OK;
     778:	2300      	movs	r3, #0
}
     77a:	0018      	movs	r0, r3
     77c:	46bd      	mov	sp, r7
     77e:	b009      	add	sp, #36	; 0x24
     780:	bd90      	pop	{r4, r7, pc}
     782:	46c0      	nop			; (mov r8, r8)
     784:	00000221 	.word	0x00000221
     788:	0000049d 	.word	0x0000049d
     78c:	00000269 	.word	0x00000269

00000790 <at25dfx_chip_wake>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_wake(struct at25dfx_chip_module *chip)
{
     790:	b590      	push	{r4, r7, lr}
     792:	b08b      	sub	sp, #44	; 0x2c
     794:	af02      	add	r7, sp, #8
     796:	6078      	str	r0, [r7, #4]
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
     798:	687b      	ldr	r3, [r7, #4]
     79a:	681b      	ldr	r3, [r3, #0]
     79c:	221f      	movs	r2, #31
     79e:	18bc      	adds	r4, r7, r2
     7a0:	0018      	movs	r0, r3
     7a2:	4b1b      	ldr	r3, [pc, #108]	; (810 <at25dfx_chip_wake+0x80>)
     7a4:	4798      	blx	r3
     7a6:	0003      	movs	r3, r0
     7a8:	7023      	strb	r3, [r4, #0]
	if (status == STATUS_BUSY) {
     7aa:	231f      	movs	r3, #31
     7ac:	18fb      	adds	r3, r7, r3
     7ae:	781b      	ldrb	r3, [r3, #0]
     7b0:	2b05      	cmp	r3, #5
     7b2:	d103      	bne.n	7bc <at25dfx_chip_wake+0x2c>
		return status;
     7b4:	231f      	movs	r3, #31
     7b6:	18fb      	adds	r3, r7, r3
     7b8:	781b      	ldrb	r3, [r3, #0]
     7ba:	e024      	b.n	806 <at25dfx_chip_wake+0x76>
	}

	cmd.opcode = AT25DFX_COMMAND_WAKE;
     7bc:	230c      	movs	r3, #12
     7be:	18fb      	adds	r3, r7, r3
     7c0:	22ab      	movs	r2, #171	; 0xab
     7c2:	701a      	strb	r2, [r3, #0]
	cmd.command_size = 1;
     7c4:	230c      	movs	r3, #12
     7c6:	18fb      	adds	r3, r7, r3
     7c8:	2201      	movs	r2, #1
     7ca:	705a      	strb	r2, [r3, #1]
	cmd.length = 0;
     7cc:	230c      	movs	r3, #12
     7ce:	18fb      	adds	r3, r7, r3
     7d0:	2200      	movs	r2, #0
     7d2:	819a      	strh	r2, [r3, #12]

	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;
     7d4:	230c      	movs	r3, #12
     7d6:	18fb      	adds	r3, r7, r3
     7d8:	2200      	movs	r2, #0
     7da:	605a      	str	r2, [r3, #4]
	cmd.data.tx = NULL;
     7dc:	230c      	movs	r3, #12
     7de:	18fb      	adds	r3, r7, r3
     7e0:	2200      	movs	r2, #0
     7e2:	609a      	str	r2, [r3, #8]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);
     7e4:	230c      	movs	r3, #12
     7e6:	18fb      	adds	r3, r7, r3
     7e8:	6878      	ldr	r0, [r7, #4]
     7ea:	466a      	mov	r2, sp
     7ec:	68d9      	ldr	r1, [r3, #12]
     7ee:	6011      	str	r1, [r2, #0]
     7f0:	6819      	ldr	r1, [r3, #0]
     7f2:	685a      	ldr	r2, [r3, #4]
     7f4:	689b      	ldr	r3, [r3, #8]
     7f6:	4c07      	ldr	r4, [pc, #28]	; (814 <at25dfx_chip_wake+0x84>)
     7f8:	47a0      	blx	r4

	_at25dfx_spi_unlock(chip->spi);
     7fa:	687b      	ldr	r3, [r7, #4]
     7fc:	681b      	ldr	r3, [r3, #0]
     7fe:	0018      	movs	r0, r3
     800:	4b05      	ldr	r3, [pc, #20]	; (818 <at25dfx_chip_wake+0x88>)
     802:	4798      	blx	r3

	return STATUS_OK;
     804:	2300      	movs	r3, #0
     806:	0018      	movs	r0, r3
     808:	46bd      	mov	sp, r7
     80a:	b009      	add	sp, #36	; 0x24
     80c:	bd90      	pop	{r4, r7, pc}
     80e:	46c0      	nop			; (mov r8, r8)
     810:	00000221 	.word	0x00000221
     814:	0000049d 	.word	0x0000049d
     818:	00000269 	.word	0x00000269

0000081c <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
     81c:	b580      	push	{r7, lr}
     81e:	b082      	sub	sp, #8
     820:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
     822:	4b10      	ldr	r3, [pc, #64]	; (864 <cpu_irq_enter_critical+0x48>)
     824:	681b      	ldr	r3, [r3, #0]
     826:	2b00      	cmp	r3, #0
     828:	d112      	bne.n	850 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     82a:	f3ef 8310 	mrs	r3, PRIMASK
     82e:	607b      	str	r3, [r7, #4]
  return(result);
     830:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
     832:	2b00      	cmp	r3, #0
     834:	d109      	bne.n	84a <cpu_irq_enter_critical+0x2e>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     836:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     838:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     83c:	4b0a      	ldr	r3, [pc, #40]	; (868 <cpu_irq_enter_critical+0x4c>)
     83e:	2200      	movs	r2, #0
     840:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     842:	4b0a      	ldr	r3, [pc, #40]	; (86c <cpu_irq_enter_critical+0x50>)
     844:	2201      	movs	r2, #1
     846:	701a      	strb	r2, [r3, #0]
     848:	e002      	b.n	850 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     84a:	4b08      	ldr	r3, [pc, #32]	; (86c <cpu_irq_enter_critical+0x50>)
     84c:	2200      	movs	r2, #0
     84e:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     850:	4b04      	ldr	r3, [pc, #16]	; (864 <cpu_irq_enter_critical+0x48>)
     852:	681b      	ldr	r3, [r3, #0]
     854:	1c5a      	adds	r2, r3, #1
     856:	4b03      	ldr	r3, [pc, #12]	; (864 <cpu_irq_enter_critical+0x48>)
     858:	601a      	str	r2, [r3, #0]
}
     85a:	46c0      	nop			; (mov r8, r8)
     85c:	46bd      	mov	sp, r7
     85e:	b002      	add	sp, #8
     860:	bd80      	pop	{r7, pc}
     862:	46c0      	nop			; (mov r8, r8)
     864:	2000008c 	.word	0x2000008c
     868:	20000000 	.word	0x20000000
     86c:	20000090 	.word	0x20000090

00000870 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
     870:	b580      	push	{r7, lr}
     872:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     874:	4b0b      	ldr	r3, [pc, #44]	; (8a4 <cpu_irq_leave_critical+0x34>)
     876:	681b      	ldr	r3, [r3, #0]
     878:	1e5a      	subs	r2, r3, #1
     87a:	4b0a      	ldr	r3, [pc, #40]	; (8a4 <cpu_irq_leave_critical+0x34>)
     87c:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     87e:	4b09      	ldr	r3, [pc, #36]	; (8a4 <cpu_irq_leave_critical+0x34>)
     880:	681b      	ldr	r3, [r3, #0]
     882:	2b00      	cmp	r3, #0
     884:	d10a      	bne.n	89c <cpu_irq_leave_critical+0x2c>
     886:	4b08      	ldr	r3, [pc, #32]	; (8a8 <cpu_irq_leave_critical+0x38>)
     888:	781b      	ldrb	r3, [r3, #0]
     88a:	b2db      	uxtb	r3, r3
     88c:	2b00      	cmp	r3, #0
     88e:	d005      	beq.n	89c <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
     890:	4b06      	ldr	r3, [pc, #24]	; (8ac <cpu_irq_leave_critical+0x3c>)
     892:	2201      	movs	r2, #1
     894:	701a      	strb	r2, [r3, #0]
     896:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     89a:	b662      	cpsie	i
	}
}
     89c:	46c0      	nop			; (mov r8, r8)
     89e:	46bd      	mov	sp, r7
     8a0:	bd80      	pop	{r7, pc}
     8a2:	46c0      	nop			; (mov r8, r8)
     8a4:	2000008c 	.word	0x2000008c
     8a8:	20000090 	.word	0x20000090
     8ac:	20000000 	.word	0x20000000

000008b0 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     8b0:	b580      	push	{r7, lr}
     8b2:	b082      	sub	sp, #8
     8b4:	af00      	add	r7, sp, #0
     8b6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     8b8:	687b      	ldr	r3, [r7, #4]
     8ba:	2280      	movs	r2, #128	; 0x80
     8bc:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     8be:	687b      	ldr	r3, [r7, #4]
     8c0:	2200      	movs	r2, #0
     8c2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     8c4:	687b      	ldr	r3, [r7, #4]
     8c6:	2201      	movs	r2, #1
     8c8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     8ca:	687b      	ldr	r3, [r7, #4]
     8cc:	2200      	movs	r2, #0
     8ce:	70da      	strb	r2, [r3, #3]
}
     8d0:	46c0      	nop			; (mov r8, r8)
     8d2:	46bd      	mov	sp, r7
     8d4:	b002      	add	sp, #8
     8d6:	bd80      	pop	{r7, pc}

000008d8 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     8d8:	b580      	push	{r7, lr}
     8da:	b082      	sub	sp, #8
     8dc:	af00      	add	r7, sp, #0
     8de:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     8e0:	687b      	ldr	r3, [r7, #4]
     8e2:	2200      	movs	r2, #0
     8e4:	701a      	strb	r2, [r3, #0]
}
     8e6:	46c0      	nop			; (mov r8, r8)
     8e8:	46bd      	mov	sp, r7
     8ea:	b002      	add	sp, #8
     8ec:	bd80      	pop	{r7, pc}
     8ee:	46c0      	nop			; (mov r8, r8)

000008f0 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     8f0:	b580      	push	{r7, lr}
     8f2:	b082      	sub	sp, #8
     8f4:	af00      	add	r7, sp, #0
     8f6:	0002      	movs	r2, r0
     8f8:	6039      	str	r1, [r7, #0]
     8fa:	1dfb      	adds	r3, r7, #7
     8fc:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     8fe:	1dfb      	adds	r3, r7, #7
     900:	781b      	ldrb	r3, [r3, #0]
     902:	2b01      	cmp	r3, #1
     904:	d00a      	beq.n	91c <system_apb_clock_set_mask+0x2c>
     906:	2b02      	cmp	r3, #2
     908:	d00f      	beq.n	92a <system_apb_clock_set_mask+0x3a>
     90a:	2b00      	cmp	r3, #0
     90c:	d114      	bne.n	938 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     90e:	4b0e      	ldr	r3, [pc, #56]	; (948 <system_apb_clock_set_mask+0x58>)
     910:	4a0d      	ldr	r2, [pc, #52]	; (948 <system_apb_clock_set_mask+0x58>)
     912:	6991      	ldr	r1, [r2, #24]
     914:	683a      	ldr	r2, [r7, #0]
     916:	430a      	orrs	r2, r1
     918:	619a      	str	r2, [r3, #24]
			break;
     91a:	e00f      	b.n	93c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     91c:	4b0a      	ldr	r3, [pc, #40]	; (948 <system_apb_clock_set_mask+0x58>)
     91e:	4a0a      	ldr	r2, [pc, #40]	; (948 <system_apb_clock_set_mask+0x58>)
     920:	69d1      	ldr	r1, [r2, #28]
     922:	683a      	ldr	r2, [r7, #0]
     924:	430a      	orrs	r2, r1
     926:	61da      	str	r2, [r3, #28]
			break;
     928:	e008      	b.n	93c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     92a:	4b07      	ldr	r3, [pc, #28]	; (948 <system_apb_clock_set_mask+0x58>)
     92c:	4a06      	ldr	r2, [pc, #24]	; (948 <system_apb_clock_set_mask+0x58>)
     92e:	6a11      	ldr	r1, [r2, #32]
     930:	683a      	ldr	r2, [r7, #0]
     932:	430a      	orrs	r2, r1
     934:	621a      	str	r2, [r3, #32]
			break;
     936:	e001      	b.n	93c <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     938:	2317      	movs	r3, #23
     93a:	e000      	b.n	93e <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     93c:	2300      	movs	r3, #0
}
     93e:	0018      	movs	r0, r3
     940:	46bd      	mov	sp, r7
     942:	b002      	add	sp, #8
     944:	bd80      	pop	{r7, pc}
     946:	46c0      	nop			; (mov r8, r8)
     948:	40000400 	.word	0x40000400

0000094c <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
     94c:	b580      	push	{r7, lr}
     94e:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     950:	4b05      	ldr	r3, [pc, #20]	; (968 <system_is_debugger_present+0x1c>)
     952:	789b      	ldrb	r3, [r3, #2]
     954:	b2db      	uxtb	r3, r3
     956:	001a      	movs	r2, r3
     958:	2302      	movs	r3, #2
     95a:	4013      	ands	r3, r2
     95c:	1e5a      	subs	r2, r3, #1
     95e:	4193      	sbcs	r3, r2
     960:	b2db      	uxtb	r3, r3
}
     962:	0018      	movs	r0, r3
     964:	46bd      	mov	sp, r7
     966:	bd80      	pop	{r7, pc}
     968:	41002000 	.word	0x41002000

0000096c <spi_is_write_complete>:
 *                has been drawn high for SPI slave
 * \retval false  If the SPI master module has not shifted out data
 */
static inline bool spi_is_write_complete(
		struct spi_module *const module)
{
     96c:	b580      	push	{r7, lr}
     96e:	b084      	sub	sp, #16
     970:	af00      	add	r7, sp, #0
     972:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     974:	687b      	ldr	r3, [r7, #4]
     976:	681b      	ldr	r3, [r3, #0]
     978:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     97a:	68fb      	ldr	r3, [r7, #12]
     97c:	7e1b      	ldrb	r3, [r3, #24]
     97e:	b2db      	uxtb	r3, r3
     980:	001a      	movs	r2, r3
     982:	2302      	movs	r3, #2
     984:	4013      	ands	r3, r2
     986:	1e5a      	subs	r2, r3, #1
     988:	4193      	sbcs	r3, r2
     98a:	b2db      	uxtb	r3, r3
}
     98c:	0018      	movs	r0, r3
     98e:	46bd      	mov	sp, r7
     990:	b004      	add	sp, #16
     992:	bd80      	pop	{r7, pc}

00000994 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
     994:	b580      	push	{r7, lr}
     996:	b084      	sub	sp, #16
     998:	af00      	add	r7, sp, #0
     99a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     99c:	687b      	ldr	r3, [r7, #4]
     99e:	681b      	ldr	r3, [r3, #0]
     9a0:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     9a2:	68fb      	ldr	r3, [r7, #12]
     9a4:	7e1b      	ldrb	r3, [r3, #24]
     9a6:	b2db      	uxtb	r3, r3
     9a8:	001a      	movs	r2, r3
     9aa:	2301      	movs	r3, #1
     9ac:	4013      	ands	r3, r2
     9ae:	1e5a      	subs	r2, r3, #1
     9b0:	4193      	sbcs	r3, r2
     9b2:	b2db      	uxtb	r3, r3
}
     9b4:	0018      	movs	r0, r3
     9b6:	46bd      	mov	sp, r7
     9b8:	b004      	add	sp, #16
     9ba:	bd80      	pop	{r7, pc}

000009bc <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
     9bc:	b580      	push	{r7, lr}
     9be:	b084      	sub	sp, #16
     9c0:	af00      	add	r7, sp, #0
     9c2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     9c4:	687b      	ldr	r3, [r7, #4]
     9c6:	681b      	ldr	r3, [r3, #0]
     9c8:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     9ca:	68fb      	ldr	r3, [r7, #12]
     9cc:	7e1b      	ldrb	r3, [r3, #24]
     9ce:	b2db      	uxtb	r3, r3
     9d0:	001a      	movs	r2, r3
     9d2:	2304      	movs	r3, #4
     9d4:	4013      	ands	r3, r2
     9d6:	1e5a      	subs	r2, r3, #1
     9d8:	4193      	sbcs	r3, r2
     9da:	b2db      	uxtb	r3, r3
}
     9dc:	0018      	movs	r0, r3
     9de:	46bd      	mov	sp, r7
     9e0:	b004      	add	sp, #16
     9e2:	bd80      	pop	{r7, pc}

000009e4 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
     9e4:	b580      	push	{r7, lr}
     9e6:	b084      	sub	sp, #16
     9e8:	af00      	add	r7, sp, #0
     9ea:	6078      	str	r0, [r7, #4]
     9ec:	000a      	movs	r2, r1
     9ee:	1cbb      	adds	r3, r7, #2
     9f0:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     9f2:	687b      	ldr	r3, [r7, #4]
     9f4:	681b      	ldr	r3, [r3, #0]
     9f6:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     9f8:	687b      	ldr	r3, [r7, #4]
     9fa:	0018      	movs	r0, r3
     9fc:	4b0a      	ldr	r3, [pc, #40]	; (a28 <spi_write+0x44>)
     9fe:	4798      	blx	r3
     a00:	0003      	movs	r3, r0
     a02:	001a      	movs	r2, r3
     a04:	2301      	movs	r3, #1
     a06:	4053      	eors	r3, r2
     a08:	b2db      	uxtb	r3, r3
     a0a:	2b00      	cmp	r3, #0
     a0c:	d001      	beq.n	a12 <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
     a0e:	2305      	movs	r3, #5
     a10:	e006      	b.n	a20 <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     a12:	1cbb      	adds	r3, r7, #2
     a14:	881b      	ldrh	r3, [r3, #0]
     a16:	05db      	lsls	r3, r3, #23
     a18:	0dda      	lsrs	r2, r3, #23
     a1a:	68fb      	ldr	r3, [r7, #12]
     a1c:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
     a1e:	2300      	movs	r3, #0
}
     a20:	0018      	movs	r0, r3
     a22:	46bd      	mov	sp, r7
     a24:	b004      	add	sp, #16
     a26:	bd80      	pop	{r7, pc}
     a28:	00000995 	.word	0x00000995

00000a2c <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
     a2c:	b580      	push	{r7, lr}
     a2e:	b084      	sub	sp, #16
     a30:	af00      	add	r7, sp, #0
     a32:	6078      	str	r0, [r7, #4]
     a34:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     a36:	687b      	ldr	r3, [r7, #4]
     a38:	681b      	ldr	r3, [r3, #0]
     a3a:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     a3c:	687b      	ldr	r3, [r7, #4]
     a3e:	0018      	movs	r0, r3
     a40:	4b1b      	ldr	r3, [pc, #108]	; (ab0 <spi_read+0x84>)
     a42:	4798      	blx	r3
     a44:	0003      	movs	r3, r0
     a46:	001a      	movs	r2, r3
     a48:	2301      	movs	r3, #1
     a4a:	4053      	eors	r3, r2
     a4c:	b2db      	uxtb	r3, r3
     a4e:	2b00      	cmp	r3, #0
     a50:	d001      	beq.n	a56 <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
     a52:	2310      	movs	r3, #16
     a54:	e027      	b.n	aa6 <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
     a56:	230f      	movs	r3, #15
     a58:	18fb      	adds	r3, r7, r3
     a5a:	2200      	movs	r2, #0
     a5c:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     a5e:	68bb      	ldr	r3, [r7, #8]
     a60:	8b5b      	ldrh	r3, [r3, #26]
     a62:	b29b      	uxth	r3, r3
     a64:	001a      	movs	r2, r3
     a66:	2304      	movs	r3, #4
     a68:	4013      	ands	r3, r2
     a6a:	d006      	beq.n	a7a <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
     a6c:	230f      	movs	r3, #15
     a6e:	18fb      	adds	r3, r7, r3
     a70:	221e      	movs	r2, #30
     a72:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     a74:	68bb      	ldr	r3, [r7, #8]
     a76:	2204      	movs	r2, #4
     a78:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     a7a:	687b      	ldr	r3, [r7, #4]
     a7c:	799b      	ldrb	r3, [r3, #6]
     a7e:	2b01      	cmp	r3, #1
     a80:	d108      	bne.n	a94 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     a82:	68bb      	ldr	r3, [r7, #8]
     a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     a86:	b29b      	uxth	r3, r3
     a88:	05db      	lsls	r3, r3, #23
     a8a:	0ddb      	lsrs	r3, r3, #23
     a8c:	b29a      	uxth	r2, r3
     a8e:	683b      	ldr	r3, [r7, #0]
     a90:	801a      	strh	r2, [r3, #0]
     a92:	e005      	b.n	aa0 <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     a94:	68bb      	ldr	r3, [r7, #8]
     a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     a98:	b2db      	uxtb	r3, r3
     a9a:	b29a      	uxth	r2, r3
     a9c:	683b      	ldr	r3, [r7, #0]
     a9e:	801a      	strh	r2, [r3, #0]
	}

	return retval;
     aa0:	230f      	movs	r3, #15
     aa2:	18fb      	adds	r3, r7, r3
     aa4:	781b      	ldrb	r3, [r3, #0]
}
     aa6:	0018      	movs	r0, r3
     aa8:	46bd      	mov	sp, r7
     aaa:	b004      	add	sp, #16
     aac:	bd80      	pop	{r7, pc}
     aae:	46c0      	nop			; (mov r8, r8)
     ab0:	000009bd 	.word	0x000009bd

00000ab4 <_spi_clear_tx_complete_flag>:
 *
 * \param[in]  module  Pointer to the software instance struct
 */
static void _spi_clear_tx_complete_flag(
		struct spi_module *const module)
{
     ab4:	b580      	push	{r7, lr}
     ab6:	b084      	sub	sp, #16
     ab8:	af00      	add	r7, sp, #0
     aba:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     abc:	687b      	ldr	r3, [r7, #4]
     abe:	681b      	ldr	r3, [r3, #0]
     ac0:	60fb      	str	r3, [r7, #12]

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     ac2:	68fb      	ldr	r3, [r7, #12]
     ac4:	2202      	movs	r2, #2
     ac6:	761a      	strb	r2, [r3, #24]
}
     ac8:	46c0      	nop			; (mov r8, r8)
     aca:	46bd      	mov	sp, r7
     acc:	b004      	add	sp, #16
     ace:	bd80      	pop	{r7, pc}

00000ad0 <_spi_set_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_set_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
     ad0:	b590      	push	{r4, r7, lr}
     ad2:	b093      	sub	sp, #76	; 0x4c
     ad4:	af00      	add	r7, sp, #0
     ad6:	6078      	str	r0, [r7, #4]
     ad8:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     ada:	687b      	ldr	r3, [r7, #4]
     adc:	681b      	ldr	r3, [r3, #0]
     ade:	637b      	str	r3, [r7, #52]	; 0x34
	Sercom *const hw = module->hw;
     ae0:	687b      	ldr	r3, [r7, #4]
     ae2:	681b      	ldr	r3, [r3, #0]
     ae4:	633b      	str	r3, [r7, #48]	; 0x30

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
     ae6:	231c      	movs	r3, #28
     ae8:	18fb      	adds	r3, r7, r3
     aea:	0018      	movs	r0, r3
     aec:	4b85      	ldr	r3, [pc, #532]	; (d04 <_spi_set_config+0x234>)
     aee:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
     af0:	231c      	movs	r3, #28
     af2:	18fb      	adds	r3, r7, r3
     af4:	2200      	movs	r2, #0
     af6:	705a      	strb	r2, [r3, #1]
	if(config->mode == SPI_MODE_SLAVE) {
     af8:	683b      	ldr	r3, [r7, #0]
     afa:	781b      	ldrb	r3, [r3, #0]
     afc:	2b00      	cmp	r3, #0
     afe:	d103      	bne.n	b08 <_spi_set_config+0x38>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     b00:	231c      	movs	r3, #28
     b02:	18fb      	adds	r3, r7, r3
     b04:	2200      	movs	r2, #0
     b06:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
     b08:	683b      	ldr	r3, [r7, #0]
     b0a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
     b0c:	230c      	movs	r3, #12
     b0e:	18fb      	adds	r3, r7, r3
     b10:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
     b12:	683b      	ldr	r3, [r7, #0]
     b14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
     b16:	230c      	movs	r3, #12
     b18:	18fb      	adds	r3, r7, r3
     b1a:	605a      	str	r2, [r3, #4]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
     b1c:	683b      	ldr	r3, [r7, #0]
     b1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
     b20:	230c      	movs	r3, #12
     b22:	18fb      	adds	r3, r7, r3
     b24:	609a      	str	r2, [r3, #8]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
     b26:	683b      	ldr	r3, [r7, #0]
     b28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
     b2a:	230c      	movs	r3, #12
     b2c:	18fb      	adds	r3, r7, r3
     b2e:	60da      	str	r2, [r3, #12]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     b30:	2347      	movs	r3, #71	; 0x47
     b32:	18fb      	adds	r3, r7, r3
     b34:	2200      	movs	r2, #0
     b36:	701a      	strb	r2, [r3, #0]
     b38:	e02c      	b.n	b94 <_spi_set_config+0xc4>
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b3a:	2347      	movs	r3, #71	; 0x47
     b3c:	18fb      	adds	r3, r7, r3
     b3e:	781a      	ldrb	r2, [r3, #0]
     b40:	230c      	movs	r3, #12
     b42:	18fb      	adds	r3, r7, r3
     b44:	0092      	lsls	r2, r2, #2
     b46:	58d3      	ldr	r3, [r2, r3]
     b48:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
     b4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     b4c:	2b00      	cmp	r3, #0
     b4e:	d109      	bne.n	b64 <_spi_set_config+0x94>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     b50:	2347      	movs	r3, #71	; 0x47
     b52:	18fb      	adds	r3, r7, r3
     b54:	781a      	ldrb	r2, [r3, #0]
     b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     b58:	0011      	movs	r1, r2
     b5a:	0018      	movs	r0, r3
     b5c:	4b6a      	ldr	r3, [pc, #424]	; (d08 <_spi_set_config+0x238>)
     b5e:	4798      	blx	r3
     b60:	0003      	movs	r3, r0
     b62:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
     b64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     b66:	3301      	adds	r3, #1
     b68:	d00d      	beq.n	b86 <_spi_set_config+0xb6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     b6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     b6c:	b2da      	uxtb	r2, r3
     b6e:	231c      	movs	r3, #28
     b70:	18fb      	adds	r3, r7, r3
     b72:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     b74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     b76:	0c1b      	lsrs	r3, r3, #16
     b78:	b2db      	uxtb	r3, r3
     b7a:	221c      	movs	r2, #28
     b7c:	18ba      	adds	r2, r7, r2
     b7e:	0011      	movs	r1, r2
     b80:	0018      	movs	r0, r3
     b82:	4b62      	ldr	r3, [pc, #392]	; (d0c <_spi_set_config+0x23c>)
     b84:	4798      	blx	r3
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     b86:	2347      	movs	r3, #71	; 0x47
     b88:	18fb      	adds	r3, r7, r3
     b8a:	781a      	ldrb	r2, [r3, #0]
     b8c:	2347      	movs	r3, #71	; 0x47
     b8e:	18fb      	adds	r3, r7, r3
     b90:	3201      	adds	r2, #1
     b92:	701a      	strb	r2, [r3, #0]
     b94:	2347      	movs	r3, #71	; 0x47
     b96:	18fb      	adds	r3, r7, r3
     b98:	781b      	ldrb	r3, [r3, #0]
     b9a:	2b03      	cmp	r3, #3
     b9c:	d9cd      	bls.n	b3a <_spi_set_config+0x6a>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     b9e:	683b      	ldr	r3, [r7, #0]
     ba0:	781a      	ldrb	r2, [r3, #0]
     ba2:	687b      	ldr	r3, [r7, #4]
     ba4:	715a      	strb	r2, [r3, #5]
	module->character_size   = config->character_size;
     ba6:	683b      	ldr	r3, [r7, #0]
     ba8:	7c1a      	ldrb	r2, [r3, #16]
     baa:	687b      	ldr	r3, [r7, #4]
     bac:	719a      	strb	r2, [r3, #6]
	module->receiver_enabled = config->receiver_enable;
     bae:	683b      	ldr	r3, [r7, #0]
     bb0:	7c9a      	ldrb	r2, [r3, #18]
     bb2:	687b      	ldr	r3, [r7, #4]
     bb4:	71da      	strb	r2, [r3, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     bb6:	683b      	ldr	r3, [r7, #0]
     bb8:	7d1a      	ldrb	r2, [r3, #20]
     bba:	687b      	ldr	r3, [r7, #4]
     bbc:	721a      	strb	r2, [r3, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     bbe:	230a      	movs	r3, #10
     bc0:	18fb      	adds	r3, r7, r3
     bc2:	2200      	movs	r2, #0
     bc4:	801a      	strh	r2, [r3, #0]
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
     bc6:	2300      	movs	r3, #0
     bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
     bca:	2300      	movs	r3, #0
     bcc:	63bb      	str	r3, [r7, #56]	; 0x38

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     bce:	683b      	ldr	r3, [r7, #0]
     bd0:	781b      	ldrb	r3, [r3, #0]
     bd2:	2b01      	cmp	r3, #1
     bd4:	d129      	bne.n	c2a <_spi_set_config+0x15a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     bd6:	687b      	ldr	r3, [r7, #4]
     bd8:	681b      	ldr	r3, [r3, #0]
     bda:	0018      	movs	r0, r3
     bdc:	4b4c      	ldr	r3, [pc, #304]	; (d10 <_spi_set_config+0x240>)
     bde:	4798      	blx	r3
     be0:	0003      	movs	r3, r0
     be2:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     be6:	3314      	adds	r3, #20
     be8:	62bb      	str	r3, [r7, #40]	; 0x28
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
     bec:	b2db      	uxtb	r3, r3
     bee:	0018      	movs	r0, r3
     bf0:	4b48      	ldr	r3, [pc, #288]	; (d14 <_spi_set_config+0x244>)
     bf2:	4798      	blx	r3
     bf4:	0003      	movs	r3, r0
     bf6:	627b      	str	r3, [r7, #36]	; 0x24

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     bf8:	683b      	ldr	r3, [r7, #0]
     bfa:	699b      	ldr	r3, [r3, #24]
     bfc:	2223      	movs	r2, #35	; 0x23
     bfe:	18bc      	adds	r4, r7, r2
     c00:	220a      	movs	r2, #10
     c02:	18ba      	adds	r2, r7, r2
     c04:	6a79      	ldr	r1, [r7, #36]	; 0x24
     c06:	0018      	movs	r0, r3
     c08:	4b43      	ldr	r3, [pc, #268]	; (d18 <_spi_set_config+0x248>)
     c0a:	4798      	blx	r3
     c0c:	0003      	movs	r3, r0
     c0e:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     c10:	2323      	movs	r3, #35	; 0x23
     c12:	18fb      	adds	r3, r7, r3
     c14:	781b      	ldrb	r3, [r3, #0]
     c16:	2b00      	cmp	r3, #0
     c18:	d001      	beq.n	c1e <_spi_set_config+0x14e>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     c1a:	2317      	movs	r3, #23
     c1c:	e06d      	b.n	cfa <_spi_set_config+0x22a>
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     c1e:	230a      	movs	r3, #10
     c20:	18fb      	adds	r3, r7, r3
     c22:	881b      	ldrh	r3, [r3, #0]
     c24:	b2da      	uxtb	r2, r3
     c26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     c28:	731a      	strb	r2, [r3, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     c2a:	683b      	ldr	r3, [r7, #0]
     c2c:	781b      	ldrb	r3, [r3, #0]
     c2e:	2b00      	cmp	r3, #0
     c30:	d11a      	bne.n	c68 <_spi_set_config+0x198>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
     c32:	683b      	ldr	r3, [r7, #0]
     c34:	699b      	ldr	r3, [r3, #24]
     c36:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
     c38:	683b      	ldr	r3, [r7, #0]
     c3a:	8b9b      	ldrh	r3, [r3, #28]
     c3c:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     c3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     c42:	683a      	ldr	r2, [r7, #0]
     c44:	7f92      	ldrb	r2, [r2, #30]
     c46:	0011      	movs	r1, r2
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
     c48:	683a      	ldr	r2, [r7, #0]
     c4a:	7fd2      	ldrb	r2, [r2, #31]
     c4c:	0412      	lsls	r2, r2, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     c4e:	430a      	orrs	r2, r1

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
     c50:	431a      	orrs	r2, r3
     c52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     c54:	625a      	str	r2, [r3, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
     c56:	683b      	ldr	r3, [r7, #0]
     c58:	2220      	movs	r2, #32
     c5a:	5c9b      	ldrb	r3, [r3, r2]
     c5c:	2b00      	cmp	r3, #0
     c5e:	d003      	beq.n	c68 <_spi_set_config+0x198>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
     c60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     c62:	2240      	movs	r2, #64	; 0x40
     c64:	4313      	orrs	r3, r2
     c66:	63bb      	str	r3, [r7, #56]	; 0x38
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
     c68:	683b      	ldr	r3, [r7, #0]
     c6a:	685b      	ldr	r3, [r3, #4]
     c6c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     c6e:	4313      	orrs	r3, r2
     c70:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     c72:	683b      	ldr	r3, [r7, #0]
     c74:	689b      	ldr	r3, [r3, #8]
     c76:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     c78:	4313      	orrs	r3, r2
     c7a:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     c7c:	683b      	ldr	r3, [r7, #0]
     c7e:	68db      	ldr	r3, [r3, #12]
     c80:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     c82:	4313      	orrs	r3, r2
     c84:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set SPI character size */
	ctrlb |= config->character_size;
     c86:	683b      	ldr	r3, [r7, #0]
     c88:	7c1b      	ldrb	r3, [r3, #16]
     c8a:	001a      	movs	r2, r3
     c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     c8e:	4313      	orrs	r3, r2
     c90:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     c92:	683b      	ldr	r3, [r7, #0]
     c94:	7c5b      	ldrb	r3, [r3, #17]
     c96:	2b00      	cmp	r3, #0
     c98:	d103      	bne.n	ca2 <_spi_set_config+0x1d2>
     c9a:	4b20      	ldr	r3, [pc, #128]	; (d1c <_spi_set_config+0x24c>)
     c9c:	4798      	blx	r3
     c9e:	1e03      	subs	r3, r0, #0
     ca0:	d003      	beq.n	caa <_spi_set_config+0x1da>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     ca4:	2280      	movs	r2, #128	; 0x80
     ca6:	4313      	orrs	r3, r2
     ca8:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	if (config->receiver_enable) {
     caa:	683b      	ldr	r3, [r7, #0]
     cac:	7c9b      	ldrb	r3, [r3, #18]
     cae:	2b00      	cmp	r3, #0
     cb0:	d004      	beq.n	cbc <_spi_set_config+0x1ec>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     cb4:	2280      	movs	r2, #128	; 0x80
     cb6:	0292      	lsls	r2, r2, #10
     cb8:	4313      	orrs	r3, r2
     cba:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     cbc:	683b      	ldr	r3, [r7, #0]
     cbe:	7cdb      	ldrb	r3, [r3, #19]
     cc0:	2b00      	cmp	r3, #0
     cc2:	d004      	beq.n	cce <_spi_set_config+0x1fe>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     cc6:	2280      	movs	r2, #128	; 0x80
     cc8:	0092      	lsls	r2, r2, #2
     cca:	4313      	orrs	r3, r2
     ccc:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     cce:	683b      	ldr	r3, [r7, #0]
     cd0:	7d1b      	ldrb	r3, [r3, #20]
     cd2:	2b00      	cmp	r3, #0
     cd4:	d004      	beq.n	ce0 <_spi_set_config+0x210>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     cd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     cd8:	2280      	movs	r2, #128	; 0x80
     cda:	0192      	lsls	r2, r2, #6
     cdc:	4313      	orrs	r3, r2
     cde:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     ce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     ce2:	681a      	ldr	r2, [r3, #0]
     ce4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     ce6:	431a      	orrs	r2, r3
     ce8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     cea:	601a      	str	r2, [r3, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     cee:	685a      	ldr	r2, [r3, #4]
     cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     cf2:	431a      	orrs	r2, r3
     cf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     cf6:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
     cf8:	2300      	movs	r3, #0
}
     cfa:	0018      	movs	r0, r3
     cfc:	46bd      	mov	sp, r7
     cfe:	b013      	add	sp, #76	; 0x4c
     d00:	bd90      	pop	{r4, r7, pc}
     d02:	46c0      	nop			; (mov r8, r8)
     d04:	000008b1 	.word	0x000008b1
     d08:	0000230d 	.word	0x0000230d
     d0c:	00003bf9 	.word	0x00003bf9
     d10:	000024c9 	.word	0x000024c9
     d14:	00003a31 	.word	0x00003a31
     d18:	00002045 	.word	0x00002045
     d1c:	0000094d 	.word	0x0000094d

00000d20 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     d20:	b590      	push	{r4, r7, lr}
     d22:	b08b      	sub	sp, #44	; 0x2c
     d24:	af00      	add	r7, sp, #0
     d26:	60f8      	str	r0, [r7, #12]
     d28:	60b9      	str	r1, [r7, #8]
     d2a:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     d2c:	68fb      	ldr	r3, [r7, #12]
     d2e:	68ba      	ldr	r2, [r7, #8]
     d30:	601a      	str	r2, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);
     d32:	68fb      	ldr	r3, [r7, #12]
     d34:	681b      	ldr	r3, [r3, #0]
     d36:	623b      	str	r3, [r7, #32]

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     d38:	6a3b      	ldr	r3, [r7, #32]
     d3a:	681b      	ldr	r3, [r3, #0]
     d3c:	2202      	movs	r2, #2
     d3e:	4013      	ands	r3, r2
     d40:	d001      	beq.n	d46 <spi_init+0x26>
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
     d42:	231c      	movs	r3, #28
     d44:	e0a6      	b.n	e94 <spi_init+0x174>
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     d46:	6a3b      	ldr	r3, [r7, #32]
     d48:	681b      	ldr	r3, [r3, #0]
     d4a:	2201      	movs	r2, #1
     d4c:	4013      	ands	r3, r2
     d4e:	d001      	beq.n	d54 <spi_init+0x34>
		return STATUS_BUSY;
     d50:	2305      	movs	r3, #5
     d52:	e09f      	b.n	e94 <spi_init+0x174>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     d54:	68fb      	ldr	r3, [r7, #12]
     d56:	681b      	ldr	r3, [r3, #0]
     d58:	0018      	movs	r0, r3
     d5a:	4b50      	ldr	r3, [pc, #320]	; (e9c <spi_init+0x17c>)
     d5c:	4798      	blx	r3
     d5e:	0003      	movs	r3, r0
     d60:	61fb      	str	r3, [r7, #28]
	}
#elif (SAMC20) || (SAML22)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     d62:	69fb      	ldr	r3, [r7, #28]
     d64:	3302      	adds	r3, #2
     d66:	61bb      	str	r3, [r7, #24]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     d68:	69fb      	ldr	r3, [r7, #28]
     d6a:	3314      	adds	r3, #20
     d6c:	617b      	str	r3, [r7, #20]
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     d6e:	2201      	movs	r2, #1
     d70:	69bb      	ldr	r3, [r7, #24]
     d72:	409a      	lsls	r2, r3
     d74:	0013      	movs	r3, r2
     d76:	0019      	movs	r1, r3
     d78:	2002      	movs	r0, #2
     d7a:	4b49      	ldr	r3, [pc, #292]	; (ea0 <spi_init+0x180>)
     d7c:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     d7e:	2310      	movs	r3, #16
     d80:	18fb      	adds	r3, r7, r3
     d82:	0018      	movs	r0, r3
     d84:	4b47      	ldr	r3, [pc, #284]	; (ea4 <spi_init+0x184>)
     d86:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
     d88:	687b      	ldr	r3, [r7, #4]
     d8a:	2224      	movs	r2, #36	; 0x24
     d8c:	5c9a      	ldrb	r2, [r3, r2]
     d8e:	2310      	movs	r3, #16
     d90:	18fb      	adds	r3, r7, r3
     d92:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     d94:	697b      	ldr	r3, [r7, #20]
     d96:	b2db      	uxtb	r3, r3
     d98:	2210      	movs	r2, #16
     d9a:	18ba      	adds	r2, r7, r2
     d9c:	0011      	movs	r1, r2
     d9e:	0018      	movs	r0, r3
     da0:	4b41      	ldr	r3, [pc, #260]	; (ea8 <spi_init+0x188>)
     da2:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     da4:	697b      	ldr	r3, [r7, #20]
     da6:	b2db      	uxtb	r3, r3
     da8:	0018      	movs	r0, r3
     daa:	4b40      	ldr	r3, [pc, #256]	; (eac <spi_init+0x18c>)
     dac:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     dae:	687b      	ldr	r3, [r7, #4]
     db0:	2224      	movs	r2, #36	; 0x24
     db2:	5c9b      	ldrb	r3, [r3, r2]
     db4:	2100      	movs	r1, #0
     db6:	0018      	movs	r0, r3
     db8:	4b3d      	ldr	r3, [pc, #244]	; (eb0 <spi_init+0x190>)
     dba:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     dbc:	687b      	ldr	r3, [r7, #4]
     dbe:	781b      	ldrb	r3, [r3, #0]
     dc0:	2b01      	cmp	r3, #1
     dc2:	d105      	bne.n	dd0 <spi_init+0xb0>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     dc4:	6a3b      	ldr	r3, [r7, #32]
     dc6:	681b      	ldr	r3, [r3, #0]
     dc8:	220c      	movs	r2, #12
     dca:	431a      	orrs	r2, r3
     dcc:	6a3b      	ldr	r3, [r7, #32]
     dce:	601a      	str	r2, [r3, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
     dd0:	687b      	ldr	r3, [r7, #4]
     dd2:	781b      	ldrb	r3, [r3, #0]
     dd4:	2b00      	cmp	r3, #0
     dd6:	d105      	bne.n	de4 <spi_init+0xc4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
     dd8:	6a3b      	ldr	r3, [r7, #32]
     dda:	681b      	ldr	r3, [r3, #0]
     ddc:	2208      	movs	r2, #8
     dde:	431a      	orrs	r2, r3
     de0:	6a3b      	ldr	r3, [r7, #32]
     de2:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
     de4:	2327      	movs	r3, #39	; 0x27
     de6:	18fb      	adds	r3, r7, r3
     de8:	2200      	movs	r2, #0
     dea:	701a      	strb	r2, [r3, #0]
     dec:	e010      	b.n	e10 <spi_init+0xf0>
		module->callback[i]        = NULL;
     dee:	2327      	movs	r3, #39	; 0x27
     df0:	18fb      	adds	r3, r7, r3
     df2:	781b      	ldrb	r3, [r3, #0]
     df4:	68fa      	ldr	r2, [r7, #12]
     df6:	3302      	adds	r3, #2
     df8:	009b      	lsls	r3, r3, #2
     dfa:	18d3      	adds	r3, r2, r3
     dfc:	3304      	adds	r3, #4
     dfe:	2200      	movs	r2, #0
     e00:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
     e02:	2327      	movs	r3, #39	; 0x27
     e04:	18fb      	adds	r3, r7, r3
     e06:	781a      	ldrb	r2, [r3, #0]
     e08:	2327      	movs	r3, #39	; 0x27
     e0a:	18fb      	adds	r3, r7, r3
     e0c:	3201      	adds	r2, #1
     e0e:	701a      	strb	r2, [r3, #0]
     e10:	2327      	movs	r3, #39	; 0x27
     e12:	18fb      	adds	r3, r7, r3
     e14:	781b      	ldrb	r3, [r3, #0]
     e16:	2b06      	cmp	r3, #6
     e18:	d9e9      	bls.n	dee <spi_init+0xce>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
     e1a:	68fb      	ldr	r3, [r7, #12]
     e1c:	2200      	movs	r2, #0
     e1e:	62da      	str	r2, [r3, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
     e20:	68fb      	ldr	r3, [r7, #12]
     e22:	2200      	movs	r2, #0
     e24:	629a      	str	r2, [r3, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
     e26:	68fb      	ldr	r3, [r7, #12]
     e28:	2200      	movs	r2, #0
     e2a:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
     e2c:	68fb      	ldr	r3, [r7, #12]
     e2e:	2200      	movs	r2, #0
     e30:	861a      	strh	r2, [r3, #48]	; 0x30
	module->registered_callback        = 0x00;
     e32:	68fb      	ldr	r3, [r7, #12]
     e34:	2236      	movs	r2, #54	; 0x36
     e36:	2100      	movs	r1, #0
     e38:	5499      	strb	r1, [r3, r2]
	module->enabled_callback           = 0x00;
     e3a:	68fb      	ldr	r3, [r7, #12]
     e3c:	2237      	movs	r2, #55	; 0x37
     e3e:	2100      	movs	r1, #0
     e40:	5499      	strb	r1, [r3, r2]
	module->status                     = STATUS_OK;
     e42:	68fb      	ldr	r3, [r7, #12]
     e44:	2238      	movs	r2, #56	; 0x38
     e46:	2100      	movs	r1, #0
     e48:	5499      	strb	r1, [r3, r2]
	module->dir                        = SPI_DIRECTION_IDLE;
     e4a:	68fb      	ldr	r3, [r7, #12]
     e4c:	2203      	movs	r2, #3
     e4e:	725a      	strb	r2, [r3, #9]
	module->locked                     = false;
     e50:	68fb      	ldr	r3, [r7, #12]
     e52:	2200      	movs	r2, #0
     e54:	711a      	strb	r2, [r3, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
     e56:	68fb      	ldr	r3, [r7, #12]
     e58:	681b      	ldr	r3, [r3, #0]
     e5a:	2213      	movs	r2, #19
     e5c:	18bc      	adds	r4, r7, r2
     e5e:	0018      	movs	r0, r3
     e60:	4b0e      	ldr	r3, [pc, #56]	; (e9c <spi_init+0x17c>)
     e62:	4798      	blx	r3
     e64:	0003      	movs	r3, r0
     e66:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
     e68:	4a12      	ldr	r2, [pc, #72]	; (eb4 <spi_init+0x194>)
     e6a:	2313      	movs	r3, #19
     e6c:	18fb      	adds	r3, r7, r3
     e6e:	781b      	ldrb	r3, [r3, #0]
     e70:	0011      	movs	r1, r2
     e72:	0018      	movs	r0, r3
     e74:	4b10      	ldr	r3, [pc, #64]	; (eb8 <spi_init+0x198>)
     e76:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     e78:	2313      	movs	r3, #19
     e7a:	18fb      	adds	r3, r7, r3
     e7c:	781a      	ldrb	r2, [r3, #0]
     e7e:	4b0f      	ldr	r3, [pc, #60]	; (ebc <spi_init+0x19c>)
     e80:	0092      	lsls	r2, r2, #2
     e82:	68f9      	ldr	r1, [r7, #12]
     e84:	50d1      	str	r1, [r2, r3]
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
     e86:	687a      	ldr	r2, [r7, #4]
     e88:	68fb      	ldr	r3, [r7, #12]
     e8a:	0011      	movs	r1, r2
     e8c:	0018      	movs	r0, r3
     e8e:	4b0c      	ldr	r3, [pc, #48]	; (ec0 <spi_init+0x1a0>)
     e90:	4798      	blx	r3
     e92:	0003      	movs	r3, r0
}
     e94:	0018      	movs	r0, r3
     e96:	46bd      	mov	sp, r7
     e98:	b00b      	add	sp, #44	; 0x2c
     e9a:	bd90      	pop	{r4, r7, pc}
     e9c:	000024c9 	.word	0x000024c9
     ea0:	000008f1 	.word	0x000008f1
     ea4:	000008d9 	.word	0x000008d9
     ea8:	0000390d 	.word	0x0000390d
     eac:	00003951 	.word	0x00003951
     eb0:	00002281 	.word	0x00002281
     eb4:	000014fd 	.word	0x000014fd
     eb8:	0000252d 	.word	0x0000252d
     ebc:	200001e0 	.word	0x200001e0
     ec0:	00000ad1 	.word	0x00000ad1

00000ec4 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
     ec4:	b590      	push	{r4, r7, lr}
     ec6:	b089      	sub	sp, #36	; 0x24
     ec8:	af00      	add	r7, sp, #0
     eca:	60f8      	str	r0, [r7, #12]
     ecc:	60b9      	str	r1, [r7, #8]
     ece:	0019      	movs	r1, r3
     ed0:	1dbb      	adds	r3, r7, #6
     ed2:	801a      	strh	r2, [r3, #0]
     ed4:	1d3b      	adds	r3, r7, #4
     ed6:	1c0a      	adds	r2, r1, #0
     ed8:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
     eda:	68fb      	ldr	r3, [r7, #12]
     edc:	2238      	movs	r2, #56	; 0x38
     ede:	5c9b      	ldrb	r3, [r3, r2]
     ee0:	b2db      	uxtb	r3, r3
     ee2:	2b05      	cmp	r3, #5
     ee4:	d101      	bne.n	eea <spi_read_buffer_wait+0x26>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
     ee6:	2305      	movs	r3, #5
     ee8:	e0b8      	b.n	105c <spi_read_buffer_wait+0x198>
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
     eea:	1dbb      	adds	r3, r7, #6
     eec:	881b      	ldrh	r3, [r3, #0]
     eee:	2b00      	cmp	r3, #0
     ef0:	d101      	bne.n	ef6 <spi_read_buffer_wait+0x32>
		return STATUS_ERR_INVALID_ARG;
     ef2:	2317      	movs	r3, #23
     ef4:	e0b2      	b.n	105c <spi_read_buffer_wait+0x198>
	}

	if (!(module->receiver_enabled)) {
     ef6:	68fb      	ldr	r3, [r7, #12]
     ef8:	79db      	ldrb	r3, [r3, #7]
     efa:	2201      	movs	r2, #1
     efc:	4053      	eors	r3, r2
     efe:	b2db      	uxtb	r3, r3
     f00:	2b00      	cmp	r3, #0
     f02:	d001      	beq.n	f08 <spi_read_buffer_wait+0x44>
		return STATUS_ERR_DENIED;
     f04:	231c      	movs	r3, #28
     f06:	e0a9      	b.n	105c <spi_read_buffer_wait+0x198>
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
     f08:	68fb      	ldr	r3, [r7, #12]
     f0a:	795b      	ldrb	r3, [r3, #5]
     f0c:	2b00      	cmp	r3, #0
     f0e:	d109      	bne.n	f24 <spi_read_buffer_wait+0x60>
     f10:	68fb      	ldr	r3, [r7, #12]
     f12:	0018      	movs	r0, r3
     f14:	4b53      	ldr	r3, [pc, #332]	; (1064 <spi_read_buffer_wait+0x1a0>)
     f16:	4798      	blx	r3
     f18:	1e03      	subs	r3, r0, #0
     f1a:	d003      	beq.n	f24 <spi_read_buffer_wait+0x60>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
     f1c:	68fb      	ldr	r3, [r7, #12]
     f1e:	0018      	movs	r0, r3
     f20:	4b51      	ldr	r3, [pc, #324]	; (1068 <spi_read_buffer_wait+0x1a4>)
     f22:	4798      	blx	r3
	}
#  endif
	uint16_t rx_pos = 0;
     f24:	231e      	movs	r3, #30
     f26:	18fb      	adds	r3, r7, r3
     f28:	2200      	movs	r2, #0
     f2a:	801a      	strh	r2, [r3, #0]

	while (length--) {
     f2c:	e08d      	b.n	104a <spi_read_buffer_wait+0x186>
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
     f2e:	68fb      	ldr	r3, [r7, #12]
     f30:	795b      	ldrb	r3, [r3, #5]
     f32:	2b01      	cmp	r3, #1
     f34:	d112      	bne.n	f5c <spi_read_buffer_wait+0x98>
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
     f36:	46c0      	nop			; (mov r8, r8)
     f38:	68fb      	ldr	r3, [r7, #12]
     f3a:	0018      	movs	r0, r3
     f3c:	4b4b      	ldr	r3, [pc, #300]	; (106c <spi_read_buffer_wait+0x1a8>)
     f3e:	4798      	blx	r3
     f40:	0003      	movs	r3, r0
     f42:	001a      	movs	r2, r3
     f44:	2301      	movs	r3, #1
     f46:	4053      	eors	r3, r2
     f48:	b2db      	uxtb	r3, r3
     f4a:	2b00      	cmp	r3, #0
     f4c:	d1f4      	bne.n	f38 <spi_read_buffer_wait+0x74>
			}

			/* Send dummy SPI character to read in master mode */
			spi_write(module, dummy);
     f4e:	1d3b      	adds	r3, r7, #4
     f50:	881a      	ldrh	r2, [r3, #0]
     f52:	68fb      	ldr	r3, [r7, #12]
     f54:	0011      	movs	r1, r2
     f56:	0018      	movs	r0, r3
     f58:	4b45      	ldr	r3, [pc, #276]	; (1070 <spi_read_buffer_wait+0x1ac>)
     f5a:	4798      	blx	r3
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
     f5c:	68fb      	ldr	r3, [r7, #12]
     f5e:	795b      	ldrb	r3, [r3, #5]
     f60:	2b00      	cmp	r3, #0
     f62:	d12a      	bne.n	fba <spi_read_buffer_wait+0xf6>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     f64:	2300      	movs	r3, #0
     f66:	61bb      	str	r3, [r7, #24]
     f68:	e008      	b.n	f7c <spi_read_buffer_wait+0xb8>
				if (spi_is_ready_to_read(module)) {
     f6a:	68fb      	ldr	r3, [r7, #12]
     f6c:	0018      	movs	r0, r3
     f6e:	4b41      	ldr	r3, [pc, #260]	; (1074 <spi_read_buffer_wait+0x1b0>)
     f70:	4798      	blx	r3
     f72:	1e03      	subs	r3, r0, #0
     f74:	d107      	bne.n	f86 <spi_read_buffer_wait+0xc2>
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
     f76:	69bb      	ldr	r3, [r7, #24]
     f78:	3301      	adds	r3, #1
     f7a:	61bb      	str	r3, [r7, #24]
     f7c:	69bb      	ldr	r3, [r7, #24]
     f7e:	4a3e      	ldr	r2, [pc, #248]	; (1078 <spi_read_buffer_wait+0x1b4>)
     f80:	4293      	cmp	r3, r2
     f82:	d9f2      	bls.n	f6a <spi_read_buffer_wait+0xa6>
     f84:	e000      	b.n	f88 <spi_read_buffer_wait+0xc4>
				if (spi_is_ready_to_read(module)) {
					break;
     f86:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
     f88:	68fb      	ldr	r3, [r7, #12]
     f8a:	0018      	movs	r0, r3
     f8c:	4b35      	ldr	r3, [pc, #212]	; (1064 <spi_read_buffer_wait+0x1a0>)
     f8e:	4798      	blx	r3
     f90:	1e03      	subs	r3, r0, #0
     f92:	d005      	beq.n	fa0 <spi_read_buffer_wait+0xdc>
				_spi_clear_tx_complete_flag(module);
     f94:	68fb      	ldr	r3, [r7, #12]
     f96:	0018      	movs	r0, r3
     f98:	4b33      	ldr	r3, [pc, #204]	; (1068 <spi_read_buffer_wait+0x1a4>)
     f9a:	4798      	blx	r3
				return STATUS_ABORTED;
     f9c:	2304      	movs	r3, #4
     f9e:	e05d      	b.n	105c <spi_read_buffer_wait+0x198>
			}

			if (!spi_is_ready_to_read(module)) {
     fa0:	68fb      	ldr	r3, [r7, #12]
     fa2:	0018      	movs	r0, r3
     fa4:	4b33      	ldr	r3, [pc, #204]	; (1074 <spi_read_buffer_wait+0x1b0>)
     fa6:	4798      	blx	r3
     fa8:	0003      	movs	r3, r0
     faa:	001a      	movs	r2, r3
     fac:	2301      	movs	r3, #1
     fae:	4053      	eors	r3, r2
     fb0:	b2db      	uxtb	r3, r3
     fb2:	2b00      	cmp	r3, #0
     fb4:	d001      	beq.n	fba <spi_read_buffer_wait+0xf6>
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
     fb6:	2312      	movs	r3, #18
     fb8:	e050      	b.n	105c <spi_read_buffer_wait+0x198>
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
     fba:	46c0      	nop			; (mov r8, r8)
     fbc:	68fb      	ldr	r3, [r7, #12]
     fbe:	0018      	movs	r0, r3
     fc0:	4b2c      	ldr	r3, [pc, #176]	; (1074 <spi_read_buffer_wait+0x1b0>)
     fc2:	4798      	blx	r3
     fc4:	0003      	movs	r3, r0
     fc6:	001a      	movs	r2, r3
     fc8:	2301      	movs	r3, #1
     fca:	4053      	eors	r3, r2
     fcc:	b2db      	uxtb	r3, r3
     fce:	2b00      	cmp	r3, #0
     fd0:	d1f4      	bne.n	fbc <spi_read_buffer_wait+0xf8>
		}

		uint16_t received_data = 0;
     fd2:	2314      	movs	r3, #20
     fd4:	18fb      	adds	r3, r7, r3
     fd6:	2200      	movs	r2, #0
     fd8:	801a      	strh	r2, [r3, #0]
		enum status_code retval = spi_read(module, &received_data);
     fda:	2317      	movs	r3, #23
     fdc:	18fc      	adds	r4, r7, r3
     fde:	2314      	movs	r3, #20
     fe0:	18fa      	adds	r2, r7, r3
     fe2:	68fb      	ldr	r3, [r7, #12]
     fe4:	0011      	movs	r1, r2
     fe6:	0018      	movs	r0, r3
     fe8:	4b24      	ldr	r3, [pc, #144]	; (107c <spi_read_buffer_wait+0x1b8>)
     fea:	4798      	blx	r3
     fec:	0003      	movs	r3, r0
     fee:	7023      	strb	r3, [r4, #0]

		if (retval != STATUS_OK) {
     ff0:	2317      	movs	r3, #23
     ff2:	18fb      	adds	r3, r7, r3
     ff4:	781b      	ldrb	r3, [r3, #0]
     ff6:	2b00      	cmp	r3, #0
     ff8:	d003      	beq.n	1002 <spi_read_buffer_wait+0x13e>
			/* Overflow, abort */
			return retval;
     ffa:	2317      	movs	r3, #23
     ffc:	18fb      	adds	r3, r7, r3
     ffe:	781b      	ldrb	r3, [r3, #0]
    1000:	e02c      	b.n	105c <spi_read_buffer_wait+0x198>
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    1002:	231e      	movs	r3, #30
    1004:	18fb      	adds	r3, r7, r3
    1006:	881b      	ldrh	r3, [r3, #0]
    1008:	221e      	movs	r2, #30
    100a:	18ba      	adds	r2, r7, r2
    100c:	1c59      	adds	r1, r3, #1
    100e:	8011      	strh	r1, [r2, #0]
    1010:	001a      	movs	r2, r3
    1012:	68bb      	ldr	r3, [r7, #8]
    1014:	189b      	adds	r3, r3, r2
    1016:	2214      	movs	r2, #20
    1018:	18ba      	adds	r2, r7, r2
    101a:	8812      	ldrh	r2, [r2, #0]
    101c:	b2d2      	uxtb	r2, r2
    101e:	701a      	strb	r2, [r3, #0]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1020:	68fb      	ldr	r3, [r7, #12]
    1022:	799b      	ldrb	r3, [r3, #6]
    1024:	2b01      	cmp	r3, #1
    1026:	d110      	bne.n	104a <spi_read_buffer_wait+0x186>
			rx_data[rx_pos++] = (received_data >> 8);
    1028:	231e      	movs	r3, #30
    102a:	18fb      	adds	r3, r7, r3
    102c:	881b      	ldrh	r3, [r3, #0]
    102e:	221e      	movs	r2, #30
    1030:	18ba      	adds	r2, r7, r2
    1032:	1c59      	adds	r1, r3, #1
    1034:	8011      	strh	r1, [r2, #0]
    1036:	001a      	movs	r2, r3
    1038:	68bb      	ldr	r3, [r7, #8]
    103a:	189b      	adds	r3, r3, r2
    103c:	2214      	movs	r2, #20
    103e:	18ba      	adds	r2, r7, r2
    1040:	8812      	ldrh	r2, [r2, #0]
    1042:	0a12      	lsrs	r2, r2, #8
    1044:	b292      	uxth	r2, r2
    1046:	b2d2      	uxtb	r2, r2
    1048:	701a      	strb	r2, [r3, #0]
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    104a:	1dbb      	adds	r3, r7, #6
    104c:	881b      	ldrh	r3, [r3, #0]
    104e:	1dba      	adds	r2, r7, #6
    1050:	1e59      	subs	r1, r3, #1
    1052:	8011      	strh	r1, [r2, #0]
    1054:	2b00      	cmp	r3, #0
    1056:	d000      	beq.n	105a <spi_read_buffer_wait+0x196>
    1058:	e769      	b.n	f2e <spi_read_buffer_wait+0x6a>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    105a:	2300      	movs	r3, #0
}
    105c:	0018      	movs	r0, r3
    105e:	46bd      	mov	sp, r7
    1060:	b009      	add	sp, #36	; 0x24
    1062:	bd90      	pop	{r4, r7, pc}
    1064:	0000096d 	.word	0x0000096d
    1068:	00000ab5 	.word	0x00000ab5
    106c:	00000995 	.word	0x00000995
    1070:	000009e5 	.word	0x000009e5
    1074:	000009bd 	.word	0x000009bd
    1078:	00002710 	.word	0x00002710
    107c:	00000a2d 	.word	0x00000a2d

00001080 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1080:	b580      	push	{r7, lr}
    1082:	b08a      	sub	sp, #40	; 0x28
    1084:	af00      	add	r7, sp, #0
    1086:	60f8      	str	r0, [r7, #12]
    1088:	60b9      	str	r1, [r7, #8]
    108a:	1dbb      	adds	r3, r7, #6
    108c:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    108e:	68fb      	ldr	r3, [r7, #12]
    1090:	2238      	movs	r2, #56	; 0x38
    1092:	5c9b      	ldrb	r3, [r3, r2]
    1094:	b2db      	uxtb	r3, r3
    1096:	2b05      	cmp	r3, #5
    1098:	d101      	bne.n	109e <spi_write_buffer_wait+0x1e>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    109a:	2305      	movs	r3, #5
    109c:	e170      	b.n	1380 <spi_write_buffer_wait+0x300>
	}
#  endif

	if (length == 0) {
    109e:	1dbb      	adds	r3, r7, #6
    10a0:	881b      	ldrh	r3, [r3, #0]
    10a2:	2b00      	cmp	r3, #0
    10a4:	d101      	bne.n	10aa <spi_write_buffer_wait+0x2a>
		return STATUS_ERR_INVALID_ARG;
    10a6:	2317      	movs	r3, #23
    10a8:	e16a      	b.n	1380 <spi_write_buffer_wait+0x300>
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    10aa:	68fb      	ldr	r3, [r7, #12]
    10ac:	795b      	ldrb	r3, [r3, #5]
    10ae:	2b00      	cmp	r3, #0
    10b0:	d109      	bne.n	10c6 <spi_write_buffer_wait+0x46>
    10b2:	68fb      	ldr	r3, [r7, #12]
    10b4:	0018      	movs	r0, r3
    10b6:	4bb4      	ldr	r3, [pc, #720]	; (1388 <spi_write_buffer_wait+0x308>)
    10b8:	4798      	blx	r3
    10ba:	1e03      	subs	r3, r0, #0
    10bc:	d003      	beq.n	10c6 <spi_write_buffer_wait+0x46>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
    10be:	68fb      	ldr	r3, [r7, #12]
    10c0:	0018      	movs	r0, r3
    10c2:	4bb2      	ldr	r3, [pc, #712]	; (138c <spi_write_buffer_wait+0x30c>)
    10c4:	4798      	blx	r3
	}
#  endif

	uint16_t tx_pos = 0;
    10c6:	2326      	movs	r3, #38	; 0x26
    10c8:	18fb      	adds	r3, r7, r3
    10ca:	2200      	movs	r2, #0
    10cc:	801a      	strh	r2, [r3, #0]
	uint16_t flush_length = length;
    10ce:	2324      	movs	r3, #36	; 0x24
    10d0:	18fb      	adds	r3, r7, r3
    10d2:	1dba      	adds	r2, r7, #6
    10d4:	8812      	ldrh	r2, [r2, #0]
    10d6:	801a      	strh	r2, [r3, #0]

	/* Write block */
	while (length--) {
    10d8:	e0fe      	b.n	12d8 <spi_write_buffer_wait+0x258>
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    10da:	68fb      	ldr	r3, [r7, #12]
    10dc:	795b      	ldrb	r3, [r3, #5]
    10de:	2b00      	cmp	r3, #0
    10e0:	d12a      	bne.n	1138 <spi_write_buffer_wait+0xb8>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    10e2:	2300      	movs	r3, #0
    10e4:	623b      	str	r3, [r7, #32]
    10e6:	e008      	b.n	10fa <spi_write_buffer_wait+0x7a>
				if (spi_is_ready_to_write(module)) {
    10e8:	68fb      	ldr	r3, [r7, #12]
    10ea:	0018      	movs	r0, r3
    10ec:	4ba8      	ldr	r3, [pc, #672]	; (1390 <spi_write_buffer_wait+0x310>)
    10ee:	4798      	blx	r3
    10f0:	1e03      	subs	r3, r0, #0
    10f2:	d107      	bne.n	1104 <spi_write_buffer_wait+0x84>
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    10f4:	6a3b      	ldr	r3, [r7, #32]
    10f6:	3301      	adds	r3, #1
    10f8:	623b      	str	r3, [r7, #32]
    10fa:	6a3b      	ldr	r3, [r7, #32]
    10fc:	4aa5      	ldr	r2, [pc, #660]	; (1394 <spi_write_buffer_wait+0x314>)
    10fe:	4293      	cmp	r3, r2
    1100:	d9f2      	bls.n	10e8 <spi_write_buffer_wait+0x68>
    1102:	e000      	b.n	1106 <spi_write_buffer_wait+0x86>
				if (spi_is_ready_to_write(module)) {
					break;
    1104:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    1106:	68fb      	ldr	r3, [r7, #12]
    1108:	0018      	movs	r0, r3
    110a:	4b9f      	ldr	r3, [pc, #636]	; (1388 <spi_write_buffer_wait+0x308>)
    110c:	4798      	blx	r3
    110e:	1e03      	subs	r3, r0, #0
    1110:	d005      	beq.n	111e <spi_write_buffer_wait+0x9e>
				_spi_clear_tx_complete_flag(module);
    1112:	68fb      	ldr	r3, [r7, #12]
    1114:	0018      	movs	r0, r3
    1116:	4b9d      	ldr	r3, [pc, #628]	; (138c <spi_write_buffer_wait+0x30c>)
    1118:	4798      	blx	r3
				return STATUS_ABORTED;
    111a:	2304      	movs	r3, #4
    111c:	e130      	b.n	1380 <spi_write_buffer_wait+0x300>
			}

			if (!spi_is_ready_to_write(module)) {
    111e:	68fb      	ldr	r3, [r7, #12]
    1120:	0018      	movs	r0, r3
    1122:	4b9b      	ldr	r3, [pc, #620]	; (1390 <spi_write_buffer_wait+0x310>)
    1124:	4798      	blx	r3
    1126:	0003      	movs	r3, r0
    1128:	001a      	movs	r2, r3
    112a:	2301      	movs	r3, #1
    112c:	4053      	eors	r3, r2
    112e:	b2db      	uxtb	r3, r3
    1130:	2b00      	cmp	r3, #0
    1132:	d001      	beq.n	1138 <spi_write_buffer_wait+0xb8>
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    1134:	2312      	movs	r3, #18
    1136:	e123      	b.n	1380 <spi_write_buffer_wait+0x300>
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    1138:	46c0      	nop			; (mov r8, r8)
    113a:	68fb      	ldr	r3, [r7, #12]
    113c:	0018      	movs	r0, r3
    113e:	4b94      	ldr	r3, [pc, #592]	; (1390 <spi_write_buffer_wait+0x310>)
    1140:	4798      	blx	r3
    1142:	0003      	movs	r3, r0
    1144:	001a      	movs	r2, r3
    1146:	2301      	movs	r3, #1
    1148:	4053      	eors	r3, r2
    114a:	b2db      	uxtb	r3, r3
    114c:	2b00      	cmp	r3, #0
    114e:	d1f4      	bne.n	113a <spi_write_buffer_wait+0xba>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1150:	2326      	movs	r3, #38	; 0x26
    1152:	18fb      	adds	r3, r7, r3
    1154:	881b      	ldrh	r3, [r3, #0]
    1156:	2226      	movs	r2, #38	; 0x26
    1158:	18ba      	adds	r2, r7, r2
    115a:	1c59      	adds	r1, r3, #1
    115c:	8011      	strh	r1, [r2, #0]
    115e:	001a      	movs	r2, r3
    1160:	68bb      	ldr	r3, [r7, #8]
    1162:	189b      	adds	r3, r3, r2
    1164:	781a      	ldrb	r2, [r3, #0]
    1166:	231e      	movs	r3, #30
    1168:	18fb      	adds	r3, r7, r3
    116a:	801a      	strh	r2, [r3, #0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    116c:	68fb      	ldr	r3, [r7, #12]
    116e:	799b      	ldrb	r3, [r3, #6]
    1170:	2b01      	cmp	r3, #1
    1172:	d115      	bne.n	11a0 <spi_write_buffer_wait+0x120>
			data_to_send |= (tx_data[tx_pos++] << 8);
    1174:	2326      	movs	r3, #38	; 0x26
    1176:	18fb      	adds	r3, r7, r3
    1178:	881b      	ldrh	r3, [r3, #0]
    117a:	2226      	movs	r2, #38	; 0x26
    117c:	18ba      	adds	r2, r7, r2
    117e:	1c59      	adds	r1, r3, #1
    1180:	8011      	strh	r1, [r2, #0]
    1182:	001a      	movs	r2, r3
    1184:	68bb      	ldr	r3, [r7, #8]
    1186:	189b      	adds	r3, r3, r2
    1188:	781b      	ldrb	r3, [r3, #0]
    118a:	021b      	lsls	r3, r3, #8
    118c:	b21a      	sxth	r2, r3
    118e:	231e      	movs	r3, #30
    1190:	18fb      	adds	r3, r7, r3
    1192:	2100      	movs	r1, #0
    1194:	5e5b      	ldrsh	r3, [r3, r1]
    1196:	4313      	orrs	r3, r2
    1198:	b21a      	sxth	r2, r3
    119a:	231e      	movs	r3, #30
    119c:	18fb      	adds	r3, r7, r3
    119e:	801a      	strh	r2, [r3, #0]
		}

		/* Write the data to send */
		spi_write(module, data_to_send);
    11a0:	231e      	movs	r3, #30
    11a2:	18fb      	adds	r3, r7, r3
    11a4:	881a      	ldrh	r2, [r3, #0]
    11a6:	68fb      	ldr	r3, [r7, #12]
    11a8:	0011      	movs	r1, r2
    11aa:	0018      	movs	r0, r3
    11ac:	4b7a      	ldr	r3, [pc, #488]	; (1398 <spi_write_buffer_wait+0x318>)
    11ae:	4798      	blx	r3

		if (module->receiver_enabled) {
    11b0:	68fb      	ldr	r3, [r7, #12]
    11b2:	79db      	ldrb	r3, [r3, #7]
    11b4:	2224      	movs	r2, #36	; 0x24
    11b6:	18ba      	adds	r2, r7, r2
    11b8:	2124      	movs	r1, #36	; 0x24
    11ba:	1879      	adds	r1, r7, r1
    11bc:	8809      	ldrh	r1, [r1, #0]
    11be:	8011      	strh	r1, [r2, #0]
    11c0:	2b00      	cmp	r3, #0
    11c2:	d100      	bne.n	11c6 <spi_write_buffer_wait+0x146>
    11c4:	e088      	b.n	12d8 <spi_write_buffer_wait+0x258>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    11c6:	68fb      	ldr	r3, [r7, #12]
    11c8:	795b      	ldrb	r3, [r3, #5]
    11ca:	2b00      	cmp	r3, #0
    11cc:	d000      	beq.n	11d0 <spi_write_buffer_wait+0x150>
    11ce:	e069      	b.n	12a4 <spi_write_buffer_wait+0x224>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    11d0:	2300      	movs	r3, #0
    11d2:	61bb      	str	r3, [r7, #24]
    11d4:	e047      	b.n	1266 <spi_write_buffer_wait+0x1e6>
					if (length && spi_is_ready_to_write(module)) {
    11d6:	1dbb      	adds	r3, r7, #6
    11d8:	881b      	ldrh	r3, [r3, #0]
    11da:	2b00      	cmp	r3, #0
    11dc:	d03a      	beq.n	1254 <spi_write_buffer_wait+0x1d4>
    11de:	68fb      	ldr	r3, [r7, #12]
    11e0:	0018      	movs	r0, r3
    11e2:	4b6b      	ldr	r3, [pc, #428]	; (1390 <spi_write_buffer_wait+0x310>)
    11e4:	4798      	blx	r3
    11e6:	1e03      	subs	r3, r0, #0
    11e8:	d034      	beq.n	1254 <spi_write_buffer_wait+0x1d4>
						data_to_send = tx_data[tx_pos++];
    11ea:	2326      	movs	r3, #38	; 0x26
    11ec:	18fb      	adds	r3, r7, r3
    11ee:	881b      	ldrh	r3, [r3, #0]
    11f0:	2226      	movs	r2, #38	; 0x26
    11f2:	18ba      	adds	r2, r7, r2
    11f4:	1c59      	adds	r1, r3, #1
    11f6:	8011      	strh	r1, [r2, #0]
    11f8:	001a      	movs	r2, r3
    11fa:	68bb      	ldr	r3, [r7, #8]
    11fc:	189b      	adds	r3, r3, r2
    11fe:	781a      	ldrb	r2, [r3, #0]
    1200:	231e      	movs	r3, #30
    1202:	18fb      	adds	r3, r7, r3
    1204:	801a      	strh	r2, [r3, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1206:	68fb      	ldr	r3, [r7, #12]
    1208:	799b      	ldrb	r3, [r3, #6]
    120a:	2b01      	cmp	r3, #1
    120c:	d115      	bne.n	123a <spi_write_buffer_wait+0x1ba>
							data_to_send |= (tx_data[tx_pos++] << 8);
    120e:	2326      	movs	r3, #38	; 0x26
    1210:	18fb      	adds	r3, r7, r3
    1212:	881b      	ldrh	r3, [r3, #0]
    1214:	2226      	movs	r2, #38	; 0x26
    1216:	18ba      	adds	r2, r7, r2
    1218:	1c59      	adds	r1, r3, #1
    121a:	8011      	strh	r1, [r2, #0]
    121c:	001a      	movs	r2, r3
    121e:	68bb      	ldr	r3, [r7, #8]
    1220:	189b      	adds	r3, r3, r2
    1222:	781b      	ldrb	r3, [r3, #0]
    1224:	021b      	lsls	r3, r3, #8
    1226:	b21a      	sxth	r2, r3
    1228:	231e      	movs	r3, #30
    122a:	18fb      	adds	r3, r7, r3
    122c:	2100      	movs	r1, #0
    122e:	5e5b      	ldrsh	r3, [r3, r1]
    1230:	4313      	orrs	r3, r2
    1232:	b21a      	sxth	r2, r3
    1234:	231e      	movs	r3, #30
    1236:	18fb      	adds	r3, r7, r3
    1238:	801a      	strh	r2, [r3, #0]
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
    123a:	231e      	movs	r3, #30
    123c:	18fb      	adds	r3, r7, r3
    123e:	881a      	ldrh	r2, [r3, #0]
    1240:	68fb      	ldr	r3, [r7, #12]
    1242:	0011      	movs	r1, r2
    1244:	0018      	movs	r0, r3
    1246:	4b54      	ldr	r3, [pc, #336]	; (1398 <spi_write_buffer_wait+0x318>)
    1248:	4798      	blx	r3
						length--;
    124a:	1dbb      	adds	r3, r7, #6
    124c:	881a      	ldrh	r2, [r3, #0]
    124e:	1dbb      	adds	r3, r7, #6
    1250:	3a01      	subs	r2, #1
    1252:	801a      	strh	r2, [r3, #0]
					}
					if (spi_is_ready_to_read(module)) {
    1254:	68fb      	ldr	r3, [r7, #12]
    1256:	0018      	movs	r0, r3
    1258:	4b50      	ldr	r3, [pc, #320]	; (139c <spi_write_buffer_wait+0x31c>)
    125a:	4798      	blx	r3
    125c:	1e03      	subs	r3, r0, #0
    125e:	d107      	bne.n	1270 <spi_write_buffer_wait+0x1f0>

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1260:	69bb      	ldr	r3, [r7, #24]
    1262:	3301      	adds	r3, #1
    1264:	61bb      	str	r3, [r7, #24]
    1266:	69bb      	ldr	r3, [r7, #24]
    1268:	4a4a      	ldr	r2, [pc, #296]	; (1394 <spi_write_buffer_wait+0x314>)
    126a:	4293      	cmp	r3, r2
    126c:	d9b3      	bls.n	11d6 <spi_write_buffer_wait+0x156>
    126e:	e000      	b.n	1272 <spi_write_buffer_wait+0x1f2>
						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
						break;
    1270:	46c0      	nop			; (mov r8, r8)
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    1272:	68fb      	ldr	r3, [r7, #12]
    1274:	0018      	movs	r0, r3
    1276:	4b44      	ldr	r3, [pc, #272]	; (1388 <spi_write_buffer_wait+0x308>)
    1278:	4798      	blx	r3
    127a:	1e03      	subs	r3, r0, #0
    127c:	d005      	beq.n	128a <spi_write_buffer_wait+0x20a>
					_spi_clear_tx_complete_flag(module);
    127e:	68fb      	ldr	r3, [r7, #12]
    1280:	0018      	movs	r0, r3
    1282:	4b42      	ldr	r3, [pc, #264]	; (138c <spi_write_buffer_wait+0x30c>)
    1284:	4798      	blx	r3
					return STATUS_ABORTED;
    1286:	2304      	movs	r3, #4
    1288:	e07a      	b.n	1380 <spi_write_buffer_wait+0x300>
				}

				if (!spi_is_ready_to_read(module)) {
    128a:	68fb      	ldr	r3, [r7, #12]
    128c:	0018      	movs	r0, r3
    128e:	4b43      	ldr	r3, [pc, #268]	; (139c <spi_write_buffer_wait+0x31c>)
    1290:	4798      	blx	r3
    1292:	0003      	movs	r3, r0
    1294:	001a      	movs	r2, r3
    1296:	2301      	movs	r3, #1
    1298:	4053      	eors	r3, r2
    129a:	b2db      	uxtb	r3, r3
    129c:	2b00      	cmp	r3, #0
    129e:	d001      	beq.n	12a4 <spi_write_buffer_wait+0x224>
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    12a0:	2312      	movs	r3, #18
    12a2:	e06d      	b.n	1380 <spi_write_buffer_wait+0x300>
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    12a4:	46c0      	nop			; (mov r8, r8)
    12a6:	68fb      	ldr	r3, [r7, #12]
    12a8:	0018      	movs	r0, r3
    12aa:	4b3c      	ldr	r3, [pc, #240]	; (139c <spi_write_buffer_wait+0x31c>)
    12ac:	4798      	blx	r3
    12ae:	0003      	movs	r3, r0
    12b0:	001a      	movs	r2, r3
    12b2:	2301      	movs	r3, #1
    12b4:	4053      	eors	r3, r2
    12b6:	b2db      	uxtb	r3, r3
    12b8:	2b00      	cmp	r3, #0
    12ba:	d1f4      	bne.n	12a6 <spi_write_buffer_wait+0x226>
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
    12bc:	2312      	movs	r3, #18
    12be:	18fa      	adds	r2, r7, r3
    12c0:	68fb      	ldr	r3, [r7, #12]
    12c2:	0011      	movs	r1, r2
    12c4:	0018      	movs	r0, r3
    12c6:	4b36      	ldr	r3, [pc, #216]	; (13a0 <spi_write_buffer_wait+0x320>)
    12c8:	4798      	blx	r3
			flush_length--;
    12ca:	2324      	movs	r3, #36	; 0x24
    12cc:	18fb      	adds	r3, r7, r3
    12ce:	881a      	ldrh	r2, [r3, #0]
    12d0:	2324      	movs	r3, #36	; 0x24
    12d2:	18fb      	adds	r3, r7, r3
    12d4:	3a01      	subs	r2, #1
    12d6:	801a      	strh	r2, [r3, #0]

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    12d8:	1dbb      	adds	r3, r7, #6
    12da:	881b      	ldrh	r3, [r3, #0]
    12dc:	1dba      	adds	r2, r7, #6
    12de:	1e59      	subs	r1, r3, #1
    12e0:	8011      	strh	r1, [r2, #0]
    12e2:	2b00      	cmp	r3, #0
    12e4:	d000      	beq.n	12e8 <spi_write_buffer_wait+0x268>
    12e6:	e6f8      	b.n	10da <spi_write_buffer_wait+0x5a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    12e8:	68fb      	ldr	r3, [r7, #12]
    12ea:	795b      	ldrb	r3, [r3, #5]
    12ec:	2b01      	cmp	r3, #1
    12ee:	d10b      	bne.n	1308 <spi_write_buffer_wait+0x288>
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    12f0:	46c0      	nop			; (mov r8, r8)
    12f2:	68fb      	ldr	r3, [r7, #12]
    12f4:	0018      	movs	r0, r3
    12f6:	4b24      	ldr	r3, [pc, #144]	; (1388 <spi_write_buffer_wait+0x308>)
    12f8:	4798      	blx	r3
    12fa:	0003      	movs	r3, r0
    12fc:	001a      	movs	r2, r3
    12fe:	2301      	movs	r3, #1
    1300:	4053      	eors	r3, r2
    1302:	b2db      	uxtb	r3, r3
    1304:	2b00      	cmp	r3, #0
    1306:	d1f4      	bne.n	12f2 <spi_write_buffer_wait+0x272>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    1308:	68fb      	ldr	r3, [r7, #12]
    130a:	795b      	ldrb	r3, [r3, #5]
    130c:	2b00      	cmp	r3, #0
    130e:	d136      	bne.n	137e <spi_write_buffer_wait+0x2fe>
		if (module->receiver_enabled) {
    1310:	68fb      	ldr	r3, [r7, #12]
    1312:	79db      	ldrb	r3, [r3, #7]
    1314:	2b00      	cmp	r3, #0
    1316:	d032      	beq.n	137e <spi_write_buffer_wait+0x2fe>
			while (flush_length) {
    1318:	e02c      	b.n	1374 <spi_write_buffer_wait+0x2f4>
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    131a:	2300      	movs	r3, #0
    131c:	617b      	str	r3, [r7, #20]
    131e:	e008      	b.n	1332 <spi_write_buffer_wait+0x2b2>
					if (spi_is_ready_to_read(module)) {
    1320:	68fb      	ldr	r3, [r7, #12]
    1322:	0018      	movs	r0, r3
    1324:	4b1d      	ldr	r3, [pc, #116]	; (139c <spi_write_buffer_wait+0x31c>)
    1326:	4798      	blx	r3
    1328:	1e03      	subs	r3, r0, #0
    132a:	d107      	bne.n	133c <spi_write_buffer_wait+0x2bc>
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    132c:	697b      	ldr	r3, [r7, #20]
    132e:	3301      	adds	r3, #1
    1330:	617b      	str	r3, [r7, #20]
    1332:	697b      	ldr	r3, [r7, #20]
    1334:	4a17      	ldr	r2, [pc, #92]	; (1394 <spi_write_buffer_wait+0x314>)
    1336:	4293      	cmp	r3, r2
    1338:	d9f2      	bls.n	1320 <spi_write_buffer_wait+0x2a0>
    133a:	e000      	b.n	133e <spi_write_buffer_wait+0x2be>
					if (spi_is_ready_to_read(module)) {
						break;
    133c:	46c0      	nop			; (mov r8, r8)
					}
				}
				if (!spi_is_ready_to_read(module)) {
    133e:	68fb      	ldr	r3, [r7, #12]
    1340:	0018      	movs	r0, r3
    1342:	4b16      	ldr	r3, [pc, #88]	; (139c <spi_write_buffer_wait+0x31c>)
    1344:	4798      	blx	r3
    1346:	0003      	movs	r3, r0
    1348:	001a      	movs	r2, r3
    134a:	2301      	movs	r3, #1
    134c:	4053      	eors	r3, r2
    134e:	b2db      	uxtb	r3, r3
    1350:	2b00      	cmp	r3, #0
    1352:	d001      	beq.n	1358 <spi_write_buffer_wait+0x2d8>
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    1354:	2312      	movs	r3, #18
    1356:	e013      	b.n	1380 <spi_write_buffer_wait+0x300>
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
    1358:	2310      	movs	r3, #16
    135a:	18fa      	adds	r2, r7, r3
    135c:	68fb      	ldr	r3, [r7, #12]
    135e:	0011      	movs	r1, r2
    1360:	0018      	movs	r0, r3
    1362:	4b0f      	ldr	r3, [pc, #60]	; (13a0 <spi_write_buffer_wait+0x320>)
    1364:	4798      	blx	r3
				flush_length--;
    1366:	2324      	movs	r3, #36	; 0x24
    1368:	18fb      	adds	r3, r7, r3
    136a:	881a      	ldrh	r2, [r3, #0]
    136c:	2324      	movs	r3, #36	; 0x24
    136e:	18fb      	adds	r3, r7, r3
    1370:	3a01      	subs	r2, #1
    1372:	801a      	strh	r2, [r3, #0]
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    1374:	2324      	movs	r3, #36	; 0x24
    1376:	18fb      	adds	r3, r7, r3
    1378:	881b      	ldrh	r3, [r3, #0]
    137a:	2b00      	cmp	r3, #0
    137c:	d1cd      	bne.n	131a <spi_write_buffer_wait+0x29a>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    137e:	2300      	movs	r3, #0
}
    1380:	0018      	movs	r0, r3
    1382:	46bd      	mov	sp, r7
    1384:	b00a      	add	sp, #40	; 0x28
    1386:	bd80      	pop	{r7, pc}
    1388:	0000096d 	.word	0x0000096d
    138c:	00000ab5 	.word	0x00000ab5
    1390:	00000995 	.word	0x00000995
    1394:	00002710 	.word	0x00002710
    1398:	000009e5 	.word	0x000009e5
    139c:	000009bd 	.word	0x000009bd
    13a0:	00000a2d 	.word	0x00000a2d

000013a4 <_spi_write>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write(
		struct spi_module *const module)
{
    13a4:	b580      	push	{r7, lr}
    13a6:	b084      	sub	sp, #16
    13a8:	af00      	add	r7, sp, #0
    13aa:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    13ac:	687b      	ldr	r3, [r7, #4]
    13ae:	681b      	ldr	r3, [r3, #0]
    13b0:	60bb      	str	r3, [r7, #8]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    13b2:	687b      	ldr	r3, [r7, #4]
    13b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    13b6:	781b      	ldrb	r3, [r3, #0]
    13b8:	b2da      	uxtb	r2, r3
    13ba:	230e      	movs	r3, #14
    13bc:	18fb      	adds	r3, r7, r3
    13be:	801a      	strh	r2, [r3, #0]
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    13c0:	687b      	ldr	r3, [r7, #4]
    13c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    13c4:	1c5a      	adds	r2, r3, #1
    13c6:	687b      	ldr	r3, [r7, #4]
    13c8:	62da      	str	r2, [r3, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    13ca:	687b      	ldr	r3, [r7, #4]
    13cc:	799b      	ldrb	r3, [r3, #6]
    13ce:	2b01      	cmp	r3, #1
    13d0:	d113      	bne.n	13fa <_spi_write+0x56>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    13d2:	687b      	ldr	r3, [r7, #4]
    13d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    13d6:	781b      	ldrb	r3, [r3, #0]
    13d8:	b2db      	uxtb	r3, r3
    13da:	021b      	lsls	r3, r3, #8
    13dc:	b21a      	sxth	r2, r3
    13de:	230e      	movs	r3, #14
    13e0:	18fb      	adds	r3, r7, r3
    13e2:	2100      	movs	r1, #0
    13e4:	5e5b      	ldrsh	r3, [r3, r1]
    13e6:	4313      	orrs	r3, r2
    13e8:	b21a      	sxth	r2, r3
    13ea:	230e      	movs	r3, #14
    13ec:	18fb      	adds	r3, r7, r3
    13ee:	801a      	strh	r2, [r3, #0]
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    13f0:	687b      	ldr	r3, [r7, #4]
    13f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    13f4:	1c5a      	adds	r2, r3, #1
    13f6:	687b      	ldr	r3, [r7, #4]
    13f8:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    13fa:	230e      	movs	r3, #14
    13fc:	18fb      	adds	r3, r7, r3
    13fe:	881b      	ldrh	r3, [r3, #0]
    1400:	05db      	lsls	r3, r3, #23
    1402:	0dda      	lsrs	r2, r3, #23
    1404:	68bb      	ldr	r3, [r7, #8]
    1406:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    1408:	687b      	ldr	r3, [r7, #4]
    140a:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    140c:	b29b      	uxth	r3, r3
    140e:	3b01      	subs	r3, #1
    1410:	b29a      	uxth	r2, r3
    1412:	687b      	ldr	r3, [r7, #4]
    1414:	869a      	strh	r2, [r3, #52]	; 0x34
}
    1416:	46c0      	nop			; (mov r8, r8)
    1418:	46bd      	mov	sp, r7
    141a:	b004      	add	sp, #16
    141c:	bd80      	pop	{r7, pc}
    141e:	46c0      	nop			; (mov r8, r8)

00001420 <_spi_write_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write_dummy(
		struct spi_module *const module)
{
    1420:	b580      	push	{r7, lr}
    1422:	b084      	sub	sp, #16
    1424:	af00      	add	r7, sp, #0
    1426:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1428:	687b      	ldr	r3, [r7, #4]
    142a:	681b      	ldr	r3, [r3, #0]
    142c:	60fb      	str	r3, [r7, #12]

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    142e:	4b08      	ldr	r3, [pc, #32]	; (1450 <_spi_write_dummy+0x30>)
    1430:	881b      	ldrh	r3, [r3, #0]
    1432:	001a      	movs	r2, r3
    1434:	68fb      	ldr	r3, [r7, #12]
    1436:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    1438:	687b      	ldr	r3, [r7, #4]
    143a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    143c:	b29b      	uxth	r3, r3
    143e:	3b01      	subs	r3, #1
    1440:	b29a      	uxth	r2, r3
    1442:	687b      	ldr	r3, [r7, #4]
    1444:	865a      	strh	r2, [r3, #50]	; 0x32
}
    1446:	46c0      	nop			; (mov r8, r8)
    1448:	46bd      	mov	sp, r7
    144a:	b004      	add	sp, #16
    144c:	bd80      	pop	{r7, pc}
    144e:	46c0      	nop			; (mov r8, r8)
    1450:	200001dc 	.word	0x200001dc

00001454 <_spi_read_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
    1454:	b580      	push	{r7, lr}
    1456:	b084      	sub	sp, #16
    1458:	af00      	add	r7, sp, #0
    145a:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    145c:	687b      	ldr	r3, [r7, #4]
    145e:	681b      	ldr	r3, [r3, #0]
    1460:	60fb      	str	r3, [r7, #12]
	uint16_t flush = 0;
    1462:	230a      	movs	r3, #10
    1464:	18fb      	adds	r3, r7, r3
    1466:	2200      	movs	r2, #0
    1468:	801a      	strh	r2, [r3, #0]

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    146a:	68fb      	ldr	r3, [r7, #12]
    146c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    146e:	230a      	movs	r3, #10
    1470:	18fb      	adds	r3, r7, r3
    1472:	801a      	strh	r2, [r3, #0]
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    1474:	687b      	ldr	r3, [r7, #4]
    1476:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    1478:	b29b      	uxth	r3, r3
    147a:	3b01      	subs	r3, #1
    147c:	b29a      	uxth	r2, r3
    147e:	687b      	ldr	r3, [r7, #4]
    1480:	865a      	strh	r2, [r3, #50]	; 0x32
}
    1482:	46c0      	nop			; (mov r8, r8)
    1484:	46bd      	mov	sp, r7
    1486:	b004      	add	sp, #16
    1488:	bd80      	pop	{r7, pc}
    148a:	46c0      	nop			; (mov r8, r8)

0000148c <_spi_read>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read(
		struct spi_module *const module)
{
    148c:	b580      	push	{r7, lr}
    148e:	b084      	sub	sp, #16
    1490:	af00      	add	r7, sp, #0
    1492:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1494:	687b      	ldr	r3, [r7, #4]
    1496:	681b      	ldr	r3, [r3, #0]
    1498:	60fb      	str	r3, [r7, #12]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    149a:	68fb      	ldr	r3, [r7, #12]
    149c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    149e:	b29a      	uxth	r2, r3
    14a0:	230a      	movs	r3, #10
    14a2:	18fb      	adds	r3, r7, r3
    14a4:	05d2      	lsls	r2, r2, #23
    14a6:	0dd2      	lsrs	r2, r2, #23
    14a8:	801a      	strh	r2, [r3, #0]

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    14aa:	687b      	ldr	r3, [r7, #4]
    14ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14ae:	220a      	movs	r2, #10
    14b0:	18ba      	adds	r2, r7, r2
    14b2:	8812      	ldrh	r2, [r2, #0]
    14b4:	b2d2      	uxtb	r2, r2
    14b6:	701a      	strb	r2, [r3, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    14b8:	687b      	ldr	r3, [r7, #4]
    14ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14bc:	1c5a      	adds	r2, r3, #1
    14be:	687b      	ldr	r3, [r7, #4]
    14c0:	629a      	str	r2, [r3, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    14c2:	687b      	ldr	r3, [r7, #4]
    14c4:	799b      	ldrb	r3, [r3, #6]
    14c6:	2b01      	cmp	r3, #1
    14c8:	d10d      	bne.n	14e6 <_spi_read+0x5a>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    14ca:	687b      	ldr	r3, [r7, #4]
    14cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14ce:	220a      	movs	r2, #10
    14d0:	18ba      	adds	r2, r7, r2
    14d2:	8812      	ldrh	r2, [r2, #0]
    14d4:	0a12      	lsrs	r2, r2, #8
    14d6:	b292      	uxth	r2, r2
    14d8:	b2d2      	uxtb	r2, r2
    14da:	701a      	strb	r2, [r3, #0]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    14dc:	687b      	ldr	r3, [r7, #4]
    14de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14e0:	1c5a      	adds	r2, r3, #1
    14e2:	687b      	ldr	r3, [r7, #4]
    14e4:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    14e6:	687b      	ldr	r3, [r7, #4]
    14e8:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    14ea:	b29b      	uxth	r3, r3
    14ec:	3b01      	subs	r3, #1
    14ee:	b29a      	uxth	r2, r3
    14f0:	687b      	ldr	r3, [r7, #4]
    14f2:	861a      	strh	r2, [r3, #48]	; 0x30
}
    14f4:	46c0      	nop			; (mov r8, r8)
    14f6:	46bd      	mov	sp, r7
    14f8:	b004      	add	sp, #16
    14fa:	bd80      	pop	{r7, pc}

000014fc <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    14fc:	b580      	push	{r7, lr}
    14fe:	b086      	sub	sp, #24
    1500:	af00      	add	r7, sp, #0
    1502:	0002      	movs	r2, r0
    1504:	1dfb      	adds	r3, r7, #7
    1506:	701a      	strb	r2, [r3, #0]
	/* Get device instance from the look-up table */
	struct spi_module *module
		= (struct spi_module *)_sercom_instances[instance];
    1508:	1dfb      	adds	r3, r7, #7
    150a:	781a      	ldrb	r2, [r3, #0]
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
	/* Get device instance from the look-up table */
	struct spi_module *module
    150c:	4bb9      	ldr	r3, [pc, #740]	; (17f4 <_spi_interrupt_handler+0x2f8>)
    150e:	0092      	lsls	r2, r2, #2
    1510:	58d3      	ldr	r3, [r2, r3]
    1512:	617b      	str	r3, [r7, #20]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1514:	697b      	ldr	r3, [r7, #20]
    1516:	681b      	ldr	r3, [r3, #0]
    1518:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    151a:	697b      	ldr	r3, [r7, #20]
    151c:	2237      	movs	r2, #55	; 0x37
    151e:	5c9a      	ldrb	r2, [r3, r2]
    1520:	697b      	ldr	r3, [r7, #20]
    1522:	2136      	movs	r1, #54	; 0x36
    1524:	5c59      	ldrb	r1, [r3, r1]

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    1526:	230f      	movs	r3, #15
    1528:	18fb      	adds	r3, r7, r3
    152a:	400a      	ands	r2, r1
    152c:	701a      	strb	r2, [r3, #0]
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    152e:	693b      	ldr	r3, [r7, #16]
    1530:	7e1b      	ldrb	r3, [r3, #24]
    1532:	b2da      	uxtb	r2, r3
    1534:	230c      	movs	r3, #12
    1536:	18fb      	adds	r3, r7, r3
    1538:	801a      	strh	r2, [r3, #0]
	interrupt_status &= spi_hw->INTENSET.reg;
    153a:	693b      	ldr	r3, [r7, #16]
    153c:	7d9b      	ldrb	r3, [r3, #22]
    153e:	b2db      	uxtb	r3, r3
    1540:	b29a      	uxth	r2, r3
    1542:	230c      	movs	r3, #12
    1544:	18fb      	adds	r3, r7, r3
    1546:	210c      	movs	r1, #12
    1548:	1879      	adds	r1, r7, r1
    154a:	8809      	ldrh	r1, [r1, #0]
    154c:	400a      	ands	r2, r1
    154e:	801a      	strh	r2, [r3, #0]

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    1550:	230c      	movs	r3, #12
    1552:	18fb      	adds	r3, r7, r3
    1554:	881b      	ldrh	r3, [r3, #0]
    1556:	2201      	movs	r2, #1
    1558:	4013      	ands	r3, r2
    155a:	d041      	beq.n	15e0 <_spi_interrupt_handler+0xe4>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    155c:	697b      	ldr	r3, [r7, #20]
    155e:	795b      	ldrb	r3, [r3, #5]
    1560:	2b01      	cmp	r3, #1
    1562:	d110      	bne.n	1586 <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
    1564:	697b      	ldr	r3, [r7, #20]
    1566:	7a5b      	ldrb	r3, [r3, #9]
    1568:	b2db      	uxtb	r3, r3
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    156a:	2b00      	cmp	r3, #0
    156c:	d10b      	bne.n	1586 <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
    156e:	697b      	ldr	r3, [r7, #20]
    1570:	0018      	movs	r0, r3
    1572:	4ba1      	ldr	r3, [pc, #644]	; (17f8 <_spi_interrupt_handler+0x2fc>)
    1574:	4798      	blx	r3
			if (module->remaining_dummy_buffer_length == 0) {
    1576:	697b      	ldr	r3, [r7, #20]
    1578:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    157a:	b29b      	uxth	r3, r3
    157c:	2b00      	cmp	r3, #0
    157e:	d102      	bne.n	1586 <_spi_interrupt_handler+0x8a>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1580:	693b      	ldr	r3, [r7, #16]
    1582:	2201      	movs	r2, #1
    1584:	751a      	strb	r2, [r3, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1586:	697b      	ldr	r3, [r7, #20]
    1588:	795b      	ldrb	r3, [r3, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    158a:	2b01      	cmp	r3, #1
    158c:	d104      	bne.n	1598 <_spi_interrupt_handler+0x9c>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    158e:	697b      	ldr	r3, [r7, #20]
    1590:	7a5b      	ldrb	r3, [r3, #9]
    1592:	b2db      	uxtb	r3, r3
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1594:	2b00      	cmp	r3, #0
    1596:	d108      	bne.n	15aa <_spi_interrupt_handler+0xae>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1598:	697b      	ldr	r3, [r7, #20]
    159a:	795b      	ldrb	r3, [r3, #5]
    159c:	2b00      	cmp	r3, #0
    159e:	d11f      	bne.n	15e0 <_spi_interrupt_handler+0xe4>
			(module->dir != SPI_DIRECTION_READ))
    15a0:	697b      	ldr	r3, [r7, #20]
    15a2:	7a5b      	ldrb	r3, [r3, #9]
    15a4:	b2db      	uxtb	r3, r3
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    15a6:	2b00      	cmp	r3, #0
    15a8:	d01a      	beq.n	15e0 <_spi_interrupt_handler+0xe4>
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
    15aa:	697b      	ldr	r3, [r7, #20]
    15ac:	0018      	movs	r0, r3
    15ae:	4b93      	ldr	r3, [pc, #588]	; (17fc <_spi_interrupt_handler+0x300>)
    15b0:	4798      	blx	r3
			if (module->remaining_tx_buffer_length == 0) {
    15b2:	697b      	ldr	r3, [r7, #20]
    15b4:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    15b6:	b29b      	uxth	r3, r3
    15b8:	2b00      	cmp	r3, #0
    15ba:	d111      	bne.n	15e0 <_spi_interrupt_handler+0xe4>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    15bc:	693b      	ldr	r3, [r7, #16]
    15be:	2201      	movs	r2, #1
    15c0:	751a      	strb	r2, [r3, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    15c2:	697b      	ldr	r3, [r7, #20]
    15c4:	7a5b      	ldrb	r3, [r3, #9]
    15c6:	b2db      	uxtb	r3, r3
    15c8:	2b01      	cmp	r3, #1
    15ca:	d109      	bne.n	15e0 <_spi_interrupt_handler+0xe4>
						!(module->receiver_enabled)) {
    15cc:	697b      	ldr	r3, [r7, #20]
    15ce:	79db      	ldrb	r3, [r3, #7]
    15d0:	2201      	movs	r2, #1
    15d2:	4053      	eors	r3, r2
    15d4:	b2db      	uxtb	r3, r3
			if (module->remaining_tx_buffer_length == 0) {
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;

				if (module->dir == SPI_DIRECTION_WRITE &&
    15d6:	2b00      	cmp	r3, #0
    15d8:	d002      	beq.n	15e0 <_spi_interrupt_handler+0xe4>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    15da:	693b      	ldr	r3, [r7, #16]
    15dc:	2202      	movs	r2, #2
    15de:	759a      	strb	r2, [r3, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    15e0:	230c      	movs	r3, #12
    15e2:	18fb      	adds	r3, r7, r3
    15e4:	881b      	ldrh	r3, [r3, #0]
    15e6:	2204      	movs	r2, #4
    15e8:	4013      	ands	r3, r2
    15ea:	d100      	bne.n	15ee <_spi_interrupt_handler+0xf2>
    15ec:	e07e      	b.n	16ec <_spi_interrupt_handler+0x1f0>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    15ee:	693b      	ldr	r3, [r7, #16]
    15f0:	8b5b      	ldrh	r3, [r3, #26]
    15f2:	b29b      	uxth	r3, r3
    15f4:	001a      	movs	r2, r3
    15f6:	2304      	movs	r3, #4
    15f8:	4013      	ands	r3, r2
    15fa:	d022      	beq.n	1642 <_spi_interrupt_handler+0x146>
			if (module->dir != SPI_DIRECTION_WRITE) {
    15fc:	697b      	ldr	r3, [r7, #20]
    15fe:	7a5b      	ldrb	r3, [r3, #9]
    1600:	b2db      	uxtb	r3, r3
    1602:	2b01      	cmp	r3, #1
    1604:	d014      	beq.n	1630 <_spi_interrupt_handler+0x134>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    1606:	697b      	ldr	r3, [r7, #20]
    1608:	2238      	movs	r2, #56	; 0x38
    160a:	211e      	movs	r1, #30
    160c:	5499      	strb	r1, [r3, r2]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    160e:	697b      	ldr	r3, [r7, #20]
    1610:	2203      	movs	r2, #3
    1612:	725a      	strb	r2, [r3, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    1614:	693b      	ldr	r3, [r7, #16]
    1616:	2205      	movs	r2, #5
    1618:	751a      	strb	r2, [r3, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    161a:	230f      	movs	r3, #15
    161c:	18fb      	adds	r3, r7, r3
    161e:	781b      	ldrb	r3, [r3, #0]
    1620:	2208      	movs	r2, #8
    1622:	4013      	ands	r3, r2
    1624:	d004      	beq.n	1630 <_spi_interrupt_handler+0x134>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    1626:	697b      	ldr	r3, [r7, #20]
    1628:	699b      	ldr	r3, [r3, #24]
    162a:	697a      	ldr	r2, [r7, #20]
    162c:	0010      	movs	r0, r2
    162e:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    1630:	693b      	ldr	r3, [r7, #16]
    1632:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1634:	230a      	movs	r3, #10
    1636:	18fb      	adds	r3, r7, r3
    1638:	801a      	strh	r2, [r3, #0]
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    163a:	693b      	ldr	r3, [r7, #16]
    163c:	2204      	movs	r2, #4
    163e:	835a      	strh	r2, [r3, #26]
    1640:	e054      	b.n	16ec <_spi_interrupt_handler+0x1f0>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    1642:	697b      	ldr	r3, [r7, #20]
    1644:	7a5b      	ldrb	r3, [r3, #9]
    1646:	b2db      	uxtb	r3, r3
    1648:	2b01      	cmp	r3, #1
    164a:	d11e      	bne.n	168a <_spi_interrupt_handler+0x18e>
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
    164c:	697b      	ldr	r3, [r7, #20]
    164e:	0018      	movs	r0, r3
    1650:	4b6b      	ldr	r3, [pc, #428]	; (1800 <_spi_interrupt_handler+0x304>)
    1652:	4798      	blx	r3
				if (module->remaining_dummy_buffer_length == 0) {
    1654:	697b      	ldr	r3, [r7, #20]
    1656:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    1658:	b29b      	uxth	r3, r3
    165a:	2b00      	cmp	r3, #0
    165c:	d146      	bne.n	16ec <_spi_interrupt_handler+0x1f0>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    165e:	693b      	ldr	r3, [r7, #16]
    1660:	2204      	movs	r2, #4
    1662:	751a      	strb	r2, [r3, #20]
					module->status = STATUS_OK;
    1664:	697b      	ldr	r3, [r7, #20]
    1666:	2238      	movs	r2, #56	; 0x38
    1668:	2100      	movs	r1, #0
    166a:	5499      	strb	r1, [r3, r2]
					module->dir = SPI_DIRECTION_IDLE;
    166c:	697b      	ldr	r3, [r7, #20]
    166e:	2203      	movs	r2, #3
    1670:	725a      	strb	r2, [r3, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    1672:	230f      	movs	r3, #15
    1674:	18fb      	adds	r3, r7, r3
    1676:	781b      	ldrb	r3, [r3, #0]
    1678:	2201      	movs	r2, #1
    167a:	4013      	ands	r3, r2
    167c:	d036      	beq.n	16ec <_spi_interrupt_handler+0x1f0>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    167e:	697b      	ldr	r3, [r7, #20]
    1680:	68db      	ldr	r3, [r3, #12]
    1682:	697a      	ldr	r2, [r7, #20]
    1684:	0010      	movs	r0, r2
    1686:	4798      	blx	r3
    1688:	e030      	b.n	16ec <_spi_interrupt_handler+0x1f0>
					}
				}
			} else {
				/* Read data register */
				_spi_read(module);
    168a:	697b      	ldr	r3, [r7, #20]
    168c:	0018      	movs	r0, r3
    168e:	4b5d      	ldr	r3, [pc, #372]	; (1804 <_spi_interrupt_handler+0x308>)
    1690:	4798      	blx	r3

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    1692:	697b      	ldr	r3, [r7, #20]
    1694:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    1696:	b29b      	uxth	r3, r3
    1698:	2b00      	cmp	r3, #0
    169a:	d127      	bne.n	16ec <_spi_interrupt_handler+0x1f0>
					module->status = STATUS_OK;
    169c:	697b      	ldr	r3, [r7, #20]
    169e:	2238      	movs	r2, #56	; 0x38
    16a0:	2100      	movs	r1, #0
    16a2:	5499      	strb	r1, [r3, r2]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    16a4:	693b      	ldr	r3, [r7, #16]
    16a6:	2204      	movs	r2, #4
    16a8:	751a      	strb	r2, [r3, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    16aa:	697b      	ldr	r3, [r7, #20]
    16ac:	7a5b      	ldrb	r3, [r3, #9]
    16ae:	b2db      	uxtb	r3, r3
    16b0:	2b02      	cmp	r3, #2
    16b2:	d10b      	bne.n	16cc <_spi_interrupt_handler+0x1d0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    16b4:	230f      	movs	r3, #15
    16b6:	18fb      	adds	r3, r7, r3
    16b8:	781b      	ldrb	r3, [r3, #0]
    16ba:	2204      	movs	r2, #4
    16bc:	4013      	ands	r3, r2
    16be:	d015      	beq.n	16ec <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    16c0:	697b      	ldr	r3, [r7, #20]
    16c2:	695b      	ldr	r3, [r3, #20]
    16c4:	697a      	ldr	r2, [r7, #20]
    16c6:	0010      	movs	r0, r2
    16c8:	4798      	blx	r3
    16ca:	e00f      	b.n	16ec <_spi_interrupt_handler+0x1f0>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    16cc:	697b      	ldr	r3, [r7, #20]
    16ce:	7a5b      	ldrb	r3, [r3, #9]
    16d0:	b2db      	uxtb	r3, r3
    16d2:	2b00      	cmp	r3, #0
    16d4:	d10a      	bne.n	16ec <_spi_interrupt_handler+0x1f0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    16d6:	230f      	movs	r3, #15
    16d8:	18fb      	adds	r3, r7, r3
    16da:	781b      	ldrb	r3, [r3, #0]
    16dc:	2202      	movs	r2, #2
    16de:	4013      	ands	r3, r2
    16e0:	d004      	beq.n	16ec <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    16e2:	697b      	ldr	r3, [r7, #20]
    16e4:	691b      	ldr	r3, [r3, #16]
    16e6:	697a      	ldr	r2, [r7, #20]
    16e8:	0010      	movs	r0, r2
    16ea:	4798      	blx	r3
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    16ec:	230c      	movs	r3, #12
    16ee:	18fb      	adds	r3, r7, r3
    16f0:	881b      	ldrh	r3, [r3, #0]
    16f2:	2202      	movs	r2, #2
    16f4:	4013      	ands	r3, r2
    16f6:	d046      	beq.n	1786 <_spi_interrupt_handler+0x28a>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    16f8:	697b      	ldr	r3, [r7, #20]
    16fa:	795b      	ldrb	r3, [r3, #5]
    16fc:	2b00      	cmp	r3, #0
    16fe:	d11d      	bne.n	173c <_spi_interrupt_handler+0x240>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    1700:	693b      	ldr	r3, [r7, #16]
    1702:	2207      	movs	r2, #7
    1704:	751a      	strb	r2, [r3, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1706:	693b      	ldr	r3, [r7, #16]
    1708:	2202      	movs	r2, #2
    170a:	761a      	strb	r2, [r3, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    170c:	697b      	ldr	r3, [r7, #20]
    170e:	2203      	movs	r2, #3
    1710:	725a      	strb	r2, [r3, #9]
			module->remaining_tx_buffer_length = 0;
    1712:	697b      	ldr	r3, [r7, #20]
    1714:	2200      	movs	r2, #0
    1716:	869a      	strh	r2, [r3, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    1718:	697b      	ldr	r3, [r7, #20]
    171a:	2200      	movs	r2, #0
    171c:	861a      	strh	r2, [r3, #48]	; 0x30
			module->status = STATUS_OK;
    171e:	697b      	ldr	r3, [r7, #20]
    1720:	2238      	movs	r2, #56	; 0x38
    1722:	2100      	movs	r1, #0
    1724:	5499      	strb	r1, [r3, r2]

			if (callback_mask &
    1726:	230f      	movs	r3, #15
    1728:	18fb      	adds	r3, r7, r3
    172a:	781b      	ldrb	r3, [r3, #0]
    172c:	2210      	movs	r2, #16
    172e:	4013      	ands	r3, r2
    1730:	d004      	beq.n	173c <_spi_interrupt_handler+0x240>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
    1732:	697b      	ldr	r3, [r7, #20]
    1734:	69db      	ldr	r3, [r3, #28]
    1736:	697a      	ldr	r2, [r7, #20]
    1738:	0010      	movs	r0, r2
    173a:	4798      	blx	r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    173c:	697b      	ldr	r3, [r7, #20]
    173e:	795b      	ldrb	r3, [r3, #5]
    1740:	2b01      	cmp	r3, #1
    1742:	d120      	bne.n	1786 <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1744:	697b      	ldr	r3, [r7, #20]
    1746:	7a5b      	ldrb	r3, [r3, #9]
    1748:	b2db      	uxtb	r3, r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    174a:	2b01      	cmp	r3, #1
    174c:	d11b      	bne.n	1786 <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    174e:	697b      	ldr	r3, [r7, #20]
    1750:	79db      	ldrb	r3, [r3, #7]
    1752:	2201      	movs	r2, #1
    1754:	4053      	eors	r3, r2
    1756:	b2db      	uxtb	r3, r3
    1758:	2b00      	cmp	r3, #0
    175a:	d014      	beq.n	1786 <_spi_interrupt_handler+0x28a>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    175c:	693b      	ldr	r3, [r7, #16]
    175e:	2202      	movs	r2, #2
    1760:	751a      	strb	r2, [r3, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    1762:	697b      	ldr	r3, [r7, #20]
    1764:	2203      	movs	r2, #3
    1766:	725a      	strb	r2, [r3, #9]
			module->status = STATUS_OK;
    1768:	697b      	ldr	r3, [r7, #20]
    176a:	2238      	movs	r2, #56	; 0x38
    176c:	2100      	movs	r1, #0
    176e:	5499      	strb	r1, [r3, r2]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    1770:	230f      	movs	r3, #15
    1772:	18fb      	adds	r3, r7, r3
    1774:	781b      	ldrb	r3, [r3, #0]
    1776:	2201      	movs	r2, #1
    1778:	4013      	ands	r3, r2
    177a:	d004      	beq.n	1786 <_spi_interrupt_handler+0x28a>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    177c:	697b      	ldr	r3, [r7, #20]
    177e:	68db      	ldr	r3, [r3, #12]
    1780:	697a      	ldr	r2, [r7, #20]
    1782:	0010      	movs	r0, r2
    1784:	4798      	blx	r3
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    1786:	230c      	movs	r3, #12
    1788:	18fb      	adds	r3, r7, r3
    178a:	881b      	ldrh	r3, [r3, #0]
    178c:	2208      	movs	r2, #8
    178e:	4013      	ands	r3, r2
    1790:	d014      	beq.n	17bc <_spi_interrupt_handler+0x2c0>
			if (module->mode == SPI_MODE_SLAVE) {
    1792:	697b      	ldr	r3, [r7, #20]
    1794:	795b      	ldrb	r3, [r3, #5]
    1796:	2b00      	cmp	r3, #0
    1798:	d110      	bne.n	17bc <_spi_interrupt_handler+0x2c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    179a:	693b      	ldr	r3, [r7, #16]
    179c:	2208      	movs	r2, #8
    179e:	751a      	strb	r2, [r3, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    17a0:	693b      	ldr	r3, [r7, #16]
    17a2:	2208      	movs	r2, #8
    17a4:	761a      	strb	r2, [r3, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    17a6:	230f      	movs	r3, #15
    17a8:	18fb      	adds	r3, r7, r3
    17aa:	781b      	ldrb	r3, [r3, #0]
    17ac:	2220      	movs	r2, #32
    17ae:	4013      	ands	r3, r2
    17b0:	d004      	beq.n	17bc <_spi_interrupt_handler+0x2c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    17b2:	697b      	ldr	r3, [r7, #20]
    17b4:	6a1b      	ldr	r3, [r3, #32]
    17b6:	697a      	ldr	r2, [r7, #20]
    17b8:	0010      	movs	r0, r2
    17ba:	4798      	blx	r3
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    17bc:	230c      	movs	r3, #12
    17be:	18fb      	adds	r3, r7, r3
    17c0:	881b      	ldrh	r3, [r3, #0]
    17c2:	2280      	movs	r2, #128	; 0x80
    17c4:	4013      	ands	r3, r2
    17c6:	d010      	beq.n	17ea <_spi_interrupt_handler+0x2ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    17c8:	693b      	ldr	r3, [r7, #16]
    17ca:	2280      	movs	r2, #128	; 0x80
    17cc:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    17ce:	693b      	ldr	r3, [r7, #16]
    17d0:	2280      	movs	r2, #128	; 0x80
    17d2:	761a      	strb	r2, [r3, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    17d4:	230f      	movs	r3, #15
    17d6:	18fb      	adds	r3, r7, r3
    17d8:	781b      	ldrb	r3, [r3, #0]
    17da:	2240      	movs	r2, #64	; 0x40
    17dc:	4013      	ands	r3, r2
    17de:	d004      	beq.n	17ea <_spi_interrupt_handler+0x2ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    17e0:	697b      	ldr	r3, [r7, #20]
    17e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    17e4:	697a      	ldr	r2, [r7, #20]
    17e6:	0010      	movs	r0, r2
    17e8:	4798      	blx	r3
		}
	}
#  endif
}
    17ea:	46c0      	nop			; (mov r8, r8)
    17ec:	46bd      	mov	sp, r7
    17ee:	b006      	add	sp, #24
    17f0:	bd80      	pop	{r7, pc}
    17f2:	46c0      	nop			; (mov r8, r8)
    17f4:	200001e0 	.word	0x200001e0
    17f8:	00001421 	.word	0x00001421
    17fc:	000013a5 	.word	0x000013a5
    1800:	00001455 	.word	0x00001455
    1804:	0000148d 	.word	0x0000148d

00001808 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1808:	b580      	push	{r7, lr}
    180a:	b082      	sub	sp, #8
    180c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    180e:	4b2f      	ldr	r3, [pc, #188]	; (18cc <Reset_Handler+0xc4>)
    1810:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    1812:	4b2f      	ldr	r3, [pc, #188]	; (18d0 <Reset_Handler+0xc8>)
    1814:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    1816:	687a      	ldr	r2, [r7, #4]
    1818:	683b      	ldr	r3, [r7, #0]
    181a:	429a      	cmp	r2, r3
    181c:	d00c      	beq.n	1838 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    181e:	e007      	b.n	1830 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    1820:	683b      	ldr	r3, [r7, #0]
    1822:	1d1a      	adds	r2, r3, #4
    1824:	603a      	str	r2, [r7, #0]
    1826:	687a      	ldr	r2, [r7, #4]
    1828:	1d11      	adds	r1, r2, #4
    182a:	6079      	str	r1, [r7, #4]
    182c:	6812      	ldr	r2, [r2, #0]
    182e:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1830:	683a      	ldr	r2, [r7, #0]
    1832:	4b28      	ldr	r3, [pc, #160]	; (18d4 <Reset_Handler+0xcc>)
    1834:	429a      	cmp	r2, r3
    1836:	d3f3      	bcc.n	1820 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1838:	4b27      	ldr	r3, [pc, #156]	; (18d8 <Reset_Handler+0xd0>)
    183a:	603b      	str	r3, [r7, #0]
    183c:	e004      	b.n	1848 <Reset_Handler+0x40>
                *pDest++ = 0;
    183e:	683b      	ldr	r3, [r7, #0]
    1840:	1d1a      	adds	r2, r3, #4
    1842:	603a      	str	r2, [r7, #0]
    1844:	2200      	movs	r2, #0
    1846:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1848:	683a      	ldr	r2, [r7, #0]
    184a:	4b24      	ldr	r3, [pc, #144]	; (18dc <Reset_Handler+0xd4>)
    184c:	429a      	cmp	r2, r3
    184e:	d3f6      	bcc.n	183e <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    1850:	4b23      	ldr	r3, [pc, #140]	; (18e0 <Reset_Handler+0xd8>)
    1852:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1854:	4b23      	ldr	r3, [pc, #140]	; (18e4 <Reset_Handler+0xdc>)
    1856:	687a      	ldr	r2, [r7, #4]
    1858:	21ff      	movs	r1, #255	; 0xff
    185a:	438a      	bics	r2, r1
    185c:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    185e:	4a22      	ldr	r2, [pc, #136]	; (18e8 <Reset_Handler+0xe0>)
    1860:	2390      	movs	r3, #144	; 0x90
    1862:	005b      	lsls	r3, r3, #1
    1864:	2102      	movs	r1, #2
    1866:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1868:	4a20      	ldr	r2, [pc, #128]	; (18ec <Reset_Handler+0xe4>)
    186a:	78d3      	ldrb	r3, [r2, #3]
    186c:	2103      	movs	r1, #3
    186e:	438b      	bics	r3, r1
    1870:	1c19      	adds	r1, r3, #0
    1872:	2302      	movs	r3, #2
    1874:	430b      	orrs	r3, r1
    1876:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1878:	4a1c      	ldr	r2, [pc, #112]	; (18ec <Reset_Handler+0xe4>)
    187a:	78d3      	ldrb	r3, [r2, #3]
    187c:	210c      	movs	r1, #12
    187e:	438b      	bics	r3, r1
    1880:	1c19      	adds	r1, r3, #0
    1882:	2308      	movs	r3, #8
    1884:	430b      	orrs	r3, r1
    1886:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    1888:	4a19      	ldr	r2, [pc, #100]	; (18f0 <Reset_Handler+0xe8>)
    188a:	7b93      	ldrb	r3, [r2, #14]
    188c:	2130      	movs	r1, #48	; 0x30
    188e:	438b      	bics	r3, r1
    1890:	1c19      	adds	r1, r3, #0
    1892:	2320      	movs	r3, #32
    1894:	430b      	orrs	r3, r1
    1896:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1898:	4a15      	ldr	r2, [pc, #84]	; (18f0 <Reset_Handler+0xe8>)
    189a:	7b93      	ldrb	r3, [r2, #14]
    189c:	210c      	movs	r1, #12
    189e:	438b      	bics	r3, r1
    18a0:	1c19      	adds	r1, r3, #0
    18a2:	2308      	movs	r3, #8
    18a4:	430b      	orrs	r3, r1
    18a6:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    18a8:	4a11      	ldr	r2, [pc, #68]	; (18f0 <Reset_Handler+0xe8>)
    18aa:	7b93      	ldrb	r3, [r2, #14]
    18ac:	2103      	movs	r1, #3
    18ae:	438b      	bics	r3, r1
    18b0:	1c19      	adds	r1, r3, #0
    18b2:	2302      	movs	r3, #2
    18b4:	430b      	orrs	r3, r1
    18b6:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    18b8:	4a0e      	ldr	r2, [pc, #56]	; (18f4 <Reset_Handler+0xec>)
    18ba:	6853      	ldr	r3, [r2, #4]
    18bc:	2180      	movs	r1, #128	; 0x80
    18be:	430b      	orrs	r3, r1
    18c0:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    18c2:	4b0d      	ldr	r3, [pc, #52]	; (18f8 <Reset_Handler+0xf0>)
    18c4:	4798      	blx	r3

        /* Branch to main function */
        main();
    18c6:	4b0d      	ldr	r3, [pc, #52]	; (18fc <Reset_Handler+0xf4>)
    18c8:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    18ca:	e7fe      	b.n	18ca <Reset_Handler+0xc2>
    18cc:	00005da0 	.word	0x00005da0
    18d0:	20000000 	.word	0x20000000
    18d4:	20000070 	.word	0x20000070
    18d8:	20000070 	.word	0x20000070
    18dc:	20000280 	.word	0x20000280
    18e0:	00000000 	.word	0x00000000
    18e4:	e000ed00 	.word	0xe000ed00
    18e8:	41007000 	.word	0x41007000
    18ec:	41005000 	.word	0x41005000
    18f0:	41004800 	.word	0x41004800
    18f4:	41004000 	.word	0x41004000
    18f8:	00004951 	.word	0x00004951
    18fc:	000046ad 	.word	0x000046ad

00001900 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1900:	b580      	push	{r7, lr}
    1902:	af00      	add	r7, sp, #0
        while (1) {
        }
    1904:	e7fe      	b.n	1904 <Dummy_Handler+0x4>
    1906:	46c0      	nop			; (mov r8, r8)

00001908 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1908:	b580      	push	{r7, lr}
    190a:	b084      	sub	sp, #16
    190c:	af00      	add	r7, sp, #0
    190e:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1910:	4b0a      	ldr	r3, [pc, #40]	; (193c <_sbrk+0x34>)
    1912:	681b      	ldr	r3, [r3, #0]
    1914:	2b00      	cmp	r3, #0
    1916:	d102      	bne.n	191e <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    1918:	4b08      	ldr	r3, [pc, #32]	; (193c <_sbrk+0x34>)
    191a:	4a09      	ldr	r2, [pc, #36]	; (1940 <_sbrk+0x38>)
    191c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    191e:	4b07      	ldr	r3, [pc, #28]	; (193c <_sbrk+0x34>)
    1920:	681b      	ldr	r3, [r3, #0]
    1922:	60fb      	str	r3, [r7, #12]

	heap += incr;
    1924:	4b05      	ldr	r3, [pc, #20]	; (193c <_sbrk+0x34>)
    1926:	681a      	ldr	r2, [r3, #0]
    1928:	687b      	ldr	r3, [r7, #4]
    192a:	18d2      	adds	r2, r2, r3
    192c:	4b03      	ldr	r3, [pc, #12]	; (193c <_sbrk+0x34>)
    192e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
    1930:	68fb      	ldr	r3, [r7, #12]
}
    1932:	0018      	movs	r0, r3
    1934:	46bd      	mov	sp, r7
    1936:	b004      	add	sp, #16
    1938:	bd80      	pop	{r7, pc}
    193a:	46c0      	nop			; (mov r8, r8)
    193c:	20000094 	.word	0x20000094
    1940:	20002280 	.word	0x20002280

00001944 <_close>:
{
	return -1;
}

extern int _close(int file)
{
    1944:	b580      	push	{r7, lr}
    1946:	b082      	sub	sp, #8
    1948:	af00      	add	r7, sp, #0
    194a:	6078      	str	r0, [r7, #4]
	return -1;
    194c:	2301      	movs	r3, #1
    194e:	425b      	negs	r3, r3
}
    1950:	0018      	movs	r0, r3
    1952:	46bd      	mov	sp, r7
    1954:	b002      	add	sp, #8
    1956:	bd80      	pop	{r7, pc}

00001958 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
    1958:	b580      	push	{r7, lr}
    195a:	b082      	sub	sp, #8
    195c:	af00      	add	r7, sp, #0
    195e:	6078      	str	r0, [r7, #4]
    1960:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
    1962:	683b      	ldr	r3, [r7, #0]
    1964:	2280      	movs	r2, #128	; 0x80
    1966:	0192      	lsls	r2, r2, #6
    1968:	605a      	str	r2, [r3, #4]

	return 0;
    196a:	2300      	movs	r3, #0
}
    196c:	0018      	movs	r0, r3
    196e:	46bd      	mov	sp, r7
    1970:	b002      	add	sp, #8
    1972:	bd80      	pop	{r7, pc}

00001974 <_isatty>:

extern int _isatty(int file)
{
    1974:	b580      	push	{r7, lr}
    1976:	b082      	sub	sp, #8
    1978:	af00      	add	r7, sp, #0
    197a:	6078      	str	r0, [r7, #4]
	return 1;
    197c:	2301      	movs	r3, #1
}
    197e:	0018      	movs	r0, r3
    1980:	46bd      	mov	sp, r7
    1982:	b002      	add	sp, #8
    1984:	bd80      	pop	{r7, pc}
    1986:	46c0      	nop			; (mov r8, r8)

00001988 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
    1988:	b580      	push	{r7, lr}
    198a:	b084      	sub	sp, #16
    198c:	af00      	add	r7, sp, #0
    198e:	60f8      	str	r0, [r7, #12]
    1990:	60b9      	str	r1, [r7, #8]
    1992:	607a      	str	r2, [r7, #4]
	return 0;
    1994:	2300      	movs	r3, #0
}
    1996:	0018      	movs	r0, r3
    1998:	46bd      	mov	sp, r7
    199a:	b004      	add	sp, #16
    199c:	bd80      	pop	{r7, pc}
    199e:	46c0      	nop			; (mov r8, r8)

000019a0 <delay_cycles>:
 *
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
    19a0:	b580      	push	{r7, lr}
    19a2:	b082      	sub	sp, #8
    19a4:	af00      	add	r7, sp, #0
    19a6:	6078      	str	r0, [r7, #4]
	if (n > 0) {
    19a8:	687b      	ldr	r3, [r7, #4]
    19aa:	2b00      	cmp	r3, #0
    19ac:	d00c      	beq.n	19c8 <delay_cycles+0x28>
		SysTick->LOAD = n;
    19ae:	4b08      	ldr	r3, [pc, #32]	; (19d0 <delay_cycles+0x30>)
    19b0:	687a      	ldr	r2, [r7, #4]
    19b2:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
    19b4:	4b06      	ldr	r3, [pc, #24]	; (19d0 <delay_cycles+0x30>)
    19b6:	2200      	movs	r2, #0
    19b8:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    19ba:	46c0      	nop			; (mov r8, r8)
    19bc:	4b04      	ldr	r3, [pc, #16]	; (19d0 <delay_cycles+0x30>)
    19be:	681a      	ldr	r2, [r3, #0]
    19c0:	2380      	movs	r3, #128	; 0x80
    19c2:	025b      	lsls	r3, r3, #9
    19c4:	4013      	ands	r3, r2
    19c6:	d0f9      	beq.n	19bc <delay_cycles+0x1c>
		};
	}
}
    19c8:	46c0      	nop			; (mov r8, r8)
    19ca:	46bd      	mov	sp, r7
    19cc:	b002      	add	sp, #8
    19ce:	bd80      	pop	{r7, pc}
    19d0:	e000e010 	.word	0xe000e010

000019d4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    19d4:	b580      	push	{r7, lr}
    19d6:	af00      	add	r7, sp, #0
	cycles_per_ms = system_gclk_gen_get_hz(0);
    19d8:	2000      	movs	r0, #0
    19da:	4b0f      	ldr	r3, [pc, #60]	; (1a18 <delay_init+0x44>)
    19dc:	4798      	blx	r3
    19de:	0002      	movs	r2, r0
    19e0:	4b0e      	ldr	r3, [pc, #56]	; (1a1c <delay_init+0x48>)
    19e2:	601a      	str	r2, [r3, #0]
	cycles_per_ms /= 1000;
    19e4:	4b0d      	ldr	r3, [pc, #52]	; (1a1c <delay_init+0x48>)
    19e6:	6818      	ldr	r0, [r3, #0]
    19e8:	4b0d      	ldr	r3, [pc, #52]	; (1a20 <delay_init+0x4c>)
    19ea:	22fa      	movs	r2, #250	; 0xfa
    19ec:	0091      	lsls	r1, r2, #2
    19ee:	4798      	blx	r3
    19f0:	0003      	movs	r3, r0
    19f2:	001a      	movs	r2, r3
    19f4:	4b09      	ldr	r3, [pc, #36]	; (1a1c <delay_init+0x48>)
    19f6:	601a      	str	r2, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    19f8:	4b08      	ldr	r3, [pc, #32]	; (1a1c <delay_init+0x48>)
    19fa:	6818      	ldr	r0, [r3, #0]
    19fc:	4b08      	ldr	r3, [pc, #32]	; (1a20 <delay_init+0x4c>)
    19fe:	22fa      	movs	r2, #250	; 0xfa
    1a00:	0091      	lsls	r1, r2, #2
    1a02:	4798      	blx	r3
    1a04:	0003      	movs	r3, r0
    1a06:	001a      	movs	r2, r3
    1a08:	4b06      	ldr	r3, [pc, #24]	; (1a24 <delay_init+0x50>)
    1a0a:	601a      	str	r2, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1a0c:	4b06      	ldr	r3, [pc, #24]	; (1a28 <delay_init+0x54>)
    1a0e:	2205      	movs	r2, #5
    1a10:	601a      	str	r2, [r3, #0]
}
    1a12:	46c0      	nop			; (mov r8, r8)
    1a14:	46bd      	mov	sp, r7
    1a16:	bd80      	pop	{r7, pc}
    1a18:	00003835 	.word	0x00003835
    1a1c:	20000004 	.word	0x20000004
    1a20:	000047e1 	.word	0x000047e1
    1a24:	20000008 	.word	0x20000008
    1a28:	e000e010 	.word	0xe000e010

00001a2c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    1a2c:	b580      	push	{r7, lr}
    1a2e:	b082      	sub	sp, #8
    1a30:	af00      	add	r7, sp, #0
    1a32:	6078      	str	r0, [r7, #4]
	while (n--) {
    1a34:	e004      	b.n	1a40 <delay_cycles_ms+0x14>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    1a36:	4b07      	ldr	r3, [pc, #28]	; (1a54 <delay_cycles_ms+0x28>)
    1a38:	681b      	ldr	r3, [r3, #0]
    1a3a:	0018      	movs	r0, r3
    1a3c:	4b06      	ldr	r3, [pc, #24]	; (1a58 <delay_cycles_ms+0x2c>)
    1a3e:	4798      	blx	r3
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    1a40:	687b      	ldr	r3, [r7, #4]
    1a42:	1e5a      	subs	r2, r3, #1
    1a44:	607a      	str	r2, [r7, #4]
    1a46:	2b00      	cmp	r3, #0
    1a48:	d1f5      	bne.n	1a36 <delay_cycles_ms+0xa>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    1a4a:	46c0      	nop			; (mov r8, r8)
    1a4c:	46bd      	mov	sp, r7
    1a4e:	b002      	add	sp, #8
    1a50:	bd80      	pop	{r7, pc}
    1a52:	46c0      	nop			; (mov r8, r8)
    1a54:	20000004 	.word	0x20000004
    1a58:	000019a1 	.word	0x000019a1

00001a5c <nvm_is_ready>:
 * \retval true   If the hardware module is ready for a new command
 * \retval false  If the hardware module is busy executing a command
 *
 */
static inline bool nvm_is_ready(void)
{
    1a5c:	b580      	push	{r7, lr}
    1a5e:	b082      	sub	sp, #8
    1a60:	af00      	add	r7, sp, #0
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    1a62:	4b07      	ldr	r3, [pc, #28]	; (1a80 <nvm_is_ready+0x24>)
    1a64:	607b      	str	r3, [r7, #4]

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    1a66:	687b      	ldr	r3, [r7, #4]
    1a68:	7d1b      	ldrb	r3, [r3, #20]
    1a6a:	b2db      	uxtb	r3, r3
    1a6c:	001a      	movs	r2, r3
    1a6e:	2301      	movs	r3, #1
    1a70:	4013      	ands	r3, r2
    1a72:	1e5a      	subs	r2, r3, #1
    1a74:	4193      	sbcs	r3, r2
    1a76:	b2db      	uxtb	r3, r3
}
    1a78:	0018      	movs	r0, r3
    1a7a:	46bd      	mov	sp, r7
    1a7c:	b002      	add	sp, #8
    1a7e:	bd80      	pop	{r7, pc}
    1a80:	41004000 	.word	0x41004000

00001a84 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    1a84:	b580      	push	{r7, lr}
    1a86:	b082      	sub	sp, #8
    1a88:	af00      	add	r7, sp, #0
    1a8a:	0002      	movs	r2, r0
    1a8c:	6039      	str	r1, [r7, #0]
    1a8e:	1dfb      	adds	r3, r7, #7
    1a90:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    1a92:	1dfb      	adds	r3, r7, #7
    1a94:	781b      	ldrb	r3, [r3, #0]
    1a96:	2b01      	cmp	r3, #1
    1a98:	d00a      	beq.n	1ab0 <system_apb_clock_set_mask+0x2c>
    1a9a:	2b02      	cmp	r3, #2
    1a9c:	d00f      	beq.n	1abe <system_apb_clock_set_mask+0x3a>
    1a9e:	2b00      	cmp	r3, #0
    1aa0:	d114      	bne.n	1acc <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1aa2:	4b0e      	ldr	r3, [pc, #56]	; (1adc <system_apb_clock_set_mask+0x58>)
    1aa4:	4a0d      	ldr	r2, [pc, #52]	; (1adc <system_apb_clock_set_mask+0x58>)
    1aa6:	6991      	ldr	r1, [r2, #24]
    1aa8:	683a      	ldr	r2, [r7, #0]
    1aaa:	430a      	orrs	r2, r1
    1aac:	619a      	str	r2, [r3, #24]
			break;
    1aae:	e00f      	b.n	1ad0 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    1ab0:	4b0a      	ldr	r3, [pc, #40]	; (1adc <system_apb_clock_set_mask+0x58>)
    1ab2:	4a0a      	ldr	r2, [pc, #40]	; (1adc <system_apb_clock_set_mask+0x58>)
    1ab4:	69d1      	ldr	r1, [r2, #28]
    1ab6:	683a      	ldr	r2, [r7, #0]
    1ab8:	430a      	orrs	r2, r1
    1aba:	61da      	str	r2, [r3, #28]
			break;
    1abc:	e008      	b.n	1ad0 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1abe:	4b07      	ldr	r3, [pc, #28]	; (1adc <system_apb_clock_set_mask+0x58>)
    1ac0:	4a06      	ldr	r2, [pc, #24]	; (1adc <system_apb_clock_set_mask+0x58>)
    1ac2:	6a11      	ldr	r1, [r2, #32]
    1ac4:	683a      	ldr	r2, [r7, #0]
    1ac6:	430a      	orrs	r2, r1
    1ac8:	621a      	str	r2, [r3, #32]
			break;
    1aca:	e001      	b.n	1ad0 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    1acc:	2317      	movs	r3, #23
    1ace:	e000      	b.n	1ad2 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    1ad0:	2300      	movs	r3, #0
}
    1ad2:	0018      	movs	r0, r3
    1ad4:	46bd      	mov	sp, r7
    1ad6:	b002      	add	sp, #8
    1ad8:	bd80      	pop	{r7, pc}
    1ada:	46c0      	nop			; (mov r8, r8)
    1adc:	40000400 	.word	0x40000400

00001ae0 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    1ae0:	b580      	push	{r7, lr}
    1ae2:	b084      	sub	sp, #16
    1ae4:	af00      	add	r7, sp, #0
    1ae6:	6078      	str	r0, [r7, #4]
	/* Sanity check argument */
	Assert(config);

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    1ae8:	4b2f      	ldr	r3, [pc, #188]	; (1ba8 <nvm_set_config+0xc8>)
    1aea:	60fb      	str	r3, [r7, #12]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, MCLK_APBBMASK_NVMCTRL);
#else
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
    1aec:	2104      	movs	r1, #4
    1aee:	2001      	movs	r0, #1
    1af0:	4b2e      	ldr	r3, [pc, #184]	; (1bac <nvm_set_config+0xcc>)
    1af2:	4798      	blx	r3
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    1af4:	68fb      	ldr	r3, [r7, #12]
    1af6:	2220      	movs	r2, #32
    1af8:	32ff      	adds	r2, #255	; 0xff
    1afa:	831a      	strh	r2, [r3, #24]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1afc:	4b2c      	ldr	r3, [pc, #176]	; (1bb0 <nvm_set_config+0xd0>)
    1afe:	4798      	blx	r3
    1b00:	0003      	movs	r3, r0
    1b02:	001a      	movs	r2, r3
    1b04:	2301      	movs	r3, #1
    1b06:	4053      	eors	r3, r2
    1b08:	b2db      	uxtb	r3, r3
    1b0a:	2b00      	cmp	r3, #0
    1b0c:	d001      	beq.n	1b12 <nvm_set_config+0x32>
		return STATUS_BUSY;
    1b0e:	2305      	movs	r3, #5
    1b10:	e045      	b.n	1b9e <nvm_set_config+0xbe>
	}

#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    1b12:	687b      	ldr	r3, [r7, #4]
    1b14:	781b      	ldrb	r3, [r3, #0]
    1b16:	021b      	lsls	r3, r3, #8
    1b18:	001a      	movs	r2, r3
    1b1a:	23c0      	movs	r3, #192	; 0xc0
    1b1c:	009b      	lsls	r3, r3, #2
    1b1e:	401a      	ands	r2, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    1b20:	687b      	ldr	r3, [r7, #4]
    1b22:	785b      	ldrb	r3, [r3, #1]
    1b24:	01db      	lsls	r3, r3, #7
	}

#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    1b26:	0019      	movs	r1, r3
    1b28:	23ff      	movs	r3, #255	; 0xff
    1b2a:	400b      	ands	r3, r1
    1b2c:	431a      	orrs	r2, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    1b2e:	687b      	ldr	r3, [r7, #4]
    1b30:	789b      	ldrb	r3, [r3, #2]
    1b32:	005b      	lsls	r3, r3, #1
    1b34:	0019      	movs	r1, r3
    1b36:	231e      	movs	r3, #30
    1b38:	400b      	ands	r3, r1

#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    1b3a:	431a      	orrs	r2, r3
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    1b3c:	687b      	ldr	r3, [r7, #4]
    1b3e:	78db      	ldrb	r3, [r3, #3]
    1b40:	049b      	lsls	r3, r3, #18
#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    1b42:	0019      	movs	r1, r3
    1b44:	2380      	movs	r3, #128	; 0x80
    1b46:	02db      	lsls	r3, r3, #11
    1b48:	400b      	ands	r3, r1
    1b4a:	431a      	orrs	r2, r3
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    1b4c:	687b      	ldr	r3, [r7, #4]
    1b4e:	791b      	ldrb	r3, [r3, #4]
    1b50:	041b      	lsls	r3, r3, #16
    1b52:	0019      	movs	r1, r3
    1b54:	23c0      	movs	r3, #192	; 0xc0
    1b56:	029b      	lsls	r3, r3, #10
    1b58:	400b      	ands	r3, r1
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    1b5a:	431a      	orrs	r2, r3
		return STATUS_BUSY;
	}

#if (!SAMC20) && (!SAMC21)
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    1b5c:	68fb      	ldr	r3, [r7, #12]
    1b5e:	605a      	str	r2, [r3, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    1b60:	68fb      	ldr	r3, [r7, #12]
    1b62:	689b      	ldr	r3, [r3, #8]
    1b64:	035b      	lsls	r3, r3, #13
    1b66:	0f5b      	lsrs	r3, r3, #29
    1b68:	b2db      	uxtb	r3, r3
    1b6a:	001a      	movs	r2, r3
    1b6c:	2308      	movs	r3, #8
    1b6e:	4093      	lsls	r3, r2
    1b70:	b29a      	uxth	r2, r3
    1b72:	4b10      	ldr	r3, [pc, #64]	; (1bb4 <nvm_set_config+0xd4>)
    1b74:	801a      	strh	r2, [r3, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    1b76:	68fb      	ldr	r3, [r7, #12]
    1b78:	689b      	ldr	r3, [r3, #8]
    1b7a:	b29a      	uxth	r2, r3
    1b7c:	4b0d      	ldr	r3, [pc, #52]	; (1bb4 <nvm_set_config+0xd4>)
    1b7e:	805a      	strh	r2, [r3, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    1b80:	687b      	ldr	r3, [r7, #4]
    1b82:	785a      	ldrb	r2, [r3, #1]
    1b84:	4b0b      	ldr	r3, [pc, #44]	; (1bb4 <nvm_set_config+0xd4>)
    1b86:	711a      	strb	r2, [r3, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    1b88:	68fb      	ldr	r3, [r7, #12]
    1b8a:	8b1b      	ldrh	r3, [r3, #24]
    1b8c:	b29b      	uxth	r3, r3
    1b8e:	001a      	movs	r2, r3
    1b90:	2380      	movs	r3, #128	; 0x80
    1b92:	005b      	lsls	r3, r3, #1
    1b94:	4013      	ands	r3, r2
    1b96:	d001      	beq.n	1b9c <nvm_set_config+0xbc>
		return STATUS_ERR_IO;
    1b98:	2310      	movs	r3, #16
    1b9a:	e000      	b.n	1b9e <nvm_set_config+0xbe>
	}

	return STATUS_OK;
    1b9c:	2300      	movs	r3, #0
}
    1b9e:	0018      	movs	r0, r3
    1ba0:	46bd      	mov	sp, r7
    1ba2:	b004      	add	sp, #16
    1ba4:	bd80      	pop	{r7, pc}
    1ba6:	46c0      	nop			; (mov r8, r8)
    1ba8:	41004000 	.word	0x41004000
    1bac:	00001a85 	.word	0x00001a85
    1bb0:	00001a5d 	.word	0x00001a5d
    1bb4:	20000098 	.word	0x20000098

00001bb8 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    1bb8:	b580      	push	{r7, lr}
    1bba:	b086      	sub	sp, #24
    1bbc:	af00      	add	r7, sp, #0
    1bbe:	60b9      	str	r1, [r7, #8]
    1bc0:	607a      	str	r2, [r7, #4]
    1bc2:	230f      	movs	r3, #15
    1bc4:	18fb      	adds	r3, r7, r3
    1bc6:	1c02      	adds	r2, r0, #0
    1bc8:	701a      	strb	r2, [r3, #0]
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    1bca:	4b3a      	ldr	r3, [pc, #232]	; (1cb4 <nvm_execute_command+0xfc>)
    1bcc:	881b      	ldrh	r3, [r3, #0]
    1bce:	001a      	movs	r2, r3
    1bd0:	4b38      	ldr	r3, [pc, #224]	; (1cb4 <nvm_execute_command+0xfc>)
    1bd2:	885b      	ldrh	r3, [r3, #2]
    1bd4:	435a      	muls	r2, r3
    1bd6:	68bb      	ldr	r3, [r7, #8]
    1bd8:	429a      	cmp	r2, r3
    1bda:	d209      	bcs.n	1bf0 <nvm_execute_command+0x38>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    1bdc:	68bb      	ldr	r3, [r7, #8]
    1bde:	4a36      	ldr	r2, [pc, #216]	; (1cb8 <nvm_execute_command+0x100>)
    1be0:	4293      	cmp	r3, r2
    1be2:	d903      	bls.n	1bec <nvm_execute_command+0x34>
    1be4:	68bb      	ldr	r3, [r7, #8]
    1be6:	4a35      	ldr	r2, [pc, #212]	; (1cbc <nvm_execute_command+0x104>)
    1be8:	4293      	cmp	r3, r2
    1bea:	d901      	bls.n	1bf0 <nvm_execute_command+0x38>
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
#else
		return STATUS_ERR_BAD_ADDRESS;
    1bec:	2318      	movs	r3, #24
    1bee:	e05c      	b.n	1caa <nvm_execute_command+0xf2>
#endif
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    1bf0:	4b33      	ldr	r3, [pc, #204]	; (1cc0 <nvm_execute_command+0x108>)
    1bf2:	617b      	str	r3, [r7, #20]

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    1bf4:	697b      	ldr	r3, [r7, #20]
    1bf6:	685b      	ldr	r3, [r3, #4]
    1bf8:	613b      	str	r3, [r7, #16]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
    1bfa:	693b      	ldr	r3, [r7, #16]
    1bfc:	2280      	movs	r2, #128	; 0x80
    1bfe:	02d2      	lsls	r2, r2, #11
    1c00:	431a      	orrs	r2, r3
    1c02:	697b      	ldr	r3, [r7, #20]
    1c04:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    1c06:	697b      	ldr	r3, [r7, #20]
    1c08:	2220      	movs	r2, #32
    1c0a:	32ff      	adds	r2, #255	; 0xff
    1c0c:	831a      	strh	r2, [r3, #24]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1c0e:	4b2d      	ldr	r3, [pc, #180]	; (1cc4 <nvm_execute_command+0x10c>)
    1c10:	4798      	blx	r3
    1c12:	0003      	movs	r3, r0
    1c14:	001a      	movs	r2, r3
    1c16:	2301      	movs	r3, #1
    1c18:	4053      	eors	r3, r2
    1c1a:	b2db      	uxtb	r3, r3
    1c1c:	2b00      	cmp	r3, #0
    1c1e:	d004      	beq.n	1c2a <nvm_execute_command+0x72>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    1c20:	697b      	ldr	r3, [r7, #20]
    1c22:	693a      	ldr	r2, [r7, #16]
    1c24:	605a      	str	r2, [r3, #4]
		return STATUS_BUSY;
    1c26:	2305      	movs	r3, #5
    1c28:	e03f      	b.n	1caa <nvm_execute_command+0xf2>
	}

	switch (command) {
    1c2a:	230f      	movs	r3, #15
    1c2c:	18fb      	adds	r3, r7, r3
    1c2e:	781b      	ldrb	r3, [r3, #0]
    1c30:	2b45      	cmp	r3, #69	; 0x45
    1c32:	d81d      	bhi.n	1c70 <nvm_execute_command+0xb8>
    1c34:	009a      	lsls	r2, r3, #2
    1c36:	4b24      	ldr	r3, [pc, #144]	; (1cc8 <nvm_execute_command+0x110>)
    1c38:	18d3      	adds	r3, r2, r3
    1c3a:	681b      	ldr	r3, [r3, #0]
    1c3c:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    1c3e:	697b      	ldr	r3, [r7, #20]
    1c40:	8b1b      	ldrh	r3, [r3, #24]
    1c42:	b29b      	uxth	r3, r3
    1c44:	001a      	movs	r2, r3
    1c46:	2380      	movs	r3, #128	; 0x80
    1c48:	005b      	lsls	r3, r3, #1
    1c4a:	4013      	ands	r3, r2
    1c4c:	d004      	beq.n	1c58 <nvm_execute_command+0xa0>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    1c4e:	697b      	ldr	r3, [r7, #20]
    1c50:	693a      	ldr	r2, [r7, #16]
    1c52:	605a      	str	r2, [r3, #4]
				return STATUS_ERR_IO;
    1c54:	2310      	movs	r3, #16
    1c56:	e028      	b.n	1caa <nvm_execute_command+0xf2>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    1c58:	68bb      	ldr	r3, [r7, #8]
    1c5a:	089b      	lsrs	r3, r3, #2
    1c5c:	005a      	lsls	r2, r3, #1
    1c5e:	697b      	ldr	r3, [r7, #20]
    1c60:	61da      	str	r2, [r3, #28]
			break;
    1c62:	e00b      	b.n	1c7c <nvm_execute_command+0xc4>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    1c64:	68bb      	ldr	r3, [r7, #8]
    1c66:	089b      	lsrs	r3, r3, #2
    1c68:	005a      	lsls	r2, r3, #1
    1c6a:	697b      	ldr	r3, [r7, #20]
    1c6c:	61da      	str	r2, [r3, #28]
			break;
    1c6e:	e005      	b.n	1c7c <nvm_execute_command+0xc4>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    1c70:	697b      	ldr	r3, [r7, #20]
    1c72:	693a      	ldr	r2, [r7, #16]
    1c74:	605a      	str	r2, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    1c76:	2317      	movs	r3, #23
    1c78:	e017      	b.n	1caa <nvm_execute_command+0xf2>
		/* Commands not requiring address */
		case NVM_COMMAND_PAGE_BUFFER_CLEAR:
		case NVM_COMMAND_SET_SECURITY_BIT:
		case NVM_COMMAND_ENTER_LOW_POWER_MODE:
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;
    1c7a:	46c0      	nop			; (mov r8, r8)
			nvm_module->CTRLB.reg = ctrlb_bak;
			return STATUS_ERR_INVALID_ARG;
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    1c7c:	230f      	movs	r3, #15
    1c7e:	18fb      	adds	r3, r7, r3
    1c80:	781b      	ldrb	r3, [r3, #0]
    1c82:	b29b      	uxth	r3, r3
    1c84:	4a11      	ldr	r2, [pc, #68]	; (1ccc <nvm_execute_command+0x114>)
    1c86:	4313      	orrs	r3, r2
    1c88:	b29a      	uxth	r2, r3
    1c8a:	697b      	ldr	r3, [r7, #20]
    1c8c:	801a      	strh	r2, [r3, #0]

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    1c8e:	46c0      	nop			; (mov r8, r8)
    1c90:	4b0c      	ldr	r3, [pc, #48]	; (1cc4 <nvm_execute_command+0x10c>)
    1c92:	4798      	blx	r3
    1c94:	0003      	movs	r3, r0
    1c96:	001a      	movs	r2, r3
    1c98:	2301      	movs	r3, #1
    1c9a:	4053      	eors	r3, r2
    1c9c:	b2db      	uxtb	r3, r3
    1c9e:	2b00      	cmp	r3, #0
    1ca0:	d1f6      	bne.n	1c90 <nvm_execute_command+0xd8>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    1ca2:	697b      	ldr	r3, [r7, #20]
    1ca4:	693a      	ldr	r2, [r7, #16]
    1ca6:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
    1ca8:	2300      	movs	r3, #0
}
    1caa:	0018      	movs	r0, r3
    1cac:	46bd      	mov	sp, r7
    1cae:	b006      	add	sp, #24
    1cb0:	bd80      	pop	{r7, pc}
    1cb2:	46c0      	nop			; (mov r8, r8)
    1cb4:	20000098 	.word	0x20000098
    1cb8:	00803fff 	.word	0x00803fff
    1cbc:	00806000 	.word	0x00806000
    1cc0:	41004000 	.word	0x41004000
    1cc4:	00001a5d 	.word	0x00001a5d
    1cc8:	00005ab0 	.word	0x00005ab0
    1ccc:	ffffa500 	.word	0xffffa500

00001cd0 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    1cd0:	b580      	push	{r7, lr}
    1cd2:	b088      	sub	sp, #32
    1cd4:	af00      	add	r7, sp, #0
    1cd6:	60f8      	str	r0, [r7, #12]
    1cd8:	60b9      	str	r1, [r7, #8]
    1cda:	1dbb      	adds	r3, r7, #6
    1cdc:	801a      	strh	r2, [r3, #0]
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    1cde:	4b4a      	ldr	r3, [pc, #296]	; (1e08 <nvm_write_buffer+0x138>)
    1ce0:	881b      	ldrh	r3, [r3, #0]
    1ce2:	001a      	movs	r2, r3
    1ce4:	4b48      	ldr	r3, [pc, #288]	; (1e08 <nvm_write_buffer+0x138>)
    1ce6:	885b      	ldrh	r3, [r3, #2]
    1ce8:	435a      	muls	r2, r3
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    1cea:	68fb      	ldr	r3, [r7, #12]
    1cec:	429a      	cmp	r2, r3
    1cee:	d201      	bcs.n	1cf4 <nvm_write_buffer+0x24>
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    1cf0:	2318      	movs	r3, #24
    1cf2:	e084      	b.n	1dfe <nvm_write_buffer+0x12e>
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    1cf4:	4b44      	ldr	r3, [pc, #272]	; (1e08 <nvm_write_buffer+0x138>)
    1cf6:	881b      	ldrh	r3, [r3, #0]
    1cf8:	3b01      	subs	r3, #1
    1cfa:	001a      	movs	r2, r3
    1cfc:	68fb      	ldr	r3, [r7, #12]
    1cfe:	4013      	ands	r3, r2
    1d00:	d001      	beq.n	1d06 <nvm_write_buffer+0x36>
		return STATUS_ERR_BAD_ADDRESS;
    1d02:	2318      	movs	r3, #24
    1d04:	e07b      	b.n	1dfe <nvm_write_buffer+0x12e>
	}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    1d06:	4b40      	ldr	r3, [pc, #256]	; (1e08 <nvm_write_buffer+0x138>)
    1d08:	881b      	ldrh	r3, [r3, #0]
    1d0a:	1dba      	adds	r2, r7, #6
    1d0c:	8812      	ldrh	r2, [r2, #0]
    1d0e:	429a      	cmp	r2, r3
    1d10:	d901      	bls.n	1d16 <nvm_write_buffer+0x46>
		return STATUS_ERR_INVALID_ARG;
    1d12:	2317      	movs	r3, #23
    1d14:	e073      	b.n	1dfe <nvm_write_buffer+0x12e>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    1d16:	4b3d      	ldr	r3, [pc, #244]	; (1e0c <nvm_write_buffer+0x13c>)
    1d18:	617b      	str	r3, [r7, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1d1a:	4b3d      	ldr	r3, [pc, #244]	; (1e10 <nvm_write_buffer+0x140>)
    1d1c:	4798      	blx	r3
    1d1e:	0003      	movs	r3, r0
    1d20:	001a      	movs	r2, r3
    1d22:	2301      	movs	r3, #1
    1d24:	4053      	eors	r3, r2
    1d26:	b2db      	uxtb	r3, r3
    1d28:	2b00      	cmp	r3, #0
    1d2a:	d001      	beq.n	1d30 <nvm_write_buffer+0x60>
		return STATUS_BUSY;
    1d2c:	2305      	movs	r3, #5
    1d2e:	e066      	b.n	1dfe <nvm_write_buffer+0x12e>
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    1d30:	697b      	ldr	r3, [r7, #20]
    1d32:	4a38      	ldr	r2, [pc, #224]	; (1e14 <nvm_write_buffer+0x144>)
    1d34:	801a      	strh	r2, [r3, #0]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    1d36:	46c0      	nop			; (mov r8, r8)
    1d38:	4b35      	ldr	r3, [pc, #212]	; (1e10 <nvm_write_buffer+0x140>)
    1d3a:	4798      	blx	r3
    1d3c:	0003      	movs	r3, r0
    1d3e:	001a      	movs	r2, r3
    1d40:	2301      	movs	r3, #1
    1d42:	4053      	eors	r3, r2
    1d44:	b2db      	uxtb	r3, r3
    1d46:	2b00      	cmp	r3, #0
    1d48:	d1f6      	bne.n	1d38 <nvm_write_buffer+0x68>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    1d4a:	697b      	ldr	r3, [r7, #20]
    1d4c:	2220      	movs	r2, #32
    1d4e:	32ff      	adds	r2, #255	; 0xff
    1d50:	831a      	strh	r2, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    1d52:	68fb      	ldr	r3, [r7, #12]
    1d54:	085b      	lsrs	r3, r3, #1
    1d56:	61fb      	str	r3, [r7, #28]

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    1d58:	231a      	movs	r3, #26
    1d5a:	18fb      	adds	r3, r7, r3
    1d5c:	2200      	movs	r2, #0
    1d5e:	801a      	strh	r2, [r3, #0]
    1d60:	e032      	b.n	1dc8 <nvm_write_buffer+0xf8>
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    1d62:	231a      	movs	r3, #26
    1d64:	18fb      	adds	r3, r7, r3
    1d66:	881b      	ldrh	r3, [r3, #0]
    1d68:	68ba      	ldr	r2, [r7, #8]
    1d6a:	18d3      	adds	r3, r2, r3
    1d6c:	781a      	ldrb	r2, [r3, #0]
    1d6e:	2318      	movs	r3, #24
    1d70:	18fb      	adds	r3, r7, r3
    1d72:	801a      	strh	r2, [r3, #0]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    1d74:	231a      	movs	r3, #26
    1d76:	18fb      	adds	r3, r7, r3
    1d78:	881a      	ldrh	r2, [r3, #0]
    1d7a:	1dbb      	adds	r3, r7, #6
    1d7c:	881b      	ldrh	r3, [r3, #0]
    1d7e:	3b01      	subs	r3, #1
    1d80:	429a      	cmp	r2, r3
    1d82:	da11      	bge.n	1da8 <nvm_write_buffer+0xd8>
			data |= (buffer[i + 1] << 8);
    1d84:	231a      	movs	r3, #26
    1d86:	18fb      	adds	r3, r7, r3
    1d88:	881b      	ldrh	r3, [r3, #0]
    1d8a:	3301      	adds	r3, #1
    1d8c:	68ba      	ldr	r2, [r7, #8]
    1d8e:	18d3      	adds	r3, r2, r3
    1d90:	781b      	ldrb	r3, [r3, #0]
    1d92:	021b      	lsls	r3, r3, #8
    1d94:	b21a      	sxth	r2, r3
    1d96:	2318      	movs	r3, #24
    1d98:	18fb      	adds	r3, r7, r3
    1d9a:	2100      	movs	r1, #0
    1d9c:	5e5b      	ldrsh	r3, [r3, r1]
    1d9e:	4313      	orrs	r3, r2
    1da0:	b21a      	sxth	r2, r3
    1da2:	2318      	movs	r3, #24
    1da4:	18fb      	adds	r3, r7, r3
    1da6:	801a      	strh	r2, [r3, #0]
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    1da8:	69fb      	ldr	r3, [r7, #28]
    1daa:	1c5a      	adds	r2, r3, #1
    1dac:	61fa      	str	r2, [r7, #28]
    1dae:	005b      	lsls	r3, r3, #1
    1db0:	001a      	movs	r2, r3
    1db2:	2318      	movs	r3, #24
    1db4:	18fb      	adds	r3, r7, r3
    1db6:	881b      	ldrh	r3, [r3, #0]
    1db8:	8013      	strh	r3, [r2, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    1dba:	231a      	movs	r3, #26
    1dbc:	18fb      	adds	r3, r7, r3
    1dbe:	221a      	movs	r2, #26
    1dc0:	18ba      	adds	r2, r7, r2
    1dc2:	8812      	ldrh	r2, [r2, #0]
    1dc4:	3202      	adds	r2, #2
    1dc6:	801a      	strh	r2, [r3, #0]
    1dc8:	231a      	movs	r3, #26
    1dca:	18fa      	adds	r2, r7, r3
    1dcc:	1dbb      	adds	r3, r7, #6
    1dce:	8812      	ldrh	r2, [r2, #0]
    1dd0:	881b      	ldrh	r3, [r3, #0]
    1dd2:	429a      	cmp	r2, r3
    1dd4:	d3c5      	bcc.n	1d62 <nvm_write_buffer+0x92>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    1dd6:	4b0c      	ldr	r3, [pc, #48]	; (1e08 <nvm_write_buffer+0x138>)
    1dd8:	791b      	ldrb	r3, [r3, #4]
    1dda:	2201      	movs	r2, #1
    1ddc:	4053      	eors	r3, r2
    1dde:	b2db      	uxtb	r3, r3
    1de0:	2b00      	cmp	r3, #0
    1de2:	d00b      	beq.n	1dfc <nvm_write_buffer+0x12c>
    1de4:	1dbb      	adds	r3, r7, #6
    1de6:	881b      	ldrh	r3, [r3, #0]
    1de8:	2b3f      	cmp	r3, #63	; 0x3f
    1dea:	d807      	bhi.n	1dfc <nvm_write_buffer+0x12c>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
	 			(nvm_execute_command(NVM_COMMAND_WRITE_PAGE,destination_address, 0)));
#else
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    1dec:	68fb      	ldr	r3, [r7, #12]
    1dee:	2200      	movs	r2, #0
    1df0:	0019      	movs	r1, r3
    1df2:	2004      	movs	r0, #4
    1df4:	4b08      	ldr	r3, [pc, #32]	; (1e18 <nvm_write_buffer+0x148>)
    1df6:	4798      	blx	r3
    1df8:	0003      	movs	r3, r0
    1dfa:	e000      	b.n	1dfe <nvm_write_buffer+0x12e>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    1dfc:	2300      	movs	r3, #0
}
    1dfe:	0018      	movs	r0, r3
    1e00:	46bd      	mov	sp, r7
    1e02:	b008      	add	sp, #32
    1e04:	bd80      	pop	{r7, pc}
    1e06:	46c0      	nop			; (mov r8, r8)
    1e08:	20000098 	.word	0x20000098
    1e0c:	41004000 	.word	0x41004000
    1e10:	00001a5d 	.word	0x00001a5d
    1e14:	ffffa544 	.word	0xffffa544
    1e18:	00001bb9 	.word	0x00001bb9

00001e1c <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    1e1c:	b580      	push	{r7, lr}
    1e1e:	b084      	sub	sp, #16
    1e20:	af00      	add	r7, sp, #0
    1e22:	6078      	str	r0, [r7, #4]
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    1e24:	4b23      	ldr	r3, [pc, #140]	; (1eb4 <nvm_erase_row+0x98>)
    1e26:	881b      	ldrh	r3, [r3, #0]
    1e28:	001a      	movs	r2, r3
    1e2a:	4b22      	ldr	r3, [pc, #136]	; (1eb4 <nvm_erase_row+0x98>)
    1e2c:	885b      	ldrh	r3, [r3, #2]
    1e2e:	435a      	muls	r2, r3
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    1e30:	687b      	ldr	r3, [r7, #4]
    1e32:	429a      	cmp	r2, r3
    1e34:	d201      	bcs.n	1e3a <nvm_erase_row+0x1e>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
#else
		return STATUS_ERR_BAD_ADDRESS;
    1e36:	2318      	movs	r3, #24
    1e38:	e037      	b.n	1eaa <nvm_erase_row+0x8e>
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    1e3a:	4b1e      	ldr	r3, [pc, #120]	; (1eb4 <nvm_erase_row+0x98>)
    1e3c:	881b      	ldrh	r3, [r3, #0]
    1e3e:	009b      	lsls	r3, r3, #2
    1e40:	3b01      	subs	r3, #1
    1e42:	001a      	movs	r2, r3
    1e44:	687b      	ldr	r3, [r7, #4]
    1e46:	4013      	ands	r3, r2
    1e48:	d001      	beq.n	1e4e <nvm_erase_row+0x32>
		return STATUS_ERR_BAD_ADDRESS;
    1e4a:	2318      	movs	r3, #24
    1e4c:	e02d      	b.n	1eaa <nvm_erase_row+0x8e>
	}

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;
    1e4e:	4b1a      	ldr	r3, [pc, #104]	; (1eb8 <nvm_erase_row+0x9c>)
    1e50:	60fb      	str	r3, [r7, #12]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1e52:	4b1a      	ldr	r3, [pc, #104]	; (1ebc <nvm_erase_row+0xa0>)
    1e54:	4798      	blx	r3
    1e56:	0003      	movs	r3, r0
    1e58:	001a      	movs	r2, r3
    1e5a:	2301      	movs	r3, #1
    1e5c:	4053      	eors	r3, r2
    1e5e:	b2db      	uxtb	r3, r3
    1e60:	2b00      	cmp	r3, #0
    1e62:	d001      	beq.n	1e68 <nvm_erase_row+0x4c>
		return STATUS_BUSY;
    1e64:	2305      	movs	r3, #5
    1e66:	e020      	b.n	1eaa <nvm_erase_row+0x8e>
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    1e68:	68fb      	ldr	r3, [r7, #12]
    1e6a:	2220      	movs	r2, #32
    1e6c:	32ff      	adds	r2, #255	; 0xff
    1e6e:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    1e70:	687b      	ldr	r3, [r7, #4]
    1e72:	089b      	lsrs	r3, r3, #2
    1e74:	005a      	lsls	r2, r3, #1
    1e76:	68fb      	ldr	r3, [r7, #12]
    1e78:	61da      	str	r2, [r3, #28]
#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
								(NVM_COMMAND_RWWEE_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY):
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    1e7a:	68fb      	ldr	r3, [r7, #12]
    1e7c:	4a10      	ldr	r2, [pc, #64]	; (1ec0 <nvm_erase_row+0xa4>)
    1e7e:	801a      	strh	r2, [r3, #0]
#endif

	while (!nvm_is_ready()) {
    1e80:	46c0      	nop			; (mov r8, r8)
    1e82:	4b0e      	ldr	r3, [pc, #56]	; (1ebc <nvm_erase_row+0xa0>)
    1e84:	4798      	blx	r3
    1e86:	0003      	movs	r3, r0
    1e88:	001a      	movs	r2, r3
    1e8a:	2301      	movs	r3, #1
    1e8c:	4053      	eors	r3, r2
    1e8e:	b2db      	uxtb	r3, r3
    1e90:	2b00      	cmp	r3, #0
    1e92:	d1f6      	bne.n	1e82 <nvm_erase_row+0x66>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    1e94:	68fb      	ldr	r3, [r7, #12]
    1e96:	8b1b      	ldrh	r3, [r3, #24]
    1e98:	b29b      	uxth	r3, r3
    1e9a:	b2db      	uxtb	r3, r3
    1e9c:	001a      	movs	r2, r3
    1e9e:	231c      	movs	r3, #28
    1ea0:	4013      	ands	r3, r2
    1ea2:	d001      	beq.n	1ea8 <nvm_erase_row+0x8c>
		return STATUS_ABORTED;
    1ea4:	2304      	movs	r3, #4
    1ea6:	e000      	b.n	1eaa <nvm_erase_row+0x8e>
	}

	return STATUS_OK;
    1ea8:	2300      	movs	r3, #0
}
    1eaa:	0018      	movs	r0, r3
    1eac:	46bd      	mov	sp, r7
    1eae:	b004      	add	sp, #16
    1eb0:	bd80      	pop	{r7, pc}
    1eb2:	46c0      	nop			; (mov r8, r8)
    1eb4:	20000098 	.word	0x20000098
    1eb8:	41004000 	.word	0x41004000
    1ebc:	00001a5d 	.word	0x00001a5d
    1ec0:	ffffa502 	.word	0xffffa502

00001ec4 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    1ec4:	b580      	push	{r7, lr}
    1ec6:	b082      	sub	sp, #8
    1ec8:	af00      	add	r7, sp, #0
    1eca:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1ecc:	687b      	ldr	r3, [r7, #4]
    1ece:	2280      	movs	r2, #128	; 0x80
    1ed0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1ed2:	687b      	ldr	r3, [r7, #4]
    1ed4:	2200      	movs	r2, #0
    1ed6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1ed8:	687b      	ldr	r3, [r7, #4]
    1eda:	2201      	movs	r2, #1
    1edc:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1ede:	687b      	ldr	r3, [r7, #4]
    1ee0:	2200      	movs	r2, #0
    1ee2:	70da      	strb	r2, [r3, #3]
}
    1ee4:	46c0      	nop			; (mov r8, r8)
    1ee6:	46bd      	mov	sp, r7
    1ee8:	b002      	add	sp, #8
    1eea:	bd80      	pop	{r7, pc}

00001eec <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1eec:	b580      	push	{r7, lr}
    1eee:	b084      	sub	sp, #16
    1ef0:	af00      	add	r7, sp, #0
    1ef2:	0002      	movs	r2, r0
    1ef4:	6039      	str	r1, [r7, #0]
    1ef6:	1dfb      	adds	r3, r7, #7
    1ef8:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    1efa:	230c      	movs	r3, #12
    1efc:	18fb      	adds	r3, r7, r3
    1efe:	0018      	movs	r0, r3
    1f00:	4b10      	ldr	r3, [pc, #64]	; (1f44 <port_pin_set_config+0x58>)
    1f02:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    1f04:	230c      	movs	r3, #12
    1f06:	18fb      	adds	r3, r7, r3
    1f08:	2280      	movs	r2, #128	; 0x80
    1f0a:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1f0c:	683b      	ldr	r3, [r7, #0]
    1f0e:	781a      	ldrb	r2, [r3, #0]
    1f10:	230c      	movs	r3, #12
    1f12:	18fb      	adds	r3, r7, r3
    1f14:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1f16:	683b      	ldr	r3, [r7, #0]
    1f18:	785a      	ldrb	r2, [r3, #1]
    1f1a:	230c      	movs	r3, #12
    1f1c:	18fb      	adds	r3, r7, r3
    1f1e:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1f20:	683b      	ldr	r3, [r7, #0]
    1f22:	789a      	ldrb	r2, [r3, #2]
    1f24:	230c      	movs	r3, #12
    1f26:	18fb      	adds	r3, r7, r3
    1f28:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1f2a:	230c      	movs	r3, #12
    1f2c:	18fa      	adds	r2, r7, r3
    1f2e:	1dfb      	adds	r3, r7, #7
    1f30:	781b      	ldrb	r3, [r3, #0]
    1f32:	0011      	movs	r1, r2
    1f34:	0018      	movs	r0, r3
    1f36:	4b04      	ldr	r3, [pc, #16]	; (1f48 <port_pin_set_config+0x5c>)
    1f38:	4798      	blx	r3
}
    1f3a:	46c0      	nop			; (mov r8, r8)
    1f3c:	46bd      	mov	sp, r7
    1f3e:	b004      	add	sp, #16
    1f40:	bd80      	pop	{r7, pc}
    1f42:	46c0      	nop			; (mov r8, r8)
    1f44:	00001ec5 	.word	0x00001ec5
    1f48:	00003bf9 	.word	0x00003bf9

00001f4c <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    1f4c:	b580      	push	{r7, lr}
    1f4e:	b082      	sub	sp, #8
    1f50:	af00      	add	r7, sp, #0
    1f52:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    1f54:	687b      	ldr	r3, [r7, #4]
    1f56:	2200      	movs	r2, #0
    1f58:	701a      	strb	r2, [r3, #0]
}
    1f5a:	46c0      	nop			; (mov r8, r8)
    1f5c:	46bd      	mov	sp, r7
    1f5e:	b002      	add	sp, #8
    1f60:	bd80      	pop	{r7, pc}
    1f62:	46c0      	nop			; (mov r8, r8)

00001f64 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    1f64:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f66:	b08d      	sub	sp, #52	; 0x34
    1f68:	af00      	add	r7, sp, #0
    1f6a:	60b8      	str	r0, [r7, #8]
    1f6c:	60f9      	str	r1, [r7, #12]
    1f6e:	603a      	str	r2, [r7, #0]
    1f70:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1f72:	2300      	movs	r3, #0
    1f74:	2400      	movs	r4, #0
    1f76:	623b      	str	r3, [r7, #32]
    1f78:	627c      	str	r4, [r7, #36]	; 0x24
    1f7a:	2300      	movs	r3, #0
    1f7c:	2400      	movs	r4, #0
    1f7e:	61bb      	str	r3, [r7, #24]
    1f80:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
    1f82:	233f      	movs	r3, #63	; 0x3f
    1f84:	62fb      	str	r3, [r7, #44]	; 0x2c
    1f86:	e053      	b.n	2030 <STACK_SIZE+0x30>
		bit_shift = (uint64_t)1 << i;
    1f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1f8a:	3b20      	subs	r3, #32
    1f8c:	2b00      	cmp	r3, #0
    1f8e:	db04      	blt.n	1f9a <long_division+0x36>
    1f90:	2201      	movs	r2, #1
    1f92:	409a      	lsls	r2, r3
    1f94:	0013      	movs	r3, r2
    1f96:	617b      	str	r3, [r7, #20]
    1f98:	e00b      	b.n	1fb2 <long_division+0x4e>
    1f9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1f9c:	2220      	movs	r2, #32
    1f9e:	1ad3      	subs	r3, r2, r3
    1fa0:	2201      	movs	r2, #1
    1fa2:	40da      	lsrs	r2, r3
    1fa4:	0013      	movs	r3, r2
    1fa6:	2100      	movs	r1, #0
    1fa8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    1faa:	4091      	lsls	r1, r2
    1fac:	000a      	movs	r2, r1
    1fae:	4313      	orrs	r3, r2
    1fb0:	617b      	str	r3, [r7, #20]
    1fb2:	2201      	movs	r2, #1
    1fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1fb6:	409a      	lsls	r2, r3
    1fb8:	0013      	movs	r3, r2
    1fba:	613b      	str	r3, [r7, #16]

		r = r << 1;
    1fbc:	69bb      	ldr	r3, [r7, #24]
    1fbe:	69fc      	ldr	r4, [r7, #28]
    1fc0:	18db      	adds	r3, r3, r3
    1fc2:	4164      	adcs	r4, r4
    1fc4:	61bb      	str	r3, [r7, #24]
    1fc6:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
    1fc8:	68bb      	ldr	r3, [r7, #8]
    1fca:	693a      	ldr	r2, [r7, #16]
    1fcc:	401a      	ands	r2, r3
    1fce:	0015      	movs	r5, r2
    1fd0:	68fb      	ldr	r3, [r7, #12]
    1fd2:	697a      	ldr	r2, [r7, #20]
    1fd4:	401a      	ands	r2, r3
    1fd6:	0016      	movs	r6, r2
    1fd8:	002b      	movs	r3, r5
    1fda:	4333      	orrs	r3, r6
    1fdc:	d007      	beq.n	1fee <long_division+0x8a>
			r |= 0x01;
    1fde:	69bb      	ldr	r3, [r7, #24]
    1fe0:	2201      	movs	r2, #1
    1fe2:	4313      	orrs	r3, r2
    1fe4:	61bb      	str	r3, [r7, #24]
    1fe6:	69fb      	ldr	r3, [r7, #28]
    1fe8:	2200      	movs	r2, #0
    1fea:	4313      	orrs	r3, r2
    1fec:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
    1fee:	687a      	ldr	r2, [r7, #4]
    1ff0:	69fb      	ldr	r3, [r7, #28]
    1ff2:	429a      	cmp	r2, r3
    1ff4:	d819      	bhi.n	202a <STACK_SIZE+0x2a>
    1ff6:	687a      	ldr	r2, [r7, #4]
    1ff8:	69fb      	ldr	r3, [r7, #28]
    1ffa:	429a      	cmp	r2, r3
    1ffc:	d103      	bne.n	2006 <STACK_SIZE+0x6>
    1ffe:	683a      	ldr	r2, [r7, #0]
    2000:	69bb      	ldr	r3, [r7, #24]
    2002:	429a      	cmp	r2, r3
    2004:	d811      	bhi.n	202a <STACK_SIZE+0x2a>
			r = r - d;
    2006:	69b9      	ldr	r1, [r7, #24]
    2008:	69fa      	ldr	r2, [r7, #28]
    200a:	683b      	ldr	r3, [r7, #0]
    200c:	687c      	ldr	r4, [r7, #4]
    200e:	1ac9      	subs	r1, r1, r3
    2010:	41a2      	sbcs	r2, r4
    2012:	000b      	movs	r3, r1
    2014:	0014      	movs	r4, r2
    2016:	61bb      	str	r3, [r7, #24]
    2018:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
    201a:	6a3a      	ldr	r2, [r7, #32]
    201c:	693b      	ldr	r3, [r7, #16]
    201e:	4313      	orrs	r3, r2
    2020:	623b      	str	r3, [r7, #32]
    2022:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    2024:	697b      	ldr	r3, [r7, #20]
    2026:	4313      	orrs	r3, r2
    2028:	627b      	str	r3, [r7, #36]	; 0x24
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    202a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    202c:	3b01      	subs	r3, #1
    202e:	62fb      	str	r3, [r7, #44]	; 0x2c
    2030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2032:	2b00      	cmp	r3, #0
    2034:	daa8      	bge.n	1f88 <long_division+0x24>
			r = r - d;
			q |= bit_shift;
		}
	}

	return q;
    2036:	6a3b      	ldr	r3, [r7, #32]
    2038:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
    203a:	0018      	movs	r0, r3
    203c:	0021      	movs	r1, r4
    203e:	46bd      	mov	sp, r7
    2040:	b00d      	add	sp, #52	; 0x34
    2042:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002044 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    2044:	b580      	push	{r7, lr}
    2046:	b086      	sub	sp, #24
    2048:	af00      	add	r7, sp, #0
    204a:	60f8      	str	r0, [r7, #12]
    204c:	60b9      	str	r1, [r7, #8]
    204e:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
    2050:	2316      	movs	r3, #22
    2052:	18fb      	adds	r3, r7, r3
    2054:	2200      	movs	r2, #0
    2056:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
    2058:	68bb      	ldr	r3, [r7, #8]
    205a:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    205c:	68bb      	ldr	r3, [r7, #8]
    205e:	085a      	lsrs	r2, r3, #1
    2060:	68fb      	ldr	r3, [r7, #12]
    2062:	429a      	cmp	r2, r3
    2064:	d201      	bcs.n	206a <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2066:	2340      	movs	r3, #64	; 0x40
    2068:	e026      	b.n	20b8 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
    206a:	68bb      	ldr	r3, [r7, #8]
    206c:	085b      	lsrs	r3, r3, #1
    206e:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
    2070:	e00a      	b.n	2088 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
    2072:	693a      	ldr	r2, [r7, #16]
    2074:	68fb      	ldr	r3, [r7, #12]
    2076:	1ad3      	subs	r3, r2, r3
    2078:	613b      	str	r3, [r7, #16]
		baud_calculated++;
    207a:	2316      	movs	r3, #22
    207c:	18fb      	adds	r3, r7, r3
    207e:	881a      	ldrh	r2, [r3, #0]
    2080:	2316      	movs	r3, #22
    2082:	18fb      	adds	r3, r7, r3
    2084:	3201      	adds	r2, #1
    2086:	801a      	strh	r2, [r3, #0]
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    2088:	693a      	ldr	r2, [r7, #16]
    208a:	68fb      	ldr	r3, [r7, #12]
    208c:	429a      	cmp	r2, r3
    208e:	d2f0      	bcs.n	2072 <_sercom_get_sync_baud_val+0x2e>
		clock_value = clock_value - baudrate;
		baud_calculated++;
	}
	baud_calculated = baud_calculated - 1;
    2090:	2316      	movs	r3, #22
    2092:	18fb      	adds	r3, r7, r3
    2094:	2216      	movs	r2, #22
    2096:	18ba      	adds	r2, r7, r2
    2098:	8812      	ldrh	r2, [r2, #0]
    209a:	3a01      	subs	r2, #1
    209c:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    209e:	2316      	movs	r3, #22
    20a0:	18fb      	adds	r3, r7, r3
    20a2:	881b      	ldrh	r3, [r3, #0]
    20a4:	2bff      	cmp	r3, #255	; 0xff
    20a6:	d901      	bls.n	20ac <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    20a8:	2340      	movs	r3, #64	; 0x40
    20aa:	e005      	b.n	20b8 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
    20ac:	687b      	ldr	r3, [r7, #4]
    20ae:	2216      	movs	r2, #22
    20b0:	18ba      	adds	r2, r7, r2
    20b2:	8812      	ldrh	r2, [r2, #0]
    20b4:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
    20b6:	2300      	movs	r3, #0
	}
}
    20b8:	0018      	movs	r0, r3
    20ba:	46bd      	mov	sp, r7
    20bc:	b006      	add	sp, #24
    20be:	bd80      	pop	{r7, pc}

000020c0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    20c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    20c2:	b0a1      	sub	sp, #132	; 0x84
    20c4:	af00      	add	r7, sp, #0
    20c6:	64f8      	str	r0, [r7, #76]	; 0x4c
    20c8:	64b9      	str	r1, [r7, #72]	; 0x48
    20ca:	647a      	str	r2, [r7, #68]	; 0x44
    20cc:	2243      	movs	r2, #67	; 0x43
    20ce:	18ba      	adds	r2, r7, r2
    20d0:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
    20d2:	2300      	movs	r3, #0
    20d4:	2400      	movs	r4, #0
    20d6:	673b      	str	r3, [r7, #112]	; 0x70
    20d8:	677c      	str	r4, [r7, #116]	; 0x74
	uint64_t scale = 0;
    20da:	2300      	movs	r3, #0
    20dc:	2400      	movs	r4, #0
    20de:	66bb      	str	r3, [r7, #104]	; 0x68
    20e0:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint64_t baud_calculated = 0;
    20e2:	2300      	movs	r3, #0
    20e4:	2400      	movs	r4, #0
    20e6:	67bb      	str	r3, [r7, #120]	; 0x78
    20e8:	67fc      	str	r4, [r7, #124]	; 0x7c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
    20ea:	2300      	movs	r3, #0
    20ec:	667b      	str	r3, [r7, #100]	; 0x64
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    20ee:	2358      	movs	r3, #88	; 0x58
    20f0:	2240      	movs	r2, #64	; 0x40
    20f2:	4694      	mov	ip, r2
    20f4:	44bc      	add	ip, r7
    20f6:	4463      	add	r3, ip
    20f8:	781a      	ldrb	r2, [r3, #0]
    20fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    20fc:	435a      	muls	r2, r3
    20fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    2100:	429a      	cmp	r2, r3
    2102:	d901      	bls.n	2108 <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    2104:	2340      	movs	r3, #64	; 0x40
    2106:	e0b3      	b.n	2270 <_sercom_get_async_baud_val+0x1b0>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    2108:	2343      	movs	r3, #67	; 0x43
    210a:	18fb      	adds	r3, r7, r3
    210c:	781b      	ldrb	r3, [r3, #0]
    210e:	2b00      	cmp	r3, #0
    2110:	d13d      	bne.n	218e <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    2112:	2358      	movs	r3, #88	; 0x58
    2114:	2240      	movs	r2, #64	; 0x40
    2116:	4694      	mov	ip, r2
    2118:	44bc      	add	ip, r7
    211a:	4463      	add	r3, ip
    211c:	781b      	ldrb	r3, [r3, #0]
    211e:	b2db      	uxtb	r3, r3
    2120:	613b      	str	r3, [r7, #16]
    2122:	2300      	movs	r3, #0
    2124:	617b      	str	r3, [r7, #20]
    2126:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    2128:	60bb      	str	r3, [r7, #8]
    212a:	2300      	movs	r3, #0
    212c:	60fb      	str	r3, [r7, #12]
    212e:	4c52      	ldr	r4, [pc, #328]	; (2278 <_sercom_get_async_baud_val+0x1b8>)
    2130:	68ba      	ldr	r2, [r7, #8]
    2132:	68fb      	ldr	r3, [r7, #12]
    2134:	6938      	ldr	r0, [r7, #16]
    2136:	6979      	ldr	r1, [r7, #20]
    2138:	47a0      	blx	r4
    213a:	0003      	movs	r3, r0
    213c:	000c      	movs	r4, r1
    213e:	001b      	movs	r3, r3
    2140:	65fb      	str	r3, [r7, #92]	; 0x5c
    2142:	2300      	movs	r3, #0
    2144:	65bb      	str	r3, [r7, #88]	; 0x58
		ratio = long_division(temp1, peripheral_clock);
    2146:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    2148:	603b      	str	r3, [r7, #0]
    214a:	2300      	movs	r3, #0
    214c:	607b      	str	r3, [r7, #4]
    214e:	6db8      	ldr	r0, [r7, #88]	; 0x58
    2150:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    2152:	683a      	ldr	r2, [r7, #0]
    2154:	687b      	ldr	r3, [r7, #4]
    2156:	4c49      	ldr	r4, [pc, #292]	; (227c <_sercom_get_async_baud_val+0x1bc>)
    2158:	47a0      	blx	r4
    215a:	0003      	movs	r3, r0
    215c:	000c      	movs	r4, r1
    215e:	673b      	str	r3, [r7, #112]	; 0x70
    2160:	677c      	str	r4, [r7, #116]	; 0x74
		scale = ((uint64_t)1 << SHIFT) - ratio;
    2162:	2100      	movs	r1, #0
    2164:	2201      	movs	r2, #1
    2166:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    2168:	6f7c      	ldr	r4, [r7, #116]	; 0x74
    216a:	1ac9      	subs	r1, r1, r3
    216c:	41a2      	sbcs	r2, r4
    216e:	000b      	movs	r3, r1
    2170:	0014      	movs	r4, r2
    2172:	66bb      	str	r3, [r7, #104]	; 0x68
    2174:	66fc      	str	r4, [r7, #108]	; 0x6c
		baud_calculated = (65536 * scale) >> SHIFT;
    2176:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    2178:	0c1b      	lsrs	r3, r3, #16
    217a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    217c:	0416      	lsls	r6, r2, #16
    217e:	431e      	orrs	r6, r3
    2180:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    2182:	041d      	lsls	r5, r3, #16
    2184:	0033      	movs	r3, r6
    2186:	67bb      	str	r3, [r7, #120]	; 0x78
    2188:	2300      	movs	r3, #0
    218a:	67fb      	str	r3, [r7, #124]	; 0x7c
    218c:	e06a      	b.n	2264 <_sercom_get_async_baud_val+0x1a4>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    218e:	2343      	movs	r3, #67	; 0x43
    2190:	18fb      	adds	r3, r7, r3
    2192:	781b      	ldrb	r3, [r3, #0]
    2194:	2b01      	cmp	r3, #1
    2196:	d165      	bne.n	2264 <_sercom_get_async_baud_val+0x1a4>
		temp1 = ((uint64_t)baudrate * sample_num);
    2198:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    219a:	633b      	str	r3, [r7, #48]	; 0x30
    219c:	2300      	movs	r3, #0
    219e:	637b      	str	r3, [r7, #52]	; 0x34
    21a0:	2358      	movs	r3, #88	; 0x58
    21a2:	2240      	movs	r2, #64	; 0x40
    21a4:	4694      	mov	ip, r2
    21a6:	44bc      	add	ip, r7
    21a8:	4463      	add	r3, ip
    21aa:	781b      	ldrb	r3, [r3, #0]
    21ac:	b2db      	uxtb	r3, r3
    21ae:	62bb      	str	r3, [r7, #40]	; 0x28
    21b0:	2300      	movs	r3, #0
    21b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    21b4:	4c30      	ldr	r4, [pc, #192]	; (2278 <_sercom_get_async_baud_val+0x1b8>)
    21b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
    21b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    21ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
    21bc:	6b79      	ldr	r1, [r7, #52]	; 0x34
    21be:	47a0      	blx	r4
    21c0:	0003      	movs	r3, r0
    21c2:	000c      	movs	r4, r1
    21c4:	65bb      	str	r3, [r7, #88]	; 0x58
    21c6:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_int = long_division( peripheral_clock, temp1);
    21c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    21ca:	623b      	str	r3, [r7, #32]
    21cc:	2300      	movs	r3, #0
    21ce:	627b      	str	r3, [r7, #36]	; 0x24
    21d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    21d2:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    21d4:	001a      	movs	r2, r3
    21d6:	0023      	movs	r3, r4
    21d8:	6a38      	ldr	r0, [r7, #32]
    21da:	6a79      	ldr	r1, [r7, #36]	; 0x24
    21dc:	4c27      	ldr	r4, [pc, #156]	; (227c <_sercom_get_async_baud_val+0x1bc>)
    21de:	47a0      	blx	r4
    21e0:	0003      	movs	r3, r0
    21e2:	000c      	movs	r4, r1
    21e4:	667b      	str	r3, [r7, #100]	; 0x64
		if(baud_int > BAUD_INT_MAX) {
    21e6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    21e8:	2380      	movs	r3, #128	; 0x80
    21ea:	019b      	lsls	r3, r3, #6
    21ec:	429a      	cmp	r2, r3
    21ee:	d901      	bls.n	21f4 <_sercom_get_async_baud_val+0x134>
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    21f0:	2340      	movs	r3, #64	; 0x40
    21f2:	e03d      	b.n	2270 <_sercom_get_async_baud_val+0x1b0>
		}
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    21f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    21f6:	61bb      	str	r3, [r7, #24]
    21f8:	2300      	movs	r3, #0
    21fa:	61fb      	str	r3, [r7, #28]
    21fc:	69b9      	ldr	r1, [r7, #24]
    21fe:	69fa      	ldr	r2, [r7, #28]
    2200:	000b      	movs	r3, r1
    2202:	0f5b      	lsrs	r3, r3, #29
    2204:	0010      	movs	r0, r2
    2206:	00c0      	lsls	r0, r0, #3
    2208:	63f8      	str	r0, [r7, #60]	; 0x3c
    220a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
    220c:	4318      	orrs	r0, r3
    220e:	63f8      	str	r0, [r7, #60]	; 0x3c
    2210:	000b      	movs	r3, r1
    2212:	00db      	lsls	r3, r3, #3
    2214:	63bb      	str	r3, [r7, #56]	; 0x38
    2216:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    2218:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    221a:	001a      	movs	r2, r3
    221c:	0023      	movs	r3, r4
    221e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
    2220:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    2222:	4c16      	ldr	r4, [pc, #88]	; (227c <_sercom_get_async_baud_val+0x1bc>)
    2224:	47a0      	blx	r4
    2226:	0003      	movs	r3, r0
    2228:	000c      	movs	r4, r1
    222a:	65bb      	str	r3, [r7, #88]	; 0x58
    222c:	65fc      	str	r4, [r7, #92]	; 0x5c
		baud_fp = temp1 - 8 * baud_int;
    222e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    2230:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    2232:	b2d9      	uxtb	r1, r3
    2234:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    2236:	b2db      	uxtb	r3, r3
    2238:	00db      	lsls	r3, r3, #3
    223a:	b2da      	uxtb	r2, r3
    223c:	2317      	movs	r3, #23
    223e:	2040      	movs	r0, #64	; 0x40
    2240:	4684      	mov	ip, r0
    2242:	44bc      	add	ip, r7
    2244:	4463      	add	r3, ip
    2246:	1a8a      	subs	r2, r1, r2
    2248:	701a      	strb	r2, [r3, #0]
		baud_calculated = baud_int | (baud_fp << 13);
    224a:	2317      	movs	r3, #23
    224c:	2240      	movs	r2, #64	; 0x40
    224e:	4694      	mov	ip, r2
    2250:	44bc      	add	ip, r7
    2252:	4463      	add	r3, ip
    2254:	781b      	ldrb	r3, [r3, #0]
    2256:	035b      	lsls	r3, r3, #13
    2258:	001a      	movs	r2, r3
    225a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    225c:	4313      	orrs	r3, r2
    225e:	67bb      	str	r3, [r7, #120]	; 0x78
    2260:	2300      	movs	r3, #0
    2262:	67fb      	str	r3, [r7, #124]	; 0x7c
	}

	*baudval = baud_calculated;
    2264:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    2266:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
    2268:	b29a      	uxth	r2, r3
    226a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    226c:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    226e:	2300      	movs	r3, #0
}
    2270:	0018      	movs	r0, r3
    2272:	46bd      	mov	sp, r7
    2274:	b021      	add	sp, #132	; 0x84
    2276:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2278:	000048f9 	.word	0x000048f9
    227c:	00001f65 	.word	0x00001f65

00002280 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    2280:	b580      	push	{r7, lr}
    2282:	b084      	sub	sp, #16
    2284:	af00      	add	r7, sp, #0
    2286:	0002      	movs	r2, r0
    2288:	1dfb      	adds	r3, r7, #7
    228a:	701a      	strb	r2, [r3, #0]
    228c:	1dbb      	adds	r3, r7, #6
    228e:	1c0a      	adds	r2, r1, #0
    2290:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    2292:	4b1a      	ldr	r3, [pc, #104]	; (22fc <sercom_set_gclk_generator+0x7c>)
    2294:	781b      	ldrb	r3, [r3, #0]
    2296:	2201      	movs	r2, #1
    2298:	4053      	eors	r3, r2
    229a:	b2db      	uxtb	r3, r3
    229c:	2b00      	cmp	r3, #0
    229e:	d103      	bne.n	22a8 <sercom_set_gclk_generator+0x28>
    22a0:	1dbb      	adds	r3, r7, #6
    22a2:	781b      	ldrb	r3, [r3, #0]
    22a4:	2b00      	cmp	r3, #0
    22a6:	d01b      	beq.n	22e0 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    22a8:	230c      	movs	r3, #12
    22aa:	18fb      	adds	r3, r7, r3
    22ac:	0018      	movs	r0, r3
    22ae:	4b14      	ldr	r3, [pc, #80]	; (2300 <sercom_set_gclk_generator+0x80>)
    22b0:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    22b2:	230c      	movs	r3, #12
    22b4:	18fb      	adds	r3, r7, r3
    22b6:	1dfa      	adds	r2, r7, #7
    22b8:	7812      	ldrb	r2, [r2, #0]
    22ba:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    22bc:	230c      	movs	r3, #12
    22be:	18fb      	adds	r3, r7, r3
    22c0:	0019      	movs	r1, r3
    22c2:	2013      	movs	r0, #19
    22c4:	4b0f      	ldr	r3, [pc, #60]	; (2304 <sercom_set_gclk_generator+0x84>)
    22c6:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    22c8:	2013      	movs	r0, #19
    22ca:	4b0f      	ldr	r3, [pc, #60]	; (2308 <sercom_set_gclk_generator+0x88>)
    22cc:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    22ce:	4b0b      	ldr	r3, [pc, #44]	; (22fc <sercom_set_gclk_generator+0x7c>)
    22d0:	1dfa      	adds	r2, r7, #7
    22d2:	7812      	ldrb	r2, [r2, #0]
    22d4:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    22d6:	4b09      	ldr	r3, [pc, #36]	; (22fc <sercom_set_gclk_generator+0x7c>)
    22d8:	2201      	movs	r2, #1
    22da:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    22dc:	2300      	movs	r3, #0
    22de:	e008      	b.n	22f2 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    22e0:	4b06      	ldr	r3, [pc, #24]	; (22fc <sercom_set_gclk_generator+0x7c>)
    22e2:	785b      	ldrb	r3, [r3, #1]
    22e4:	1dfa      	adds	r2, r7, #7
    22e6:	7812      	ldrb	r2, [r2, #0]
    22e8:	429a      	cmp	r2, r3
    22ea:	d101      	bne.n	22f0 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    22ec:	2300      	movs	r3, #0
    22ee:	e000      	b.n	22f2 <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    22f0:	231d      	movs	r3, #29
}
    22f2:	0018      	movs	r0, r3
    22f4:	46bd      	mov	sp, r7
    22f6:	b004      	add	sp, #16
    22f8:	bd80      	pop	{r7, pc}
    22fa:	46c0      	nop			; (mov r8, r8)
    22fc:	200000a0 	.word	0x200000a0
    2300:	00001f4d 	.word	0x00001f4d
    2304:	0000390d 	.word	0x0000390d
    2308:	00003951 	.word	0x00003951

0000230c <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    230c:	b580      	push	{r7, lr}
    230e:	b082      	sub	sp, #8
    2310:	af00      	add	r7, sp, #0
    2312:	6078      	str	r0, [r7, #4]
    2314:	000a      	movs	r2, r1
    2316:	1cfb      	adds	r3, r7, #3
    2318:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    231a:	687b      	ldr	r3, [r7, #4]
    231c:	4a4d      	ldr	r2, [pc, #308]	; (2454 <_sercom_get_default_pad+0x148>)
    231e:	4293      	cmp	r3, r2
    2320:	d03f      	beq.n	23a2 <_sercom_get_default_pad+0x96>
    2322:	4a4c      	ldr	r2, [pc, #304]	; (2454 <_sercom_get_default_pad+0x148>)
    2324:	4293      	cmp	r3, r2
    2326:	d806      	bhi.n	2336 <_sercom_get_default_pad+0x2a>
    2328:	4a4b      	ldr	r2, [pc, #300]	; (2458 <_sercom_get_default_pad+0x14c>)
    232a:	4293      	cmp	r3, r2
    232c:	d00f      	beq.n	234e <_sercom_get_default_pad+0x42>
    232e:	4a4b      	ldr	r2, [pc, #300]	; (245c <_sercom_get_default_pad+0x150>)
    2330:	4293      	cmp	r3, r2
    2332:	d021      	beq.n	2378 <_sercom_get_default_pad+0x6c>
    2334:	e089      	b.n	244a <_sercom_get_default_pad+0x13e>
    2336:	4a4a      	ldr	r2, [pc, #296]	; (2460 <_sercom_get_default_pad+0x154>)
    2338:	4293      	cmp	r3, r2
    233a:	d100      	bne.n	233e <_sercom_get_default_pad+0x32>
    233c:	e05b      	b.n	23f6 <_sercom_get_default_pad+0xea>
    233e:	4a49      	ldr	r2, [pc, #292]	; (2464 <_sercom_get_default_pad+0x158>)
    2340:	4293      	cmp	r3, r2
    2342:	d100      	bne.n	2346 <_sercom_get_default_pad+0x3a>
    2344:	e06c      	b.n	2420 <_sercom_get_default_pad+0x114>
    2346:	4a48      	ldr	r2, [pc, #288]	; (2468 <_sercom_get_default_pad+0x15c>)
    2348:	4293      	cmp	r3, r2
    234a:	d03f      	beq.n	23cc <_sercom_get_default_pad+0xc0>
    234c:	e07d      	b.n	244a <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    234e:	1cfb      	adds	r3, r7, #3
    2350:	781b      	ldrb	r3, [r3, #0]
    2352:	2b01      	cmp	r3, #1
    2354:	d00a      	beq.n	236c <_sercom_get_default_pad+0x60>
    2356:	dc02      	bgt.n	235e <_sercom_get_default_pad+0x52>
    2358:	2b00      	cmp	r3, #0
    235a:	d005      	beq.n	2368 <_sercom_get_default_pad+0x5c>
    235c:	e075      	b.n	244a <_sercom_get_default_pad+0x13e>
    235e:	2b02      	cmp	r3, #2
    2360:	d006      	beq.n	2370 <_sercom_get_default_pad+0x64>
    2362:	2b03      	cmp	r3, #3
    2364:	d006      	beq.n	2374 <_sercom_get_default_pad+0x68>
    2366:	e070      	b.n	244a <_sercom_get_default_pad+0x13e>
    2368:	4b40      	ldr	r3, [pc, #256]	; (246c <_sercom_get_default_pad+0x160>)
    236a:	e06f      	b.n	244c <_sercom_get_default_pad+0x140>
    236c:	4b40      	ldr	r3, [pc, #256]	; (2470 <_sercom_get_default_pad+0x164>)
    236e:	e06d      	b.n	244c <_sercom_get_default_pad+0x140>
    2370:	4b40      	ldr	r3, [pc, #256]	; (2474 <_sercom_get_default_pad+0x168>)
    2372:	e06b      	b.n	244c <_sercom_get_default_pad+0x140>
    2374:	4b40      	ldr	r3, [pc, #256]	; (2478 <_sercom_get_default_pad+0x16c>)
    2376:	e069      	b.n	244c <_sercom_get_default_pad+0x140>
    2378:	1cfb      	adds	r3, r7, #3
    237a:	781b      	ldrb	r3, [r3, #0]
    237c:	2b01      	cmp	r3, #1
    237e:	d00a      	beq.n	2396 <_sercom_get_default_pad+0x8a>
    2380:	dc02      	bgt.n	2388 <_sercom_get_default_pad+0x7c>
    2382:	2b00      	cmp	r3, #0
    2384:	d005      	beq.n	2392 <_sercom_get_default_pad+0x86>
    2386:	e060      	b.n	244a <_sercom_get_default_pad+0x13e>
    2388:	2b02      	cmp	r3, #2
    238a:	d006      	beq.n	239a <_sercom_get_default_pad+0x8e>
    238c:	2b03      	cmp	r3, #3
    238e:	d006      	beq.n	239e <_sercom_get_default_pad+0x92>
    2390:	e05b      	b.n	244a <_sercom_get_default_pad+0x13e>
    2392:	2303      	movs	r3, #3
    2394:	e05a      	b.n	244c <_sercom_get_default_pad+0x140>
    2396:	4b39      	ldr	r3, [pc, #228]	; (247c <_sercom_get_default_pad+0x170>)
    2398:	e058      	b.n	244c <_sercom_get_default_pad+0x140>
    239a:	4b39      	ldr	r3, [pc, #228]	; (2480 <_sercom_get_default_pad+0x174>)
    239c:	e056      	b.n	244c <_sercom_get_default_pad+0x140>
    239e:	4b39      	ldr	r3, [pc, #228]	; (2484 <_sercom_get_default_pad+0x178>)
    23a0:	e054      	b.n	244c <_sercom_get_default_pad+0x140>
    23a2:	1cfb      	adds	r3, r7, #3
    23a4:	781b      	ldrb	r3, [r3, #0]
    23a6:	2b01      	cmp	r3, #1
    23a8:	d00a      	beq.n	23c0 <_sercom_get_default_pad+0xb4>
    23aa:	dc02      	bgt.n	23b2 <_sercom_get_default_pad+0xa6>
    23ac:	2b00      	cmp	r3, #0
    23ae:	d005      	beq.n	23bc <_sercom_get_default_pad+0xb0>
    23b0:	e04b      	b.n	244a <_sercom_get_default_pad+0x13e>
    23b2:	2b02      	cmp	r3, #2
    23b4:	d006      	beq.n	23c4 <_sercom_get_default_pad+0xb8>
    23b6:	2b03      	cmp	r3, #3
    23b8:	d006      	beq.n	23c8 <_sercom_get_default_pad+0xbc>
    23ba:	e046      	b.n	244a <_sercom_get_default_pad+0x13e>
    23bc:	4b32      	ldr	r3, [pc, #200]	; (2488 <_sercom_get_default_pad+0x17c>)
    23be:	e045      	b.n	244c <_sercom_get_default_pad+0x140>
    23c0:	4b32      	ldr	r3, [pc, #200]	; (248c <_sercom_get_default_pad+0x180>)
    23c2:	e043      	b.n	244c <_sercom_get_default_pad+0x140>
    23c4:	4b32      	ldr	r3, [pc, #200]	; (2490 <_sercom_get_default_pad+0x184>)
    23c6:	e041      	b.n	244c <_sercom_get_default_pad+0x140>
    23c8:	4b32      	ldr	r3, [pc, #200]	; (2494 <_sercom_get_default_pad+0x188>)
    23ca:	e03f      	b.n	244c <_sercom_get_default_pad+0x140>
    23cc:	1cfb      	adds	r3, r7, #3
    23ce:	781b      	ldrb	r3, [r3, #0]
    23d0:	2b01      	cmp	r3, #1
    23d2:	d00a      	beq.n	23ea <_sercom_get_default_pad+0xde>
    23d4:	dc02      	bgt.n	23dc <_sercom_get_default_pad+0xd0>
    23d6:	2b00      	cmp	r3, #0
    23d8:	d005      	beq.n	23e6 <_sercom_get_default_pad+0xda>
    23da:	e036      	b.n	244a <_sercom_get_default_pad+0x13e>
    23dc:	2b02      	cmp	r3, #2
    23de:	d006      	beq.n	23ee <_sercom_get_default_pad+0xe2>
    23e0:	2b03      	cmp	r3, #3
    23e2:	d006      	beq.n	23f2 <_sercom_get_default_pad+0xe6>
    23e4:	e031      	b.n	244a <_sercom_get_default_pad+0x13e>
    23e6:	4b2c      	ldr	r3, [pc, #176]	; (2498 <_sercom_get_default_pad+0x18c>)
    23e8:	e030      	b.n	244c <_sercom_get_default_pad+0x140>
    23ea:	4b2c      	ldr	r3, [pc, #176]	; (249c <_sercom_get_default_pad+0x190>)
    23ec:	e02e      	b.n	244c <_sercom_get_default_pad+0x140>
    23ee:	4b2c      	ldr	r3, [pc, #176]	; (24a0 <_sercom_get_default_pad+0x194>)
    23f0:	e02c      	b.n	244c <_sercom_get_default_pad+0x140>
    23f2:	4b2c      	ldr	r3, [pc, #176]	; (24a4 <_sercom_get_default_pad+0x198>)
    23f4:	e02a      	b.n	244c <_sercom_get_default_pad+0x140>
    23f6:	1cfb      	adds	r3, r7, #3
    23f8:	781b      	ldrb	r3, [r3, #0]
    23fa:	2b01      	cmp	r3, #1
    23fc:	d00a      	beq.n	2414 <_sercom_get_default_pad+0x108>
    23fe:	dc02      	bgt.n	2406 <_sercom_get_default_pad+0xfa>
    2400:	2b00      	cmp	r3, #0
    2402:	d005      	beq.n	2410 <_sercom_get_default_pad+0x104>
    2404:	e021      	b.n	244a <_sercom_get_default_pad+0x13e>
    2406:	2b02      	cmp	r3, #2
    2408:	d006      	beq.n	2418 <_sercom_get_default_pad+0x10c>
    240a:	2b03      	cmp	r3, #3
    240c:	d006      	beq.n	241c <_sercom_get_default_pad+0x110>
    240e:	e01c      	b.n	244a <_sercom_get_default_pad+0x13e>
    2410:	4b25      	ldr	r3, [pc, #148]	; (24a8 <_sercom_get_default_pad+0x19c>)
    2412:	e01b      	b.n	244c <_sercom_get_default_pad+0x140>
    2414:	4b25      	ldr	r3, [pc, #148]	; (24ac <_sercom_get_default_pad+0x1a0>)
    2416:	e019      	b.n	244c <_sercom_get_default_pad+0x140>
    2418:	4b25      	ldr	r3, [pc, #148]	; (24b0 <_sercom_get_default_pad+0x1a4>)
    241a:	e017      	b.n	244c <_sercom_get_default_pad+0x140>
    241c:	4b25      	ldr	r3, [pc, #148]	; (24b4 <_sercom_get_default_pad+0x1a8>)
    241e:	e015      	b.n	244c <_sercom_get_default_pad+0x140>
    2420:	1cfb      	adds	r3, r7, #3
    2422:	781b      	ldrb	r3, [r3, #0]
    2424:	2b01      	cmp	r3, #1
    2426:	d00a      	beq.n	243e <_sercom_get_default_pad+0x132>
    2428:	dc02      	bgt.n	2430 <_sercom_get_default_pad+0x124>
    242a:	2b00      	cmp	r3, #0
    242c:	d005      	beq.n	243a <_sercom_get_default_pad+0x12e>
    242e:	e00c      	b.n	244a <_sercom_get_default_pad+0x13e>
    2430:	2b02      	cmp	r3, #2
    2432:	d006      	beq.n	2442 <_sercom_get_default_pad+0x136>
    2434:	2b03      	cmp	r3, #3
    2436:	d006      	beq.n	2446 <_sercom_get_default_pad+0x13a>
    2438:	e007      	b.n	244a <_sercom_get_default_pad+0x13e>
    243a:	4b1f      	ldr	r3, [pc, #124]	; (24b8 <_sercom_get_default_pad+0x1ac>)
    243c:	e006      	b.n	244c <_sercom_get_default_pad+0x140>
    243e:	4b1f      	ldr	r3, [pc, #124]	; (24bc <_sercom_get_default_pad+0x1b0>)
    2440:	e004      	b.n	244c <_sercom_get_default_pad+0x140>
    2442:	4b1f      	ldr	r3, [pc, #124]	; (24c0 <_sercom_get_default_pad+0x1b4>)
    2444:	e002      	b.n	244c <_sercom_get_default_pad+0x140>
    2446:	4b1f      	ldr	r3, [pc, #124]	; (24c4 <_sercom_get_default_pad+0x1b8>)
    2448:	e000      	b.n	244c <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    244a:	2300      	movs	r3, #0
}
    244c:	0018      	movs	r0, r3
    244e:	46bd      	mov	sp, r7
    2450:	b002      	add	sp, #8
    2452:	bd80      	pop	{r7, pc}
    2454:	42001000 	.word	0x42001000
    2458:	42000800 	.word	0x42000800
    245c:	42000c00 	.word	0x42000c00
    2460:	42001800 	.word	0x42001800
    2464:	42001c00 	.word	0x42001c00
    2468:	42001400 	.word	0x42001400
    246c:	00040003 	.word	0x00040003
    2470:	00050003 	.word	0x00050003
    2474:	00060003 	.word	0x00060003
    2478:	00070003 	.word	0x00070003
    247c:	00010003 	.word	0x00010003
    2480:	001e0003 	.word	0x001e0003
    2484:	001f0003 	.word	0x001f0003
    2488:	00080003 	.word	0x00080003
    248c:	00090003 	.word	0x00090003
    2490:	000a0003 	.word	0x000a0003
    2494:	000b0003 	.word	0x000b0003
    2498:	00100003 	.word	0x00100003
    249c:	00110003 	.word	0x00110003
    24a0:	00120003 	.word	0x00120003
    24a4:	00130003 	.word	0x00130003
    24a8:	000c0003 	.word	0x000c0003
    24ac:	000d0003 	.word	0x000d0003
    24b0:	000e0003 	.word	0x000e0003
    24b4:	000f0003 	.word	0x000f0003
    24b8:	00160003 	.word	0x00160003
    24bc:	00170003 	.word	0x00170003
    24c0:	00180003 	.word	0x00180003
    24c4:	00190003 	.word	0x00190003

000024c8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    24c8:	b590      	push	{r4, r7, lr}
    24ca:	b08b      	sub	sp, #44	; 0x2c
    24cc:	af00      	add	r7, sp, #0
    24ce:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    24d0:	230c      	movs	r3, #12
    24d2:	18fb      	adds	r3, r7, r3
    24d4:	4a0f      	ldr	r2, [pc, #60]	; (2514 <_sercom_get_sercom_inst_index+0x4c>)
    24d6:	ca13      	ldmia	r2!, {r0, r1, r4}
    24d8:	c313      	stmia	r3!, {r0, r1, r4}
    24da:	ca13      	ldmia	r2!, {r0, r1, r4}
    24dc:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    24de:	2300      	movs	r3, #0
    24e0:	627b      	str	r3, [r7, #36]	; 0x24
    24e2:	e00e      	b.n	2502 <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    24e4:	230c      	movs	r3, #12
    24e6:	18fb      	adds	r3, r7, r3
    24e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    24ea:	0092      	lsls	r2, r2, #2
    24ec:	58d3      	ldr	r3, [r2, r3]
    24ee:	1e1a      	subs	r2, r3, #0
    24f0:	687b      	ldr	r3, [r7, #4]
    24f2:	429a      	cmp	r2, r3
    24f4:	d102      	bne.n	24fc <_sercom_get_sercom_inst_index+0x34>
			return i;
    24f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    24f8:	b2db      	uxtb	r3, r3
    24fa:	e006      	b.n	250a <_sercom_get_sercom_inst_index+0x42>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    24fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    24fe:	3301      	adds	r3, #1
    2500:	627b      	str	r3, [r7, #36]	; 0x24
    2502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2504:	2b05      	cmp	r3, #5
    2506:	d9ed      	bls.n	24e4 <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    2508:	2300      	movs	r3, #0
}
    250a:	0018      	movs	r0, r3
    250c:	46bd      	mov	sp, r7
    250e:	b00b      	add	sp, #44	; 0x2c
    2510:	bd90      	pop	{r4, r7, pc}
    2512:	46c0      	nop			; (mov r8, r8)
    2514:	00005bc8 	.word	0x00005bc8

00002518 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    2518:	b580      	push	{r7, lr}
    251a:	b082      	sub	sp, #8
    251c:	af00      	add	r7, sp, #0
    251e:	0002      	movs	r2, r0
    2520:	1dfb      	adds	r3, r7, #7
    2522:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    2524:	46c0      	nop			; (mov r8, r8)
    2526:	46bd      	mov	sp, r7
    2528:	b002      	add	sp, #8
    252a:	bd80      	pop	{r7, pc}

0000252c <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    252c:	b580      	push	{r7, lr}
    252e:	b084      	sub	sp, #16
    2530:	af00      	add	r7, sp, #0
    2532:	0002      	movs	r2, r0
    2534:	6039      	str	r1, [r7, #0]
    2536:	1dfb      	adds	r3, r7, #7
    2538:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    253a:	4b13      	ldr	r3, [pc, #76]	; (2588 <_sercom_set_handler+0x5c>)
    253c:	781b      	ldrb	r3, [r3, #0]
    253e:	2201      	movs	r2, #1
    2540:	4053      	eors	r3, r2
    2542:	b2db      	uxtb	r3, r3
    2544:	2b00      	cmp	r3, #0
    2546:	d015      	beq.n	2574 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2548:	2300      	movs	r3, #0
    254a:	60fb      	str	r3, [r7, #12]
    254c:	e00c      	b.n	2568 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    254e:	4b0f      	ldr	r3, [pc, #60]	; (258c <_sercom_set_handler+0x60>)
    2550:	68fa      	ldr	r2, [r7, #12]
    2552:	0092      	lsls	r2, r2, #2
    2554:	490e      	ldr	r1, [pc, #56]	; (2590 <_sercom_set_handler+0x64>)
    2556:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    2558:	4b0e      	ldr	r3, [pc, #56]	; (2594 <_sercom_set_handler+0x68>)
    255a:	68fa      	ldr	r2, [r7, #12]
    255c:	0092      	lsls	r2, r2, #2
    255e:	2100      	movs	r1, #0
    2560:	50d1      	str	r1, [r2, r3]
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2562:	68fb      	ldr	r3, [r7, #12]
    2564:	3301      	adds	r3, #1
    2566:	60fb      	str	r3, [r7, #12]
    2568:	68fb      	ldr	r3, [r7, #12]
    256a:	2b05      	cmp	r3, #5
    256c:	d9ef      	bls.n	254e <_sercom_set_handler+0x22>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    256e:	4b06      	ldr	r3, [pc, #24]	; (2588 <_sercom_set_handler+0x5c>)
    2570:	2201      	movs	r2, #1
    2572:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2574:	1dfb      	adds	r3, r7, #7
    2576:	781a      	ldrb	r2, [r3, #0]
    2578:	4b04      	ldr	r3, [pc, #16]	; (258c <_sercom_set_handler+0x60>)
    257a:	0092      	lsls	r2, r2, #2
    257c:	6839      	ldr	r1, [r7, #0]
    257e:	50d1      	str	r1, [r2, r3]
}
    2580:	46c0      	nop			; (mov r8, r8)
    2582:	46bd      	mov	sp, r7
    2584:	b004      	add	sp, #16
    2586:	bd80      	pop	{r7, pc}
    2588:	200000a2 	.word	0x200000a2
    258c:	200000a4 	.word	0x200000a4
    2590:	00002519 	.word	0x00002519
    2594:	200001e0 	.word	0x200001e0

00002598 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2598:	b590      	push	{r4, r7, lr}
    259a:	b085      	sub	sp, #20
    259c:	af00      	add	r7, sp, #0
    259e:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    25a0:	2308      	movs	r3, #8
    25a2:	18fa      	adds	r2, r7, r3
    25a4:	4b0c      	ldr	r3, [pc, #48]	; (25d8 <_sercom_get_interrupt_vector+0x40>)
    25a6:	0010      	movs	r0, r2
    25a8:	0019      	movs	r1, r3
    25aa:	2306      	movs	r3, #6
    25ac:	001a      	movs	r2, r3
    25ae:	4b0b      	ldr	r3, [pc, #44]	; (25dc <_sercom_get_interrupt_vector+0x44>)
    25b0:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    25b2:	230f      	movs	r3, #15
    25b4:	18fc      	adds	r4, r7, r3
    25b6:	687b      	ldr	r3, [r7, #4]
    25b8:	0018      	movs	r0, r3
    25ba:	4b09      	ldr	r3, [pc, #36]	; (25e0 <_sercom_get_interrupt_vector+0x48>)
    25bc:	4798      	blx	r3
    25be:	0003      	movs	r3, r0
    25c0:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    25c2:	230f      	movs	r3, #15
    25c4:	18fb      	adds	r3, r7, r3
    25c6:	781b      	ldrb	r3, [r3, #0]
    25c8:	2208      	movs	r2, #8
    25ca:	18ba      	adds	r2, r7, r2
    25cc:	5cd3      	ldrb	r3, [r2, r3]
    25ce:	b25b      	sxtb	r3, r3
}
    25d0:	0018      	movs	r0, r3
    25d2:	46bd      	mov	sp, r7
    25d4:	b005      	add	sp, #20
    25d6:	bd90      	pop	{r4, r7, pc}
    25d8:	00005be0 	.word	0x00005be0
    25dc:	0000499d 	.word	0x0000499d
    25e0:	000024c9 	.word	0x000024c9

000025e4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    25e4:	b580      	push	{r7, lr}
    25e6:	af00      	add	r7, sp, #0
    25e8:	4b03      	ldr	r3, [pc, #12]	; (25f8 <SERCOM0_Handler+0x14>)
    25ea:	681b      	ldr	r3, [r3, #0]
    25ec:	2000      	movs	r0, #0
    25ee:	4798      	blx	r3
    25f0:	46c0      	nop			; (mov r8, r8)
    25f2:	46bd      	mov	sp, r7
    25f4:	bd80      	pop	{r7, pc}
    25f6:	46c0      	nop			; (mov r8, r8)
    25f8:	200000a4 	.word	0x200000a4

000025fc <SERCOM1_Handler>:
    25fc:	b580      	push	{r7, lr}
    25fe:	af00      	add	r7, sp, #0
    2600:	4b03      	ldr	r3, [pc, #12]	; (2610 <SERCOM1_Handler+0x14>)
    2602:	685b      	ldr	r3, [r3, #4]
    2604:	2001      	movs	r0, #1
    2606:	4798      	blx	r3
    2608:	46c0      	nop			; (mov r8, r8)
    260a:	46bd      	mov	sp, r7
    260c:	bd80      	pop	{r7, pc}
    260e:	46c0      	nop			; (mov r8, r8)
    2610:	200000a4 	.word	0x200000a4

00002614 <SERCOM2_Handler>:
    2614:	b580      	push	{r7, lr}
    2616:	af00      	add	r7, sp, #0
    2618:	4b03      	ldr	r3, [pc, #12]	; (2628 <SERCOM2_Handler+0x14>)
    261a:	689b      	ldr	r3, [r3, #8]
    261c:	2002      	movs	r0, #2
    261e:	4798      	blx	r3
    2620:	46c0      	nop			; (mov r8, r8)
    2622:	46bd      	mov	sp, r7
    2624:	bd80      	pop	{r7, pc}
    2626:	46c0      	nop			; (mov r8, r8)
    2628:	200000a4 	.word	0x200000a4

0000262c <SERCOM3_Handler>:
    262c:	b580      	push	{r7, lr}
    262e:	af00      	add	r7, sp, #0
    2630:	4b03      	ldr	r3, [pc, #12]	; (2640 <SERCOM3_Handler+0x14>)
    2632:	68db      	ldr	r3, [r3, #12]
    2634:	2003      	movs	r0, #3
    2636:	4798      	blx	r3
    2638:	46c0      	nop			; (mov r8, r8)
    263a:	46bd      	mov	sp, r7
    263c:	bd80      	pop	{r7, pc}
    263e:	46c0      	nop			; (mov r8, r8)
    2640:	200000a4 	.word	0x200000a4

00002644 <SERCOM4_Handler>:
    2644:	b580      	push	{r7, lr}
    2646:	af00      	add	r7, sp, #0
    2648:	4b03      	ldr	r3, [pc, #12]	; (2658 <SERCOM4_Handler+0x14>)
    264a:	691b      	ldr	r3, [r3, #16]
    264c:	2004      	movs	r0, #4
    264e:	4798      	blx	r3
    2650:	46c0      	nop			; (mov r8, r8)
    2652:	46bd      	mov	sp, r7
    2654:	bd80      	pop	{r7, pc}
    2656:	46c0      	nop			; (mov r8, r8)
    2658:	200000a4 	.word	0x200000a4

0000265c <SERCOM5_Handler>:
    265c:	b580      	push	{r7, lr}
    265e:	af00      	add	r7, sp, #0
    2660:	4b03      	ldr	r3, [pc, #12]	; (2670 <SERCOM5_Handler+0x14>)
    2662:	695b      	ldr	r3, [r3, #20]
    2664:	2005      	movs	r0, #5
    2666:	4798      	blx	r3
    2668:	46c0      	nop			; (mov r8, r8)
    266a:	46bd      	mov	sp, r7
    266c:	bd80      	pop	{r7, pc}
    266e:	46c0      	nop			; (mov r8, r8)
    2670:	200000a4 	.word	0x200000a4

00002674 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    2674:	b580      	push	{r7, lr}
    2676:	b082      	sub	sp, #8
    2678:	af00      	add	r7, sp, #0
    267a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    267c:	687b      	ldr	r3, [r7, #4]
    267e:	2200      	movs	r2, #0
    2680:	701a      	strb	r2, [r3, #0]
}
    2682:	46c0      	nop			; (mov r8, r8)
    2684:	46bd      	mov	sp, r7
    2686:	b002      	add	sp, #8
    2688:	bd80      	pop	{r7, pc}
    268a:	46c0      	nop			; (mov r8, r8)

0000268c <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    268c:	b580      	push	{r7, lr}
    268e:	b082      	sub	sp, #8
    2690:	af00      	add	r7, sp, #0
    2692:	0002      	movs	r2, r0
    2694:	6039      	str	r1, [r7, #0]
    2696:	1dfb      	adds	r3, r7, #7
    2698:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    269a:	1dfb      	adds	r3, r7, #7
    269c:	781b      	ldrb	r3, [r3, #0]
    269e:	2b01      	cmp	r3, #1
    26a0:	d00a      	beq.n	26b8 <system_apb_clock_set_mask+0x2c>
    26a2:	2b02      	cmp	r3, #2
    26a4:	d00f      	beq.n	26c6 <system_apb_clock_set_mask+0x3a>
    26a6:	2b00      	cmp	r3, #0
    26a8:	d114      	bne.n	26d4 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    26aa:	4b0e      	ldr	r3, [pc, #56]	; (26e4 <system_apb_clock_set_mask+0x58>)
    26ac:	4a0d      	ldr	r2, [pc, #52]	; (26e4 <system_apb_clock_set_mask+0x58>)
    26ae:	6991      	ldr	r1, [r2, #24]
    26b0:	683a      	ldr	r2, [r7, #0]
    26b2:	430a      	orrs	r2, r1
    26b4:	619a      	str	r2, [r3, #24]
			break;
    26b6:	e00f      	b.n	26d8 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    26b8:	4b0a      	ldr	r3, [pc, #40]	; (26e4 <system_apb_clock_set_mask+0x58>)
    26ba:	4a0a      	ldr	r2, [pc, #40]	; (26e4 <system_apb_clock_set_mask+0x58>)
    26bc:	69d1      	ldr	r1, [r2, #28]
    26be:	683a      	ldr	r2, [r7, #0]
    26c0:	430a      	orrs	r2, r1
    26c2:	61da      	str	r2, [r3, #28]
			break;
    26c4:	e008      	b.n	26d8 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    26c6:	4b07      	ldr	r3, [pc, #28]	; (26e4 <system_apb_clock_set_mask+0x58>)
    26c8:	4a06      	ldr	r2, [pc, #24]	; (26e4 <system_apb_clock_set_mask+0x58>)
    26ca:	6a11      	ldr	r1, [r2, #32]
    26cc:	683a      	ldr	r2, [r7, #0]
    26ce:	430a      	orrs	r2, r1
    26d0:	621a      	str	r2, [r3, #32]
			break;
    26d2:	e001      	b.n	26d8 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    26d4:	2317      	movs	r3, #23
    26d6:	e000      	b.n	26da <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    26d8:	2300      	movs	r3, #0
}
    26da:	0018      	movs	r0, r3
    26dc:	46bd      	mov	sp, r7
    26de:	b002      	add	sp, #8
    26e0:	bd80      	pop	{r7, pc}
    26e2:	46c0      	nop			; (mov r8, r8)
    26e4:	40000400 	.word	0x40000400

000026e8 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    26e8:	b580      	push	{r7, lr}
    26ea:	b082      	sub	sp, #8
    26ec:	af00      	add	r7, sp, #0
    26ee:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    26f0:	687b      	ldr	r3, [r7, #4]
    26f2:	2280      	movs	r2, #128	; 0x80
    26f4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    26f6:	687b      	ldr	r3, [r7, #4]
    26f8:	2200      	movs	r2, #0
    26fa:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    26fc:	687b      	ldr	r3, [r7, #4]
    26fe:	2201      	movs	r2, #1
    2700:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    2702:	687b      	ldr	r3, [r7, #4]
    2704:	2200      	movs	r2, #0
    2706:	70da      	strb	r2, [r3, #3]
}
    2708:	46c0      	nop			; (mov r8, r8)
    270a:	46bd      	mov	sp, r7
    270c:	b002      	add	sp, #8
    270e:	bd80      	pop	{r7, pc}

00002710 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    2710:	b580      	push	{r7, lr}
    2712:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    2714:	4b05      	ldr	r3, [pc, #20]	; (272c <system_is_debugger_present+0x1c>)
    2716:	789b      	ldrb	r3, [r3, #2]
    2718:	b2db      	uxtb	r3, r3
    271a:	001a      	movs	r2, r3
    271c:	2302      	movs	r3, #2
    271e:	4013      	ands	r3, r2
    2720:	1e5a      	subs	r2, r3, #1
    2722:	4193      	sbcs	r3, r2
    2724:	b2db      	uxtb	r3, r3
}
    2726:	0018      	movs	r0, r3
    2728:	46bd      	mov	sp, r7
    272a:	bd80      	pop	{r7, pc}
    272c:	41002000 	.word	0x41002000

00002730 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    2730:	b580      	push	{r7, lr}
    2732:	b084      	sub	sp, #16
    2734:	af00      	add	r7, sp, #0
    2736:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2738:	687b      	ldr	r3, [r7, #4]
    273a:	681b      	ldr	r3, [r3, #0]
    273c:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    273e:	68fb      	ldr	r3, [r7, #12]
    2740:	69db      	ldr	r3, [r3, #28]
    2742:	1e5a      	subs	r2, r3, #1
    2744:	4193      	sbcs	r3, r2
    2746:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    2748:	0018      	movs	r0, r3
    274a:	46bd      	mov	sp, r7
    274c:	b004      	add	sp, #16
    274e:	bd80      	pop	{r7, pc}

00002750 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    2750:	b580      	push	{r7, lr}
    2752:	b082      	sub	sp, #8
    2754:	af00      	add	r7, sp, #0
    2756:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2758:	46c0      	nop			; (mov r8, r8)
    275a:	687b      	ldr	r3, [r7, #4]
    275c:	0018      	movs	r0, r3
    275e:	4b04      	ldr	r3, [pc, #16]	; (2770 <_usart_wait_for_sync+0x20>)
    2760:	4798      	blx	r3
    2762:	1e03      	subs	r3, r0, #0
    2764:	d1f9      	bne.n	275a <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    2766:	46c0      	nop			; (mov r8, r8)
    2768:	46bd      	mov	sp, r7
    276a:	b002      	add	sp, #8
    276c:	bd80      	pop	{r7, pc}
    276e:	46c0      	nop			; (mov r8, r8)
    2770:	00002731 	.word	0x00002731

00002774 <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    2774:	b5b0      	push	{r4, r5, r7, lr}
    2776:	b08c      	sub	sp, #48	; 0x30
    2778:	af02      	add	r7, sp, #8
    277a:	6078      	str	r0, [r7, #4]
    277c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    277e:	687b      	ldr	r3, [r7, #4]
    2780:	681b      	ldr	r3, [r3, #0]
    2782:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2784:	687b      	ldr	r3, [r7, #4]
    2786:	681b      	ldr	r3, [r3, #0]
    2788:	0018      	movs	r0, r3
    278a:	4bab      	ldr	r3, [pc, #684]	; (2a38 <_usart_set_config+0x2c4>)
    278c:	4798      	blx	r3
    278e:	0003      	movs	r3, r0
    2790:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2792:	697b      	ldr	r3, [r7, #20]
    2794:	3314      	adds	r3, #20
    2796:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
    2798:	2300      	movs	r3, #0
    279a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
    279c:	2300      	movs	r3, #0
    279e:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    27a0:	230a      	movs	r3, #10
    27a2:	18fb      	adds	r3, r7, r3
    27a4:	2200      	movs	r2, #0
    27a6:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    27a8:	231f      	movs	r3, #31
    27aa:	18fb      	adds	r3, r7, r3
    27ac:	2200      	movs	r2, #0
    27ae:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    27b0:	231e      	movs	r3, #30
    27b2:	18fb      	adds	r3, r7, r3
    27b4:	2210      	movs	r2, #16
    27b6:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    27b8:	683b      	ldr	r3, [r7, #0]
    27ba:	8a1b      	ldrh	r3, [r3, #16]
    27bc:	2280      	movs	r2, #128	; 0x80
    27be:	01d2      	lsls	r2, r2, #7
    27c0:	4293      	cmp	r3, r2
    27c2:	d01c      	beq.n	27fe <_usart_set_config+0x8a>
    27c4:	2280      	movs	r2, #128	; 0x80
    27c6:	01d2      	lsls	r2, r2, #7
    27c8:	4293      	cmp	r3, r2
    27ca:	dc06      	bgt.n	27da <_usart_set_config+0x66>
    27cc:	2b00      	cmp	r3, #0
    27ce:	d00d      	beq.n	27ec <_usart_set_config+0x78>
    27d0:	2280      	movs	r2, #128	; 0x80
    27d2:	0192      	lsls	r2, r2, #6
    27d4:	4293      	cmp	r3, r2
    27d6:	d024      	beq.n	2822 <_usart_set_config+0xae>
    27d8:	e035      	b.n	2846 <_usart_set_config+0xd2>
    27da:	22c0      	movs	r2, #192	; 0xc0
    27dc:	01d2      	lsls	r2, r2, #7
    27de:	4293      	cmp	r3, r2
    27e0:	d028      	beq.n	2834 <_usart_set_config+0xc0>
    27e2:	2280      	movs	r2, #128	; 0x80
    27e4:	0212      	lsls	r2, r2, #8
    27e6:	4293      	cmp	r3, r2
    27e8:	d012      	beq.n	2810 <_usart_set_config+0x9c>
    27ea:	e02c      	b.n	2846 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    27ec:	231f      	movs	r3, #31
    27ee:	18fb      	adds	r3, r7, r3
    27f0:	2200      	movs	r2, #0
    27f2:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    27f4:	231e      	movs	r3, #30
    27f6:	18fb      	adds	r3, r7, r3
    27f8:	2210      	movs	r2, #16
    27fa:	701a      	strb	r2, [r3, #0]
			break;
    27fc:	e023      	b.n	2846 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    27fe:	231f      	movs	r3, #31
    2800:	18fb      	adds	r3, r7, r3
    2802:	2200      	movs	r2, #0
    2804:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2806:	231e      	movs	r3, #30
    2808:	18fb      	adds	r3, r7, r3
    280a:	2208      	movs	r2, #8
    280c:	701a      	strb	r2, [r3, #0]
			break;
    280e:	e01a      	b.n	2846 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2810:	231f      	movs	r3, #31
    2812:	18fb      	adds	r3, r7, r3
    2814:	2200      	movs	r2, #0
    2816:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    2818:	231e      	movs	r3, #30
    281a:	18fb      	adds	r3, r7, r3
    281c:	2203      	movs	r2, #3
    281e:	701a      	strb	r2, [r3, #0]
			break;
    2820:	e011      	b.n	2846 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2822:	231f      	movs	r3, #31
    2824:	18fb      	adds	r3, r7, r3
    2826:	2201      	movs	r2, #1
    2828:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    282a:	231e      	movs	r3, #30
    282c:	18fb      	adds	r3, r7, r3
    282e:	2210      	movs	r2, #16
    2830:	701a      	strb	r2, [r3, #0]
			break;
    2832:	e008      	b.n	2846 <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2834:	231f      	movs	r3, #31
    2836:	18fb      	adds	r3, r7, r3
    2838:	2201      	movs	r2, #1
    283a:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    283c:	231e      	movs	r3, #30
    283e:	18fb      	adds	r3, r7, r3
    2840:	2208      	movs	r2, #8
    2842:	701a      	strb	r2, [r3, #0]
			break;
    2844:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    2846:	683b      	ldr	r3, [r7, #0]
    2848:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
    284a:	683b      	ldr	r3, [r7, #0]
    284c:	68db      	ldr	r3, [r3, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    284e:	431a      	orrs	r2, r3
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    2850:	683b      	ldr	r3, [r7, #0]
    2852:	695b      	ldr	r3, [r3, #20]
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
    2854:	4313      	orrs	r3, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
    2856:	683a      	ldr	r2, [r7, #0]
    2858:	8a12      	ldrh	r2, [r2, #16]

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    285a:	4313      	orrs	r3, r2
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    285c:	683a      	ldr	r2, [r7, #0]
    285e:	7e12      	ldrb	r2, [r2, #24]
    2860:	0212      	lsls	r2, r2, #8
	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
    2862:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2864:	683a      	ldr	r2, [r7, #0]
    2866:	2126      	movs	r1, #38	; 0x26
    2868:	5c52      	ldrb	r2, [r2, r1]
    286a:	0752      	lsls	r2, r2, #29
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    286c:	4313      	orrs	r3, r2
    286e:	627b      	str	r3, [r7, #36]	; 0x24
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    2870:	231d      	movs	r3, #29
    2872:	18fb      	adds	r3, r7, r3
    2874:	2200      	movs	r2, #0
    2876:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
    2878:	683b      	ldr	r3, [r7, #0]
    287a:	685b      	ldr	r3, [r3, #4]
    287c:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    287e:	68fb      	ldr	r3, [r7, #12]
    2880:	2b00      	cmp	r3, #0
    2882:	d01e      	beq.n	28c2 <_usart_set_config+0x14e>
    2884:	2280      	movs	r2, #128	; 0x80
    2886:	0552      	lsls	r2, r2, #21
    2888:	4293      	cmp	r3, r2
    288a:	d14f      	bne.n	292c <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    288c:	683b      	ldr	r3, [r7, #0]
    288e:	2227      	movs	r2, #39	; 0x27
    2890:	5c9b      	ldrb	r3, [r3, r2]
    2892:	2201      	movs	r2, #1
    2894:	4053      	eors	r3, r2
    2896:	b2db      	uxtb	r3, r3
    2898:	2b00      	cmp	r3, #0
    289a:	d046      	beq.n	292a <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    289c:	683b      	ldr	r3, [r7, #0]
    289e:	6a1d      	ldr	r5, [r3, #32]
    28a0:	693b      	ldr	r3, [r7, #16]
    28a2:	b2db      	uxtb	r3, r3
    28a4:	0018      	movs	r0, r3
    28a6:	4b65      	ldr	r3, [pc, #404]	; (2a3c <_usart_set_config+0x2c8>)
    28a8:	4798      	blx	r3
    28aa:	0001      	movs	r1, r0
    28ac:	231d      	movs	r3, #29
    28ae:	18fc      	adds	r4, r7, r3
    28b0:	230a      	movs	r3, #10
    28b2:	18fb      	adds	r3, r7, r3
    28b4:	001a      	movs	r2, r3
    28b6:	0028      	movs	r0, r5
    28b8:	4b61      	ldr	r3, [pc, #388]	; (2a40 <_usart_set_config+0x2cc>)
    28ba:	4798      	blx	r3
    28bc:	0003      	movs	r3, r0
    28be:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    28c0:	e033      	b.n	292a <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    28c2:	683b      	ldr	r3, [r7, #0]
    28c4:	2227      	movs	r2, #39	; 0x27
    28c6:	5c9b      	ldrb	r3, [r3, r2]
    28c8:	2b00      	cmp	r3, #0
    28ca:	d014      	beq.n	28f6 <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    28cc:	683b      	ldr	r3, [r7, #0]
    28ce:	6a18      	ldr	r0, [r3, #32]
    28d0:	683b      	ldr	r3, [r7, #0]
    28d2:	6a99      	ldr	r1, [r3, #40]	; 0x28

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
				status_code =
    28d4:	231d      	movs	r3, #29
    28d6:	18fc      	adds	r4, r7, r3
    28d8:	231f      	movs	r3, #31
    28da:	18fb      	adds	r3, r7, r3
    28dc:	781d      	ldrb	r5, [r3, #0]
    28de:	230a      	movs	r3, #10
    28e0:	18fa      	adds	r2, r7, r3
    28e2:	231e      	movs	r3, #30
    28e4:	18fb      	adds	r3, r7, r3
    28e6:	781b      	ldrb	r3, [r3, #0]
    28e8:	9300      	str	r3, [sp, #0]
    28ea:	002b      	movs	r3, r5
    28ec:	4d55      	ldr	r5, [pc, #340]	; (2a44 <_usart_set_config+0x2d0>)
    28ee:	47a8      	blx	r5
    28f0:	0003      	movs	r3, r0
    28f2:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    28f4:	e01a      	b.n	292c <_usart_set_config+0x1b8>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    28f6:	683b      	ldr	r3, [r7, #0]
    28f8:	6a1d      	ldr	r5, [r3, #32]
    28fa:	693b      	ldr	r3, [r7, #16]
    28fc:	b2db      	uxtb	r3, r3
    28fe:	0018      	movs	r0, r3
    2900:	4b4e      	ldr	r3, [pc, #312]	; (2a3c <_usart_set_config+0x2c8>)
    2902:	4798      	blx	r3
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    2904:	231d      	movs	r3, #29
    2906:	18fc      	adds	r4, r7, r3
    2908:	231f      	movs	r3, #31
    290a:	18fb      	adds	r3, r7, r3
    290c:	7819      	ldrb	r1, [r3, #0]
    290e:	230a      	movs	r3, #10
    2910:	18fa      	adds	r2, r7, r3
    2912:	231e      	movs	r3, #30
    2914:	18fb      	adds	r3, r7, r3
    2916:	781b      	ldrb	r3, [r3, #0]
    2918:	9300      	str	r3, [sp, #0]
    291a:	000b      	movs	r3, r1
    291c:	0001      	movs	r1, r0
    291e:	0028      	movs	r0, r5
    2920:	4d48      	ldr	r5, [pc, #288]	; (2a44 <_usart_set_config+0x2d0>)
    2922:	47a8      	blx	r5
    2924:	0003      	movs	r3, r0
    2926:	7023      	strb	r3, [r4, #0]
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    2928:	e000      	b.n	292c <_usart_set_config+0x1b8>
			if (!config->use_external_clock) {
				status_code = _sercom_get_sync_baud_val(config->baudrate,
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    292a:	46c0      	nop			; (mov r8, r8)

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    292c:	231d      	movs	r3, #29
    292e:	18fb      	adds	r3, r7, r3
    2930:	781b      	ldrb	r3, [r3, #0]
    2932:	2b00      	cmp	r3, #0
    2934:	d003      	beq.n	293e <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
    2936:	231d      	movs	r3, #29
    2938:	18fb      	adds	r3, r7, r3
    293a:	781b      	ldrb	r3, [r3, #0]
    293c:	e077      	b.n	2a2e <_usart_set_config+0x2ba>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    293e:	683b      	ldr	r3, [r7, #0]
    2940:	7e5b      	ldrb	r3, [r3, #25]
    2942:	2b00      	cmp	r3, #0
    2944:	d003      	beq.n	294e <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    2946:	683b      	ldr	r3, [r7, #0]
    2948:	7e9a      	ldrb	r2, [r3, #26]
    294a:	69bb      	ldr	r3, [r7, #24]
    294c:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    294e:	687b      	ldr	r3, [r7, #4]
    2950:	0018      	movs	r0, r3
    2952:	4b3d      	ldr	r3, [pc, #244]	; (2a48 <_usart_set_config+0x2d4>)
    2954:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    2956:	230a      	movs	r3, #10
    2958:	18fb      	adds	r3, r7, r3
    295a:	881a      	ldrh	r2, [r3, #0]
    295c:	69bb      	ldr	r3, [r7, #24]
    295e:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    2960:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    2962:	68fb      	ldr	r3, [r7, #12]
    2964:	4313      	orrs	r3, r2
    2966:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
    2968:	683b      	ldr	r3, [r7, #0]
    296a:	2227      	movs	r2, #39	; 0x27
    296c:	5c9b      	ldrb	r3, [r3, r2]
    296e:	2201      	movs	r2, #1
    2970:	4053      	eors	r3, r2
    2972:	b2db      	uxtb	r3, r3
    2974:	2b00      	cmp	r3, #0
    2976:	d003      	beq.n	2980 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    2978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    297a:	2204      	movs	r2, #4
    297c:	4313      	orrs	r3, r2
    297e:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    2980:	683b      	ldr	r3, [r7, #0]
    2982:	7e5b      	ldrb	r3, [r3, #25]
    2984:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2986:	683b      	ldr	r3, [r7, #0]
    2988:	7f1b      	ldrb	r3, [r3, #28]
    298a:	025b      	lsls	r3, r3, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    298c:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    298e:	683b      	ldr	r3, [r7, #0]
    2990:	7f5b      	ldrb	r3, [r3, #29]
    2992:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2994:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2996:	683b      	ldr	r3, [r7, #0]
    2998:	2124      	movs	r1, #36	; 0x24
    299a:	5c5b      	ldrb	r3, [r3, r1]
    299c:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    299e:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    29a0:	683b      	ldr	r3, [r7, #0]
    29a2:	2125      	movs	r1, #37	; 0x25
    29a4:	5c5b      	ldrb	r3, [r3, r1]
    29a6:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    29a8:	4313      	orrs	r3, r2
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    29aa:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->stopbits;
    29ac:	683b      	ldr	r3, [r7, #0]
    29ae:	7a9b      	ldrb	r3, [r3, #10]
    29b0:	001a      	movs	r2, r3
    29b2:	6a3b      	ldr	r3, [r7, #32]
    29b4:	4313      	orrs	r3, r2
    29b6:	623b      	str	r3, [r7, #32]
	ctrlb |= (uint32_t)config->character_size;
    29b8:	683b      	ldr	r3, [r7, #0]
    29ba:	7adb      	ldrb	r3, [r3, #11]
    29bc:	001a      	movs	r2, r3
    29be:	6a3b      	ldr	r3, [r7, #32]
    29c0:	4313      	orrs	r3, r2
    29c2:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    29c4:	683b      	ldr	r3, [r7, #0]
    29c6:	891b      	ldrh	r3, [r3, #8]
    29c8:	2bff      	cmp	r3, #255	; 0xff
    29ca:	d00b      	beq.n	29e4 <_usart_set_config+0x270>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    29cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    29ce:	2280      	movs	r2, #128	; 0x80
    29d0:	0452      	lsls	r2, r2, #17
    29d2:	4313      	orrs	r3, r2
    29d4:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
    29d6:	683b      	ldr	r3, [r7, #0]
    29d8:	891b      	ldrh	r3, [r3, #8]
    29da:	001a      	movs	r2, r3
    29dc:	6a3b      	ldr	r3, [r7, #32]
    29de:	4313      	orrs	r3, r2
    29e0:	623b      	str	r3, [r7, #32]
    29e2:	e008      	b.n	29f6 <_usart_set_config+0x282>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    29e4:	683b      	ldr	r3, [r7, #0]
    29e6:	7edb      	ldrb	r3, [r3, #27]
    29e8:	2b00      	cmp	r3, #0
    29ea:	d004      	beq.n	29f6 <_usart_set_config+0x282>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    29ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    29ee:	2280      	movs	r2, #128	; 0x80
    29f0:	04d2      	lsls	r2, r2, #19
    29f2:	4313      	orrs	r3, r2
    29f4:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    29f6:	683b      	ldr	r3, [r7, #0]
    29f8:	222c      	movs	r2, #44	; 0x2c
    29fa:	5c9b      	ldrb	r3, [r3, r2]
    29fc:	2b00      	cmp	r3, #0
    29fe:	d103      	bne.n	2a08 <_usart_set_config+0x294>
    2a00:	4b12      	ldr	r3, [pc, #72]	; (2a4c <_usart_set_config+0x2d8>)
    2a02:	4798      	blx	r3
    2a04:	1e03      	subs	r3, r0, #0
    2a06:	d003      	beq.n	2a10 <_usart_set_config+0x29c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    2a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2a0a:	2280      	movs	r2, #128	; 0x80
    2a0c:	4313      	orrs	r3, r2
    2a0e:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    2a10:	687b      	ldr	r3, [r7, #4]
    2a12:	0018      	movs	r0, r3
    2a14:	4b0c      	ldr	r3, [pc, #48]	; (2a48 <_usart_set_config+0x2d4>)
    2a16:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    2a18:	69bb      	ldr	r3, [r7, #24]
    2a1a:	6a3a      	ldr	r2, [r7, #32]
    2a1c:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    2a1e:	687b      	ldr	r3, [r7, #4]
    2a20:	0018      	movs	r0, r3
    2a22:	4b09      	ldr	r3, [pc, #36]	; (2a48 <_usart_set_config+0x2d4>)
    2a24:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    2a26:	69bb      	ldr	r3, [r7, #24]
    2a28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    2a2a:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
    2a2c:	2300      	movs	r3, #0
}
    2a2e:	0018      	movs	r0, r3
    2a30:	46bd      	mov	sp, r7
    2a32:	b00a      	add	sp, #40	; 0x28
    2a34:	bdb0      	pop	{r4, r5, r7, pc}
    2a36:	46c0      	nop			; (mov r8, r8)
    2a38:	000024c9 	.word	0x000024c9
    2a3c:	00003a31 	.word	0x00003a31
    2a40:	00002045 	.word	0x00002045
    2a44:	000020c1 	.word	0x000020c1
    2a48:	00002751 	.word	0x00002751
    2a4c:	00002711 	.word	0x00002711

00002a50 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    2a50:	b590      	push	{r4, r7, lr}
    2a52:	b093      	sub	sp, #76	; 0x4c
    2a54:	af00      	add	r7, sp, #0
    2a56:	60f8      	str	r0, [r7, #12]
    2a58:	60b9      	str	r1, [r7, #8]
    2a5a:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
    2a5c:	233b      	movs	r3, #59	; 0x3b
    2a5e:	18fb      	adds	r3, r7, r3
    2a60:	2200      	movs	r2, #0
    2a62:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    2a64:	68fb      	ldr	r3, [r7, #12]
    2a66:	68ba      	ldr	r2, [r7, #8]
    2a68:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2a6a:	68fb      	ldr	r3, [r7, #12]
    2a6c:	681b      	ldr	r3, [r3, #0]
    2a6e:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2a70:	68fb      	ldr	r3, [r7, #12]
    2a72:	681b      	ldr	r3, [r3, #0]
    2a74:	0018      	movs	r0, r3
    2a76:	4b86      	ldr	r3, [pc, #536]	; (2c90 <usart_init+0x240>)
    2a78:	4798      	blx	r3
    2a7a:	0003      	movs	r3, r0
    2a7c:	633b      	str	r3, [r7, #48]	; 0x30
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    2a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2a80:	3302      	adds	r3, #2
    2a82:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2a86:	3314      	adds	r3, #20
    2a88:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    2a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    2a8c:	681b      	ldr	r3, [r3, #0]
    2a8e:	2201      	movs	r2, #1
    2a90:	4013      	ands	r3, r2
    2a92:	d001      	beq.n	2a98 <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    2a94:	2305      	movs	r3, #5
    2a96:	e0f6      	b.n	2c86 <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2a98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    2a9a:	681b      	ldr	r3, [r3, #0]
    2a9c:	2202      	movs	r2, #2
    2a9e:	4013      	ands	r3, r2
    2aa0:	d001      	beq.n	2aa6 <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    2aa2:	231c      	movs	r3, #28
    2aa4:	e0ef      	b.n	2c86 <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    2aa6:	2201      	movs	r2, #1
    2aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2aaa:	409a      	lsls	r2, r3
    2aac:	0013      	movs	r3, r2
    2aae:	0019      	movs	r1, r3
    2ab0:	2002      	movs	r0, #2
    2ab2:	4b78      	ldr	r3, [pc, #480]	; (2c94 <usart_init+0x244>)
    2ab4:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    2ab6:	2324      	movs	r3, #36	; 0x24
    2ab8:	18fb      	adds	r3, r7, r3
    2aba:	0018      	movs	r0, r3
    2abc:	4b76      	ldr	r3, [pc, #472]	; (2c98 <usart_init+0x248>)
    2abe:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    2ac0:	687b      	ldr	r3, [r7, #4]
    2ac2:	222d      	movs	r2, #45	; 0x2d
    2ac4:	5c9a      	ldrb	r2, [r3, r2]
    2ac6:	2324      	movs	r3, #36	; 0x24
    2ac8:	18fb      	adds	r3, r7, r3
    2aca:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2ace:	b2db      	uxtb	r3, r3
    2ad0:	2224      	movs	r2, #36	; 0x24
    2ad2:	18ba      	adds	r2, r7, r2
    2ad4:	0011      	movs	r1, r2
    2ad6:	0018      	movs	r0, r3
    2ad8:	4b70      	ldr	r3, [pc, #448]	; (2c9c <usart_init+0x24c>)
    2ada:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2ade:	b2db      	uxtb	r3, r3
    2ae0:	0018      	movs	r0, r3
    2ae2:	4b6f      	ldr	r3, [pc, #444]	; (2ca0 <usart_init+0x250>)
    2ae4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2ae6:	687b      	ldr	r3, [r7, #4]
    2ae8:	222d      	movs	r2, #45	; 0x2d
    2aea:	5c9b      	ldrb	r3, [r3, r2]
    2aec:	2100      	movs	r1, #0
    2aee:	0018      	movs	r0, r3
    2af0:	4b6c      	ldr	r3, [pc, #432]	; (2ca4 <usart_init+0x254>)
    2af2:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    2af4:	687b      	ldr	r3, [r7, #4]
    2af6:	7ada      	ldrb	r2, [r3, #11]
    2af8:	68fb      	ldr	r3, [r7, #12]
    2afa:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    2afc:	687b      	ldr	r3, [r7, #4]
    2afe:	2224      	movs	r2, #36	; 0x24
    2b00:	5c9a      	ldrb	r2, [r3, r2]
    2b02:	68fb      	ldr	r3, [r7, #12]
    2b04:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
    2b06:	687b      	ldr	r3, [r7, #4]
    2b08:	2225      	movs	r2, #37	; 0x25
    2b0a:	5c9a      	ldrb	r2, [r3, r2]
    2b0c:	68fb      	ldr	r3, [r7, #12]
    2b0e:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    2b10:	687b      	ldr	r3, [r7, #4]
    2b12:	7eda      	ldrb	r2, [r3, #27]
    2b14:	68fb      	ldr	r3, [r7, #12]
    2b16:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    2b18:	687b      	ldr	r3, [r7, #4]
    2b1a:	7f1a      	ldrb	r2, [r3, #28]
    2b1c:	68fb      	ldr	r3, [r7, #12]
    2b1e:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
    2b20:	233b      	movs	r3, #59	; 0x3b
    2b22:	18fc      	adds	r4, r7, r3
    2b24:	687a      	ldr	r2, [r7, #4]
    2b26:	68fb      	ldr	r3, [r7, #12]
    2b28:	0011      	movs	r1, r2
    2b2a:	0018      	movs	r0, r3
    2b2c:	4b5e      	ldr	r3, [pc, #376]	; (2ca8 <usart_init+0x258>)
    2b2e:	4798      	blx	r3
    2b30:	0003      	movs	r3, r0
    2b32:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
    2b34:	233b      	movs	r3, #59	; 0x3b
    2b36:	18fb      	adds	r3, r7, r3
    2b38:	781b      	ldrb	r3, [r3, #0]
    2b3a:	2b00      	cmp	r3, #0
    2b3c:	d003      	beq.n	2b46 <usart_init+0xf6>
		return status_code;
    2b3e:	233b      	movs	r3, #59	; 0x3b
    2b40:	18fb      	adds	r3, r7, r3
    2b42:	781b      	ldrb	r3, [r3, #0]
    2b44:	e09f      	b.n	2c86 <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    2b46:	2320      	movs	r3, #32
    2b48:	18fb      	adds	r3, r7, r3
    2b4a:	0018      	movs	r0, r3
    2b4c:	4b57      	ldr	r3, [pc, #348]	; (2cac <usart_init+0x25c>)
    2b4e:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2b50:	2320      	movs	r3, #32
    2b52:	18fb      	adds	r3, r7, r3
    2b54:	2200      	movs	r2, #0
    2b56:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    2b58:	2320      	movs	r3, #32
    2b5a:	18fb      	adds	r3, r7, r3
    2b5c:	2200      	movs	r2, #0
    2b5e:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    2b60:	687b      	ldr	r3, [r7, #4]
    2b62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    2b64:	2310      	movs	r3, #16
    2b66:	18fb      	adds	r3, r7, r3
    2b68:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    2b6a:	687b      	ldr	r3, [r7, #4]
    2b6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    2b6e:	2310      	movs	r3, #16
    2b70:	18fb      	adds	r3, r7, r3
    2b72:	605a      	str	r2, [r3, #4]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    2b74:	687b      	ldr	r3, [r7, #4]
    2b76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    2b78:	2310      	movs	r3, #16
    2b7a:	18fb      	adds	r3, r7, r3
    2b7c:	609a      	str	r2, [r3, #8]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    2b7e:	687b      	ldr	r3, [r7, #4]
    2b80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    2b82:	2310      	movs	r3, #16
    2b84:	18fb      	adds	r3, r7, r3
    2b86:	60da      	str	r2, [r3, #12]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    2b88:	2347      	movs	r3, #71	; 0x47
    2b8a:	18fb      	adds	r3, r7, r3
    2b8c:	2200      	movs	r2, #0
    2b8e:	701a      	strb	r2, [r3, #0]
    2b90:	e02c      	b.n	2bec <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2b92:	2347      	movs	r3, #71	; 0x47
    2b94:	18fb      	adds	r3, r7, r3
    2b96:	781a      	ldrb	r2, [r3, #0]
    2b98:	2310      	movs	r3, #16
    2b9a:	18fb      	adds	r3, r7, r3
    2b9c:	0092      	lsls	r2, r2, #2
    2b9e:	58d3      	ldr	r3, [r2, r3]
    2ba0:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    2ba2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    2ba4:	2b00      	cmp	r3, #0
    2ba6:	d109      	bne.n	2bbc <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2ba8:	2347      	movs	r3, #71	; 0x47
    2baa:	18fb      	adds	r3, r7, r3
    2bac:	781a      	ldrb	r2, [r3, #0]
    2bae:	68bb      	ldr	r3, [r7, #8]
    2bb0:	0011      	movs	r1, r2
    2bb2:	0018      	movs	r0, r3
    2bb4:	4b3e      	ldr	r3, [pc, #248]	; (2cb0 <usart_init+0x260>)
    2bb6:	4798      	blx	r3
    2bb8:	0003      	movs	r3, r0
    2bba:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    2bbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    2bbe:	3301      	adds	r3, #1
    2bc0:	d00d      	beq.n	2bde <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2bc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    2bc4:	b2da      	uxtb	r2, r3
    2bc6:	2320      	movs	r3, #32
    2bc8:	18fb      	adds	r3, r7, r3
    2bca:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    2bcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    2bce:	0c1b      	lsrs	r3, r3, #16
    2bd0:	b2db      	uxtb	r3, r3
    2bd2:	2220      	movs	r2, #32
    2bd4:	18ba      	adds	r2, r7, r2
    2bd6:	0011      	movs	r1, r2
    2bd8:	0018      	movs	r0, r3
    2bda:	4b36      	ldr	r3, [pc, #216]	; (2cb4 <usart_init+0x264>)
    2bdc:	4798      	blx	r3
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    2bde:	2347      	movs	r3, #71	; 0x47
    2be0:	18fb      	adds	r3, r7, r3
    2be2:	781a      	ldrb	r2, [r3, #0]
    2be4:	2347      	movs	r3, #71	; 0x47
    2be6:	18fb      	adds	r3, r7, r3
    2be8:	3201      	adds	r2, #1
    2bea:	701a      	strb	r2, [r3, #0]
    2bec:	2347      	movs	r3, #71	; 0x47
    2bee:	18fb      	adds	r3, r7, r3
    2bf0:	781b      	ldrb	r3, [r3, #0]
    2bf2:	2b03      	cmp	r3, #3
    2bf4:	d9cd      	bls.n	2b92 <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    2bf6:	2300      	movs	r3, #0
    2bf8:	63fb      	str	r3, [r7, #60]	; 0x3c
    2bfa:	e00a      	b.n	2c12 <usart_init+0x1c2>
		module->callback[i]            = NULL;
    2bfc:	68fa      	ldr	r2, [r7, #12]
    2bfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2c00:	3302      	adds	r3, #2
    2c02:	009b      	lsls	r3, r3, #2
    2c04:	18d3      	adds	r3, r2, r3
    2c06:	3304      	adds	r3, #4
    2c08:	2200      	movs	r2, #0
    2c0a:	601a      	str	r2, [r3, #0]
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    2c0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2c0e:	3301      	adds	r3, #1
    2c10:	63fb      	str	r3, [r7, #60]	; 0x3c
    2c12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    2c14:	2b05      	cmp	r3, #5
    2c16:	d9f1      	bls.n	2bfc <usart_init+0x1ac>
		module->callback[i]            = NULL;
	}

	module->tx_buffer_ptr              = NULL;
    2c18:	68fb      	ldr	r3, [r7, #12]
    2c1a:	2200      	movs	r2, #0
    2c1c:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    2c1e:	68fb      	ldr	r3, [r7, #12]
    2c20:	2200      	movs	r2, #0
    2c22:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    2c24:	68fb      	ldr	r3, [r7, #12]
    2c26:	2200      	movs	r2, #0
    2c28:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    2c2a:	68fb      	ldr	r3, [r7, #12]
    2c2c:	2200      	movs	r2, #0
    2c2e:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    2c30:	68fb      	ldr	r3, [r7, #12]
    2c32:	2230      	movs	r2, #48	; 0x30
    2c34:	2100      	movs	r1, #0
    2c36:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    2c38:	68fb      	ldr	r3, [r7, #12]
    2c3a:	2231      	movs	r2, #49	; 0x31
    2c3c:	2100      	movs	r1, #0
    2c3e:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    2c40:	68fb      	ldr	r3, [r7, #12]
    2c42:	2232      	movs	r2, #50	; 0x32
    2c44:	2100      	movs	r1, #0
    2c46:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    2c48:	68fb      	ldr	r3, [r7, #12]
    2c4a:	2233      	movs	r2, #51	; 0x33
    2c4c:	2100      	movs	r1, #0
    2c4e:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    2c50:	68fb      	ldr	r3, [r7, #12]
    2c52:	681b      	ldr	r3, [r3, #0]
    2c54:	2227      	movs	r2, #39	; 0x27
    2c56:	18bc      	adds	r4, r7, r2
    2c58:	0018      	movs	r0, r3
    2c5a:	4b0d      	ldr	r3, [pc, #52]	; (2c90 <usart_init+0x240>)
    2c5c:	4798      	blx	r3
    2c5e:	0003      	movs	r3, r0
    2c60:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    2c62:	4a15      	ldr	r2, [pc, #84]	; (2cb8 <usart_init+0x268>)
    2c64:	2327      	movs	r3, #39	; 0x27
    2c66:	18fb      	adds	r3, r7, r3
    2c68:	781b      	ldrb	r3, [r3, #0]
    2c6a:	0011      	movs	r1, r2
    2c6c:	0018      	movs	r0, r3
    2c6e:	4b13      	ldr	r3, [pc, #76]	; (2cbc <usart_init+0x26c>)
    2c70:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    2c72:	2327      	movs	r3, #39	; 0x27
    2c74:	18fb      	adds	r3, r7, r3
    2c76:	781a      	ldrb	r2, [r3, #0]
    2c78:	4b11      	ldr	r3, [pc, #68]	; (2cc0 <usart_init+0x270>)
    2c7a:	0092      	lsls	r2, r2, #2
    2c7c:	68f9      	ldr	r1, [r7, #12]
    2c7e:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    2c80:	233b      	movs	r3, #59	; 0x3b
    2c82:	18fb      	adds	r3, r7, r3
    2c84:	781b      	ldrb	r3, [r3, #0]
}
    2c86:	0018      	movs	r0, r3
    2c88:	46bd      	mov	sp, r7
    2c8a:	b013      	add	sp, #76	; 0x4c
    2c8c:	bd90      	pop	{r4, r7, pc}
    2c8e:	46c0      	nop			; (mov r8, r8)
    2c90:	000024c9 	.word	0x000024c9
    2c94:	0000268d 	.word	0x0000268d
    2c98:	00002675 	.word	0x00002675
    2c9c:	0000390d 	.word	0x0000390d
    2ca0:	00003951 	.word	0x00003951
    2ca4:	00002281 	.word	0x00002281
    2ca8:	00002775 	.word	0x00002775
    2cac:	000026e9 	.word	0x000026e9
    2cb0:	0000230d 	.word	0x0000230d
    2cb4:	00003bf9 	.word	0x00003bf9
    2cb8:	00002e59 	.word	0x00002e59
    2cbc:	0000252d 	.word	0x0000252d
    2cc0:	200001e0 	.word	0x200001e0

00002cc4 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    2cc4:	b580      	push	{r7, lr}
    2cc6:	b084      	sub	sp, #16
    2cc8:	af00      	add	r7, sp, #0
    2cca:	6078      	str	r0, [r7, #4]
    2ccc:	000a      	movs	r2, r1
    2cce:	1cbb      	adds	r3, r7, #2
    2cd0:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2cd2:	687b      	ldr	r3, [r7, #4]
    2cd4:	681b      	ldr	r3, [r3, #0]
    2cd6:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2cd8:	687b      	ldr	r3, [r7, #4]
    2cda:	79db      	ldrb	r3, [r3, #7]
    2cdc:	2201      	movs	r2, #1
    2cde:	4053      	eors	r3, r2
    2ce0:	b2db      	uxtb	r3, r3
    2ce2:	2b00      	cmp	r3, #0
    2ce4:	d001      	beq.n	2cea <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
    2ce6:	231c      	movs	r3, #28
    2ce8:	e017      	b.n	2d1a <usart_write_wait+0x56>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    2cea:	687b      	ldr	r3, [r7, #4]
    2cec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    2cee:	b29b      	uxth	r3, r3
    2cf0:	2b00      	cmp	r3, #0
    2cf2:	d001      	beq.n	2cf8 <usart_write_wait+0x34>
		return STATUS_BUSY;
    2cf4:	2305      	movs	r3, #5
    2cf6:	e010      	b.n	2d1a <usart_write_wait+0x56>
		return STATUS_BUSY;
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    2cf8:	687b      	ldr	r3, [r7, #4]
    2cfa:	0018      	movs	r0, r3
    2cfc:	4b09      	ldr	r3, [pc, #36]	; (2d24 <usart_write_wait+0x60>)
    2cfe:	4798      	blx	r3

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    2d00:	68fb      	ldr	r3, [r7, #12]
    2d02:	1cba      	adds	r2, r7, #2
    2d04:	8812      	ldrh	r2, [r2, #0]
    2d06:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    2d08:	46c0      	nop			; (mov r8, r8)
    2d0a:	68fb      	ldr	r3, [r7, #12]
    2d0c:	7e1b      	ldrb	r3, [r3, #24]
    2d0e:	b2db      	uxtb	r3, r3
    2d10:	001a      	movs	r2, r3
    2d12:	2302      	movs	r3, #2
    2d14:	4013      	ands	r3, r2
    2d16:	d0f8      	beq.n	2d0a <usart_write_wait+0x46>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    2d18:	2300      	movs	r3, #0
}
    2d1a:	0018      	movs	r0, r3
    2d1c:	46bd      	mov	sp, r7
    2d1e:	b004      	add	sp, #16
    2d20:	bd80      	pop	{r7, pc}
    2d22:	46c0      	nop			; (mov r8, r8)
    2d24:	00002751 	.word	0x00002751

00002d28 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    2d28:	b580      	push	{r7, lr}
    2d2a:	b084      	sub	sp, #16
    2d2c:	af00      	add	r7, sp, #0
    2d2e:	6078      	str	r0, [r7, #4]
    2d30:	6039      	str	r1, [r7, #0]

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2d32:	687b      	ldr	r3, [r7, #4]
    2d34:	681b      	ldr	r3, [r3, #0]
    2d36:	60fb      	str	r3, [r7, #12]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2d38:	687b      	ldr	r3, [r7, #4]
    2d3a:	799b      	ldrb	r3, [r3, #6]
    2d3c:	2201      	movs	r2, #1
    2d3e:	4053      	eors	r3, r2
    2d40:	b2db      	uxtb	r3, r3
    2d42:	2b00      	cmp	r3, #0
    2d44:	d001      	beq.n	2d4a <usart_read_wait+0x22>
		return STATUS_ERR_DENIED;
    2d46:	231c      	movs	r3, #28
    2d48:	e05e      	b.n	2e08 <usart_read_wait+0xe0>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    2d4a:	687b      	ldr	r3, [r7, #4]
    2d4c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    2d4e:	b29b      	uxth	r3, r3
    2d50:	2b00      	cmp	r3, #0
    2d52:	d001      	beq.n	2d58 <usart_read_wait+0x30>
		return STATUS_BUSY;
    2d54:	2305      	movs	r3, #5
    2d56:	e057      	b.n	2e08 <usart_read_wait+0xe0>
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    2d58:	68fb      	ldr	r3, [r7, #12]
    2d5a:	7e1b      	ldrb	r3, [r3, #24]
    2d5c:	b2db      	uxtb	r3, r3
    2d5e:	001a      	movs	r2, r3
    2d60:	2304      	movs	r3, #4
    2d62:	4013      	ands	r3, r2
    2d64:	d101      	bne.n	2d6a <usart_read_wait+0x42>
		/* Return error code */
		return STATUS_BUSY;
    2d66:	2305      	movs	r3, #5
    2d68:	e04e      	b.n	2e08 <usart_read_wait+0xe0>
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    2d6a:	687b      	ldr	r3, [r7, #4]
    2d6c:	0018      	movs	r0, r3
    2d6e:	4b28      	ldr	r3, [pc, #160]	; (2e10 <usart_read_wait+0xe8>)
    2d70:	4798      	blx	r3

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2d72:	68fb      	ldr	r3, [r7, #12]
    2d74:	8b5b      	ldrh	r3, [r3, #26]
    2d76:	b29b      	uxth	r3, r3
    2d78:	b2da      	uxtb	r2, r3
    2d7a:	230b      	movs	r3, #11
    2d7c:	18fb      	adds	r3, r7, r3
    2d7e:	213f      	movs	r1, #63	; 0x3f
    2d80:	400a      	ands	r2, r1
    2d82:	701a      	strb	r2, [r3, #0]

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    2d84:	230b      	movs	r3, #11
    2d86:	18fb      	adds	r3, r7, r3
    2d88:	781b      	ldrb	r3, [r3, #0]
    2d8a:	2b00      	cmp	r3, #0
    2d8c:	d036      	beq.n	2dfc <usart_read_wait+0xd4>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    2d8e:	230b      	movs	r3, #11
    2d90:	18fb      	adds	r3, r7, r3
    2d92:	781b      	ldrb	r3, [r3, #0]
    2d94:	2202      	movs	r2, #2
    2d96:	4013      	ands	r3, r2
    2d98:	d004      	beq.n	2da4 <usart_read_wait+0x7c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2d9a:	68fb      	ldr	r3, [r7, #12]
    2d9c:	2202      	movs	r2, #2
    2d9e:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_FORMAT;
    2da0:	231a      	movs	r3, #26
    2da2:	e031      	b.n	2e08 <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2da4:	230b      	movs	r3, #11
    2da6:	18fb      	adds	r3, r7, r3
    2da8:	781b      	ldrb	r3, [r3, #0]
    2daa:	2204      	movs	r2, #4
    2dac:	4013      	ands	r3, r2
    2dae:	d004      	beq.n	2dba <usart_read_wait+0x92>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2db0:	68fb      	ldr	r3, [r7, #12]
    2db2:	2204      	movs	r2, #4
    2db4:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_OVERFLOW;
    2db6:	231e      	movs	r3, #30
    2db8:	e026      	b.n	2e08 <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2dba:	230b      	movs	r3, #11
    2dbc:	18fb      	adds	r3, r7, r3
    2dbe:	781b      	ldrb	r3, [r3, #0]
    2dc0:	2201      	movs	r2, #1
    2dc2:	4013      	ands	r3, r2
    2dc4:	d004      	beq.n	2dd0 <usart_read_wait+0xa8>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    2dc6:	68fb      	ldr	r3, [r7, #12]
    2dc8:	2201      	movs	r2, #1
    2dca:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_DATA;
    2dcc:	2313      	movs	r3, #19
    2dce:	e01b      	b.n	2e08 <usart_read_wait+0xe0>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    2dd0:	230b      	movs	r3, #11
    2dd2:	18fb      	adds	r3, r7, r3
    2dd4:	781b      	ldrb	r3, [r3, #0]
    2dd6:	2210      	movs	r2, #16
    2dd8:	4013      	ands	r3, r2
    2dda:	d004      	beq.n	2de6 <usart_read_wait+0xbe>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    2ddc:	68fb      	ldr	r3, [r7, #12]
    2dde:	2210      	movs	r2, #16
    2de0:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PROTOCOL;
    2de2:	2342      	movs	r3, #66	; 0x42
    2de4:	e010      	b.n	2e08 <usart_read_wait+0xe0>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    2de6:	230b      	movs	r3, #11
    2de8:	18fb      	adds	r3, r7, r3
    2dea:	781b      	ldrb	r3, [r3, #0]
    2dec:	2220      	movs	r2, #32
    2dee:	4013      	ands	r3, r2
    2df0:	d004      	beq.n	2dfc <usart_read_wait+0xd4>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    2df2:	68fb      	ldr	r3, [r7, #12]
    2df4:	2220      	movs	r2, #32
    2df6:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PACKET_COLLISION;
    2df8:	2341      	movs	r3, #65	; 0x41
    2dfa:	e005      	b.n	2e08 <usart_read_wait+0xe0>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    2dfc:	68fb      	ldr	r3, [r7, #12]
    2dfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    2e00:	b29a      	uxth	r2, r3
    2e02:	683b      	ldr	r3, [r7, #0]
    2e04:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    2e06:	2300      	movs	r3, #0
}
    2e08:	0018      	movs	r0, r3
    2e0a:	46bd      	mov	sp, r7
    2e0c:	b004      	add	sp, #16
    2e0e:	bd80      	pop	{r7, pc}
    2e10:	00002751 	.word	0x00002751

00002e14 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    2e14:	b580      	push	{r7, lr}
    2e16:	b084      	sub	sp, #16
    2e18:	af00      	add	r7, sp, #0
    2e1a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2e1c:	687b      	ldr	r3, [r7, #4]
    2e1e:	681b      	ldr	r3, [r3, #0]
    2e20:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2e22:	68fb      	ldr	r3, [r7, #12]
    2e24:	69db      	ldr	r3, [r3, #28]
    2e26:	1e5a      	subs	r2, r3, #1
    2e28:	4193      	sbcs	r3, r2
    2e2a:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    2e2c:	0018      	movs	r0, r3
    2e2e:	46bd      	mov	sp, r7
    2e30:	b004      	add	sp, #16
    2e32:	bd80      	pop	{r7, pc}

00002e34 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    2e34:	b580      	push	{r7, lr}
    2e36:	b082      	sub	sp, #8
    2e38:	af00      	add	r7, sp, #0
    2e3a:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2e3c:	46c0      	nop			; (mov r8, r8)
    2e3e:	687b      	ldr	r3, [r7, #4]
    2e40:	0018      	movs	r0, r3
    2e42:	4b04      	ldr	r3, [pc, #16]	; (2e54 <_usart_wait_for_sync+0x20>)
    2e44:	4798      	blx	r3
    2e46:	1e03      	subs	r3, r0, #0
    2e48:	d1f9      	bne.n	2e3e <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    2e4a:	46c0      	nop			; (mov r8, r8)
    2e4c:	46bd      	mov	sp, r7
    2e4e:	b002      	add	sp, #8
    2e50:	bd80      	pop	{r7, pc}
    2e52:	46c0      	nop			; (mov r8, r8)
    2e54:	00002e15 	.word	0x00002e15

00002e58 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2e58:	b580      	push	{r7, lr}
    2e5a:	b088      	sub	sp, #32
    2e5c:	af00      	add	r7, sp, #0
    2e5e:	0002      	movs	r2, r0
    2e60:	1dfb      	adds	r3, r7, #7
    2e62:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    2e64:	1dfb      	adds	r3, r7, #7
    2e66:	781a      	ldrb	r2, [r3, #0]
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    2e68:	4ba3      	ldr	r3, [pc, #652]	; (30f8 <_usart_interrupt_handler+0x2a0>)
    2e6a:	0092      	lsls	r2, r2, #2
    2e6c:	58d3      	ldr	r3, [r2, r3]
    2e6e:	61bb      	str	r3, [r7, #24]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    2e70:	69bb      	ldr	r3, [r7, #24]
    2e72:	681b      	ldr	r3, [r3, #0]
	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
    2e74:	617b      	str	r3, [r7, #20]
		= &(module->hw->USART);

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    2e76:	69bb      	ldr	r3, [r7, #24]
    2e78:	0018      	movs	r0, r3
    2e7a:	4ba0      	ldr	r3, [pc, #640]	; (30fc <_usart_interrupt_handler+0x2a4>)
    2e7c:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2e7e:	697b      	ldr	r3, [r7, #20]
    2e80:	7e1b      	ldrb	r3, [r3, #24]
    2e82:	b2da      	uxtb	r2, r3
    2e84:	2312      	movs	r3, #18
    2e86:	18fb      	adds	r3, r7, r3
    2e88:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    2e8a:	697b      	ldr	r3, [r7, #20]
    2e8c:	7d9b      	ldrb	r3, [r3, #22]
    2e8e:	b2db      	uxtb	r3, r3
    2e90:	b29a      	uxth	r2, r3
    2e92:	2312      	movs	r3, #18
    2e94:	18fb      	adds	r3, r7, r3
    2e96:	2112      	movs	r1, #18
    2e98:	1879      	adds	r1, r7, r1
    2e9a:	8809      	ldrh	r1, [r1, #0]
    2e9c:	400a      	ands	r2, r1
    2e9e:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    2ea0:	69bb      	ldr	r3, [r7, #24]
    2ea2:	2230      	movs	r2, #48	; 0x30
    2ea4:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    2ea6:	69ba      	ldr	r2, [r7, #24]
    2ea8:	2131      	movs	r1, #49	; 0x31
    2eaa:	5c52      	ldrb	r2, [r2, r1]
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    2eac:	4013      	ands	r3, r2
    2eae:	b2da      	uxtb	r2, r3
    2eb0:	2310      	movs	r3, #16
    2eb2:	18fb      	adds	r3, r7, r3
    2eb4:	801a      	strh	r2, [r3, #0]
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2eb6:	2312      	movs	r3, #18
    2eb8:	18fb      	adds	r3, r7, r3
    2eba:	881b      	ldrh	r3, [r3, #0]
    2ebc:	2201      	movs	r2, #1
    2ebe:	4013      	ands	r3, r2
    2ec0:	d044      	beq.n	2f4c <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    2ec2:	69bb      	ldr	r3, [r7, #24]
    2ec4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    2ec6:	b29b      	uxth	r3, r3
    2ec8:	2b00      	cmp	r3, #0
    2eca:	d03c      	beq.n	2f46 <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2ecc:	69bb      	ldr	r3, [r7, #24]
    2ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2ed0:	781b      	ldrb	r3, [r3, #0]
    2ed2:	b2da      	uxtb	r2, r3
    2ed4:	231c      	movs	r3, #28
    2ed6:	18fb      	adds	r3, r7, r3
    2ed8:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    2eda:	69bb      	ldr	r3, [r7, #24]
    2edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2ede:	1c5a      	adds	r2, r3, #1
    2ee0:	69bb      	ldr	r3, [r7, #24]
    2ee2:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2ee4:	69bb      	ldr	r3, [r7, #24]
    2ee6:	795b      	ldrb	r3, [r3, #5]
    2ee8:	2b01      	cmp	r3, #1
    2eea:	d113      	bne.n	2f14 <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2eec:	69bb      	ldr	r3, [r7, #24]
    2eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2ef0:	781b      	ldrb	r3, [r3, #0]
    2ef2:	b2db      	uxtb	r3, r3
    2ef4:	021b      	lsls	r3, r3, #8
    2ef6:	b21a      	sxth	r2, r3
    2ef8:	231c      	movs	r3, #28
    2efa:	18fb      	adds	r3, r7, r3
    2efc:	2100      	movs	r1, #0
    2efe:	5e5b      	ldrsh	r3, [r3, r1]
    2f00:	4313      	orrs	r3, r2
    2f02:	b21a      	sxth	r2, r3
    2f04:	231c      	movs	r3, #28
    2f06:	18fb      	adds	r3, r7, r3
    2f08:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    2f0a:	69bb      	ldr	r3, [r7, #24]
    2f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2f0e:	1c5a      	adds	r2, r3, #1
    2f10:	69bb      	ldr	r3, [r7, #24]
    2f12:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2f14:	231c      	movs	r3, #28
    2f16:	18fb      	adds	r3, r7, r3
    2f18:	881b      	ldrh	r3, [r3, #0]
    2f1a:	05db      	lsls	r3, r3, #23
    2f1c:	0ddb      	lsrs	r3, r3, #23
    2f1e:	b29a      	uxth	r2, r3
    2f20:	697b      	ldr	r3, [r7, #20]
    2f22:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    2f24:	69bb      	ldr	r3, [r7, #24]
    2f26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    2f28:	b29b      	uxth	r3, r3
    2f2a:	3b01      	subs	r3, #1
    2f2c:	b29b      	uxth	r3, r3
    2f2e:	69ba      	ldr	r2, [r7, #24]
    2f30:	1c19      	adds	r1, r3, #0
    2f32:	85d1      	strh	r1, [r2, #46]	; 0x2e
    2f34:	2b00      	cmp	r3, #0
    2f36:	d109      	bne.n	2f4c <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2f38:	697b      	ldr	r3, [r7, #20]
    2f3a:	2201      	movs	r2, #1
    2f3c:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    2f3e:	697b      	ldr	r3, [r7, #20]
    2f40:	2202      	movs	r2, #2
    2f42:	759a      	strb	r2, [r3, #22]
    2f44:	e002      	b.n	2f4c <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2f46:	697b      	ldr	r3, [r7, #20]
    2f48:	2201      	movs	r2, #1
    2f4a:	751a      	strb	r2, [r3, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    2f4c:	2312      	movs	r3, #18
    2f4e:	18fb      	adds	r3, r7, r3
    2f50:	881b      	ldrh	r3, [r3, #0]
    2f52:	2202      	movs	r2, #2
    2f54:	4013      	ands	r3, r2
    2f56:	d011      	beq.n	2f7c <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2f58:	697b      	ldr	r3, [r7, #20]
    2f5a:	2202      	movs	r2, #2
    2f5c:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    2f5e:	69bb      	ldr	r3, [r7, #24]
    2f60:	2233      	movs	r2, #51	; 0x33
    2f62:	2100      	movs	r1, #0
    2f64:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    2f66:	2310      	movs	r3, #16
    2f68:	18fb      	adds	r3, r7, r3
    2f6a:	881b      	ldrh	r3, [r3, #0]
    2f6c:	2201      	movs	r2, #1
    2f6e:	4013      	ands	r3, r2
    2f70:	d004      	beq.n	2f7c <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    2f72:	69bb      	ldr	r3, [r7, #24]
    2f74:	68db      	ldr	r3, [r3, #12]
    2f76:	69ba      	ldr	r2, [r7, #24]
    2f78:	0010      	movs	r0, r2
    2f7a:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2f7c:	2312      	movs	r3, #18
    2f7e:	18fb      	adds	r3, r7, r3
    2f80:	881b      	ldrh	r3, [r3, #0]
    2f82:	2204      	movs	r2, #4
    2f84:	4013      	ands	r3, r2
    2f86:	d100      	bne.n	2f8a <_usart_interrupt_handler+0x132>
    2f88:	e0bd      	b.n	3106 <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
    2f8a:	69bb      	ldr	r3, [r7, #24]
    2f8c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    2f8e:	b29b      	uxth	r3, r3
    2f90:	2b00      	cmp	r3, #0
    2f92:	d100      	bne.n	2f96 <_usart_interrupt_handler+0x13e>
    2f94:	e0b4      	b.n	3100 <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2f96:	697b      	ldr	r3, [r7, #20]
    2f98:	8b5b      	ldrh	r3, [r3, #26]
    2f9a:	b29b      	uxth	r3, r3
    2f9c:	b2da      	uxtb	r2, r3
    2f9e:	231f      	movs	r3, #31
    2fa0:	18fb      	adds	r3, r7, r3
    2fa2:	213f      	movs	r1, #63	; 0x3f
    2fa4:	400a      	ands	r2, r1
    2fa6:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2fa8:	231f      	movs	r3, #31
    2faa:	18fb      	adds	r3, r7, r3
    2fac:	781b      	ldrb	r3, [r3, #0]
    2fae:	2208      	movs	r2, #8
    2fb0:	4013      	ands	r3, r2
    2fb2:	d007      	beq.n	2fc4 <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2fb4:	231f      	movs	r3, #31
    2fb6:	18fb      	adds	r3, r7, r3
    2fb8:	221f      	movs	r2, #31
    2fba:	18ba      	adds	r2, r7, r2
    2fbc:	7812      	ldrb	r2, [r2, #0]
    2fbe:	2108      	movs	r1, #8
    2fc0:	438a      	bics	r2, r1
    2fc2:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2fc4:	231f      	movs	r3, #31
    2fc6:	18fb      	adds	r3, r7, r3
    2fc8:	781b      	ldrb	r3, [r3, #0]
    2fca:	2b00      	cmp	r3, #0
    2fcc:	d050      	beq.n	3070 <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2fce:	231f      	movs	r3, #31
    2fd0:	18fb      	adds	r3, r7, r3
    2fd2:	781b      	ldrb	r3, [r3, #0]
    2fd4:	2202      	movs	r2, #2
    2fd6:	4013      	ands	r3, r2
    2fd8:	d007      	beq.n	2fea <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2fda:	69bb      	ldr	r3, [r7, #24]
    2fdc:	2232      	movs	r2, #50	; 0x32
    2fde:	211a      	movs	r1, #26
    2fe0:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2fe2:	697b      	ldr	r3, [r7, #20]
    2fe4:	2202      	movs	r2, #2
    2fe6:	835a      	strh	r2, [r3, #26]
    2fe8:	e036      	b.n	3058 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2fea:	231f      	movs	r3, #31
    2fec:	18fb      	adds	r3, r7, r3
    2fee:	781b      	ldrb	r3, [r3, #0]
    2ff0:	2204      	movs	r2, #4
    2ff2:	4013      	ands	r3, r2
    2ff4:	d007      	beq.n	3006 <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    2ff6:	69bb      	ldr	r3, [r7, #24]
    2ff8:	2232      	movs	r2, #50	; 0x32
    2ffa:	211e      	movs	r1, #30
    2ffc:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    2ffe:	697b      	ldr	r3, [r7, #20]
    3000:	2204      	movs	r2, #4
    3002:	835a      	strh	r2, [r3, #26]
    3004:	e028      	b.n	3058 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    3006:	231f      	movs	r3, #31
    3008:	18fb      	adds	r3, r7, r3
    300a:	781b      	ldrb	r3, [r3, #0]
    300c:	2201      	movs	r2, #1
    300e:	4013      	ands	r3, r2
    3010:	d007      	beq.n	3022 <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    3012:	69bb      	ldr	r3, [r7, #24]
    3014:	2232      	movs	r2, #50	; 0x32
    3016:	2113      	movs	r1, #19
    3018:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    301a:	697b      	ldr	r3, [r7, #20]
    301c:	2201      	movs	r2, #1
    301e:	835a      	strh	r2, [r3, #26]
    3020:	e01a      	b.n	3058 <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    3022:	231f      	movs	r3, #31
    3024:	18fb      	adds	r3, r7, r3
    3026:	781b      	ldrb	r3, [r3, #0]
    3028:	2210      	movs	r2, #16
    302a:	4013      	ands	r3, r2
    302c:	d007      	beq.n	303e <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    302e:	69bb      	ldr	r3, [r7, #24]
    3030:	2232      	movs	r2, #50	; 0x32
    3032:	2142      	movs	r1, #66	; 0x42
    3034:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    3036:	697b      	ldr	r3, [r7, #20]
    3038:	2210      	movs	r2, #16
    303a:	835a      	strh	r2, [r3, #26]
    303c:	e00c      	b.n	3058 <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    303e:	231f      	movs	r3, #31
    3040:	18fb      	adds	r3, r7, r3
    3042:	781b      	ldrb	r3, [r3, #0]
    3044:	2220      	movs	r2, #32
    3046:	4013      	ands	r3, r2
    3048:	d006      	beq.n	3058 <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    304a:	69bb      	ldr	r3, [r7, #24]
    304c:	2232      	movs	r2, #50	; 0x32
    304e:	2141      	movs	r1, #65	; 0x41
    3050:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    3052:	697b      	ldr	r3, [r7, #20]
    3054:	2220      	movs	r2, #32
    3056:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    3058:	2310      	movs	r3, #16
    305a:	18fb      	adds	r3, r7, r3
    305c:	881b      	ldrh	r3, [r3, #0]
    305e:	2204      	movs	r2, #4
    3060:	4013      	ands	r3, r2
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    3062:	d050      	beq.n	3106 <_usart_interrupt_handler+0x2ae>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    3064:	69bb      	ldr	r3, [r7, #24]
    3066:	695b      	ldr	r3, [r3, #20]
    3068:	69ba      	ldr	r2, [r7, #24]
    306a:	0010      	movs	r0, r2
    306c:	4798      	blx	r3
    306e:	e04a      	b.n	3106 <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    3070:	697b      	ldr	r3, [r7, #20]
    3072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    3074:	b29a      	uxth	r2, r3
    3076:	230e      	movs	r3, #14
    3078:	18fb      	adds	r3, r7, r3
    307a:	05d2      	lsls	r2, r2, #23
    307c:	0dd2      	lsrs	r2, r2, #23
    307e:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    3080:	69bb      	ldr	r3, [r7, #24]
    3082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3084:	220e      	movs	r2, #14
    3086:	18ba      	adds	r2, r7, r2
    3088:	8812      	ldrh	r2, [r2, #0]
    308a:	b2d2      	uxtb	r2, r2
    308c:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    308e:	69bb      	ldr	r3, [r7, #24]
    3090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3092:	1c5a      	adds	r2, r3, #1
    3094:	69bb      	ldr	r3, [r7, #24]
    3096:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    3098:	69bb      	ldr	r3, [r7, #24]
    309a:	795b      	ldrb	r3, [r3, #5]
    309c:	2b01      	cmp	r3, #1
    309e:	d10d      	bne.n	30bc <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    30a0:	69bb      	ldr	r3, [r7, #24]
    30a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    30a4:	220e      	movs	r2, #14
    30a6:	18ba      	adds	r2, r7, r2
    30a8:	8812      	ldrh	r2, [r2, #0]
    30aa:	0a12      	lsrs	r2, r2, #8
    30ac:	b292      	uxth	r2, r2
    30ae:	b2d2      	uxtb	r2, r2
    30b0:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    30b2:	69bb      	ldr	r3, [r7, #24]
    30b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    30b6:	1c5a      	adds	r2, r3, #1
    30b8:	69bb      	ldr	r3, [r7, #24]
    30ba:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    30bc:	69bb      	ldr	r3, [r7, #24]
    30be:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    30c0:	b29b      	uxth	r3, r3
    30c2:	3b01      	subs	r3, #1
    30c4:	b29b      	uxth	r3, r3
    30c6:	69ba      	ldr	r2, [r7, #24]
    30c8:	1c19      	adds	r1, r3, #0
    30ca:	8591      	strh	r1, [r2, #44]	; 0x2c
    30cc:	2b00      	cmp	r3, #0
    30ce:	d11a      	bne.n	3106 <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    30d0:	697b      	ldr	r3, [r7, #20]
    30d2:	2204      	movs	r2, #4
    30d4:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    30d6:	69bb      	ldr	r3, [r7, #24]
    30d8:	2232      	movs	r2, #50	; 0x32
    30da:	2100      	movs	r1, #0
    30dc:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    30de:	2310      	movs	r3, #16
    30e0:	18fb      	adds	r3, r7, r3
    30e2:	881b      	ldrh	r3, [r3, #0]
    30e4:	2202      	movs	r2, #2
    30e6:	4013      	ands	r3, r2
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
					module->rx_status = STATUS_OK;

					/* Run callback if registered and enabled */
					if (callback_status
    30e8:	d00d      	beq.n	3106 <_usart_interrupt_handler+0x2ae>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    30ea:	69bb      	ldr	r3, [r7, #24]
    30ec:	691b      	ldr	r3, [r3, #16]
    30ee:	69ba      	ldr	r2, [r7, #24]
    30f0:	0010      	movs	r0, r2
    30f2:	4798      	blx	r3
    30f4:	e007      	b.n	3106 <_usart_interrupt_handler+0x2ae>
    30f6:	46c0      	nop			; (mov r8, r8)
    30f8:	200001e0 	.word	0x200001e0
    30fc:	00002e35 	.word	0x00002e35
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    3100:	697b      	ldr	r3, [r7, #20]
    3102:	2204      	movs	r2, #4
    3104:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    3106:	2312      	movs	r3, #18
    3108:	18fb      	adds	r3, r7, r3
    310a:	881b      	ldrh	r3, [r3, #0]
    310c:	2210      	movs	r2, #16
    310e:	4013      	ands	r3, r2
    3110:	d010      	beq.n	3134 <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    3112:	697b      	ldr	r3, [r7, #20]
    3114:	2210      	movs	r2, #16
    3116:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    3118:	697b      	ldr	r3, [r7, #20]
    311a:	2210      	movs	r2, #16
    311c:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    311e:	2310      	movs	r3, #16
    3120:	18fb      	adds	r3, r7, r3
    3122:	881b      	ldrh	r3, [r3, #0]
    3124:	2210      	movs	r2, #16
    3126:	4013      	ands	r3, r2
    3128:	d004      	beq.n	3134 <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    312a:	69bb      	ldr	r3, [r7, #24]
    312c:	69db      	ldr	r3, [r3, #28]
    312e:	69ba      	ldr	r2, [r7, #24]
    3130:	0010      	movs	r0, r2
    3132:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    3134:	2312      	movs	r3, #18
    3136:	18fb      	adds	r3, r7, r3
    3138:	881b      	ldrh	r3, [r3, #0]
    313a:	2220      	movs	r2, #32
    313c:	4013      	ands	r3, r2
    313e:	d010      	beq.n	3162 <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    3140:	697b      	ldr	r3, [r7, #20]
    3142:	2220      	movs	r2, #32
    3144:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    3146:	697b      	ldr	r3, [r7, #20]
    3148:	2220      	movs	r2, #32
    314a:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    314c:	2310      	movs	r3, #16
    314e:	18fb      	adds	r3, r7, r3
    3150:	881b      	ldrh	r3, [r3, #0]
    3152:	2208      	movs	r2, #8
    3154:	4013      	ands	r3, r2
    3156:	d004      	beq.n	3162 <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    3158:	69bb      	ldr	r3, [r7, #24]
    315a:	699b      	ldr	r3, [r3, #24]
    315c:	69ba      	ldr	r2, [r7, #24]
    315e:	0010      	movs	r0, r2
    3160:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    3162:	2312      	movs	r3, #18
    3164:	18fb      	adds	r3, r7, r3
    3166:	881b      	ldrh	r3, [r3, #0]
    3168:	2208      	movs	r2, #8
    316a:	4013      	ands	r3, r2
    316c:	d010      	beq.n	3190 <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    316e:	697b      	ldr	r3, [r7, #20]
    3170:	2208      	movs	r2, #8
    3172:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    3174:	697b      	ldr	r3, [r7, #20]
    3176:	2208      	movs	r2, #8
    3178:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    317a:	2310      	movs	r3, #16
    317c:	18fb      	adds	r3, r7, r3
    317e:	881b      	ldrh	r3, [r3, #0]
    3180:	2220      	movs	r2, #32
    3182:	4013      	ands	r3, r2
    3184:	d004      	beq.n	3190 <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    3186:	69bb      	ldr	r3, [r7, #24]
    3188:	6a1b      	ldr	r3, [r3, #32]
    318a:	69ba      	ldr	r2, [r7, #24]
    318c:	0010      	movs	r0, r2
    318e:	4798      	blx	r3
		}
	}
#endif
}
    3190:	46c0      	nop			; (mov r8, r8)
    3192:	46bd      	mov	sp, r7
    3194:	b008      	add	sp, #32
    3196:	bd80      	pop	{r7, pc}

00003198 <system_gclk_gen_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_gen_get_config_defaults(
		struct system_gclk_gen_config *const config)
{
    3198:	b580      	push	{r7, lr}
    319a:	b082      	sub	sp, #8
    319c:	af00      	add	r7, sp, #0
    319e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    31a0:	687b      	ldr	r3, [r7, #4]
    31a2:	2201      	movs	r2, #1
    31a4:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    31a6:	687b      	ldr	r3, [r7, #4]
    31a8:	2200      	movs	r2, #0
    31aa:	705a      	strb	r2, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    31ac:	687b      	ldr	r3, [r7, #4]
    31ae:	2206      	movs	r2, #6
    31b0:	701a      	strb	r2, [r3, #0]
#endif
	config->run_in_standby     = false;
    31b2:	687b      	ldr	r3, [r7, #4]
    31b4:	2200      	movs	r2, #0
    31b6:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    31b8:	687b      	ldr	r3, [r7, #4]
    31ba:	2200      	movs	r2, #0
    31bc:	725a      	strb	r2, [r3, #9]
}
    31be:	46c0      	nop			; (mov r8, r8)
    31c0:	46bd      	mov	sp, r7
    31c2:	b002      	add	sp, #8
    31c4:	bd80      	pop	{r7, pc}
    31c6:	46c0      	nop			; (mov r8, r8)

000031c8 <system_clock_source_osc8m_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_osc8m_get_config_defaults(
		struct system_clock_source_osc8m_config *const config)
{
    31c8:	b580      	push	{r7, lr}
    31ca:	b082      	sub	sp, #8
    31cc:	af00      	add	r7, sp, #0
    31ce:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    31d0:	687b      	ldr	r3, [r7, #4]
    31d2:	2203      	movs	r2, #3
    31d4:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    31d6:	687b      	ldr	r3, [r7, #4]
    31d8:	2200      	movs	r2, #0
    31da:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    31dc:	687b      	ldr	r3, [r7, #4]
    31de:	2201      	movs	r2, #1
    31e0:	709a      	strb	r2, [r3, #2]
}
    31e2:	46c0      	nop			; (mov r8, r8)
    31e4:	46bd      	mov	sp, r7
    31e6:	b002      	add	sp, #8
    31e8:	bd80      	pop	{r7, pc}
    31ea:	46c0      	nop			; (mov r8, r8)

000031ec <system_cpu_clock_set_divider>:
 *
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
    31ec:	b580      	push	{r7, lr}
    31ee:	b082      	sub	sp, #8
    31f0:	af00      	add	r7, sp, #0
    31f2:	0002      	movs	r2, r0
    31f4:	1dfb      	adds	r3, r7, #7
    31f6:	701a      	strb	r2, [r3, #0]
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    31f8:	4a03      	ldr	r2, [pc, #12]	; (3208 <system_cpu_clock_set_divider+0x1c>)
    31fa:	1dfb      	adds	r3, r7, #7
    31fc:	781b      	ldrb	r3, [r3, #0]
    31fe:	7213      	strb	r3, [r2, #8]
}
    3200:	46c0      	nop			; (mov r8, r8)
    3202:	46bd      	mov	sp, r7
    3204:	b002      	add	sp, #8
    3206:	bd80      	pop	{r7, pc}
    3208:	40000400 	.word	0x40000400

0000320c <system_apb_clock_set_divider>:
 * \retval STATUS_OK               The APBx clock was set successfully
 */
static inline enum status_code system_apb_clock_set_divider(
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
    320c:	b580      	push	{r7, lr}
    320e:	b082      	sub	sp, #8
    3210:	af00      	add	r7, sp, #0
    3212:	0002      	movs	r2, r0
    3214:	1dfb      	adds	r3, r7, #7
    3216:	701a      	strb	r2, [r3, #0]
    3218:	1dbb      	adds	r3, r7, #6
    321a:	1c0a      	adds	r2, r1, #0
    321c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    321e:	1dfb      	adds	r3, r7, #7
    3220:	781b      	ldrb	r3, [r3, #0]
    3222:	2b01      	cmp	r3, #1
    3224:	d008      	beq.n	3238 <system_apb_clock_set_divider+0x2c>
    3226:	2b02      	cmp	r3, #2
    3228:	d00b      	beq.n	3242 <system_apb_clock_set_divider+0x36>
    322a:	2b00      	cmp	r3, #0
    322c:	d10e      	bne.n	324c <system_apb_clock_set_divider+0x40>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    322e:	4a0b      	ldr	r2, [pc, #44]	; (325c <system_apb_clock_set_divider+0x50>)
    3230:	1dbb      	adds	r3, r7, #6
    3232:	781b      	ldrb	r3, [r3, #0]
    3234:	7253      	strb	r3, [r2, #9]
			break;
    3236:	e00b      	b.n	3250 <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    3238:	4a08      	ldr	r2, [pc, #32]	; (325c <system_apb_clock_set_divider+0x50>)
    323a:	1dbb      	adds	r3, r7, #6
    323c:	781b      	ldrb	r3, [r3, #0]
    323e:	7293      	strb	r3, [r2, #10]
			break;
    3240:	e006      	b.n	3250 <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    3242:	4a06      	ldr	r2, [pc, #24]	; (325c <system_apb_clock_set_divider+0x50>)
    3244:	1dbb      	adds	r3, r7, #6
    3246:	781b      	ldrb	r3, [r3, #0]
    3248:	72d3      	strb	r3, [r2, #11]
			break;
    324a:	e001      	b.n	3250 <system_apb_clock_set_divider+0x44>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    324c:	2317      	movs	r3, #23
    324e:	e000      	b.n	3252 <system_apb_clock_set_divider+0x46>
	}

	return STATUS_OK;
    3250:	2300      	movs	r3, #0
}
    3252:	0018      	movs	r0, r3
    3254:	46bd      	mov	sp, r7
    3256:	b002      	add	sp, #8
    3258:	bd80      	pop	{r7, pc}
    325a:	46c0      	nop			; (mov r8, r8)
    325c:	40000400 	.word	0x40000400

00003260 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    3260:	b580      	push	{r7, lr}
    3262:	b082      	sub	sp, #8
    3264:	af00      	add	r7, sp, #0
    3266:	0002      	movs	r2, r0
    3268:	1dfb      	adds	r3, r7, #7
    326a:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    326c:	4a08      	ldr	r2, [pc, #32]	; (3290 <system_flash_set_waitstates+0x30>)
    326e:	1dfb      	adds	r3, r7, #7
    3270:	781b      	ldrb	r3, [r3, #0]
    3272:	210f      	movs	r1, #15
    3274:	400b      	ands	r3, r1
    3276:	b2d9      	uxtb	r1, r3
    3278:	6853      	ldr	r3, [r2, #4]
    327a:	200f      	movs	r0, #15
    327c:	4001      	ands	r1, r0
    327e:	0049      	lsls	r1, r1, #1
    3280:	201e      	movs	r0, #30
    3282:	4383      	bics	r3, r0
    3284:	430b      	orrs	r3, r1
    3286:	6053      	str	r3, [r2, #4]
}
    3288:	46c0      	nop			; (mov r8, r8)
    328a:	46bd      	mov	sp, r7
    328c:	b002      	add	sp, #8
    328e:	bd80      	pop	{r7, pc}
    3290:	41004000 	.word	0x41004000

00003294 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    3294:	b580      	push	{r7, lr}
    3296:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    3298:	46c0      	nop			; (mov r8, r8)
    329a:	4b04      	ldr	r3, [pc, #16]	; (32ac <_system_dfll_wait_for_sync+0x18>)
    329c:	68db      	ldr	r3, [r3, #12]
    329e:	2210      	movs	r2, #16
    32a0:	4013      	ands	r3, r2
    32a2:	d0fa      	beq.n	329a <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    32a4:	46c0      	nop			; (mov r8, r8)
    32a6:	46bd      	mov	sp, r7
    32a8:	bd80      	pop	{r7, pc}
    32aa:	46c0      	nop			; (mov r8, r8)
    32ac:	40000800 	.word	0x40000800

000032b0 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    32b0:	b580      	push	{r7, lr}
    32b2:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    32b4:	4b0c      	ldr	r3, [pc, #48]	; (32e8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    32b6:	2202      	movs	r2, #2
    32b8:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    32ba:	4b0c      	ldr	r3, [pc, #48]	; (32ec <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    32bc:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    32be:	4a0a      	ldr	r2, [pc, #40]	; (32e8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    32c0:	4b0b      	ldr	r3, [pc, #44]	; (32f0 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    32c2:	689b      	ldr	r3, [r3, #8]
    32c4:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    32c6:	4a08      	ldr	r2, [pc, #32]	; (32e8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    32c8:	4b09      	ldr	r3, [pc, #36]	; (32f0 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    32ca:	685b      	ldr	r3, [r3, #4]
    32cc:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    32ce:	4b06      	ldr	r3, [pc, #24]	; (32e8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    32d0:	2200      	movs	r2, #0
    32d2:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    32d4:	4b05      	ldr	r3, [pc, #20]	; (32ec <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    32d6:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    32d8:	4a03      	ldr	r2, [pc, #12]	; (32e8 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    32da:	4b05      	ldr	r3, [pc, #20]	; (32f0 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    32dc:	681b      	ldr	r3, [r3, #0]
    32de:	b29b      	uxth	r3, r3
    32e0:	8493      	strh	r3, [r2, #36]	; 0x24
}
    32e2:	46c0      	nop			; (mov r8, r8)
    32e4:	46bd      	mov	sp, r7
    32e6:	bd80      	pop	{r7, pc}
    32e8:	40000800 	.word	0x40000800
    32ec:	00003295 	.word	0x00003295
    32f0:	200000bc 	.word	0x200000bc

000032f4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    32f4:	b580      	push	{r7, lr}
    32f6:	b082      	sub	sp, #8
    32f8:	af00      	add	r7, sp, #0
    32fa:	0002      	movs	r2, r0
    32fc:	1dfb      	adds	r3, r7, #7
    32fe:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    3300:	1dfb      	adds	r3, r7, #7
    3302:	781b      	ldrb	r3, [r3, #0]
    3304:	2b08      	cmp	r3, #8
    3306:	d840      	bhi.n	338a <system_clock_source_get_hz+0x96>
    3308:	009a      	lsls	r2, r3, #2
    330a:	4b22      	ldr	r3, [pc, #136]	; (3394 <system_clock_source_get_hz+0xa0>)
    330c:	18d3      	adds	r3, r2, r3
    330e:	681b      	ldr	r3, [r3, #0]
    3310:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    3312:	4b21      	ldr	r3, [pc, #132]	; (3398 <system_clock_source_get_hz+0xa4>)
    3314:	691b      	ldr	r3, [r3, #16]
    3316:	e039      	b.n	338c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    3318:	4b20      	ldr	r3, [pc, #128]	; (339c <system_clock_source_get_hz+0xa8>)
    331a:	6a1b      	ldr	r3, [r3, #32]
    331c:	059b      	lsls	r3, r3, #22
    331e:	0f9b      	lsrs	r3, r3, #30
    3320:	b2db      	uxtb	r3, r3
    3322:	001a      	movs	r2, r3
    3324:	4b1e      	ldr	r3, [pc, #120]	; (33a0 <system_clock_source_get_hz+0xac>)
    3326:	40d3      	lsrs	r3, r2
    3328:	e030      	b.n	338c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    332a:	2380      	movs	r3, #128	; 0x80
    332c:	021b      	lsls	r3, r3, #8
    332e:	e02d      	b.n	338c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    3330:	2380      	movs	r3, #128	; 0x80
    3332:	021b      	lsls	r3, r3, #8
    3334:	e02a      	b.n	338c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    3336:	4b18      	ldr	r3, [pc, #96]	; (3398 <system_clock_source_get_hz+0xa4>)
    3338:	695b      	ldr	r3, [r3, #20]
    333a:	e027      	b.n	338c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    333c:	4b16      	ldr	r3, [pc, #88]	; (3398 <system_clock_source_get_hz+0xa4>)
    333e:	681b      	ldr	r3, [r3, #0]
    3340:	2202      	movs	r2, #2
    3342:	4013      	ands	r3, r2
    3344:	d101      	bne.n	334a <system_clock_source_get_hz+0x56>
			return 0;
    3346:	2300      	movs	r3, #0
    3348:	e020      	b.n	338c <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    334a:	4b16      	ldr	r3, [pc, #88]	; (33a4 <system_clock_source_get_hz+0xb0>)
    334c:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    334e:	4b12      	ldr	r3, [pc, #72]	; (3398 <system_clock_source_get_hz+0xa4>)
    3350:	681b      	ldr	r3, [r3, #0]
    3352:	2204      	movs	r2, #4
    3354:	4013      	ands	r3, r2
    3356:	d009      	beq.n	336c <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    3358:	2000      	movs	r0, #0
    335a:	4b13      	ldr	r3, [pc, #76]	; (33a8 <system_clock_source_get_hz+0xb4>)
    335c:	4798      	blx	r3
    335e:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    3360:	4b0d      	ldr	r3, [pc, #52]	; (3398 <system_clock_source_get_hz+0xa4>)
    3362:	689b      	ldr	r3, [r3, #8]
    3364:	041b      	lsls	r3, r3, #16
    3366:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    3368:	4353      	muls	r3, r2
    336a:	e00f      	b.n	338c <system_clock_source_get_hz+0x98>
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    336c:	4b0f      	ldr	r3, [pc, #60]	; (33ac <system_clock_source_get_hz+0xb8>)
    336e:	e00d      	b.n	338c <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    3370:	4a0a      	ldr	r2, [pc, #40]	; (339c <system_clock_source_get_hz+0xa8>)
    3372:	2350      	movs	r3, #80	; 0x50
    3374:	5cd3      	ldrb	r3, [r2, r3]
    3376:	b2db      	uxtb	r3, r3
    3378:	001a      	movs	r2, r3
    337a:	2304      	movs	r3, #4
    337c:	4013      	ands	r3, r2
    337e:	d101      	bne.n	3384 <system_clock_source_get_hz+0x90>
			return 0;
    3380:	2300      	movs	r3, #0
    3382:	e003      	b.n	338c <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
    3384:	4b04      	ldr	r3, [pc, #16]	; (3398 <system_clock_source_get_hz+0xa4>)
    3386:	68db      	ldr	r3, [r3, #12]
    3388:	e000      	b.n	338c <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
    338a:	2300      	movs	r3, #0
	}
}
    338c:	0018      	movs	r0, r3
    338e:	46bd      	mov	sp, r7
    3390:	b002      	add	sp, #8
    3392:	bd80      	pop	{r7, pc}
    3394:	00005be8 	.word	0x00005be8
    3398:	200000bc 	.word	0x200000bc
    339c:	40000800 	.word	0x40000800
    33a0:	007a1200 	.word	0x007a1200
    33a4:	00003295 	.word	0x00003295
    33a8:	00003a31 	.word	0x00003a31
    33ac:	02dc6c00 	.word	0x02dc6c00

000033b0 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    33b0:	b580      	push	{r7, lr}
    33b2:	b084      	sub	sp, #16
    33b4:	af00      	add	r7, sp, #0
    33b6:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    33b8:	4b1a      	ldr	r3, [pc, #104]	; (3424 <system_clock_source_osc8m_set_config+0x74>)
    33ba:	6a1b      	ldr	r3, [r3, #32]
    33bc:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    33be:	687b      	ldr	r3, [r7, #4]
    33c0:	781b      	ldrb	r3, [r3, #0]
    33c2:	1c1a      	adds	r2, r3, #0
    33c4:	2303      	movs	r3, #3
    33c6:	4013      	ands	r3, r2
    33c8:	b2da      	uxtb	r2, r3
    33ca:	230d      	movs	r3, #13
    33cc:	18fb      	adds	r3, r7, r3
    33ce:	2103      	movs	r1, #3
    33d0:	400a      	ands	r2, r1
    33d2:	0010      	movs	r0, r2
    33d4:	781a      	ldrb	r2, [r3, #0]
    33d6:	2103      	movs	r1, #3
    33d8:	438a      	bics	r2, r1
    33da:	1c11      	adds	r1, r2, #0
    33dc:	1c02      	adds	r2, r0, #0
    33de:	430a      	orrs	r2, r1
    33e0:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    33e2:	687b      	ldr	r3, [r7, #4]
    33e4:	789a      	ldrb	r2, [r3, #2]
    33e6:	230c      	movs	r3, #12
    33e8:	18fb      	adds	r3, r7, r3
    33ea:	01d0      	lsls	r0, r2, #7
    33ec:	781a      	ldrb	r2, [r3, #0]
    33ee:	217f      	movs	r1, #127	; 0x7f
    33f0:	400a      	ands	r2, r1
    33f2:	1c11      	adds	r1, r2, #0
    33f4:	1c02      	adds	r2, r0, #0
    33f6:	430a      	orrs	r2, r1
    33f8:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    33fa:	687b      	ldr	r3, [r7, #4]
    33fc:	785a      	ldrb	r2, [r3, #1]
    33fe:	230c      	movs	r3, #12
    3400:	18fb      	adds	r3, r7, r3
    3402:	2101      	movs	r1, #1
    3404:	400a      	ands	r2, r1
    3406:	0190      	lsls	r0, r2, #6
    3408:	781a      	ldrb	r2, [r3, #0]
    340a:	2140      	movs	r1, #64	; 0x40
    340c:	438a      	bics	r2, r1
    340e:	1c11      	adds	r1, r2, #0
    3410:	1c02      	adds	r2, r0, #0
    3412:	430a      	orrs	r2, r1
    3414:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    3416:	4b03      	ldr	r3, [pc, #12]	; (3424 <system_clock_source_osc8m_set_config+0x74>)
    3418:	68fa      	ldr	r2, [r7, #12]
    341a:	621a      	str	r2, [r3, #32]
}
    341c:	46c0      	nop			; (mov r8, r8)
    341e:	46bd      	mov	sp, r7
    3420:	b004      	add	sp, #16
    3422:	bd80      	pop	{r7, pc}
    3424:	40000800 	.word	0x40000800

00003428 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    3428:	b580      	push	{r7, lr}
    342a:	b082      	sub	sp, #8
    342c:	af00      	add	r7, sp, #0
    342e:	0002      	movs	r2, r0
    3430:	1dfb      	adds	r3, r7, #7
    3432:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    3434:	1dfb      	adds	r3, r7, #7
    3436:	781b      	ldrb	r3, [r3, #0]
    3438:	2b08      	cmp	r3, #8
    343a:	d83b      	bhi.n	34b4 <system_clock_source_enable+0x8c>
    343c:	009a      	lsls	r2, r3, #2
    343e:	4b21      	ldr	r3, [pc, #132]	; (34c4 <system_clock_source_enable+0x9c>)
    3440:	18d3      	adds	r3, r2, r3
    3442:	681b      	ldr	r3, [r3, #0]
    3444:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    3446:	4b20      	ldr	r3, [pc, #128]	; (34c8 <system_clock_source_enable+0xa0>)
    3448:	4a1f      	ldr	r2, [pc, #124]	; (34c8 <system_clock_source_enable+0xa0>)
    344a:	6a12      	ldr	r2, [r2, #32]
    344c:	2102      	movs	r1, #2
    344e:	430a      	orrs	r2, r1
    3450:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    3452:	2300      	movs	r3, #0
    3454:	e031      	b.n	34ba <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    3456:	4b1c      	ldr	r3, [pc, #112]	; (34c8 <system_clock_source_enable+0xa0>)
    3458:	4a1b      	ldr	r2, [pc, #108]	; (34c8 <system_clock_source_enable+0xa0>)
    345a:	6992      	ldr	r2, [r2, #24]
    345c:	2102      	movs	r1, #2
    345e:	430a      	orrs	r2, r1
    3460:	619a      	str	r2, [r3, #24]
		break;
    3462:	e029      	b.n	34b8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    3464:	4a18      	ldr	r2, [pc, #96]	; (34c8 <system_clock_source_enable+0xa0>)
    3466:	4b18      	ldr	r3, [pc, #96]	; (34c8 <system_clock_source_enable+0xa0>)
    3468:	8a1b      	ldrh	r3, [r3, #16]
    346a:	b29b      	uxth	r3, r3
    346c:	2102      	movs	r1, #2
    346e:	430b      	orrs	r3, r1
    3470:	b29b      	uxth	r3, r3
    3472:	8213      	strh	r3, [r2, #16]
		break;
    3474:	e020      	b.n	34b8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    3476:	4a14      	ldr	r2, [pc, #80]	; (34c8 <system_clock_source_enable+0xa0>)
    3478:	4b13      	ldr	r3, [pc, #76]	; (34c8 <system_clock_source_enable+0xa0>)
    347a:	8a9b      	ldrh	r3, [r3, #20]
    347c:	b29b      	uxth	r3, r3
    347e:	2102      	movs	r1, #2
    3480:	430b      	orrs	r3, r1
    3482:	b29b      	uxth	r3, r3
    3484:	8293      	strh	r3, [r2, #20]
		break;
    3486:	e017      	b.n	34b8 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    3488:	4b10      	ldr	r3, [pc, #64]	; (34cc <system_clock_source_enable+0xa4>)
    348a:	681b      	ldr	r3, [r3, #0]
    348c:	2202      	movs	r2, #2
    348e:	431a      	orrs	r2, r3
    3490:	4b0e      	ldr	r3, [pc, #56]	; (34cc <system_clock_source_enable+0xa4>)
    3492:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    3494:	4b0e      	ldr	r3, [pc, #56]	; (34d0 <system_clock_source_enable+0xa8>)
    3496:	4798      	blx	r3
		break;
    3498:	e00e      	b.n	34b8 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    349a:	4a0b      	ldr	r2, [pc, #44]	; (34c8 <system_clock_source_enable+0xa0>)
    349c:	490a      	ldr	r1, [pc, #40]	; (34c8 <system_clock_source_enable+0xa0>)
    349e:	2344      	movs	r3, #68	; 0x44
    34a0:	5ccb      	ldrb	r3, [r1, r3]
    34a2:	b2db      	uxtb	r3, r3
    34a4:	2102      	movs	r1, #2
    34a6:	430b      	orrs	r3, r1
    34a8:	b2d9      	uxtb	r1, r3
    34aa:	2344      	movs	r3, #68	; 0x44
    34ac:	54d1      	strb	r1, [r2, r3]
		break;
    34ae:	e003      	b.n	34b8 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    34b0:	2300      	movs	r3, #0
    34b2:	e002      	b.n	34ba <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    34b4:	2317      	movs	r3, #23
    34b6:	e000      	b.n	34ba <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    34b8:	2300      	movs	r3, #0
}
    34ba:	0018      	movs	r0, r3
    34bc:	46bd      	mov	sp, r7
    34be:	b002      	add	sp, #8
    34c0:	bd80      	pop	{r7, pc}
    34c2:	46c0      	nop			; (mov r8, r8)
    34c4:	00005c0c 	.word	0x00005c0c
    34c8:	40000800 	.word	0x40000800
    34cc:	200000bc 	.word	0x200000bc
    34d0:	000032b1 	.word	0x000032b1

000034d4 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    34d4:	b580      	push	{r7, lr}
    34d6:	b082      	sub	sp, #8
    34d8:	af00      	add	r7, sp, #0
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    34da:	003b      	movs	r3, r7
    34dc:	2201      	movs	r2, #1
    34de:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    34e0:	2300      	movs	r3, #0
    34e2:	607b      	str	r3, [r7, #4]
    34e4:	e009      	b.n	34fa <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    34e6:	687b      	ldr	r3, [r7, #4]
    34e8:	b2db      	uxtb	r3, r3
    34ea:	003a      	movs	r2, r7
    34ec:	0011      	movs	r1, r2
    34ee:	0018      	movs	r0, r3
    34f0:	4b05      	ldr	r3, [pc, #20]	; (3508 <_switch_peripheral_gclk+0x34>)
    34f2:	4798      	blx	r3
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    34f4:	687b      	ldr	r3, [r7, #4]
    34f6:	3301      	adds	r3, #1
    34f8:	607b      	str	r3, [r7, #4]
    34fa:	687b      	ldr	r3, [r7, #4]
    34fc:	2b24      	cmp	r3, #36	; 0x24
    34fe:	d9f2      	bls.n	34e6 <_switch_peripheral_gclk+0x12>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
	}
}
    3500:	46c0      	nop			; (mov r8, r8)
    3502:	46bd      	mov	sp, r7
    3504:	b002      	add	sp, #8
    3506:	bd80      	pop	{r7, pc}
    3508:	0000390d 	.word	0x0000390d

0000350c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    350c:	b580      	push	{r7, lr}
    350e:	b0a0      	sub	sp, #128	; 0x80
    3510:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    3512:	4b27      	ldr	r3, [pc, #156]	; (35b0 <system_clock_init+0xa4>)
    3514:	22c2      	movs	r2, #194	; 0xc2
    3516:	00d2      	lsls	r2, r2, #3
    3518:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    351a:	2000      	movs	r0, #0
    351c:	4b25      	ldr	r3, [pc, #148]	; (35b4 <system_clock_init+0xa8>)
    351e:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    3520:	4b25      	ldr	r3, [pc, #148]	; (35b8 <system_clock_init+0xac>)
    3522:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    3524:	237c      	movs	r3, #124	; 0x7c
    3526:	18fb      	adds	r3, r7, r3
    3528:	0018      	movs	r0, r3
    352a:	4b24      	ldr	r3, [pc, #144]	; (35bc <system_clock_init+0xb0>)
    352c:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    352e:	237c      	movs	r3, #124	; 0x7c
    3530:	18fb      	adds	r3, r7, r3
    3532:	2200      	movs	r2, #0
    3534:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    3536:	237c      	movs	r3, #124	; 0x7c
    3538:	18fb      	adds	r3, r7, r3
    353a:	2201      	movs	r2, #1
    353c:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    353e:	237c      	movs	r3, #124	; 0x7c
    3540:	18fb      	adds	r3, r7, r3
    3542:	2200      	movs	r2, #0
    3544:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    3546:	237c      	movs	r3, #124	; 0x7c
    3548:	18fb      	adds	r3, r7, r3
    354a:	0018      	movs	r0, r3
    354c:	4b1c      	ldr	r3, [pc, #112]	; (35c0 <system_clock_init+0xb4>)
    354e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    3550:	2006      	movs	r0, #6
    3552:	4b1c      	ldr	r3, [pc, #112]	; (35c4 <system_clock_init+0xb8>)
    3554:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    3556:	4b1c      	ldr	r3, [pc, #112]	; (35c8 <system_clock_init+0xbc>)
    3558:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    355a:	2000      	movs	r0, #0
    355c:	4b1b      	ldr	r3, [pc, #108]	; (35cc <system_clock_init+0xc0>)
    355e:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    3560:	2100      	movs	r1, #0
    3562:	2000      	movs	r0, #0
    3564:	4b1a      	ldr	r3, [pc, #104]	; (35d0 <system_clock_init+0xc4>)
    3566:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    3568:	2100      	movs	r1, #0
    356a:	2001      	movs	r0, #1
    356c:	4b18      	ldr	r3, [pc, #96]	; (35d0 <system_clock_init+0xc4>)
    356e:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    3570:	2100      	movs	r1, #0
    3572:	2002      	movs	r0, #2
    3574:	4b16      	ldr	r3, [pc, #88]	; (35d0 <system_clock_init+0xc4>)
    3576:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    3578:	1d3b      	adds	r3, r7, #4
    357a:	0018      	movs	r0, r3
    357c:	4b15      	ldr	r3, [pc, #84]	; (35d4 <system_clock_init+0xc8>)
    357e:	4798      	blx	r3
    3580:	1d3b      	adds	r3, r7, #4
    3582:	2206      	movs	r2, #6
    3584:	701a      	strb	r2, [r3, #0]
    3586:	1d3b      	adds	r3, r7, #4
    3588:	2201      	movs	r2, #1
    358a:	605a      	str	r2, [r3, #4]
    358c:	1d3b      	adds	r3, r7, #4
    358e:	2200      	movs	r2, #0
    3590:	721a      	strb	r2, [r3, #8]
    3592:	1d3b      	adds	r3, r7, #4
    3594:	2200      	movs	r2, #0
    3596:	725a      	strb	r2, [r3, #9]
    3598:	1d3b      	adds	r3, r7, #4
    359a:	0019      	movs	r1, r3
    359c:	2000      	movs	r0, #0
    359e:	4b0e      	ldr	r3, [pc, #56]	; (35d8 <system_clock_init+0xcc>)
    35a0:	4798      	blx	r3
    35a2:	2000      	movs	r0, #0
    35a4:	4b0d      	ldr	r3, [pc, #52]	; (35dc <system_clock_init+0xd0>)
    35a6:	4798      	blx	r3
#endif
}
    35a8:	46c0      	nop			; (mov r8, r8)
    35aa:	46bd      	mov	sp, r7
    35ac:	b020      	add	sp, #128	; 0x80
    35ae:	bd80      	pop	{r7, pc}
    35b0:	40000800 	.word	0x40000800
    35b4:	00003261 	.word	0x00003261
    35b8:	000034d5 	.word	0x000034d5
    35bc:	000031c9 	.word	0x000031c9
    35c0:	000033b1 	.word	0x000033b1
    35c4:	00003429 	.word	0x00003429
    35c8:	00003685 	.word	0x00003685
    35cc:	000031ed 	.word	0x000031ed
    35d0:	0000320d 	.word	0x0000320d
    35d4:	00003199 	.word	0x00003199
    35d8:	000036b5 	.word	0x000036b5
    35dc:	000037d9 	.word	0x000037d9

000035e0 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    35e0:	b580      	push	{r7, lr}
    35e2:	b082      	sub	sp, #8
    35e4:	af00      	add	r7, sp, #0
    35e6:	0002      	movs	r2, r0
    35e8:	6039      	str	r1, [r7, #0]
    35ea:	1dfb      	adds	r3, r7, #7
    35ec:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    35ee:	1dfb      	adds	r3, r7, #7
    35f0:	781b      	ldrb	r3, [r3, #0]
    35f2:	2b01      	cmp	r3, #1
    35f4:	d00a      	beq.n	360c <system_apb_clock_set_mask+0x2c>
    35f6:	2b02      	cmp	r3, #2
    35f8:	d00f      	beq.n	361a <system_apb_clock_set_mask+0x3a>
    35fa:	2b00      	cmp	r3, #0
    35fc:	d114      	bne.n	3628 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    35fe:	4b0e      	ldr	r3, [pc, #56]	; (3638 <system_apb_clock_set_mask+0x58>)
    3600:	4a0d      	ldr	r2, [pc, #52]	; (3638 <system_apb_clock_set_mask+0x58>)
    3602:	6991      	ldr	r1, [r2, #24]
    3604:	683a      	ldr	r2, [r7, #0]
    3606:	430a      	orrs	r2, r1
    3608:	619a      	str	r2, [r3, #24]
			break;
    360a:	e00f      	b.n	362c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    360c:	4b0a      	ldr	r3, [pc, #40]	; (3638 <system_apb_clock_set_mask+0x58>)
    360e:	4a0a      	ldr	r2, [pc, #40]	; (3638 <system_apb_clock_set_mask+0x58>)
    3610:	69d1      	ldr	r1, [r2, #28]
    3612:	683a      	ldr	r2, [r7, #0]
    3614:	430a      	orrs	r2, r1
    3616:	61da      	str	r2, [r3, #28]
			break;
    3618:	e008      	b.n	362c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    361a:	4b07      	ldr	r3, [pc, #28]	; (3638 <system_apb_clock_set_mask+0x58>)
    361c:	4a06      	ldr	r2, [pc, #24]	; (3638 <system_apb_clock_set_mask+0x58>)
    361e:	6a11      	ldr	r1, [r2, #32]
    3620:	683a      	ldr	r2, [r7, #0]
    3622:	430a      	orrs	r2, r1
    3624:	621a      	str	r2, [r3, #32]
			break;
    3626:	e001      	b.n	362c <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    3628:	2317      	movs	r3, #23
    362a:	e000      	b.n	362e <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    362c:	2300      	movs	r3, #0
}
    362e:	0018      	movs	r0, r3
    3630:	46bd      	mov	sp, r7
    3632:	b002      	add	sp, #8
    3634:	bd80      	pop	{r7, pc}
    3636:	46c0      	nop			; (mov r8, r8)
    3638:	40000400 	.word	0x40000400

0000363c <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
    363c:	b580      	push	{r7, lr}
    363e:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    3640:	4b02      	ldr	r3, [pc, #8]	; (364c <system_interrupt_enter_critical_section+0x10>)
    3642:	4798      	blx	r3
}
    3644:	46c0      	nop			; (mov r8, r8)
    3646:	46bd      	mov	sp, r7
    3648:	bd80      	pop	{r7, pc}
    364a:	46c0      	nop			; (mov r8, r8)
    364c:	0000081d 	.word	0x0000081d

00003650 <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
    3650:	b580      	push	{r7, lr}
    3652:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    3654:	4b02      	ldr	r3, [pc, #8]	; (3660 <system_interrupt_leave_critical_section+0x10>)
    3656:	4798      	blx	r3
}
    3658:	46c0      	nop			; (mov r8, r8)
    365a:	46bd      	mov	sp, r7
    365c:	bd80      	pop	{r7, pc}
    365e:	46c0      	nop			; (mov r8, r8)
    3660:	00000871 	.word	0x00000871

00003664 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    3664:	b580      	push	{r7, lr}
    3666:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3668:	4b05      	ldr	r3, [pc, #20]	; (3680 <system_gclk_is_syncing+0x1c>)
    366a:	785b      	ldrb	r3, [r3, #1]
    366c:	b2db      	uxtb	r3, r3
    366e:	b25b      	sxtb	r3, r3
    3670:	2b00      	cmp	r3, #0
    3672:	da01      	bge.n	3678 <system_gclk_is_syncing+0x14>
		return true;
    3674:	2301      	movs	r3, #1
    3676:	e000      	b.n	367a <system_gclk_is_syncing+0x16>
	}

	return false;
    3678:	2300      	movs	r3, #0
}
    367a:	0018      	movs	r0, r3
    367c:	46bd      	mov	sp, r7
    367e:	bd80      	pop	{r7, pc}
    3680:	40000c00 	.word	0x40000c00

00003684 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    3684:	b580      	push	{r7, lr}
    3686:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    3688:	2108      	movs	r1, #8
    368a:	2000      	movs	r0, #0
    368c:	4b07      	ldr	r3, [pc, #28]	; (36ac <system_gclk_init+0x28>)
    368e:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    3690:	4b07      	ldr	r3, [pc, #28]	; (36b0 <system_gclk_init+0x2c>)
    3692:	2201      	movs	r2, #1
    3694:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    3696:	46c0      	nop			; (mov r8, r8)
    3698:	4b05      	ldr	r3, [pc, #20]	; (36b0 <system_gclk_init+0x2c>)
    369a:	781b      	ldrb	r3, [r3, #0]
    369c:	b2db      	uxtb	r3, r3
    369e:	001a      	movs	r2, r3
    36a0:	2301      	movs	r3, #1
    36a2:	4013      	ands	r3, r2
    36a4:	d1f8      	bne.n	3698 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    36a6:	46c0      	nop			; (mov r8, r8)
    36a8:	46bd      	mov	sp, r7
    36aa:	bd80      	pop	{r7, pc}
    36ac:	000035e1 	.word	0x000035e1
    36b0:	40000c00 	.word	0x40000c00

000036b4 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    36b4:	b580      	push	{r7, lr}
    36b6:	b086      	sub	sp, #24
    36b8:	af00      	add	r7, sp, #0
    36ba:	0002      	movs	r2, r0
    36bc:	6039      	str	r1, [r7, #0]
    36be:	1dfb      	adds	r3, r7, #7
    36c0:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    36c2:	1dfb      	adds	r3, r7, #7
    36c4:	781b      	ldrb	r3, [r3, #0]
    36c6:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    36c8:	1dfb      	adds	r3, r7, #7
    36ca:	781b      	ldrb	r3, [r3, #0]
    36cc:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    36ce:	683b      	ldr	r3, [r7, #0]
    36d0:	781b      	ldrb	r3, [r3, #0]
    36d2:	021b      	lsls	r3, r3, #8
    36d4:	001a      	movs	r2, r3
    36d6:	697b      	ldr	r3, [r7, #20]
    36d8:	4313      	orrs	r3, r2
    36da:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    36dc:	683b      	ldr	r3, [r7, #0]
    36de:	785b      	ldrb	r3, [r3, #1]
    36e0:	2b00      	cmp	r3, #0
    36e2:	d004      	beq.n	36ee <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    36e4:	697b      	ldr	r3, [r7, #20]
    36e6:	2280      	movs	r2, #128	; 0x80
    36e8:	02d2      	lsls	r2, r2, #11
    36ea:	4313      	orrs	r3, r2
    36ec:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    36ee:	683b      	ldr	r3, [r7, #0]
    36f0:	7a5b      	ldrb	r3, [r3, #9]
    36f2:	2b00      	cmp	r3, #0
    36f4:	d004      	beq.n	3700 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    36f6:	697b      	ldr	r3, [r7, #20]
    36f8:	2280      	movs	r2, #128	; 0x80
    36fa:	0312      	lsls	r2, r2, #12
    36fc:	4313      	orrs	r3, r2
    36fe:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    3700:	683b      	ldr	r3, [r7, #0]
    3702:	685b      	ldr	r3, [r3, #4]
    3704:	2b01      	cmp	r3, #1
    3706:	d92c      	bls.n	3762 <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    3708:	683b      	ldr	r3, [r7, #0]
    370a:	685a      	ldr	r2, [r3, #4]
    370c:	683b      	ldr	r3, [r7, #0]
    370e:	685b      	ldr	r3, [r3, #4]
    3710:	3b01      	subs	r3, #1
    3712:	4013      	ands	r3, r2
    3714:	d11a      	bne.n	374c <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    3716:	2300      	movs	r3, #0
    3718:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    371a:	2302      	movs	r3, #2
    371c:	60bb      	str	r3, [r7, #8]
    371e:	e005      	b.n	372c <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    3720:	68fb      	ldr	r3, [r7, #12]
    3722:	3301      	adds	r3, #1
    3724:	60fb      	str	r3, [r7, #12]

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    3726:	68bb      	ldr	r3, [r7, #8]
    3728:	005b      	lsls	r3, r3, #1
    372a:	60bb      	str	r3, [r7, #8]
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    372c:	683b      	ldr	r3, [r7, #0]
    372e:	685a      	ldr	r2, [r3, #4]
    3730:	68bb      	ldr	r3, [r7, #8]
    3732:	429a      	cmp	r2, r3
    3734:	d8f4      	bhi.n	3720 <system_gclk_gen_set_config+0x6c>
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    3736:	68fb      	ldr	r3, [r7, #12]
    3738:	021b      	lsls	r3, r3, #8
    373a:	693a      	ldr	r2, [r7, #16]
    373c:	4313      	orrs	r3, r2
    373e:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    3740:	697b      	ldr	r3, [r7, #20]
    3742:	2280      	movs	r2, #128	; 0x80
    3744:	0352      	lsls	r2, r2, #13
    3746:	4313      	orrs	r3, r2
    3748:	617b      	str	r3, [r7, #20]
    374a:	e00a      	b.n	3762 <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    374c:	683b      	ldr	r3, [r7, #0]
    374e:	685b      	ldr	r3, [r3, #4]
    3750:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    3752:	693a      	ldr	r2, [r7, #16]
    3754:	4313      	orrs	r3, r2
    3756:	613b      	str	r3, [r7, #16]
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    3758:	697b      	ldr	r3, [r7, #20]
    375a:	2280      	movs	r2, #128	; 0x80
    375c:	0292      	lsls	r2, r2, #10
    375e:	4313      	orrs	r3, r2
    3760:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    3762:	683b      	ldr	r3, [r7, #0]
    3764:	7a1b      	ldrb	r3, [r3, #8]
    3766:	2b00      	cmp	r3, #0
    3768:	d004      	beq.n	3774 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    376a:	697b      	ldr	r3, [r7, #20]
    376c:	2280      	movs	r2, #128	; 0x80
    376e:	0392      	lsls	r2, r2, #14
    3770:	4313      	orrs	r3, r2
    3772:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    3774:	46c0      	nop			; (mov r8, r8)
    3776:	4b13      	ldr	r3, [pc, #76]	; (37c4 <system_gclk_gen_set_config+0x110>)
    3778:	4798      	blx	r3
    377a:	1e03      	subs	r3, r0, #0
    377c:	d1fb      	bne.n	3776 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    377e:	4b12      	ldr	r3, [pc, #72]	; (37c8 <system_gclk_gen_set_config+0x114>)
    3780:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    3782:	4a12      	ldr	r2, [pc, #72]	; (37cc <system_gclk_gen_set_config+0x118>)
    3784:	1dfb      	adds	r3, r7, #7
    3786:	781b      	ldrb	r3, [r3, #0]
    3788:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    378a:	46c0      	nop			; (mov r8, r8)
    378c:	4b0d      	ldr	r3, [pc, #52]	; (37c4 <system_gclk_gen_set_config+0x110>)
    378e:	4798      	blx	r3
    3790:	1e03      	subs	r3, r0, #0
    3792:	d1fb      	bne.n	378c <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    3794:	4b0e      	ldr	r3, [pc, #56]	; (37d0 <system_gclk_gen_set_config+0x11c>)
    3796:	693a      	ldr	r2, [r7, #16]
    3798:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    379a:	46c0      	nop			; (mov r8, r8)
    379c:	4b09      	ldr	r3, [pc, #36]	; (37c4 <system_gclk_gen_set_config+0x110>)
    379e:	4798      	blx	r3
    37a0:	1e03      	subs	r3, r0, #0
    37a2:	d1fb      	bne.n	379c <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    37a4:	4b0a      	ldr	r3, [pc, #40]	; (37d0 <system_gclk_gen_set_config+0x11c>)
    37a6:	4a0a      	ldr	r2, [pc, #40]	; (37d0 <system_gclk_gen_set_config+0x11c>)
    37a8:	6851      	ldr	r1, [r2, #4]
    37aa:	2280      	movs	r2, #128	; 0x80
    37ac:	0252      	lsls	r2, r2, #9
    37ae:	4011      	ands	r1, r2
    37b0:	697a      	ldr	r2, [r7, #20]
    37b2:	430a      	orrs	r2, r1
    37b4:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    37b6:	4b07      	ldr	r3, [pc, #28]	; (37d4 <system_gclk_gen_set_config+0x120>)
    37b8:	4798      	blx	r3
}
    37ba:	46c0      	nop			; (mov r8, r8)
    37bc:	46bd      	mov	sp, r7
    37be:	b006      	add	sp, #24
    37c0:	bd80      	pop	{r7, pc}
    37c2:	46c0      	nop			; (mov r8, r8)
    37c4:	00003665 	.word	0x00003665
    37c8:	0000363d 	.word	0x0000363d
    37cc:	40000c08 	.word	0x40000c08
    37d0:	40000c00 	.word	0x40000c00
    37d4:	00003651 	.word	0x00003651

000037d8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    37d8:	b580      	push	{r7, lr}
    37da:	b082      	sub	sp, #8
    37dc:	af00      	add	r7, sp, #0
    37de:	0002      	movs	r2, r0
    37e0:	1dfb      	adds	r3, r7, #7
    37e2:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    37e4:	46c0      	nop			; (mov r8, r8)
    37e6:	4b0e      	ldr	r3, [pc, #56]	; (3820 <system_gclk_gen_enable+0x48>)
    37e8:	4798      	blx	r3
    37ea:	1e03      	subs	r3, r0, #0
    37ec:	d1fb      	bne.n	37e6 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    37ee:	4b0d      	ldr	r3, [pc, #52]	; (3824 <system_gclk_gen_enable+0x4c>)
    37f0:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    37f2:	4a0d      	ldr	r2, [pc, #52]	; (3828 <system_gclk_gen_enable+0x50>)
    37f4:	1dfb      	adds	r3, r7, #7
    37f6:	781b      	ldrb	r3, [r3, #0]
    37f8:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    37fa:	46c0      	nop			; (mov r8, r8)
    37fc:	4b08      	ldr	r3, [pc, #32]	; (3820 <system_gclk_gen_enable+0x48>)
    37fe:	4798      	blx	r3
    3800:	1e03      	subs	r3, r0, #0
    3802:	d1fb      	bne.n	37fc <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    3804:	4b09      	ldr	r3, [pc, #36]	; (382c <system_gclk_gen_enable+0x54>)
    3806:	4a09      	ldr	r2, [pc, #36]	; (382c <system_gclk_gen_enable+0x54>)
    3808:	6852      	ldr	r2, [r2, #4]
    380a:	2180      	movs	r1, #128	; 0x80
    380c:	0249      	lsls	r1, r1, #9
    380e:	430a      	orrs	r2, r1
    3810:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    3812:	4b07      	ldr	r3, [pc, #28]	; (3830 <system_gclk_gen_enable+0x58>)
    3814:	4798      	blx	r3
}
    3816:	46c0      	nop			; (mov r8, r8)
    3818:	46bd      	mov	sp, r7
    381a:	b002      	add	sp, #8
    381c:	bd80      	pop	{r7, pc}
    381e:	46c0      	nop			; (mov r8, r8)
    3820:	00003665 	.word	0x00003665
    3824:	0000363d 	.word	0x0000363d
    3828:	40000c04 	.word	0x40000c04
    382c:	40000c00 	.word	0x40000c00
    3830:	00003651 	.word	0x00003651

00003834 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    3834:	b580      	push	{r7, lr}
    3836:	b086      	sub	sp, #24
    3838:	af00      	add	r7, sp, #0
    383a:	0002      	movs	r2, r0
    383c:	1dfb      	adds	r3, r7, #7
    383e:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    3840:	46c0      	nop			; (mov r8, r8)
    3842:	4b2a      	ldr	r3, [pc, #168]	; (38ec <system_gclk_gen_get_hz+0xb8>)
    3844:	4798      	blx	r3
    3846:	1e03      	subs	r3, r0, #0
    3848:	d1fb      	bne.n	3842 <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    384a:	4b29      	ldr	r3, [pc, #164]	; (38f0 <system_gclk_gen_get_hz+0xbc>)
    384c:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    384e:	4a29      	ldr	r2, [pc, #164]	; (38f4 <system_gclk_gen_get_hz+0xc0>)
    3850:	1dfb      	adds	r3, r7, #7
    3852:	781b      	ldrb	r3, [r3, #0]
    3854:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    3856:	46c0      	nop			; (mov r8, r8)
    3858:	4b24      	ldr	r3, [pc, #144]	; (38ec <system_gclk_gen_get_hz+0xb8>)
    385a:	4798      	blx	r3
    385c:	1e03      	subs	r3, r0, #0
    385e:	d1fb      	bne.n	3858 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    3860:	4b25      	ldr	r3, [pc, #148]	; (38f8 <system_gclk_gen_get_hz+0xc4>)
    3862:	685b      	ldr	r3, [r3, #4]
    3864:	04db      	lsls	r3, r3, #19
    3866:	0edb      	lsrs	r3, r3, #27
    3868:	b2db      	uxtb	r3, r3
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    386a:	0018      	movs	r0, r3
    386c:	4b23      	ldr	r3, [pc, #140]	; (38fc <system_gclk_gen_get_hz+0xc8>)
    386e:	4798      	blx	r3
    3870:	0003      	movs	r3, r0
    3872:	617b      	str	r3, [r7, #20]
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3874:	4a1f      	ldr	r2, [pc, #124]	; (38f4 <system_gclk_gen_get_hz+0xc0>)
    3876:	1dfb      	adds	r3, r7, #7
    3878:	781b      	ldrb	r3, [r3, #0]
    387a:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    387c:	4b1e      	ldr	r3, [pc, #120]	; (38f8 <system_gclk_gen_get_hz+0xc4>)
    387e:	685b      	ldr	r3, [r3, #4]
    3880:	02db      	lsls	r3, r3, #11
    3882:	0fdb      	lsrs	r3, r3, #31
    3884:	b2da      	uxtb	r2, r3
    3886:	2313      	movs	r3, #19
    3888:	18fb      	adds	r3, r7, r3
    388a:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    388c:	4a1c      	ldr	r2, [pc, #112]	; (3900 <system_gclk_gen_get_hz+0xcc>)
    388e:	1dfb      	adds	r3, r7, #7
    3890:	781b      	ldrb	r3, [r3, #0]
    3892:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    3894:	46c0      	nop			; (mov r8, r8)
    3896:	4b15      	ldr	r3, [pc, #84]	; (38ec <system_gclk_gen_get_hz+0xb8>)
    3898:	4798      	blx	r3
    389a:	1e03      	subs	r3, r0, #0
    389c:	d1fb      	bne.n	3896 <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    389e:	4b16      	ldr	r3, [pc, #88]	; (38f8 <system_gclk_gen_get_hz+0xc4>)
    38a0:	689b      	ldr	r3, [r3, #8]
    38a2:	021b      	lsls	r3, r3, #8
    38a4:	0c1b      	lsrs	r3, r3, #16
    38a6:	b29b      	uxth	r3, r3
    38a8:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    38aa:	4b16      	ldr	r3, [pc, #88]	; (3904 <system_gclk_gen_get_hz+0xd0>)
    38ac:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    38ae:	2313      	movs	r3, #19
    38b0:	18fb      	adds	r3, r7, r3
    38b2:	781b      	ldrb	r3, [r3, #0]
    38b4:	2b00      	cmp	r3, #0
    38b6:	d109      	bne.n	38cc <system_gclk_gen_get_hz+0x98>
    38b8:	68fb      	ldr	r3, [r7, #12]
    38ba:	2b01      	cmp	r3, #1
    38bc:	d906      	bls.n	38cc <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    38be:	4b12      	ldr	r3, [pc, #72]	; (3908 <system_gclk_gen_get_hz+0xd4>)
    38c0:	68f9      	ldr	r1, [r7, #12]
    38c2:	6978      	ldr	r0, [r7, #20]
    38c4:	4798      	blx	r3
    38c6:	0003      	movs	r3, r0
    38c8:	617b      	str	r3, [r7, #20]
    38ca:	e00a      	b.n	38e2 <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    38cc:	2313      	movs	r3, #19
    38ce:	18fb      	adds	r3, r7, r3
    38d0:	781b      	ldrb	r3, [r3, #0]
    38d2:	2b00      	cmp	r3, #0
    38d4:	d005      	beq.n	38e2 <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    38d6:	68fb      	ldr	r3, [r7, #12]
    38d8:	3301      	adds	r3, #1
    38da:	697a      	ldr	r2, [r7, #20]
    38dc:	40da      	lsrs	r2, r3
    38de:	0013      	movs	r3, r2
    38e0:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    38e2:	697b      	ldr	r3, [r7, #20]
}
    38e4:	0018      	movs	r0, r3
    38e6:	46bd      	mov	sp, r7
    38e8:	b006      	add	sp, #24
    38ea:	bd80      	pop	{r7, pc}
    38ec:	00003665 	.word	0x00003665
    38f0:	0000363d 	.word	0x0000363d
    38f4:	40000c04 	.word	0x40000c04
    38f8:	40000c00 	.word	0x40000c00
    38fc:	000032f5 	.word	0x000032f5
    3900:	40000c08 	.word	0x40000c08
    3904:	00003651 	.word	0x00003651
    3908:	000047e1 	.word	0x000047e1

0000390c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    390c:	b580      	push	{r7, lr}
    390e:	b084      	sub	sp, #16
    3910:	af00      	add	r7, sp, #0
    3912:	0002      	movs	r2, r0
    3914:	6039      	str	r1, [r7, #0]
    3916:	1dfb      	adds	r3, r7, #7
    3918:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    391a:	1dfb      	adds	r3, r7, #7
    391c:	781b      	ldrb	r3, [r3, #0]
    391e:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    3920:	683b      	ldr	r3, [r7, #0]
    3922:	781b      	ldrb	r3, [r3, #0]
    3924:	021b      	lsls	r3, r3, #8
    3926:	001a      	movs	r2, r3
    3928:	68fb      	ldr	r3, [r7, #12]
    392a:	4313      	orrs	r3, r2
    392c:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    392e:	1dfb      	adds	r3, r7, #7
    3930:	781b      	ldrb	r3, [r3, #0]
    3932:	0018      	movs	r0, r3
    3934:	4b04      	ldr	r3, [pc, #16]	; (3948 <system_gclk_chan_set_config+0x3c>)
    3936:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    3938:	4b04      	ldr	r3, [pc, #16]	; (394c <system_gclk_chan_set_config+0x40>)
    393a:	68fa      	ldr	r2, [r7, #12]
    393c:	b292      	uxth	r2, r2
    393e:	805a      	strh	r2, [r3, #2]
}
    3940:	46c0      	nop			; (mov r8, r8)
    3942:	46bd      	mov	sp, r7
    3944:	b004      	add	sp, #16
    3946:	bd80      	pop	{r7, pc}
    3948:	00003999 	.word	0x00003999
    394c:	40000c00 	.word	0x40000c00

00003950 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    3950:	b580      	push	{r7, lr}
    3952:	b082      	sub	sp, #8
    3954:	af00      	add	r7, sp, #0
    3956:	0002      	movs	r2, r0
    3958:	1dfb      	adds	r3, r7, #7
    395a:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    395c:	4b0a      	ldr	r3, [pc, #40]	; (3988 <system_gclk_chan_enable+0x38>)
    395e:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3960:	4a0a      	ldr	r2, [pc, #40]	; (398c <system_gclk_chan_enable+0x3c>)
    3962:	1dfb      	adds	r3, r7, #7
    3964:	781b      	ldrb	r3, [r3, #0]
    3966:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    3968:	4909      	ldr	r1, [pc, #36]	; (3990 <system_gclk_chan_enable+0x40>)
    396a:	4b09      	ldr	r3, [pc, #36]	; (3990 <system_gclk_chan_enable+0x40>)
    396c:	885b      	ldrh	r3, [r3, #2]
    396e:	b29b      	uxth	r3, r3
    3970:	2280      	movs	r2, #128	; 0x80
    3972:	01d2      	lsls	r2, r2, #7
    3974:	4313      	orrs	r3, r2
    3976:	b29b      	uxth	r3, r3
    3978:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    397a:	4b06      	ldr	r3, [pc, #24]	; (3994 <system_gclk_chan_enable+0x44>)
    397c:	4798      	blx	r3
}
    397e:	46c0      	nop			; (mov r8, r8)
    3980:	46bd      	mov	sp, r7
    3982:	b002      	add	sp, #8
    3984:	bd80      	pop	{r7, pc}
    3986:	46c0      	nop			; (mov r8, r8)
    3988:	0000363d 	.word	0x0000363d
    398c:	40000c02 	.word	0x40000c02
    3990:	40000c00 	.word	0x40000c00
    3994:	00003651 	.word	0x00003651

00003998 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    3998:	b580      	push	{r7, lr}
    399a:	b084      	sub	sp, #16
    399c:	af00      	add	r7, sp, #0
    399e:	0002      	movs	r2, r0
    39a0:	1dfb      	adds	r3, r7, #7
    39a2:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    39a4:	4b1c      	ldr	r3, [pc, #112]	; (3a18 <system_gclk_chan_disable+0x80>)
    39a6:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    39a8:	4a1c      	ldr	r2, [pc, #112]	; (3a1c <system_gclk_chan_disable+0x84>)
    39aa:	1dfb      	adds	r3, r7, #7
    39ac:	781b      	ldrb	r3, [r3, #0]
    39ae:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    39b0:	4b1b      	ldr	r3, [pc, #108]	; (3a20 <system_gclk_chan_disable+0x88>)
    39b2:	885b      	ldrh	r3, [r3, #2]
    39b4:	051b      	lsls	r3, r3, #20
    39b6:	0f1b      	lsrs	r3, r3, #28
    39b8:	b2db      	uxtb	r3, r3
    39ba:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    39bc:	4a18      	ldr	r2, [pc, #96]	; (3a20 <system_gclk_chan_disable+0x88>)
    39be:	8853      	ldrh	r3, [r2, #2]
    39c0:	4918      	ldr	r1, [pc, #96]	; (3a24 <system_gclk_chan_disable+0x8c>)
    39c2:	400b      	ands	r3, r1
    39c4:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    39c6:	4a16      	ldr	r2, [pc, #88]	; (3a20 <system_gclk_chan_disable+0x88>)
    39c8:	4b15      	ldr	r3, [pc, #84]	; (3a20 <system_gclk_chan_disable+0x88>)
    39ca:	885b      	ldrh	r3, [r3, #2]
    39cc:	b29b      	uxth	r3, r3
    39ce:	4916      	ldr	r1, [pc, #88]	; (3a28 <system_gclk_chan_disable+0x90>)
    39d0:	400b      	ands	r3, r1
    39d2:	b29b      	uxth	r3, r3
    39d4:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    39d6:	46c0      	nop			; (mov r8, r8)
    39d8:	4b11      	ldr	r3, [pc, #68]	; (3a20 <system_gclk_chan_disable+0x88>)
    39da:	885b      	ldrh	r3, [r3, #2]
    39dc:	b29b      	uxth	r3, r3
    39de:	001a      	movs	r2, r3
    39e0:	2380      	movs	r3, #128	; 0x80
    39e2:	01db      	lsls	r3, r3, #7
    39e4:	4013      	ands	r3, r2
    39e6:	d1f7      	bne.n	39d8 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    39e8:	4a0d      	ldr	r2, [pc, #52]	; (3a20 <system_gclk_chan_disable+0x88>)
    39ea:	68fb      	ldr	r3, [r7, #12]
    39ec:	b2db      	uxtb	r3, r3
    39ee:	1c19      	adds	r1, r3, #0
    39f0:	230f      	movs	r3, #15
    39f2:	400b      	ands	r3, r1
    39f4:	b2d9      	uxtb	r1, r3
    39f6:	8853      	ldrh	r3, [r2, #2]
    39f8:	1c08      	adds	r0, r1, #0
    39fa:	210f      	movs	r1, #15
    39fc:	4001      	ands	r1, r0
    39fe:	0208      	lsls	r0, r1, #8
    3a00:	4908      	ldr	r1, [pc, #32]	; (3a24 <system_gclk_chan_disable+0x8c>)
    3a02:	400b      	ands	r3, r1
    3a04:	1c19      	adds	r1, r3, #0
    3a06:	1c03      	adds	r3, r0, #0
    3a08:	430b      	orrs	r3, r1
    3a0a:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    3a0c:	4b07      	ldr	r3, [pc, #28]	; (3a2c <system_gclk_chan_disable+0x94>)
    3a0e:	4798      	blx	r3
}
    3a10:	46c0      	nop			; (mov r8, r8)
    3a12:	46bd      	mov	sp, r7
    3a14:	b004      	add	sp, #16
    3a16:	bd80      	pop	{r7, pc}
    3a18:	0000363d 	.word	0x0000363d
    3a1c:	40000c02 	.word	0x40000c02
    3a20:	40000c00 	.word	0x40000c00
    3a24:	fffff0ff 	.word	0xfffff0ff
    3a28:	ffffbfff 	.word	0xffffbfff
    3a2c:	00003651 	.word	0x00003651

00003a30 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    3a30:	b580      	push	{r7, lr}
    3a32:	b084      	sub	sp, #16
    3a34:	af00      	add	r7, sp, #0
    3a36:	0002      	movs	r2, r0
    3a38:	1dfb      	adds	r3, r7, #7
    3a3a:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    3a3c:	4b0d      	ldr	r3, [pc, #52]	; (3a74 <system_gclk_chan_get_hz+0x44>)
    3a3e:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3a40:	4a0d      	ldr	r2, [pc, #52]	; (3a78 <system_gclk_chan_get_hz+0x48>)
    3a42:	1dfb      	adds	r3, r7, #7
    3a44:	781b      	ldrb	r3, [r3, #0]
    3a46:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    3a48:	4b0c      	ldr	r3, [pc, #48]	; (3a7c <system_gclk_chan_get_hz+0x4c>)
    3a4a:	885b      	ldrh	r3, [r3, #2]
    3a4c:	051b      	lsls	r3, r3, #20
    3a4e:	0f1b      	lsrs	r3, r3, #28
    3a50:	b2da      	uxtb	r2, r3
    3a52:	230f      	movs	r3, #15
    3a54:	18fb      	adds	r3, r7, r3
    3a56:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    3a58:	4b09      	ldr	r3, [pc, #36]	; (3a80 <system_gclk_chan_get_hz+0x50>)
    3a5a:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    3a5c:	230f      	movs	r3, #15
    3a5e:	18fb      	adds	r3, r7, r3
    3a60:	781b      	ldrb	r3, [r3, #0]
    3a62:	0018      	movs	r0, r3
    3a64:	4b07      	ldr	r3, [pc, #28]	; (3a84 <system_gclk_chan_get_hz+0x54>)
    3a66:	4798      	blx	r3
    3a68:	0003      	movs	r3, r0
}
    3a6a:	0018      	movs	r0, r3
    3a6c:	46bd      	mov	sp, r7
    3a6e:	b004      	add	sp, #16
    3a70:	bd80      	pop	{r7, pc}
    3a72:	46c0      	nop			; (mov r8, r8)
    3a74:	0000363d 	.word	0x0000363d
    3a78:	40000c02 	.word	0x40000c02
    3a7c:	40000c00 	.word	0x40000c00
    3a80:	00003651 	.word	0x00003651
    3a84:	00003835 	.word	0x00003835

00003a88 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    3a88:	b580      	push	{r7, lr}
    3a8a:	b084      	sub	sp, #16
    3a8c:	af00      	add	r7, sp, #0
    3a8e:	0002      	movs	r2, r0
    3a90:	1dfb      	adds	r3, r7, #7
    3a92:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    3a94:	230f      	movs	r3, #15
    3a96:	18fb      	adds	r3, r7, r3
    3a98:	1dfa      	adds	r2, r7, #7
    3a9a:	7812      	ldrb	r2, [r2, #0]
    3a9c:	09d2      	lsrs	r2, r2, #7
    3a9e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    3aa0:	230e      	movs	r3, #14
    3aa2:	18fb      	adds	r3, r7, r3
    3aa4:	1dfa      	adds	r2, r7, #7
    3aa6:	7812      	ldrb	r2, [r2, #0]
    3aa8:	0952      	lsrs	r2, r2, #5
    3aaa:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    3aac:	4b0d      	ldr	r3, [pc, #52]	; (3ae4 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    3aae:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    3ab0:	230f      	movs	r3, #15
    3ab2:	18fb      	adds	r3, r7, r3
    3ab4:	781b      	ldrb	r3, [r3, #0]
    3ab6:	2b00      	cmp	r3, #0
    3ab8:	d10f      	bne.n	3ada <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    3aba:	230f      	movs	r3, #15
    3abc:	18fb      	adds	r3, r7, r3
    3abe:	781b      	ldrb	r3, [r3, #0]
    3ac0:	009b      	lsls	r3, r3, #2
    3ac2:	2210      	movs	r2, #16
    3ac4:	4694      	mov	ip, r2
    3ac6:	44bc      	add	ip, r7
    3ac8:	4463      	add	r3, ip
    3aca:	3b08      	subs	r3, #8
    3acc:	681a      	ldr	r2, [r3, #0]
    3ace:	230e      	movs	r3, #14
    3ad0:	18fb      	adds	r3, r7, r3
    3ad2:	781b      	ldrb	r3, [r3, #0]
    3ad4:	01db      	lsls	r3, r3, #7
    3ad6:	18d3      	adds	r3, r2, r3
    3ad8:	e000      	b.n	3adc <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    3ada:	2300      	movs	r3, #0
	}
}
    3adc:	0018      	movs	r0, r3
    3ade:	46bd      	mov	sp, r7
    3ae0:	b004      	add	sp, #16
    3ae2:	bd80      	pop	{r7, pc}
    3ae4:	41004400 	.word	0x41004400

00003ae8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    3ae8:	b580      	push	{r7, lr}
    3aea:	b088      	sub	sp, #32
    3aec:	af00      	add	r7, sp, #0
    3aee:	60f8      	str	r0, [r7, #12]
    3af0:	60b9      	str	r1, [r7, #8]
    3af2:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3af4:	2300      	movs	r3, #0
    3af6:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    3af8:	687b      	ldr	r3, [r7, #4]
    3afa:	78db      	ldrb	r3, [r3, #3]
    3afc:	2201      	movs	r2, #1
    3afe:	4053      	eors	r3, r2
    3b00:	b2db      	uxtb	r3, r3
    3b02:	2b00      	cmp	r3, #0
    3b04:	d035      	beq.n	3b72 <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3b06:	687b      	ldr	r3, [r7, #4]
    3b08:	781b      	ldrb	r3, [r3, #0]
    3b0a:	2b80      	cmp	r3, #128	; 0x80
    3b0c:	d00b      	beq.n	3b26 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    3b0e:	69fb      	ldr	r3, [r7, #28]
    3b10:	2280      	movs	r2, #128	; 0x80
    3b12:	0252      	lsls	r2, r2, #9
    3b14:	4313      	orrs	r3, r2
    3b16:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    3b18:	687b      	ldr	r3, [r7, #4]
    3b1a:	781b      	ldrb	r3, [r3, #0]
    3b1c:	061b      	lsls	r3, r3, #24
    3b1e:	001a      	movs	r2, r3
    3b20:	69fb      	ldr	r3, [r7, #28]
    3b22:	4313      	orrs	r3, r2
    3b24:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    3b26:	687b      	ldr	r3, [r7, #4]
    3b28:	785b      	ldrb	r3, [r3, #1]
    3b2a:	2b00      	cmp	r3, #0
    3b2c:	d003      	beq.n	3b36 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    3b2e:	687b      	ldr	r3, [r7, #4]
    3b30:	785b      	ldrb	r3, [r3, #1]
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    3b32:	2b02      	cmp	r3, #2
    3b34:	d110      	bne.n	3b58 <_system_pinmux_config+0x70>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    3b36:	69fb      	ldr	r3, [r7, #28]
    3b38:	2280      	movs	r2, #128	; 0x80
    3b3a:	0292      	lsls	r2, r2, #10
    3b3c:	4313      	orrs	r3, r2
    3b3e:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    3b40:	687b      	ldr	r3, [r7, #4]
    3b42:	789b      	ldrb	r3, [r3, #2]
    3b44:	2b00      	cmp	r3, #0
    3b46:	d004      	beq.n	3b52 <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    3b48:	69fb      	ldr	r3, [r7, #28]
    3b4a:	2280      	movs	r2, #128	; 0x80
    3b4c:	02d2      	lsls	r2, r2, #11
    3b4e:	4313      	orrs	r3, r2
    3b50:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    3b52:	68fb      	ldr	r3, [r7, #12]
    3b54:	68ba      	ldr	r2, [r7, #8]
    3b56:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3b58:	687b      	ldr	r3, [r7, #4]
    3b5a:	785b      	ldrb	r3, [r3, #1]
    3b5c:	2b01      	cmp	r3, #1
    3b5e:	d003      	beq.n	3b68 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    3b60:	687b      	ldr	r3, [r7, #4]
    3b62:	785b      	ldrb	r3, [r3, #1]
			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3b64:	2b02      	cmp	r3, #2
    3b66:	d107      	bne.n	3b78 <_system_pinmux_config+0x90>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    3b68:	69fb      	ldr	r3, [r7, #28]
    3b6a:	4a22      	ldr	r2, [pc, #136]	; (3bf4 <_system_pinmux_config+0x10c>)
    3b6c:	4013      	ands	r3, r2
    3b6e:	61fb      	str	r3, [r7, #28]
    3b70:	e002      	b.n	3b78 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    3b72:	68fb      	ldr	r3, [r7, #12]
    3b74:	68ba      	ldr	r2, [r7, #8]
    3b76:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    3b78:	68bb      	ldr	r3, [r7, #8]
    3b7a:	041b      	lsls	r3, r3, #16
    3b7c:	0c1b      	lsrs	r3, r3, #16
    3b7e:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    3b80:	68bb      	ldr	r3, [r7, #8]
    3b82:	0c1b      	lsrs	r3, r3, #16
    3b84:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3b86:	69ba      	ldr	r2, [r7, #24]
    3b88:	69fb      	ldr	r3, [r7, #28]
    3b8a:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    3b8c:	22a0      	movs	r2, #160	; 0xa0
    3b8e:	05d2      	lsls	r2, r2, #23
    3b90:	431a      	orrs	r2, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3b92:	68fb      	ldr	r3, [r7, #12]
    3b94:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3b96:	697a      	ldr	r2, [r7, #20]
    3b98:	69fb      	ldr	r3, [r7, #28]
    3b9a:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    3b9c:	22d0      	movs	r2, #208	; 0xd0
    3b9e:	0612      	lsls	r2, r2, #24
    3ba0:	431a      	orrs	r2, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3ba2:	68fb      	ldr	r3, [r7, #12]
    3ba4:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    3ba6:	687b      	ldr	r3, [r7, #4]
    3ba8:	78db      	ldrb	r3, [r3, #3]
    3baa:	2201      	movs	r2, #1
    3bac:	4053      	eors	r3, r2
    3bae:	b2db      	uxtb	r3, r3
    3bb0:	2b00      	cmp	r3, #0
    3bb2:	d01a      	beq.n	3bea <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    3bb4:	69fa      	ldr	r2, [r7, #28]
    3bb6:	2380      	movs	r3, #128	; 0x80
    3bb8:	02db      	lsls	r3, r3, #11
    3bba:	4013      	ands	r3, r2
    3bbc:	d00a      	beq.n	3bd4 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    3bbe:	687b      	ldr	r3, [r7, #4]
    3bc0:	789b      	ldrb	r3, [r3, #2]
    3bc2:	2b01      	cmp	r3, #1
    3bc4:	d103      	bne.n	3bce <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    3bc6:	68fb      	ldr	r3, [r7, #12]
    3bc8:	68ba      	ldr	r2, [r7, #8]
    3bca:	619a      	str	r2, [r3, #24]
    3bcc:	e002      	b.n	3bd4 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    3bce:	68fb      	ldr	r3, [r7, #12]
    3bd0:	68ba      	ldr	r2, [r7, #8]
    3bd2:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3bd4:	687b      	ldr	r3, [r7, #4]
    3bd6:	785b      	ldrb	r3, [r3, #1]
    3bd8:	2b01      	cmp	r3, #1
    3bda:	d003      	beq.n	3be4 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    3bdc:	687b      	ldr	r3, [r7, #4]
    3bde:	785b      	ldrb	r3, [r3, #1]
				port->OUTCLR.reg = pin_mask;
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3be0:	2b02      	cmp	r3, #2
    3be2:	d102      	bne.n	3bea <_system_pinmux_config+0x102>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    3be4:	68fb      	ldr	r3, [r7, #12]
    3be6:	68ba      	ldr	r2, [r7, #8]
    3be8:	609a      	str	r2, [r3, #8]
		}
	}
}
    3bea:	46c0      	nop			; (mov r8, r8)
    3bec:	46bd      	mov	sp, r7
    3bee:	b008      	add	sp, #32
    3bf0:	bd80      	pop	{r7, pc}
    3bf2:	46c0      	nop			; (mov r8, r8)
    3bf4:	fffbffff 	.word	0xfffbffff

00003bf8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    3bf8:	b580      	push	{r7, lr}
    3bfa:	b084      	sub	sp, #16
    3bfc:	af00      	add	r7, sp, #0
    3bfe:	0002      	movs	r2, r0
    3c00:	6039      	str	r1, [r7, #0]
    3c02:	1dfb      	adds	r3, r7, #7
    3c04:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    3c06:	1dfb      	adds	r3, r7, #7
    3c08:	781b      	ldrb	r3, [r3, #0]
    3c0a:	0018      	movs	r0, r3
    3c0c:	4b0a      	ldr	r3, [pc, #40]	; (3c38 <system_pinmux_pin_set_config+0x40>)
    3c0e:	4798      	blx	r3
    3c10:	0003      	movs	r3, r0
    3c12:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    3c14:	1dfb      	adds	r3, r7, #7
    3c16:	781b      	ldrb	r3, [r3, #0]
    3c18:	221f      	movs	r2, #31
    3c1a:	4013      	ands	r3, r2
    3c1c:	2201      	movs	r2, #1
    3c1e:	409a      	lsls	r2, r3
    3c20:	0013      	movs	r3, r2
    3c22:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    3c24:	683a      	ldr	r2, [r7, #0]
    3c26:	68b9      	ldr	r1, [r7, #8]
    3c28:	68fb      	ldr	r3, [r7, #12]
    3c2a:	0018      	movs	r0, r3
    3c2c:	4b03      	ldr	r3, [pc, #12]	; (3c3c <system_pinmux_pin_set_config+0x44>)
    3c2e:	4798      	blx	r3
}
    3c30:	46c0      	nop			; (mov r8, r8)
    3c32:	46bd      	mov	sp, r7
    3c34:	b004      	add	sp, #16
    3c36:	bd80      	pop	{r7, pc}
    3c38:	00003a89 	.word	0x00003a89
    3c3c:	00003ae9 	.word	0x00003ae9

00003c40 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    3c40:	b580      	push	{r7, lr}
    3c42:	af00      	add	r7, sp, #0
	return;
    3c44:	46c0      	nop			; (mov r8, r8)
}
    3c46:	46bd      	mov	sp, r7
    3c48:	bd80      	pop	{r7, pc}
    3c4a:	46c0      	nop			; (mov r8, r8)

00003c4c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    3c4c:	b580      	push	{r7, lr}
    3c4e:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    3c50:	4b06      	ldr	r3, [pc, #24]	; (3c6c <system_init+0x20>)
    3c52:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    3c54:	4b06      	ldr	r3, [pc, #24]	; (3c70 <system_init+0x24>)
    3c56:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    3c58:	4b06      	ldr	r3, [pc, #24]	; (3c74 <system_init+0x28>)
    3c5a:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    3c5c:	4b06      	ldr	r3, [pc, #24]	; (3c78 <system_init+0x2c>)
    3c5e:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    3c60:	4b06      	ldr	r3, [pc, #24]	; (3c7c <system_init+0x30>)
    3c62:	4798      	blx	r3
}
    3c64:	46c0      	nop			; (mov r8, r8)
    3c66:	46bd      	mov	sp, r7
    3c68:	bd80      	pop	{r7, pc}
    3c6a:	46c0      	nop			; (mov r8, r8)
    3c6c:	0000350d 	.word	0x0000350d
    3c70:	00000115 	.word	0x00000115
    3c74:	00003c41 	.word	0x00003c41
    3c78:	00003c41 	.word	0x00003c41
    3c7c:	00003c41 	.word	0x00003c41

00003c80 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    3c80:	b580      	push	{r7, lr}
    3c82:	b086      	sub	sp, #24
    3c84:	af00      	add	r7, sp, #0
    3c86:	60f8      	str	r0, [r7, #12]
    3c88:	60b9      	str	r1, [r7, #8]
    3c8a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    3c8c:	2300      	movs	r3, #0
    3c8e:	617b      	str	r3, [r7, #20]

	if (file != 0) {
    3c90:	68fb      	ldr	r3, [r7, #12]
    3c92:	2b00      	cmp	r3, #0
    3c94:	d012      	beq.n	3cbc <_read+0x3c>
		return -1;
    3c96:	2301      	movs	r3, #1
    3c98:	425b      	negs	r3, r3
    3c9a:	e013      	b.n	3cc4 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
    3c9c:	4b0b      	ldr	r3, [pc, #44]	; (3ccc <_read+0x4c>)
    3c9e:	681a      	ldr	r2, [r3, #0]
    3ca0:	4b0b      	ldr	r3, [pc, #44]	; (3cd0 <_read+0x50>)
    3ca2:	681b      	ldr	r3, [r3, #0]
    3ca4:	68b9      	ldr	r1, [r7, #8]
    3ca6:	0018      	movs	r0, r3
    3ca8:	4790      	blx	r2
		ptr++;
    3caa:	68bb      	ldr	r3, [r7, #8]
    3cac:	3301      	adds	r3, #1
    3cae:	60bb      	str	r3, [r7, #8]
		nChars++;
    3cb0:	697b      	ldr	r3, [r7, #20]
    3cb2:	3301      	adds	r3, #1
    3cb4:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    3cb6:	687b      	ldr	r3, [r7, #4]
    3cb8:	3b01      	subs	r3, #1
    3cba:	607b      	str	r3, [r7, #4]
    3cbc:	687b      	ldr	r3, [r7, #4]
    3cbe:	2b00      	cmp	r3, #0
    3cc0:	dcec      	bgt.n	3c9c <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
    3cc2:	697b      	ldr	r3, [r7, #20]
}
    3cc4:	0018      	movs	r0, r3
    3cc6:	46bd      	mov	sp, r7
    3cc8:	b006      	add	sp, #24
    3cca:	bd80      	pop	{r7, pc}
    3ccc:	200001f8 	.word	0x200001f8
    3cd0:	20000200 	.word	0x20000200

00003cd4 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    3cd4:	b580      	push	{r7, lr}
    3cd6:	b086      	sub	sp, #24
    3cd8:	af00      	add	r7, sp, #0
    3cda:	60f8      	str	r0, [r7, #12]
    3cdc:	60b9      	str	r1, [r7, #8]
    3cde:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    3ce0:	2300      	movs	r3, #0
    3ce2:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
    3ce4:	68fb      	ldr	r3, [r7, #12]
    3ce6:	2b01      	cmp	r3, #1
    3ce8:	d01d      	beq.n	3d26 <_write+0x52>
    3cea:	68fb      	ldr	r3, [r7, #12]
    3cec:	2b02      	cmp	r3, #2
    3cee:	d01a      	beq.n	3d26 <_write+0x52>
    3cf0:	68fb      	ldr	r3, [r7, #12]
    3cf2:	2b03      	cmp	r3, #3
    3cf4:	d017      	beq.n	3d26 <_write+0x52>
		return -1;
    3cf6:	2301      	movs	r3, #1
    3cf8:	425b      	negs	r3, r3
    3cfa:	e018      	b.n	3d2e <_write+0x5a>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3cfc:	4b0e      	ldr	r3, [pc, #56]	; (3d38 <_write+0x64>)
    3cfe:	681a      	ldr	r2, [r3, #0]
    3d00:	4b0e      	ldr	r3, [pc, #56]	; (3d3c <_write+0x68>)
    3d02:	6818      	ldr	r0, [r3, #0]
    3d04:	68bb      	ldr	r3, [r7, #8]
    3d06:	1c59      	adds	r1, r3, #1
    3d08:	60b9      	str	r1, [r7, #8]
    3d0a:	781b      	ldrb	r3, [r3, #0]
    3d0c:	0019      	movs	r1, r3
    3d0e:	4790      	blx	r2
    3d10:	1e03      	subs	r3, r0, #0
    3d12:	da02      	bge.n	3d1a <_write+0x46>
			return -1;
    3d14:	2301      	movs	r3, #1
    3d16:	425b      	negs	r3, r3
    3d18:	e009      	b.n	3d2e <_write+0x5a>
		}
		++nChars;
    3d1a:	697b      	ldr	r3, [r7, #20]
    3d1c:	3301      	adds	r3, #1
    3d1e:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    3d20:	687b      	ldr	r3, [r7, #4]
    3d22:	3b01      	subs	r3, #1
    3d24:	607b      	str	r3, [r7, #4]
    3d26:	687b      	ldr	r3, [r7, #4]
    3d28:	2b00      	cmp	r3, #0
    3d2a:	d1e7      	bne.n	3cfc <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
    3d2c:	697b      	ldr	r3, [r7, #20]
}
    3d2e:	0018      	movs	r0, r3
    3d30:	46bd      	mov	sp, r7
    3d32:	b006      	add	sp, #24
    3d34:	bd80      	pop	{r7, pc}
    3d36:	46c0      	nop			; (mov r8, r8)
    3d38:	200001fc 	.word	0x200001fc
    3d3c:	20000200 	.word	0x20000200

00003d40 <NVIC_SystemReset>:
/** \brief  System Reset

    The function initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
    3d40:	b580      	push	{r7, lr}
    3d42:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    3d44:	f3bf 8f4f 	dsb	sy
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    3d48:	4b02      	ldr	r3, [pc, #8]	; (3d54 <NVIC_SystemReset+0x14>)
    3d4a:	4a03      	ldr	r2, [pc, #12]	; (3d58 <NVIC_SystemReset+0x18>)
    3d4c:	60da      	str	r2, [r3, #12]
    3d4e:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                     /* Ensure completion of memory access */
  while(1);                                                    /* wait until reset */
    3d52:	e7fe      	b.n	3d52 <NVIC_SystemReset+0x12>
    3d54:	e000ed00 	.word	0xe000ed00
    3d58:	05fa0004 	.word	0x05fa0004

00003d5c <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    3d5c:	b580      	push	{r7, lr}
    3d5e:	b084      	sub	sp, #16
    3d60:	af00      	add	r7, sp, #0
    3d62:	0002      	movs	r2, r0
    3d64:	1dfb      	adds	r3, r7, #7
    3d66:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    3d68:	230f      	movs	r3, #15
    3d6a:	18fb      	adds	r3, r7, r3
    3d6c:	1dfa      	adds	r2, r7, #7
    3d6e:	7812      	ldrb	r2, [r2, #0]
    3d70:	09d2      	lsrs	r2, r2, #7
    3d72:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    3d74:	230e      	movs	r3, #14
    3d76:	18fb      	adds	r3, r7, r3
    3d78:	1dfa      	adds	r2, r7, #7
    3d7a:	7812      	ldrb	r2, [r2, #0]
    3d7c:	0952      	lsrs	r2, r2, #5
    3d7e:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    3d80:	4b0d      	ldr	r3, [pc, #52]	; (3db8 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    3d82:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    3d84:	230f      	movs	r3, #15
    3d86:	18fb      	adds	r3, r7, r3
    3d88:	781b      	ldrb	r3, [r3, #0]
    3d8a:	2b00      	cmp	r3, #0
    3d8c:	d10f      	bne.n	3dae <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    3d8e:	230f      	movs	r3, #15
    3d90:	18fb      	adds	r3, r7, r3
    3d92:	781b      	ldrb	r3, [r3, #0]
    3d94:	009b      	lsls	r3, r3, #2
    3d96:	2210      	movs	r2, #16
    3d98:	4694      	mov	ip, r2
    3d9a:	44bc      	add	ip, r7
    3d9c:	4463      	add	r3, ip
    3d9e:	3b08      	subs	r3, #8
    3da0:	681a      	ldr	r2, [r3, #0]
    3da2:	230e      	movs	r3, #14
    3da4:	18fb      	adds	r3, r7, r3
    3da6:	781b      	ldrb	r3, [r3, #0]
    3da8:	01db      	lsls	r3, r3, #7
    3daa:	18d3      	adds	r3, r2, r3
    3dac:	e000      	b.n	3db0 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    3dae:	2300      	movs	r3, #0
	}
}
    3db0:	0018      	movs	r0, r3
    3db2:	46bd      	mov	sp, r7
    3db4:	b004      	add	sp, #16
    3db6:	bd80      	pop	{r7, pc}
    3db8:	41004400 	.word	0x41004400

00003dbc <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    3dbc:	b580      	push	{r7, lr}
    3dbe:	b082      	sub	sp, #8
    3dc0:	af00      	add	r7, sp, #0
    3dc2:	0002      	movs	r2, r0
    3dc4:	1dfb      	adds	r3, r7, #7
    3dc6:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    3dc8:	1dfb      	adds	r3, r7, #7
    3dca:	781b      	ldrb	r3, [r3, #0]
    3dcc:	0018      	movs	r0, r3
    3dce:	4b03      	ldr	r3, [pc, #12]	; (3ddc <port_get_group_from_gpio_pin+0x20>)
    3dd0:	4798      	blx	r3
    3dd2:	0003      	movs	r3, r0
}
    3dd4:	0018      	movs	r0, r3
    3dd6:	46bd      	mov	sp, r7
    3dd8:	b002      	add	sp, #8
    3dda:	bd80      	pop	{r7, pc}
    3ddc:	00003d5d 	.word	0x00003d5d

00003de0 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    3de0:	b580      	push	{r7, lr}
    3de2:	b082      	sub	sp, #8
    3de4:	af00      	add	r7, sp, #0
    3de6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    3de8:	687b      	ldr	r3, [r7, #4]
    3dea:	2200      	movs	r2, #0
    3dec:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    3dee:	687b      	ldr	r3, [r7, #4]
    3df0:	2201      	movs	r2, #1
    3df2:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    3df4:	687b      	ldr	r3, [r7, #4]
    3df6:	2200      	movs	r2, #0
    3df8:	709a      	strb	r2, [r3, #2]
}
    3dfa:	46c0      	nop			; (mov r8, r8)
    3dfc:	46bd      	mov	sp, r7
    3dfe:	b002      	add	sp, #8
    3e00:	bd80      	pop	{r7, pc}
    3e02:	46c0      	nop			; (mov r8, r8)

00003e04 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    3e04:	b580      	push	{r7, lr}
    3e06:	b084      	sub	sp, #16
    3e08:	af00      	add	r7, sp, #0
    3e0a:	0002      	movs	r2, r0
    3e0c:	1dfb      	adds	r3, r7, #7
    3e0e:	701a      	strb	r2, [r3, #0]
    3e10:	1dbb      	adds	r3, r7, #6
    3e12:	1c0a      	adds	r2, r1, #0
    3e14:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    3e16:	1dfb      	adds	r3, r7, #7
    3e18:	781b      	ldrb	r3, [r3, #0]
    3e1a:	0018      	movs	r0, r3
    3e1c:	4b0d      	ldr	r3, [pc, #52]	; (3e54 <port_pin_set_output_level+0x50>)
    3e1e:	4798      	blx	r3
    3e20:	0003      	movs	r3, r0
    3e22:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3e24:	1dfb      	adds	r3, r7, #7
    3e26:	781b      	ldrb	r3, [r3, #0]
    3e28:	221f      	movs	r2, #31
    3e2a:	4013      	ands	r3, r2
    3e2c:	2201      	movs	r2, #1
    3e2e:	409a      	lsls	r2, r3
    3e30:	0013      	movs	r3, r2
    3e32:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    3e34:	1dbb      	adds	r3, r7, #6
    3e36:	781b      	ldrb	r3, [r3, #0]
    3e38:	2b00      	cmp	r3, #0
    3e3a:	d003      	beq.n	3e44 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    3e3c:	68fb      	ldr	r3, [r7, #12]
    3e3e:	68ba      	ldr	r2, [r7, #8]
    3e40:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    3e42:	e002      	b.n	3e4a <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3e44:	68fb      	ldr	r3, [r7, #12]
    3e46:	68ba      	ldr	r2, [r7, #8]
    3e48:	615a      	str	r2, [r3, #20]
	}
}
    3e4a:	46c0      	nop			; (mov r8, r8)
    3e4c:	46bd      	mov	sp, r7
    3e4e:	b004      	add	sp, #16
    3e50:	bd80      	pop	{r7, pc}
    3e52:	46c0      	nop			; (mov r8, r8)
    3e54:	00003dbd 	.word	0x00003dbd

00003e58 <system_reset>:
 * Resets the MCU and all associated peripherals and registers, except RTC, all 32KHz sources,
 * WDT (if ALWAYSON is set) and GCLK (if WRTLOCK is set).
 *
 */
static inline void system_reset(void)
{
    3e58:	b580      	push	{r7, lr}
    3e5a:	af00      	add	r7, sp, #0
	NVIC_SystemReset();
    3e5c:	4b02      	ldr	r3, [pc, #8]	; (3e68 <system_reset+0x10>)
    3e5e:	4798      	blx	r3
}
    3e60:	46c0      	nop			; (mov r8, r8)
    3e62:	46bd      	mov	sp, r7
    3e64:	bd80      	pop	{r7, pc}
    3e66:	46c0      	nop			; (mov r8, r8)
    3e68:	00003d41 	.word	0x00003d41

00003e6c <system_get_reset_cause>:
 * Retrieves the cause of the last system reset.
 *
 * \return An enum value indicating the cause of the last system reset.
 */
static inline enum system_reset_cause system_get_reset_cause(void)
{
    3e6c:	b580      	push	{r7, lr}
    3e6e:	af00      	add	r7, sp, #0
	return (enum system_reset_cause)PM->RCAUSE.reg;
    3e70:	4a03      	ldr	r2, [pc, #12]	; (3e80 <system_get_reset_cause+0x14>)
    3e72:	2338      	movs	r3, #56	; 0x38
    3e74:	5cd3      	ldrb	r3, [r2, r3]
    3e76:	b2db      	uxtb	r3, r3
}
    3e78:	0018      	movs	r0, r3
    3e7a:	46bd      	mov	sp, r7
    3e7c:	bd80      	pop	{r7, pc}
    3e7e:	46c0      	nop			; (mov r8, r8)
    3e80:	40000400 	.word	0x40000400

00003e84 <system_interrupt_enable_global>:
 * \brief Enables global interrupts.
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
    3e84:	b580      	push	{r7, lr}
    3e86:	af00      	add	r7, sp, #0
	cpu_irq_enable();
    3e88:	4b04      	ldr	r3, [pc, #16]	; (3e9c <system_interrupt_enable_global+0x18>)
    3e8a:	2201      	movs	r2, #1
    3e8c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    3e8e:	f3bf 8f5f 	dmb	sy
    3e92:	b662      	cpsie	i
}
    3e94:	46c0      	nop			; (mov r8, r8)
    3e96:	46bd      	mov	sp, r7
    3e98:	bd80      	pop	{r7, pc}
    3e9a:	46c0      	nop			; (mov r8, r8)
    3e9c:	20000000 	.word	0x20000000

00003ea0 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    3ea0:	b580      	push	{r7, lr}
    3ea2:	b082      	sub	sp, #8
    3ea4:	af00      	add	r7, sp, #0
    3ea6:	0002      	movs	r2, r0
    3ea8:	1dfb      	adds	r3, r7, #7
    3eaa:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3eac:	4b06      	ldr	r3, [pc, #24]	; (3ec8 <system_interrupt_enable+0x28>)
    3eae:	1dfa      	adds	r2, r7, #7
    3eb0:	7812      	ldrb	r2, [r2, #0]
    3eb2:	0011      	movs	r1, r2
    3eb4:	221f      	movs	r2, #31
    3eb6:	400a      	ands	r2, r1
    3eb8:	2101      	movs	r1, #1
    3eba:	4091      	lsls	r1, r2
    3ebc:	000a      	movs	r2, r1
    3ebe:	601a      	str	r2, [r3, #0]
}
    3ec0:	46c0      	nop			; (mov r8, r8)
    3ec2:	46bd      	mov	sp, r7
    3ec4:	b002      	add	sp, #8
    3ec6:	bd80      	pop	{r7, pc}
    3ec8:	e000e100 	.word	0xe000e100

00003ecc <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
    3ecc:	b580      	push	{r7, lr}
    3ece:	b084      	sub	sp, #16
    3ed0:	af00      	add	r7, sp, #0
    3ed2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3ed4:	687b      	ldr	r3, [r7, #4]
    3ed6:	681b      	ldr	r3, [r3, #0]
    3ed8:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    3eda:	68fb      	ldr	r3, [r7, #12]
    3edc:	69db      	ldr	r3, [r3, #28]
    3ede:	1e5a      	subs	r2, r3, #1
    3ee0:	4193      	sbcs	r3, r2
    3ee2:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
    3ee4:	0018      	movs	r0, r3
    3ee6:	46bd      	mov	sp, r7
    3ee8:	b004      	add	sp, #16
    3eea:	bd80      	pop	{r7, pc}

00003eec <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
    3eec:	b580      	push	{r7, lr}
    3eee:	b082      	sub	sp, #8
    3ef0:	af00      	add	r7, sp, #0
    3ef2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    3ef4:	687b      	ldr	r3, [r7, #4]
    3ef6:	2201      	movs	r2, #1
    3ef8:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    3efa:	687b      	ldr	r3, [r7, #4]
    3efc:	2200      	movs	r2, #0
    3efe:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    3f00:	687b      	ldr	r3, [r7, #4]
    3f02:	2200      	movs	r2, #0
    3f04:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    3f06:	687b      	ldr	r3, [r7, #4]
    3f08:	22c0      	movs	r2, #192	; 0xc0
    3f0a:	0392      	lsls	r2, r2, #14
    3f0c:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    3f0e:	687b      	ldr	r3, [r7, #4]
    3f10:	2200      	movs	r2, #0
    3f12:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
    3f14:	687b      	ldr	r3, [r7, #4]
    3f16:	2200      	movs	r2, #0
    3f18:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
    3f1a:	687b      	ldr	r3, [r7, #4]
    3f1c:	2201      	movs	r2, #1
    3f1e:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    3f20:	687b      	ldr	r3, [r7, #4]
    3f22:	2201      	movs	r2, #1
    3f24:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    3f26:	687b      	ldr	r3, [r7, #4]
    3f28:	2200      	movs	r2, #0
    3f2a:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    3f2c:	687b      	ldr	r3, [r7, #4]
    3f2e:	2224      	movs	r2, #36	; 0x24
    3f30:	2100      	movs	r1, #0
    3f32:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    3f34:	687b      	ldr	r3, [r7, #4]
    3f36:	3318      	adds	r3, #24
    3f38:	220c      	movs	r2, #12
    3f3a:	2100      	movs	r1, #0
    3f3c:	0018      	movs	r0, r3
    3f3e:	4b0a      	ldr	r3, [pc, #40]	; (3f68 <spi_get_config_defaults+0x7c>)
    3f40:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    3f42:	687b      	ldr	r3, [r7, #4]
    3f44:	4a09      	ldr	r2, [pc, #36]	; (3f6c <spi_get_config_defaults+0x80>)
    3f46:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
    3f48:	687b      	ldr	r3, [r7, #4]
    3f4a:	2200      	movs	r2, #0
    3f4c:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
    3f4e:	687b      	ldr	r3, [r7, #4]
    3f50:	2200      	movs	r2, #0
    3f52:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
    3f54:	687b      	ldr	r3, [r7, #4]
    3f56:	2200      	movs	r2, #0
    3f58:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
    3f5a:	687b      	ldr	r3, [r7, #4]
    3f5c:	2200      	movs	r2, #0
    3f5e:	635a      	str	r2, [r3, #52]	; 0x34

};
    3f60:	46c0      	nop			; (mov r8, r8)
    3f62:	46bd      	mov	sp, r7
    3f64:	b002      	add	sp, #8
    3f66:	bd80      	pop	{r7, pc}
    3f68:	000049af 	.word	0x000049af
    3f6c:	000186a0 	.word	0x000186a0

00003f70 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
    3f70:	b580      	push	{r7, lr}
    3f72:	b084      	sub	sp, #16
    3f74:	af00      	add	r7, sp, #0
    3f76:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3f78:	687b      	ldr	r3, [r7, #4]
    3f7a:	681b      	ldr	r3, [r3, #0]
    3f7c:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    3f7e:	687b      	ldr	r3, [r7, #4]
    3f80:	681b      	ldr	r3, [r3, #0]
    3f82:	0018      	movs	r0, r3
    3f84:	4b0b      	ldr	r3, [pc, #44]	; (3fb4 <spi_enable+0x44>)
    3f86:	4798      	blx	r3
    3f88:	0003      	movs	r3, r0
    3f8a:	0018      	movs	r0, r3
    3f8c:	4b0a      	ldr	r3, [pc, #40]	; (3fb8 <spi_enable+0x48>)
    3f8e:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    3f90:	46c0      	nop			; (mov r8, r8)
    3f92:	687b      	ldr	r3, [r7, #4]
    3f94:	0018      	movs	r0, r3
    3f96:	4b09      	ldr	r3, [pc, #36]	; (3fbc <spi_enable+0x4c>)
    3f98:	4798      	blx	r3
    3f9a:	1e03      	subs	r3, r0, #0
    3f9c:	d1f9      	bne.n	3f92 <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3f9e:	68fb      	ldr	r3, [r7, #12]
    3fa0:	681b      	ldr	r3, [r3, #0]
    3fa2:	2202      	movs	r2, #2
    3fa4:	431a      	orrs	r2, r3
    3fa6:	68fb      	ldr	r3, [r7, #12]
    3fa8:	601a      	str	r2, [r3, #0]
}
    3faa:	46c0      	nop			; (mov r8, r8)
    3fac:	46bd      	mov	sp, r7
    3fae:	b004      	add	sp, #16
    3fb0:	bd80      	pop	{r7, pc}
    3fb2:	46c0      	nop			; (mov r8, r8)
    3fb4:	00002599 	.word	0x00002599
    3fb8:	00003ea1 	.word	0x00003ea1
    3fbc:	00003ecd 	.word	0x00003ecd

00003fc0 <at25dfx_chip_init>:
 */
static inline enum status_code at25dfx_chip_init(
		struct at25dfx_chip_module *const module,
		at25dfx_spi_module_t *const spi_module,
		const struct at25dfx_chip_config *const config)
{
    3fc0:	b580      	push	{r7, lr}
    3fc2:	b086      	sub	sp, #24
    3fc4:	af00      	add	r7, sp, #0
    3fc6:	60f8      	str	r0, [r7, #12]
    3fc8:	60b9      	str	r1, [r7, #8]
    3fca:	607a      	str	r2, [r7, #4]
	struct port_config port_config;

	module->type = config->type;
    3fcc:	687b      	ldr	r3, [r7, #4]
    3fce:	781a      	ldrb	r2, [r3, #0]
    3fd0:	68fb      	ldr	r3, [r7, #12]
    3fd2:	711a      	strb	r2, [r3, #4]
	module->cs_pin = config->cs_pin;
    3fd4:	687b      	ldr	r3, [r7, #4]
    3fd6:	785a      	ldrb	r2, [r3, #1]
    3fd8:	68fb      	ldr	r3, [r7, #12]
    3fda:	715a      	strb	r2, [r3, #5]
	module->spi = spi_module;
    3fdc:	68fb      	ldr	r3, [r7, #12]
    3fde:	68ba      	ldr	r2, [r7, #8]
    3fe0:	601a      	str	r2, [r3, #0]

	// Configure CS pin as output, high
	port_get_config_defaults(&port_config);
    3fe2:	2314      	movs	r3, #20
    3fe4:	18fb      	adds	r3, r7, r3
    3fe6:	0018      	movs	r0, r3
    3fe8:	4b0c      	ldr	r3, [pc, #48]	; (401c <at25dfx_chip_init+0x5c>)
    3fea:	4798      	blx	r3
	port_config.direction = PORT_PIN_DIR_OUTPUT;
    3fec:	2314      	movs	r3, #20
    3fee:	18fb      	adds	r3, r7, r3
    3ff0:	2201      	movs	r2, #1
    3ff2:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(module->cs_pin, &port_config);
    3ff4:	68fb      	ldr	r3, [r7, #12]
    3ff6:	795b      	ldrb	r3, [r3, #5]
    3ff8:	2214      	movs	r2, #20
    3ffa:	18ba      	adds	r2, r7, r2
    3ffc:	0011      	movs	r1, r2
    3ffe:	0018      	movs	r0, r3
    4000:	4b07      	ldr	r3, [pc, #28]	; (4020 <at25dfx_chip_init+0x60>)
    4002:	4798      	blx	r3
	port_pin_set_output_level(module->cs_pin, true);
    4004:	68fb      	ldr	r3, [r7, #12]
    4006:	795b      	ldrb	r3, [r3, #5]
    4008:	2101      	movs	r1, #1
    400a:	0018      	movs	r0, r3
    400c:	4b05      	ldr	r3, [pc, #20]	; (4024 <at25dfx_chip_init+0x64>)
    400e:	4798      	blx	r3

	return STATUS_OK;
    4010:	2300      	movs	r3, #0
}
    4012:	0018      	movs	r0, r3
    4014:	46bd      	mov	sp, r7
    4016:	b006      	add	sp, #24
    4018:	bd80      	pop	{r7, pc}
    401a:	46c0      	nop			; (mov r8, r8)
    401c:	00003de1 	.word	0x00003de1
    4020:	00001eed 	.word	0x00001eed
    4024:	00003e05 	.word	0x00003e05

00004028 <nvm_get_config_defaults>:
 * \param[out] config  Configuration structure to initialize to default values
 *
 */
static inline void nvm_get_config_defaults(
		struct nvm_config *const config)
{
    4028:	b580      	push	{r7, lr}
    402a:	b082      	sub	sp, #8
    402c:	af00      	add	r7, sp, #0
    402e:	6078      	str	r0, [r7, #4]
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    4030:	687b      	ldr	r3, [r7, #4]
    4032:	2200      	movs	r2, #0
    4034:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = true;
    4036:	687b      	ldr	r3, [r7, #4]
    4038:	2201      	movs	r2, #1
    403a:	705a      	strb	r2, [r3, #1]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    403c:	4b08      	ldr	r3, [pc, #32]	; (4060 <nvm_get_config_defaults+0x38>)
    403e:	685b      	ldr	r3, [r3, #4]
    4040:	06db      	lsls	r3, r3, #27
    4042:	0f1b      	lsrs	r3, r3, #28
    4044:	b2db      	uxtb	r3, r3
    4046:	001a      	movs	r2, r3
    4048:	687b      	ldr	r3, [r7, #4]
    404a:	709a      	strb	r2, [r3, #2]
	config->disable_cache     = false;
    404c:	687b      	ldr	r3, [r7, #4]
    404e:	2200      	movs	r2, #0
    4050:	70da      	strb	r2, [r3, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    4052:	687b      	ldr	r3, [r7, #4]
    4054:	2200      	movs	r2, #0
    4056:	711a      	strb	r2, [r3, #4]
}
    4058:	46c0      	nop			; (mov r8, r8)
    405a:	46bd      	mov	sp, r7
    405c:	b002      	add	sp, #8
    405e:	bd80      	pop	{r7, pc}
    4060:	41004000 	.word	0x41004000

00004064 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    4064:	b580      	push	{r7, lr}
    4066:	b084      	sub	sp, #16
    4068:	af00      	add	r7, sp, #0
    406a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    406c:	687b      	ldr	r3, [r7, #4]
    406e:	681b      	ldr	r3, [r3, #0]
    4070:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    4072:	68fb      	ldr	r3, [r7, #12]
    4074:	69db      	ldr	r3, [r3, #28]
    4076:	1e5a      	subs	r2, r3, #1
    4078:	4193      	sbcs	r3, r2
    407a:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    407c:	0018      	movs	r0, r3
    407e:	46bd      	mov	sp, r7
    4080:	b004      	add	sp, #16
    4082:	bd80      	pop	{r7, pc}

00004084 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    4084:	b580      	push	{r7, lr}
    4086:	b082      	sub	sp, #8
    4088:	af00      	add	r7, sp, #0
    408a:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    408c:	46c0      	nop			; (mov r8, r8)
    408e:	687b      	ldr	r3, [r7, #4]
    4090:	0018      	movs	r0, r3
    4092:	4b04      	ldr	r3, [pc, #16]	; (40a4 <_usart_wait_for_sync+0x20>)
    4094:	4798      	blx	r3
    4096:	1e03      	subs	r3, r0, #0
    4098:	d1f9      	bne.n	408e <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    409a:	46c0      	nop			; (mov r8, r8)
    409c:	46bd      	mov	sp, r7
    409e:	b002      	add	sp, #8
    40a0:	bd80      	pop	{r7, pc}
    40a2:	46c0      	nop			; (mov r8, r8)
    40a4:	00004065 	.word	0x00004065

000040a8 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
    40a8:	b580      	push	{r7, lr}
    40aa:	b082      	sub	sp, #8
    40ac:	af00      	add	r7, sp, #0
    40ae:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    40b0:	687b      	ldr	r3, [r7, #4]
    40b2:	2280      	movs	r2, #128	; 0x80
    40b4:	05d2      	lsls	r2, r2, #23
    40b6:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    40b8:	687b      	ldr	r3, [r7, #4]
    40ba:	2200      	movs	r2, #0
    40bc:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    40be:	687b      	ldr	r3, [r7, #4]
    40c0:	22ff      	movs	r2, #255	; 0xff
    40c2:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    40c4:	687b      	ldr	r3, [r7, #4]
    40c6:	2200      	movs	r2, #0
    40c8:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    40ca:	687b      	ldr	r3, [r7, #4]
    40cc:	2200      	movs	r2, #0
    40ce:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    40d0:	687b      	ldr	r3, [r7, #4]
    40d2:	2296      	movs	r2, #150	; 0x96
    40d4:	0192      	lsls	r2, r2, #6
    40d6:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
    40d8:	687b      	ldr	r3, [r7, #4]
    40da:	2224      	movs	r2, #36	; 0x24
    40dc:	2101      	movs	r1, #1
    40de:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    40e0:	687b      	ldr	r3, [r7, #4]
    40e2:	2225      	movs	r2, #37	; 0x25
    40e4:	2101      	movs	r1, #1
    40e6:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    40e8:	687b      	ldr	r3, [r7, #4]
    40ea:	2226      	movs	r2, #38	; 0x26
    40ec:	2100      	movs	r1, #0
    40ee:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
    40f0:	687b      	ldr	r3, [r7, #4]
    40f2:	2227      	movs	r2, #39	; 0x27
    40f4:	2100      	movs	r1, #0
    40f6:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
    40f8:	687b      	ldr	r3, [r7, #4]
    40fa:	2200      	movs	r2, #0
    40fc:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    40fe:	687b      	ldr	r3, [r7, #4]
    4100:	2288      	movs	r2, #136	; 0x88
    4102:	0352      	lsls	r2, r2, #13
    4104:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
    4106:	687b      	ldr	r3, [r7, #4]
    4108:	222c      	movs	r2, #44	; 0x2c
    410a:	2100      	movs	r1, #0
    410c:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    410e:	687b      	ldr	r3, [r7, #4]
    4110:	222d      	movs	r2, #45	; 0x2d
    4112:	2100      	movs	r1, #0
    4114:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    4116:	687b      	ldr	r3, [r7, #4]
    4118:	2200      	movs	r2, #0
    411a:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    411c:	687b      	ldr	r3, [r7, #4]
    411e:	2200      	movs	r2, #0
    4120:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    4122:	687b      	ldr	r3, [r7, #4]
    4124:	2200      	movs	r2, #0
    4126:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    4128:	687b      	ldr	r3, [r7, #4]
    412a:	2200      	movs	r2, #0
    412c:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    412e:	687b      	ldr	r3, [r7, #4]
    4130:	2200      	movs	r2, #0
    4132:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    4134:	687b      	ldr	r3, [r7, #4]
    4136:	2200      	movs	r2, #0
    4138:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    413a:	687b      	ldr	r3, [r7, #4]
    413c:	2200      	movs	r2, #0
    413e:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    4140:	687b      	ldr	r3, [r7, #4]
    4142:	2200      	movs	r2, #0
    4144:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    4146:	687b      	ldr	r3, [r7, #4]
    4148:	2200      	movs	r2, #0
    414a:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    414c:	687b      	ldr	r3, [r7, #4]
    414e:	2200      	movs	r2, #0
    4150:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
    4152:	687b      	ldr	r3, [r7, #4]
    4154:	2213      	movs	r2, #19
    4156:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    4158:	687b      	ldr	r3, [r7, #4]
    415a:	2200      	movs	r2, #0
    415c:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
    415e:	46c0      	nop			; (mov r8, r8)
    4160:	46bd      	mov	sp, r7
    4162:	b002      	add	sp, #8
    4164:	bd80      	pop	{r7, pc}
    4166:	46c0      	nop			; (mov r8, r8)

00004168 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
    4168:	b580      	push	{r7, lr}
    416a:	b084      	sub	sp, #16
    416c:	af00      	add	r7, sp, #0
    416e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4170:	687b      	ldr	r3, [r7, #4]
    4172:	681b      	ldr	r3, [r3, #0]
    4174:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    4176:	687b      	ldr	r3, [r7, #4]
    4178:	681b      	ldr	r3, [r3, #0]
    417a:	0018      	movs	r0, r3
    417c:	4b09      	ldr	r3, [pc, #36]	; (41a4 <usart_enable+0x3c>)
    417e:	4798      	blx	r3
    4180:	0003      	movs	r3, r0
    4182:	0018      	movs	r0, r3
    4184:	4b08      	ldr	r3, [pc, #32]	; (41a8 <usart_enable+0x40>)
    4186:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    4188:	687b      	ldr	r3, [r7, #4]
    418a:	0018      	movs	r0, r3
    418c:	4b07      	ldr	r3, [pc, #28]	; (41ac <usart_enable+0x44>)
    418e:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    4190:	68fb      	ldr	r3, [r7, #12]
    4192:	681b      	ldr	r3, [r3, #0]
    4194:	2202      	movs	r2, #2
    4196:	431a      	orrs	r2, r3
    4198:	68fb      	ldr	r3, [r7, #12]
    419a:	601a      	str	r2, [r3, #0]
}
    419c:	46c0      	nop			; (mov r8, r8)
    419e:	46bd      	mov	sp, r7
    41a0:	b004      	add	sp, #16
    41a2:	bd80      	pop	{r7, pc}
    41a4:	00002599 	.word	0x00002599
    41a8:	00003ea1 	.word	0x00003ea1
    41ac:	00004085 	.word	0x00004085

000041b0 <usart_serial_init>:
 */
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
    41b0:	b580      	push	{r7, lr}
    41b2:	b084      	sub	sp, #16
    41b4:	af00      	add	r7, sp, #0
    41b6:	60f8      	str	r0, [r7, #12]
    41b8:	60b9      	str	r1, [r7, #8]
    41ba:	607a      	str	r2, [r7, #4]
	if (usart_init(module, hw, config) == STATUS_OK) {
    41bc:	687a      	ldr	r2, [r7, #4]
    41be:	68b9      	ldr	r1, [r7, #8]
    41c0:	68fb      	ldr	r3, [r7, #12]
    41c2:	0018      	movs	r0, r3
    41c4:	4b05      	ldr	r3, [pc, #20]	; (41dc <usart_serial_init+0x2c>)
    41c6:	4798      	blx	r3
    41c8:	1e03      	subs	r3, r0, #0
    41ca:	d101      	bne.n	41d0 <usart_serial_init+0x20>
		return true;
    41cc:	2301      	movs	r3, #1
    41ce:	e000      	b.n	41d2 <usart_serial_init+0x22>
	}
	else {
		return false;
    41d0:	2300      	movs	r3, #0
	}
}
    41d2:	0018      	movs	r0, r3
    41d4:	46bd      	mov	sp, r7
    41d6:	b004      	add	sp, #16
    41d8:	bd80      	pop	{r7, pc}
    41da:	46c0      	nop			; (mov r8, r8)
    41dc:	00002a51 	.word	0x00002a51

000041e0 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    41e0:	b580      	push	{r7, lr}
    41e2:	b082      	sub	sp, #8
    41e4:	af00      	add	r7, sp, #0
    41e6:	6078      	str	r0, [r7, #4]
    41e8:	000a      	movs	r2, r1
    41ea:	1cfb      	adds	r3, r7, #3
    41ec:	701a      	strb	r2, [r3, #0]
	while(STATUS_OK !=usart_write_wait(module, c));
    41ee:	46c0      	nop			; (mov r8, r8)
    41f0:	1cfb      	adds	r3, r7, #3
    41f2:	781b      	ldrb	r3, [r3, #0]
    41f4:	b29a      	uxth	r2, r3
    41f6:	687b      	ldr	r3, [r7, #4]
    41f8:	0011      	movs	r1, r2
    41fa:	0018      	movs	r0, r3
    41fc:	4b04      	ldr	r3, [pc, #16]	; (4210 <usart_serial_putchar+0x30>)
    41fe:	4798      	blx	r3
    4200:	1e03      	subs	r3, r0, #0
    4202:	d1f5      	bne.n	41f0 <usart_serial_putchar+0x10>

	return STATUS_OK;
    4204:	2300      	movs	r3, #0
}
    4206:	0018      	movs	r0, r3
    4208:	46bd      	mov	sp, r7
    420a:	b002      	add	sp, #8
    420c:	bd80      	pop	{r7, pc}
    420e:	46c0      	nop			; (mov r8, r8)
    4210:	00002cc5 	.word	0x00002cc5

00004214 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    4214:	b580      	push	{r7, lr}
    4216:	b084      	sub	sp, #16
    4218:	af00      	add	r7, sp, #0
    421a:	6078      	str	r0, [r7, #4]
    421c:	6039      	str	r1, [r7, #0]
	uint16_t temp = 0;
    421e:	230e      	movs	r3, #14
    4220:	18fb      	adds	r3, r7, r3
    4222:	2200      	movs	r2, #0
    4224:	801a      	strh	r2, [r3, #0]

	while(STATUS_OK != usart_read_wait(module, &temp));
    4226:	46c0      	nop			; (mov r8, r8)
    4228:	230e      	movs	r3, #14
    422a:	18fa      	adds	r2, r7, r3
    422c:	687b      	ldr	r3, [r7, #4]
    422e:	0011      	movs	r1, r2
    4230:	0018      	movs	r0, r3
    4232:	4b07      	ldr	r3, [pc, #28]	; (4250 <usart_serial_getchar+0x3c>)
    4234:	4798      	blx	r3
    4236:	1e03      	subs	r3, r0, #0
    4238:	d1f6      	bne.n	4228 <usart_serial_getchar+0x14>

	*c = temp;
    423a:	230e      	movs	r3, #14
    423c:	18fb      	adds	r3, r7, r3
    423e:	881b      	ldrh	r3, [r3, #0]
    4240:	b2da      	uxtb	r2, r3
    4242:	683b      	ldr	r3, [r7, #0]
    4244:	701a      	strb	r2, [r3, #0]
}
    4246:	46c0      	nop			; (mov r8, r8)
    4248:	46bd      	mov	sp, r7
    424a:	b004      	add	sp, #16
    424c:	bd80      	pop	{r7, pc}
    424e:	46c0      	nop			; (mov r8, r8)
    4250:	00002d29 	.word	0x00002d29

00004254 <stdio_serial_init>:
 */
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
    4254:	b580      	push	{r7, lr}
    4256:	b084      	sub	sp, #16
    4258:	af00      	add	r7, sp, #0
    425a:	60f8      	str	r0, [r7, #12]
    425c:	60b9      	str	r1, [r7, #8]
    425e:	607a      	str	r2, [r7, #4]
	stdio_base = (void *)module;
    4260:	4b10      	ldr	r3, [pc, #64]	; (42a4 <stdio_serial_init+0x50>)
    4262:	68fa      	ldr	r2, [r7, #12]
    4264:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    4266:	4b10      	ldr	r3, [pc, #64]	; (42a8 <stdio_serial_init+0x54>)
    4268:	4a10      	ldr	r2, [pc, #64]	; (42ac <stdio_serial_init+0x58>)
    426a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    426c:	4b10      	ldr	r3, [pc, #64]	; (42b0 <stdio_serial_init+0x5c>)
    426e:	4a11      	ldr	r2, [pc, #68]	; (42b4 <stdio_serial_init+0x60>)
    4270:	601a      	str	r2, [r3, #0]

	usart_serial_init(module, hw, config);
    4272:	687a      	ldr	r2, [r7, #4]
    4274:	68b9      	ldr	r1, [r7, #8]
    4276:	68fb      	ldr	r3, [r7, #12]
    4278:	0018      	movs	r0, r3
    427a:	4b0f      	ldr	r3, [pc, #60]	; (42b8 <stdio_serial_init+0x64>)
    427c:	4798      	blx	r3
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    427e:	4b0f      	ldr	r3, [pc, #60]	; (42bc <stdio_serial_init+0x68>)
    4280:	681b      	ldr	r3, [r3, #0]
    4282:	689b      	ldr	r3, [r3, #8]
    4284:	2100      	movs	r1, #0
    4286:	0018      	movs	r0, r3
    4288:	4b0d      	ldr	r3, [pc, #52]	; (42c0 <stdio_serial_init+0x6c>)
    428a:	4798      	blx	r3
	setbuf(stdin, NULL);
    428c:	4b0b      	ldr	r3, [pc, #44]	; (42bc <stdio_serial_init+0x68>)
    428e:	681b      	ldr	r3, [r3, #0]
    4290:	685b      	ldr	r3, [r3, #4]
    4292:	2100      	movs	r1, #0
    4294:	0018      	movs	r0, r3
    4296:	4b0a      	ldr	r3, [pc, #40]	; (42c0 <stdio_serial_init+0x6c>)
    4298:	4798      	blx	r3
	// Note: Already the case in IAR's Normal DLIB default configuration
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
}
    429a:	46c0      	nop			; (mov r8, r8)
    429c:	46bd      	mov	sp, r7
    429e:	b004      	add	sp, #16
    42a0:	bd80      	pop	{r7, pc}
    42a2:	46c0      	nop			; (mov r8, r8)
    42a4:	20000200 	.word	0x20000200
    42a8:	200001fc 	.word	0x200001fc
    42ac:	000041e1 	.word	0x000041e1
    42b0:	200001f8 	.word	0x200001f8
    42b4:	00004215 	.word	0x00004215
    42b8:	000041b1 	.word	0x000041b1
    42bc:	2000006c 	.word	0x2000006c
    42c0:	00004acd 	.word	0x00004acd

000042c4 <configure_console>:
static uint8_t read_buffer[AT25DFX_BUFFER_SIZE];
struct spi_module at25dfx_spi;
struct at25dfx_chip_module at25dfx_chip;

static void configure_console(void)
{
    42c4:	b580      	push	{r7, lr}
    42c6:	b090      	sub	sp, #64	; 0x40
    42c8:	af00      	add	r7, sp, #0
	struct usart_config usart_conf;
	usart_get_config_defaults(&usart_conf);
    42ca:	003b      	movs	r3, r7
    42cc:	0018      	movs	r0, r3
    42ce:	4b13      	ldr	r3, [pc, #76]	; (431c <configure_console+0x58>)
    42d0:	4798      	blx	r3
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    42d2:	003b      	movs	r3, r7
    42d4:	22c4      	movs	r2, #196	; 0xc4
    42d6:	0392      	lsls	r2, r2, #14
    42d8:	60da      	str	r2, [r3, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    42da:	003b      	movs	r3, r7
    42dc:	2201      	movs	r2, #1
    42de:	4252      	negs	r2, r2
    42e0:	631a      	str	r2, [r3, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    42e2:	003b      	movs	r3, r7
    42e4:	2201      	movs	r2, #1
    42e6:	4252      	negs	r2, r2
    42e8:	635a      	str	r2, [r3, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    42ea:	003b      	movs	r3, r7
    42ec:	4a0c      	ldr	r2, [pc, #48]	; (4320 <configure_console+0x5c>)
    42ee:	639a      	str	r2, [r3, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    42f0:	003b      	movs	r3, r7
    42f2:	4a0c      	ldr	r2, [pc, #48]	; (4324 <configure_console+0x60>)
    42f4:	63da      	str	r2, [r3, #60]	; 0x3c
	usart_conf.baudrate    = 115200;
    42f6:	003b      	movs	r3, r7
    42f8:	22e1      	movs	r2, #225	; 0xe1
    42fa:	0252      	lsls	r2, r2, #9
    42fc:	621a      	str	r2, [r3, #32]
	stdio_serial_init(&usart_instance, EDBG_CDC_MODULE, &usart_conf);
    42fe:	003a      	movs	r2, r7
    4300:	4909      	ldr	r1, [pc, #36]	; (4328 <configure_console+0x64>)
    4302:	4b0a      	ldr	r3, [pc, #40]	; (432c <configure_console+0x68>)
    4304:	0018      	movs	r0, r3
    4306:	4b0a      	ldr	r3, [pc, #40]	; (4330 <configure_console+0x6c>)
    4308:	4798      	blx	r3
	usart_enable(&usart_instance);
    430a:	4b08      	ldr	r3, [pc, #32]	; (432c <configure_console+0x68>)
    430c:	0018      	movs	r0, r3
    430e:	4b09      	ldr	r3, [pc, #36]	; (4334 <configure_console+0x70>)
    4310:	4798      	blx	r3
}
    4312:	46c0      	nop			; (mov r8, r8)
    4314:	46bd      	mov	sp, r7
    4316:	b010      	add	sp, #64	; 0x40
    4318:	bd80      	pop	{r7, pc}
    431a:	46c0      	nop			; (mov r8, r8)
    431c:	000040a9 	.word	0x000040a9
    4320:	002a0003 	.word	0x002a0003
    4324:	002b0003 	.word	0x002b0003
    4328:	42001800 	.word	0x42001800
    432c:	20000204 	.word	0x20000204
    4330:	00004255 	.word	0x00004255
    4334:	00004169 	.word	0x00004169

00004338 <configure_spi_flash>:

static void configure_spi_flash()
{
    4338:	b580      	push	{r7, lr}
    433a:	b090      	sub	sp, #64	; 0x40
    433c:	af00      	add	r7, sp, #0
	struct at25dfx_chip_config at25dfx_chip_config;
	struct spi_config at25dfx_spi_config;
	spi_get_config_defaults(&at25dfx_spi_config);
    433e:	1d3b      	adds	r3, r7, #4
    4340:	0018      	movs	r0, r3
    4342:	4b19      	ldr	r3, [pc, #100]	; (43a8 <configure_spi_flash+0x70>)
    4344:	4798      	blx	r3
	at25dfx_spi_config.mode_specific.master.baudrate = AT25DFX_CLOCK_SPEED;
    4346:	1d3b      	adds	r3, r7, #4
    4348:	4a18      	ldr	r2, [pc, #96]	; (43ac <configure_spi_flash+0x74>)
    434a:	619a      	str	r2, [r3, #24]
	at25dfx_spi_config.mux_setting = AT25DFX_SPI_PINMUX_SETTING;
    434c:	1d3b      	adds	r3, r7, #4
    434e:	2280      	movs	r2, #128	; 0x80
    4350:	0252      	lsls	r2, r2, #9
    4352:	60da      	str	r2, [r3, #12]
	at25dfx_spi_config.pinmux_pad0 = AT25DFX_SPI_PINMUX_PAD0;
    4354:	1d3b      	adds	r3, r7, #4
    4356:	4a16      	ldr	r2, [pc, #88]	; (43b0 <configure_spi_flash+0x78>)
    4358:	629a      	str	r2, [r3, #40]	; 0x28
	at25dfx_spi_config.pinmux_pad1 = AT25DFX_SPI_PINMUX_PAD1;
    435a:	1d3b      	adds	r3, r7, #4
    435c:	4a15      	ldr	r2, [pc, #84]	; (43b4 <configure_spi_flash+0x7c>)
    435e:	62da      	str	r2, [r3, #44]	; 0x2c
	at25dfx_spi_config.pinmux_pad2 = AT25DFX_SPI_PINMUX_PAD2;
    4360:	1d3b      	adds	r3, r7, #4
    4362:	4a15      	ldr	r2, [pc, #84]	; (43b8 <configure_spi_flash+0x80>)
    4364:	631a      	str	r2, [r3, #48]	; 0x30
	at25dfx_spi_config.pinmux_pad3 = AT25DFX_SPI_PINMUX_PAD3;
    4366:	1d3b      	adds	r3, r7, #4
    4368:	4a14      	ldr	r2, [pc, #80]	; (43bc <configure_spi_flash+0x84>)
    436a:	635a      	str	r2, [r3, #52]	; 0x34
	spi_init(&at25dfx_spi, AT25DFX_SPI, &at25dfx_spi_config);
    436c:	1d3a      	adds	r2, r7, #4
    436e:	4914      	ldr	r1, [pc, #80]	; (43c0 <configure_spi_flash+0x88>)
    4370:	4b14      	ldr	r3, [pc, #80]	; (43c4 <configure_spi_flash+0x8c>)
    4372:	0018      	movs	r0, r3
    4374:	4b14      	ldr	r3, [pc, #80]	; (43c8 <configure_spi_flash+0x90>)
    4376:	4798      	blx	r3
	spi_enable(&at25dfx_spi);
    4378:	4b12      	ldr	r3, [pc, #72]	; (43c4 <configure_spi_flash+0x8c>)
    437a:	0018      	movs	r0, r3
    437c:	4b13      	ldr	r3, [pc, #76]	; (43cc <configure_spi_flash+0x94>)
    437e:	4798      	blx	r3
		
	at25dfx_chip_config.type = AT25DFX_MEM_TYPE;
    4380:	233c      	movs	r3, #60	; 0x3c
    4382:	18fb      	adds	r3, r7, r3
    4384:	2204      	movs	r2, #4
    4386:	701a      	strb	r2, [r3, #0]
	at25dfx_chip_config.cs_pin = AT25DFX_CS;
    4388:	233c      	movs	r3, #60	; 0x3c
    438a:	18fb      	adds	r3, r7, r3
    438c:	2207      	movs	r2, #7
    438e:	705a      	strb	r2, [r3, #1]
	at25dfx_chip_init(&at25dfx_chip, &at25dfx_spi, &at25dfx_chip_config);
    4390:	233c      	movs	r3, #60	; 0x3c
    4392:	18fa      	adds	r2, r7, r3
    4394:	490b      	ldr	r1, [pc, #44]	; (43c4 <configure_spi_flash+0x8c>)
    4396:	4b0e      	ldr	r3, [pc, #56]	; (43d0 <configure_spi_flash+0x98>)
    4398:	0018      	movs	r0, r3
    439a:	4b0e      	ldr	r3, [pc, #56]	; (43d4 <configure_spi_flash+0x9c>)
    439c:	4798      	blx	r3
}
    439e:	46c0      	nop			; (mov r8, r8)
    43a0:	46bd      	mov	sp, r7
    43a2:	b010      	add	sp, #64	; 0x40
    43a4:	bd80      	pop	{r7, pc}
    43a6:	46c0      	nop			; (mov r8, r8)
    43a8:	00003eed 	.word	0x00003eed
    43ac:	0001d4c0 	.word	0x0001d4c0
    43b0:	00100002 	.word	0x00100002
    43b4:	00110002 	.word	0x00110002
    43b8:	00120002 	.word	0x00120002
    43bc:	00130002 	.word	0x00130002
    43c0:	42000c00 	.word	0x42000c00
    43c4:	20000240 	.word	0x20000240
    43c8:	00000d21 	.word	0x00000d21
    43cc:	00003f71 	.word	0x00003f71
    43d0:	20000238 	.word	0x20000238
    43d4:	00003fc1 	.word	0x00003fc1

000043d8 <getFWStat>:

static Firmware_Status_t getFWStat() 
{
    43d8:	b580      	push	{r7, lr}
    43da:	b082      	sub	sp, #8
    43dc:	af00      	add	r7, sp, #0
    43de:	6078      	str	r0, [r7, #4]
	return *(Firmware_Status_t*)FW_STAT_ADDRESS;	// return the firmware status
    43e0:	23fe      	movs	r3, #254	; 0xfe
    43e2:	01db      	lsls	r3, r3, #7
    43e4:	687a      	ldr	r2, [r7, #4]
    43e6:	0010      	movs	r0, r2
    43e8:	0019      	movs	r1, r3
    43ea:	2308      	movs	r3, #8
    43ec:	001a      	movs	r2, r3
    43ee:	4b03      	ldr	r3, [pc, #12]	; (43fc <getFWStat+0x24>)
    43f0:	4798      	blx	r3
}
    43f2:	6878      	ldr	r0, [r7, #4]
    43f4:	46bd      	mov	sp, r7
    43f6:	b002      	add	sp, #8
    43f8:	bd80      	pop	{r7, pc}
    43fa:	46c0      	nop			; (mov r8, r8)
    43fc:	0000499d 	.word	0x0000499d

00004400 <writeFWStat>:

static void writeFWStat(Firmware_Status_t thisFW)
{
    4400:	b590      	push	{r4, r7, lr}
    4402:	b095      	sub	sp, #84	; 0x54
    4404:	af00      	add	r7, sp, #0
    4406:	003b      	movs	r3, r7
    4408:	6018      	str	r0, [r3, #0]
    440a:	6059      	str	r1, [r3, #4]
	uint8_t page_buffer[NVMCTRL_PAGE_SIZE]={0};
    440c:	230c      	movs	r3, #12
    440e:	18fb      	adds	r3, r7, r3
    4410:	0018      	movs	r0, r3
    4412:	2340      	movs	r3, #64	; 0x40
    4414:	001a      	movs	r2, r3
    4416:	2100      	movs	r1, #0
    4418:	4b26      	ldr	r3, [pc, #152]	; (44b4 <writeFWStat+0xb4>)
    441a:	4798      	blx	r3
	page_buffer[0] = thisFW.signature[0];
    441c:	003b      	movs	r3, r7
    441e:	781a      	ldrb	r2, [r3, #0]
    4420:	230c      	movs	r3, #12
    4422:	18fb      	adds	r3, r7, r3
    4424:	701a      	strb	r2, [r3, #0]
	page_buffer[1] = thisFW.signature[1];
    4426:	003b      	movs	r3, r7
    4428:	785a      	ldrb	r2, [r3, #1]
    442a:	230c      	movs	r3, #12
    442c:	18fb      	adds	r3, r7, r3
    442e:	705a      	strb	r2, [r3, #1]
	page_buffer[2] = thisFW.signature[2];
    4430:	003b      	movs	r3, r7
    4432:	789a      	ldrb	r2, [r3, #2]
    4434:	230c      	movs	r3, #12
    4436:	18fb      	adds	r3, r7, r3
    4438:	709a      	strb	r2, [r3, #2]
	page_buffer[3] = thisFW.signature[3];
    443a:	003b      	movs	r3, r7
    443c:	78da      	ldrb	r2, [r3, #3]
    443e:	230c      	movs	r3, #12
    4440:	18fb      	adds	r3, r7, r3
    4442:	70da      	strb	r2, [r3, #3]
	page_buffer[4] = thisFW.executing_image;
    4444:	003b      	movs	r3, r7
    4446:	791a      	ldrb	r2, [r3, #4]
    4448:	230c      	movs	r3, #12
    444a:	18fb      	adds	r3, r7, r3
    444c:	711a      	strb	r2, [r3, #4]
	page_buffer[5] = thisFW.downloaded_image;
    444e:	003b      	movs	r3, r7
    4450:	795a      	ldrb	r2, [r3, #5]
    4452:	230c      	movs	r3, #12
    4454:	18fb      	adds	r3, r7, r3
    4456:	715a      	strb	r2, [r3, #5]
	page_buffer[6] = thisFW.writenew_image;
    4458:	003b      	movs	r3, r7
    445a:	799a      	ldrb	r2, [r3, #6]
    445c:	230c      	movs	r3, #12
    445e:	18fb      	adds	r3, r7, r3
    4460:	719a      	strb	r2, [r3, #6]
	page_buffer[7] = thisFW.reset_count;
    4462:	003b      	movs	r3, r7
    4464:	79da      	ldrb	r2, [r3, #7]
    4466:	230c      	movs	r3, #12
    4468:	18fb      	adds	r3, r7, r3
    446a:	71da      	strb	r2, [r3, #7]
	
	status_code_genare_t error_code;
	do
	{
		error_code = nvm_erase_row(FW_STAT_ADDRESS);			// Erase FW stat row
    446c:	234f      	movs	r3, #79	; 0x4f
    446e:	18fc      	adds	r4, r7, r3
    4470:	23fe      	movs	r3, #254	; 0xfe
    4472:	01db      	lsls	r3, r3, #7
    4474:	0018      	movs	r0, r3
    4476:	4b10      	ldr	r3, [pc, #64]	; (44b8 <writeFWStat+0xb8>)
    4478:	4798      	blx	r3
    447a:	0003      	movs	r3, r0
    447c:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
    447e:	234f      	movs	r3, #79	; 0x4f
    4480:	18fb      	adds	r3, r7, r3
    4482:	781b      	ldrb	r3, [r3, #0]
    4484:	2b05      	cmp	r3, #5
    4486:	d0f1      	beq.n	446c <writeFWStat+0x6c>
	
	do 
	{ 
		error_code = nvm_write_buffer(FW_STAT_ADDRESS, page_buffer, NVMCTRL_PAGE_SIZE);	// Write buffer to FW_STAT page
    4488:	234f      	movs	r3, #79	; 0x4f
    448a:	18fc      	adds	r4, r7, r3
    448c:	230c      	movs	r3, #12
    448e:	18f9      	adds	r1, r7, r3
    4490:	23fe      	movs	r3, #254	; 0xfe
    4492:	01db      	lsls	r3, r3, #7
    4494:	2240      	movs	r2, #64	; 0x40
    4496:	0018      	movs	r0, r3
    4498:	4b08      	ldr	r3, [pc, #32]	; (44bc <writeFWStat+0xbc>)
    449a:	4798      	blx	r3
    449c:	0003      	movs	r3, r0
    449e:	7023      	strb	r3, [r4, #0]
	} while (error_code == STATUS_BUSY);
    44a0:	234f      	movs	r3, #79	; 0x4f
    44a2:	18fb      	adds	r3, r7, r3
    44a4:	781b      	ldrb	r3, [r3, #0]
    44a6:	2b05      	cmp	r3, #5
    44a8:	d0ee      	beq.n	4488 <writeFWStat+0x88>
}
    44aa:	46c0      	nop			; (mov r8, r8)
    44ac:	46bd      	mov	sp, r7
    44ae:	b015      	add	sp, #84	; 0x54
    44b0:	bd90      	pop	{r4, r7, pc}
    44b2:	46c0      	nop			; (mov r8, r8)
    44b4:	000049af 	.word	0x000049af
    44b8:	00001e1d 	.word	0x00001e1d
    44bc:	00001cd1 	.word	0x00001cd1

000044c0 <upgradeFW>:

static void upgradeFW(Firmware_Status_t thisFW)
{
    44c0:	b590      	push	{r4, r7, lr}
    44c2:	b089      	sub	sp, #36	; 0x24
    44c4:	af00      	add	r7, sp, #0
    44c6:	003b      	movs	r3, r7
    44c8:	6018      	str	r0, [r3, #0]
    44ca:	6059      	str	r1, [r3, #4]
	printf("Upgrading firmware to version: %d.\n", thisFW.downloaded_image);
    44cc:	003b      	movs	r3, r7
    44ce:	795b      	ldrb	r3, [r3, #5]
    44d0:	001a      	movs	r2, r3
    44d2:	4b43      	ldr	r3, [pc, #268]	; (45e0 <upgradeFW+0x120>)
    44d4:	0011      	movs	r1, r2
    44d6:	0018      	movs	r0, r3
    44d8:	4b42      	ldr	r3, [pc, #264]	; (45e4 <upgradeFW+0x124>)
    44da:	4798      	blx	r3
		return;
	}
	*/
	// write new firmware
	//--------------------------
	uint32_t flash_fw_addr = thisFW.downloaded_image * 0x40000;			// Pick right start address in flash for downloaded image
    44dc:	003b      	movs	r3, r7
    44de:	795b      	ldrb	r3, [r3, #5]
    44e0:	049b      	lsls	r3, r3, #18
    44e2:	617b      	str	r3, [r7, #20]
	at25dfx_chip_wake(&at25dfx_chip); //wake up the chip
    44e4:	4b40      	ldr	r3, [pc, #256]	; (45e8 <upgradeFW+0x128>)
    44e6:	0018      	movs	r0, r3
    44e8:	4b40      	ldr	r3, [pc, #256]	; (45ec <upgradeFW+0x12c>)
    44ea:	4798      	blx	r3
	if (at25dfx_chip_check_presence(&at25dfx_chip) != STATUS_OK)
    44ec:	4b3e      	ldr	r3, [pc, #248]	; (45e8 <upgradeFW+0x128>)
    44ee:	0018      	movs	r0, r3
    44f0:	4b3f      	ldr	r3, [pc, #252]	; (45f0 <upgradeFW+0x130>)
    44f2:	4798      	blx	r3
    44f4:	1e03      	subs	r3, r0, #0
    44f6:	d004      	beq.n	4502 <upgradeFW+0x42>
	{
		printf("Flash Chip did not respond. Upgrade failed !\n");
    44f8:	4b3e      	ldr	r3, [pc, #248]	; (45f4 <upgradeFW+0x134>)
    44fa:	0018      	movs	r0, r3
    44fc:	4b3e      	ldr	r3, [pc, #248]	; (45f8 <upgradeFW+0x138>)
    44fe:	4798      	blx	r3
		return;
    4500:	e06a      	b.n	45d8 <upgradeFW+0x118>
	}
	//...................
	//read the firmware out and start burning NVM
	uint32_t addr_i = 0;
    4502:	2300      	movs	r3, #0
    4504:	61fb      	str	r3, [r7, #28]
	status_code_genare_t error_code;
	while (APP_START_ADDRESS + addr_i < 0x40000) {	
    4506:	e049      	b.n	459c <upgradeFW+0xdc>
		// write a row to NVM (256B)
		do
		{
			error_code = nvm_erase_row(APP_START_ADDRESS + addr_i);			// Erase NVM row
    4508:	69fb      	ldr	r3, [r7, #28]
    450a:	2280      	movs	r2, #128	; 0x80
    450c:	0212      	lsls	r2, r2, #8
    450e:	4694      	mov	ip, r2
    4510:	4463      	add	r3, ip
    4512:	2213      	movs	r2, #19
    4514:	18bc      	adds	r4, r7, r2
    4516:	0018      	movs	r0, r3
    4518:	4b38      	ldr	r3, [pc, #224]	; (45fc <upgradeFW+0x13c>)
    451a:	4798      	blx	r3
    451c:	0003      	movs	r3, r0
    451e:	7023      	strb	r3, [r4, #0]
		} while (error_code == STATUS_BUSY);
    4520:	2313      	movs	r3, #19
    4522:	18fb      	adds	r3, r7, r3
    4524:	781b      	ldrb	r3, [r3, #0]
    4526:	2b05      	cmp	r3, #5
    4528:	d0ee      	beq.n	4508 <upgradeFW+0x48>
		for (int i = 0; i < 4; i++) {
    452a:	2300      	movs	r3, #0
    452c:	61bb      	str	r3, [r7, #24]
    452e:	e028      	b.n	4582 <upgradeFW+0xc2>
			// Read 64B of flash
			uint32_t thisFlashAddr = flash_fw_addr + addr_i + i*NVMCTRL_PAGE_SIZE;
    4530:	697a      	ldr	r2, [r7, #20]
    4532:	69fb      	ldr	r3, [r7, #28]
    4534:	18d3      	adds	r3, r2, r3
    4536:	69ba      	ldr	r2, [r7, #24]
    4538:	0192      	lsls	r2, r2, #6
    453a:	189b      	adds	r3, r3, r2
    453c:	60fb      	str	r3, [r7, #12]
			at25dfx_chip_read_buffer(&at25dfx_chip, thisFlashAddr, read_buffer, NVMCTRL_PAGE_SIZE);
    453e:	4a30      	ldr	r2, [pc, #192]	; (4600 <upgradeFW+0x140>)
    4540:	68f9      	ldr	r1, [r7, #12]
    4542:	4829      	ldr	r0, [pc, #164]	; (45e8 <upgradeFW+0x128>)
    4544:	2340      	movs	r3, #64	; 0x40
    4546:	4c2f      	ldr	r4, [pc, #188]	; (4604 <upgradeFW+0x144>)
    4548:	47a0      	blx	r4
			uint32_t thisNVMAddr = APP_START_ADDRESS + addr_i + i*NVMCTRL_PAGE_SIZE;
    454a:	69bb      	ldr	r3, [r7, #24]
    454c:	019b      	lsls	r3, r3, #6
    454e:	001a      	movs	r2, r3
    4550:	69fb      	ldr	r3, [r7, #28]
    4552:	18d3      	adds	r3, r2, r3
    4554:	2280      	movs	r2, #128	; 0x80
    4556:	0212      	lsls	r2, r2, #8
    4558:	4694      	mov	ip, r2
    455a:	4463      	add	r3, ip
    455c:	60bb      	str	r3, [r7, #8]
			do
			{
				error_code = nvm_write_buffer(thisNVMAddr, read_buffer, NVMCTRL_PAGE_SIZE);	// Write 64B to NVM page
    455e:	2313      	movs	r3, #19
    4560:	18fc      	adds	r4, r7, r3
    4562:	4927      	ldr	r1, [pc, #156]	; (4600 <upgradeFW+0x140>)
    4564:	68bb      	ldr	r3, [r7, #8]
    4566:	2240      	movs	r2, #64	; 0x40
    4568:	0018      	movs	r0, r3
    456a:	4b27      	ldr	r3, [pc, #156]	; (4608 <upgradeFW+0x148>)
    456c:	4798      	blx	r3
    456e:	0003      	movs	r3, r0
    4570:	7023      	strb	r3, [r4, #0]
			} while (error_code == STATUS_BUSY);
    4572:	2313      	movs	r3, #19
    4574:	18fb      	adds	r3, r7, r3
    4576:	781b      	ldrb	r3, [r3, #0]
    4578:	2b05      	cmp	r3, #5
    457a:	d0f0      	beq.n	455e <upgradeFW+0x9e>
		// write a row to NVM (256B)
		do
		{
			error_code = nvm_erase_row(APP_START_ADDRESS + addr_i);			// Erase NVM row
		} while (error_code == STATUS_BUSY);
		for (int i = 0; i < 4; i++) {
    457c:	69bb      	ldr	r3, [r7, #24]
    457e:	3301      	adds	r3, #1
    4580:	61bb      	str	r3, [r7, #24]
    4582:	69bb      	ldr	r3, [r7, #24]
    4584:	2b03      	cmp	r3, #3
    4586:	ddd3      	ble.n	4530 <upgradeFW+0x70>
				error_code = nvm_write_buffer(thisNVMAddr, read_buffer, NVMCTRL_PAGE_SIZE);	// Write 64B to NVM page
			} while (error_code == STATUS_BUSY);
		}
		
		// increment addr_i
		addr_i += 256;
    4588:	69fb      	ldr	r3, [r7, #28]
    458a:	3301      	adds	r3, #1
    458c:	33ff      	adds	r3, #255	; 0xff
    458e:	61fb      	str	r3, [r7, #28]
		printf("addr_i: %x\r\n", addr_i);
    4590:	69fa      	ldr	r2, [r7, #28]
    4592:	4b1e      	ldr	r3, [pc, #120]	; (460c <upgradeFW+0x14c>)
    4594:	0011      	movs	r1, r2
    4596:	0018      	movs	r0, r3
    4598:	4b12      	ldr	r3, [pc, #72]	; (45e4 <upgradeFW+0x124>)
    459a:	4798      	blx	r3
	}
	//...................
	//read the firmware out and start burning NVM
	uint32_t addr_i = 0;
	status_code_genare_t error_code;
	while (APP_START_ADDRESS + addr_i < 0x40000) {	
    459c:	69fb      	ldr	r3, [r7, #28]
    459e:	2280      	movs	r2, #128	; 0x80
    45a0:	0212      	lsls	r2, r2, #8
    45a2:	4694      	mov	ip, r2
    45a4:	4463      	add	r3, ip
    45a6:	4a1a      	ldr	r2, [pc, #104]	; (4610 <upgradeFW+0x150>)
    45a8:	4293      	cmp	r3, r2
    45aa:	d9ad      	bls.n	4508 <upgradeFW+0x48>
	//at25dfx_chip_read_buffer(&at25dfx_chip, flash_fw_addr, read_buffer, AT25DFX_BUFFER_SIZE);	
	//computer CRC for the entire block and compare with the CRC stored by the app.
	
	//------------------------
	// enter low power mode.	
	at25dfx_chip_sleep(&at25dfx_chip);
    45ac:	4b0e      	ldr	r3, [pc, #56]	; (45e8 <upgradeFW+0x128>)
    45ae:	0018      	movs	r0, r3
    45b0:	4b18      	ldr	r3, [pc, #96]	; (4614 <upgradeFW+0x154>)
    45b2:	4798      	blx	r3
	// writing done. Update the flags and reset
	thisFW.executing_image = thisFW.downloaded_image;
    45b4:	003b      	movs	r3, r7
    45b6:	795a      	ldrb	r2, [r3, #5]
    45b8:	003b      	movs	r3, r7
    45ba:	711a      	strb	r2, [r3, #4]
	thisFW.writenew_image = 0;
    45bc:	003b      	movs	r3, r7
    45be:	2200      	movs	r2, #0
    45c0:	719a      	strb	r2, [r3, #6]
	writeFWStat(thisFW);
    45c2:	003b      	movs	r3, r7
    45c4:	6818      	ldr	r0, [r3, #0]
    45c6:	6859      	ldr	r1, [r3, #4]
    45c8:	4b13      	ldr	r3, [pc, #76]	; (4618 <upgradeFW+0x158>)
    45ca:	4798      	blx	r3
	printf("Upgrade complete. Resetting device.\n");
    45cc:	4b13      	ldr	r3, [pc, #76]	; (461c <upgradeFW+0x15c>)
    45ce:	0018      	movs	r0, r3
    45d0:	4b09      	ldr	r3, [pc, #36]	; (45f8 <upgradeFW+0x138>)
    45d2:	4798      	blx	r3
	system_reset();
    45d4:	4b12      	ldr	r3, [pc, #72]	; (4620 <upgradeFW+0x160>)
    45d6:	4798      	blx	r3
}
    45d8:	46bd      	mov	sp, r7
    45da:	b009      	add	sp, #36	; 0x24
    45dc:	bd90      	pop	{r4, r7, pc}
    45de:	46c0      	nop			; (mov r8, r8)
    45e0:	00005c30 	.word	0x00005c30
    45e4:	000049c1 	.word	0x000049c1
    45e8:	20000238 	.word	0x20000238
    45ec:	00000791 	.word	0x00000791
    45f0:	000005a1 	.word	0x000005a1
    45f4:	00005c54 	.word	0x00005c54
    45f8:	00004ab9 	.word	0x00004ab9
    45fc:	00001e1d 	.word	0x00001e1d
    4600:	200000d4 	.word	0x200000d4
    4604:	0000064d 	.word	0x0000064d
    4608:	00001cd1 	.word	0x00001cd1
    460c:	00005c84 	.word	0x00005c84
    4610:	0003ffff 	.word	0x0003ffff
    4614:	00000705 	.word	0x00000705
    4618:	00004401 	.word	0x00004401
    461c:	00005c94 	.word	0x00005c94
    4620:	00003e59 	.word	0x00003e59

00004624 <configure_nvm>:
	//printf("Flash write complete.\n");
	//system_reset();
}

static void configure_nvm() 
{
    4624:	b580      	push	{r7, lr}
    4626:	b082      	sub	sp, #8
    4628:	af00      	add	r7, sp, #0
	struct nvm_config config;
	nvm_get_config_defaults(&config);
    462a:	003b      	movs	r3, r7
    462c:	0018      	movs	r0, r3
    462e:	4b06      	ldr	r3, [pc, #24]	; (4648 <configure_nvm+0x24>)
    4630:	4798      	blx	r3
	config.manual_page_write = false;
    4632:	003b      	movs	r3, r7
    4634:	2200      	movs	r2, #0
    4636:	705a      	strb	r2, [r3, #1]
	nvm_set_config(&config);
    4638:	003b      	movs	r3, r7
    463a:	0018      	movs	r0, r3
    463c:	4b03      	ldr	r3, [pc, #12]	; (464c <configure_nvm+0x28>)
    463e:	4798      	blx	r3
}
    4640:	46c0      	nop			; (mov r8, r8)
    4642:	46bd      	mov	sp, r7
    4644:	b002      	add	sp, #8
    4646:	bd80      	pop	{r7, pc}
    4648:	00004029 	.word	0x00004029
    464c:	00001ae1 	.word	0x00001ae1

00004650 <configure_boot_button>:
static void configure_boot_button()
{
    4650:	b580      	push	{r7, lr}
    4652:	b082      	sub	sp, #8
    4654:	af00      	add	r7, sp, #0
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    4656:	1d3b      	adds	r3, r7, #4
    4658:	0018      	movs	r0, r3
    465a:	4b07      	ldr	r3, [pc, #28]	; (4678 <configure_boot_button+0x28>)
    465c:	4798      	blx	r3
	pin_conf.direction = PORT_PIN_DIR_INPUT;
    465e:	1d3b      	adds	r3, r7, #4
    4660:	2200      	movs	r2, #0
    4662:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(BOOT_PIN, &pin_conf);
    4664:	1d3b      	adds	r3, r7, #4
    4666:	0019      	movs	r1, r3
    4668:	2037      	movs	r0, #55	; 0x37
    466a:	4b04      	ldr	r3, [pc, #16]	; (467c <configure_boot_button+0x2c>)
    466c:	4798      	blx	r3
}
    466e:	46c0      	nop			; (mov r8, r8)
    4670:	46bd      	mov	sp, r7
    4672:	b002      	add	sp, #8
    4674:	bd80      	pop	{r7, pc}
    4676:	46c0      	nop			; (mov r8, r8)
    4678:	00003de1 	.word	0x00003de1
    467c:	00001eed 	.word	0x00001eed

00004680 <init_drivers>:

static void init_drivers()
{
    4680:	b580      	push	{r7, lr}
    4682:	af00      	add	r7, sp, #0
	delay_init();
    4684:	4b05      	ldr	r3, [pc, #20]	; (469c <init_drivers+0x1c>)
    4686:	4798      	blx	r3
	configure_console();
    4688:	4b05      	ldr	r3, [pc, #20]	; (46a0 <init_drivers+0x20>)
    468a:	4798      	blx	r3
	configure_nvm();
    468c:	4b05      	ldr	r3, [pc, #20]	; (46a4 <init_drivers+0x24>)
    468e:	4798      	blx	r3
	configure_spi_flash();	
    4690:	4b05      	ldr	r3, [pc, #20]	; (46a8 <init_drivers+0x28>)
    4692:	4798      	blx	r3
}
    4694:	46c0      	nop			; (mov r8, r8)
    4696:	46bd      	mov	sp, r7
    4698:	bd80      	pop	{r7, pc}
    469a:	46c0      	nop			; (mov r8, r8)
    469c:	000019d5 	.word	0x000019d5
    46a0:	000042c5 	.word	0x000042c5
    46a4:	00004625 	.word	0x00004625
    46a8:	00004339 	.word	0x00004339

000046ac <main>:
int main (void)
{
    46ac:	b580      	push	{r7, lr}
    46ae:	b086      	sub	sp, #24
    46b0:	af00      	add	r7, sp, #0
	system_init();
    46b2:	4b3c      	ldr	r3, [pc, #240]	; (47a4 <main+0xf8>)
    46b4:	4798      	blx	r3
	system_interrupt_enable_global();
    46b6:	4b3c      	ldr	r3, [pc, #240]	; (47a8 <main+0xfc>)
    46b8:	4798      	blx	r3
	configure_boot_button();
    46ba:	4b3c      	ldr	r3, [pc, #240]	; (47ac <main+0x100>)
    46bc:	4798      	blx	r3
	// default boot params. Needed so that linker doesn't optimize it out.
	uint8_t* t = params; 
    46be:	4b3c      	ldr	r3, [pc, #240]	; (47b0 <main+0x104>)
    46c0:	613b      	str	r3, [r7, #16]
	//init_drivers();
	//writeFWtoFlash(0);
	

	void (*app_code_entry)(void);
	uint16_t n=0; uint8_t remain_in_boot = 0;
    46c2:	2316      	movs	r3, #22
    46c4:	18fb      	adds	r3, r7, r3
    46c6:	2200      	movs	r2, #0
    46c8:	801a      	strh	r2, [r3, #0]
    46ca:	230f      	movs	r3, #15
    46cc:	18fb      	adds	r3, r7, r3
    46ce:	2200      	movs	r2, #0
    46d0:	701a      	strb	r2, [r3, #0]
	//check if button is pressed to lock in boot
	while(n++ < 1000)
    46d2:	46c0      	nop			; (mov r8, r8)
    46d4:	2316      	movs	r3, #22
    46d6:	18fb      	adds	r3, r7, r3
    46d8:	881b      	ldrh	r3, [r3, #0]
    46da:	2216      	movs	r2, #22
    46dc:	18ba      	adds	r2, r7, r2
    46de:	1c59      	adds	r1, r3, #1
    46e0:	8011      	strh	r1, [r2, #0]
    46e2:	4a34      	ldr	r2, [pc, #208]	; (47b4 <main+0x108>)
    46e4:	4293      	cmp	r3, r2
    46e6:	d9f5      	bls.n	46d4 <main+0x28>
			break;
		}*/
	}
	while(1) 
	{
		if(!remain_in_boot)
    46e8:	230f      	movs	r3, #15
    46ea:	18fb      	adds	r3, r7, r3
    46ec:	781b      	ldrb	r3, [r3, #0]
    46ee:	2b00      	cmp	r3, #0
    46f0:	d14e      	bne.n	4790 <main+0xe4>
		{
			// check for firmware download requested
			Firmware_Status_t thisFW = getFWStat();
    46f2:	003b      	movs	r3, r7
    46f4:	0018      	movs	r0, r3
    46f6:	4b30      	ldr	r3, [pc, #192]	; (47b8 <main+0x10c>)
    46f8:	4798      	blx	r3
			//thisFW.downloaded_image = 0;
			thisFW.writenew_image = 0;		// Override writenew_image cause we're testing goddamnit
    46fa:	003b      	movs	r3, r7
    46fc:	2200      	movs	r2, #0
    46fe:	719a      	strb	r2, [r3, #6]
			if(thisFW.writenew_image)
    4700:	003b      	movs	r3, r7
    4702:	799b      	ldrb	r3, [r3, #6]
    4704:	2b00      	cmp	r3, #0
    4706:	d006      	beq.n	4716 <main+0x6a>
			{
				init_drivers();
    4708:	4b2c      	ldr	r3, [pc, #176]	; (47bc <main+0x110>)
    470a:	4798      	blx	r3
				upgradeFW(thisFW);
    470c:	003b      	movs	r3, r7
    470e:	6818      	ldr	r0, [r3, #0]
    4710:	6859      	ldr	r1, [r3, #4]
    4712:	4b2b      	ldr	r3, [pc, #172]	; (47c0 <main+0x114>)
    4714:	4798      	blx	r3
			}
			
			// vector table rebasing
			SCB->VTOR = ((uint32_t) APP_START_ADDRESS & SCB_VTOR_TBLOFF_Msk);
    4716:	4b2b      	ldr	r3, [pc, #172]	; (47c4 <main+0x118>)
    4718:	2280      	movs	r2, #128	; 0x80
    471a:	0212      	lsls	r2, r2, #8
    471c:	609a      	str	r2, [r3, #8]

			// jump to reset handler
			app_code_entry =  (void(*)(void))(*(uint32_t*)(APP_START_ADDRESS+4));
    471e:	4b2a      	ldr	r3, [pc, #168]	; (47c8 <main+0x11c>)
    4720:	681b      	ldr	r3, [r3, #0]
    4722:	60bb      	str	r3, [r7, #8]
			if (app_code_entry == 0x0) {		// Empty app space
    4724:	68bb      	ldr	r3, [r7, #8]
    4726:	2b00      	cmp	r3, #0
    4728:	d10c      	bne.n	4744 <main+0x98>
				init_drivers();
    472a:	4b24      	ldr	r3, [pc, #144]	; (47bc <main+0x110>)
    472c:	4798      	blx	r3
				thisFW.downloaded_image = 0;
    472e:	003b      	movs	r3, r7
    4730:	2200      	movs	r2, #0
    4732:	715a      	strb	r2, [r3, #5]
				thisFW.writenew_image = 1;
    4734:	003b      	movs	r3, r7
    4736:	2201      	movs	r2, #1
    4738:	719a      	strb	r2, [r3, #6]
				upgradeFW(thisFW);
    473a:	003b      	movs	r3, r7
    473c:	6818      	ldr	r0, [r3, #0]
    473e:	6859      	ldr	r1, [r3, #4]
    4740:	4b1f      	ldr	r3, [pc, #124]	; (47c0 <main+0x114>)
    4742:	4798      	blx	r3
			}
			if (system_get_reset_cause() == SYSTEM_RESET_CAUSE_WDT) {
    4744:	4b21      	ldr	r3, [pc, #132]	; (47cc <main+0x120>)
    4746:	4798      	blx	r3
    4748:	1e03      	subs	r3, r0, #0
    474a:	2b20      	cmp	r3, #32
    474c:	d11e      	bne.n	478c <main+0xe0>
				thisFW.reset_count += 1;
    474e:	003b      	movs	r3, r7
    4750:	79db      	ldrb	r3, [r3, #7]
    4752:	3301      	adds	r3, #1
    4754:	b2da      	uxtb	r2, r3
    4756:	003b      	movs	r3, r7
    4758:	71da      	strb	r2, [r3, #7]
				writeFWStat(thisFW);
    475a:	003b      	movs	r3, r7
    475c:	6818      	ldr	r0, [r3, #0]
    475e:	6859      	ldr	r1, [r3, #4]
    4760:	4b1b      	ldr	r3, [pc, #108]	; (47d0 <main+0x124>)
    4762:	4798      	blx	r3
				if (thisFW.reset_count > 10) {
    4764:	003b      	movs	r3, r7
    4766:	79db      	ldrb	r3, [r3, #7]
    4768:	2b0a      	cmp	r3, #10
    476a:	d90f      	bls.n	478c <main+0xe0>
					thisFW.reset_count = 0;
    476c:	003b      	movs	r3, r7
    476e:	2200      	movs	r2, #0
    4770:	71da      	strb	r2, [r3, #7]
					init_drivers();
    4772:	4b12      	ldr	r3, [pc, #72]	; (47bc <main+0x110>)
    4774:	4798      	blx	r3
					thisFW.downloaded_image = 0;
    4776:	003b      	movs	r3, r7
    4778:	2200      	movs	r2, #0
    477a:	715a      	strb	r2, [r3, #5]
					thisFW.writenew_image = 1;
    477c:	003b      	movs	r3, r7
    477e:	2201      	movs	r2, #1
    4780:	719a      	strb	r2, [r3, #6]
					upgradeFW(thisFW);
    4782:	003b      	movs	r3, r7
    4784:	6818      	ldr	r0, [r3, #0]
    4786:	6859      	ldr	r1, [r3, #4]
    4788:	4b0d      	ldr	r3, [pc, #52]	; (47c0 <main+0x114>)
    478a:	4798      	blx	r3
				} 
			}
			app_code_entry();
    478c:	68bb      	ldr	r3, [r7, #8]
    478e:	4798      	blx	r3
		}
		
		printf("in boot\n\r");
    4790:	4b10      	ldr	r3, [pc, #64]	; (47d4 <main+0x128>)
    4792:	0018      	movs	r0, r3
    4794:	4b10      	ldr	r3, [pc, #64]	; (47d8 <main+0x12c>)
    4796:	4798      	blx	r3
		delay_ms(500);
    4798:	23fa      	movs	r3, #250	; 0xfa
    479a:	005b      	lsls	r3, r3, #1
    479c:	0018      	movs	r0, r3
    479e:	4b0f      	ldr	r3, [pc, #60]	; (47dc <main+0x130>)
    47a0:	4798      	blx	r3
	}
    47a2:	e7a1      	b.n	46e8 <main+0x3c>
    47a4:	00003c4d 	.word	0x00003c4d
    47a8:	00003e85 	.word	0x00003e85
    47ac:	00004651 	.word	0x00004651
    47b0:	00007f00 	.word	0x00007f00
    47b4:	000003e7 	.word	0x000003e7
    47b8:	000043d9 	.word	0x000043d9
    47bc:	00004681 	.word	0x00004681
    47c0:	000044c1 	.word	0x000044c1
    47c4:	e000ed00 	.word	0xe000ed00
    47c8:	00008004 	.word	0x00008004
    47cc:	00003e6d 	.word	0x00003e6d
    47d0:	00004401 	.word	0x00004401
    47d4:	00005cdc 	.word	0x00005cdc
    47d8:	000049c1 	.word	0x000049c1
    47dc:	00001a2d 	.word	0x00001a2d

000047e0 <__aeabi_uidiv>:
    47e0:	2200      	movs	r2, #0
    47e2:	0843      	lsrs	r3, r0, #1
    47e4:	428b      	cmp	r3, r1
    47e6:	d374      	bcc.n	48d2 <__aeabi_uidiv+0xf2>
    47e8:	0903      	lsrs	r3, r0, #4
    47ea:	428b      	cmp	r3, r1
    47ec:	d35f      	bcc.n	48ae <__aeabi_uidiv+0xce>
    47ee:	0a03      	lsrs	r3, r0, #8
    47f0:	428b      	cmp	r3, r1
    47f2:	d344      	bcc.n	487e <__aeabi_uidiv+0x9e>
    47f4:	0b03      	lsrs	r3, r0, #12
    47f6:	428b      	cmp	r3, r1
    47f8:	d328      	bcc.n	484c <__aeabi_uidiv+0x6c>
    47fa:	0c03      	lsrs	r3, r0, #16
    47fc:	428b      	cmp	r3, r1
    47fe:	d30d      	bcc.n	481c <__aeabi_uidiv+0x3c>
    4800:	22ff      	movs	r2, #255	; 0xff
    4802:	0209      	lsls	r1, r1, #8
    4804:	ba12      	rev	r2, r2
    4806:	0c03      	lsrs	r3, r0, #16
    4808:	428b      	cmp	r3, r1
    480a:	d302      	bcc.n	4812 <__aeabi_uidiv+0x32>
    480c:	1212      	asrs	r2, r2, #8
    480e:	0209      	lsls	r1, r1, #8
    4810:	d065      	beq.n	48de <__aeabi_uidiv+0xfe>
    4812:	0b03      	lsrs	r3, r0, #12
    4814:	428b      	cmp	r3, r1
    4816:	d319      	bcc.n	484c <__aeabi_uidiv+0x6c>
    4818:	e000      	b.n	481c <__aeabi_uidiv+0x3c>
    481a:	0a09      	lsrs	r1, r1, #8
    481c:	0bc3      	lsrs	r3, r0, #15
    481e:	428b      	cmp	r3, r1
    4820:	d301      	bcc.n	4826 <__aeabi_uidiv+0x46>
    4822:	03cb      	lsls	r3, r1, #15
    4824:	1ac0      	subs	r0, r0, r3
    4826:	4152      	adcs	r2, r2
    4828:	0b83      	lsrs	r3, r0, #14
    482a:	428b      	cmp	r3, r1
    482c:	d301      	bcc.n	4832 <__aeabi_uidiv+0x52>
    482e:	038b      	lsls	r3, r1, #14
    4830:	1ac0      	subs	r0, r0, r3
    4832:	4152      	adcs	r2, r2
    4834:	0b43      	lsrs	r3, r0, #13
    4836:	428b      	cmp	r3, r1
    4838:	d301      	bcc.n	483e <__aeabi_uidiv+0x5e>
    483a:	034b      	lsls	r3, r1, #13
    483c:	1ac0      	subs	r0, r0, r3
    483e:	4152      	adcs	r2, r2
    4840:	0b03      	lsrs	r3, r0, #12
    4842:	428b      	cmp	r3, r1
    4844:	d301      	bcc.n	484a <__aeabi_uidiv+0x6a>
    4846:	030b      	lsls	r3, r1, #12
    4848:	1ac0      	subs	r0, r0, r3
    484a:	4152      	adcs	r2, r2
    484c:	0ac3      	lsrs	r3, r0, #11
    484e:	428b      	cmp	r3, r1
    4850:	d301      	bcc.n	4856 <__aeabi_uidiv+0x76>
    4852:	02cb      	lsls	r3, r1, #11
    4854:	1ac0      	subs	r0, r0, r3
    4856:	4152      	adcs	r2, r2
    4858:	0a83      	lsrs	r3, r0, #10
    485a:	428b      	cmp	r3, r1
    485c:	d301      	bcc.n	4862 <__aeabi_uidiv+0x82>
    485e:	028b      	lsls	r3, r1, #10
    4860:	1ac0      	subs	r0, r0, r3
    4862:	4152      	adcs	r2, r2
    4864:	0a43      	lsrs	r3, r0, #9
    4866:	428b      	cmp	r3, r1
    4868:	d301      	bcc.n	486e <__aeabi_uidiv+0x8e>
    486a:	024b      	lsls	r3, r1, #9
    486c:	1ac0      	subs	r0, r0, r3
    486e:	4152      	adcs	r2, r2
    4870:	0a03      	lsrs	r3, r0, #8
    4872:	428b      	cmp	r3, r1
    4874:	d301      	bcc.n	487a <__aeabi_uidiv+0x9a>
    4876:	020b      	lsls	r3, r1, #8
    4878:	1ac0      	subs	r0, r0, r3
    487a:	4152      	adcs	r2, r2
    487c:	d2cd      	bcs.n	481a <__aeabi_uidiv+0x3a>
    487e:	09c3      	lsrs	r3, r0, #7
    4880:	428b      	cmp	r3, r1
    4882:	d301      	bcc.n	4888 <__aeabi_uidiv+0xa8>
    4884:	01cb      	lsls	r3, r1, #7
    4886:	1ac0      	subs	r0, r0, r3
    4888:	4152      	adcs	r2, r2
    488a:	0983      	lsrs	r3, r0, #6
    488c:	428b      	cmp	r3, r1
    488e:	d301      	bcc.n	4894 <__aeabi_uidiv+0xb4>
    4890:	018b      	lsls	r3, r1, #6
    4892:	1ac0      	subs	r0, r0, r3
    4894:	4152      	adcs	r2, r2
    4896:	0943      	lsrs	r3, r0, #5
    4898:	428b      	cmp	r3, r1
    489a:	d301      	bcc.n	48a0 <__aeabi_uidiv+0xc0>
    489c:	014b      	lsls	r3, r1, #5
    489e:	1ac0      	subs	r0, r0, r3
    48a0:	4152      	adcs	r2, r2
    48a2:	0903      	lsrs	r3, r0, #4
    48a4:	428b      	cmp	r3, r1
    48a6:	d301      	bcc.n	48ac <__aeabi_uidiv+0xcc>
    48a8:	010b      	lsls	r3, r1, #4
    48aa:	1ac0      	subs	r0, r0, r3
    48ac:	4152      	adcs	r2, r2
    48ae:	08c3      	lsrs	r3, r0, #3
    48b0:	428b      	cmp	r3, r1
    48b2:	d301      	bcc.n	48b8 <__aeabi_uidiv+0xd8>
    48b4:	00cb      	lsls	r3, r1, #3
    48b6:	1ac0      	subs	r0, r0, r3
    48b8:	4152      	adcs	r2, r2
    48ba:	0883      	lsrs	r3, r0, #2
    48bc:	428b      	cmp	r3, r1
    48be:	d301      	bcc.n	48c4 <__aeabi_uidiv+0xe4>
    48c0:	008b      	lsls	r3, r1, #2
    48c2:	1ac0      	subs	r0, r0, r3
    48c4:	4152      	adcs	r2, r2
    48c6:	0843      	lsrs	r3, r0, #1
    48c8:	428b      	cmp	r3, r1
    48ca:	d301      	bcc.n	48d0 <__aeabi_uidiv+0xf0>
    48cc:	004b      	lsls	r3, r1, #1
    48ce:	1ac0      	subs	r0, r0, r3
    48d0:	4152      	adcs	r2, r2
    48d2:	1a41      	subs	r1, r0, r1
    48d4:	d200      	bcs.n	48d8 <__aeabi_uidiv+0xf8>
    48d6:	4601      	mov	r1, r0
    48d8:	4152      	adcs	r2, r2
    48da:	4610      	mov	r0, r2
    48dc:	4770      	bx	lr
    48de:	e7ff      	b.n	48e0 <__aeabi_uidiv+0x100>
    48e0:	b501      	push	{r0, lr}
    48e2:	2000      	movs	r0, #0
    48e4:	f000 f806 	bl	48f4 <__aeabi_idiv0>
    48e8:	bd02      	pop	{r1, pc}
    48ea:	46c0      	nop			; (mov r8, r8)

000048ec <__aeabi_uidivmod>:
    48ec:	2900      	cmp	r1, #0
    48ee:	d0f7      	beq.n	48e0 <__aeabi_uidiv+0x100>
    48f0:	e776      	b.n	47e0 <__aeabi_uidiv>
    48f2:	4770      	bx	lr

000048f4 <__aeabi_idiv0>:
    48f4:	4770      	bx	lr
    48f6:	46c0      	nop			; (mov r8, r8)

000048f8 <__aeabi_lmul>:
    48f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    48fa:	464f      	mov	r7, r9
    48fc:	4646      	mov	r6, r8
    48fe:	b4c0      	push	{r6, r7}
    4900:	0416      	lsls	r6, r2, #16
    4902:	0c36      	lsrs	r6, r6, #16
    4904:	4699      	mov	r9, r3
    4906:	0033      	movs	r3, r6
    4908:	0405      	lsls	r5, r0, #16
    490a:	0c2c      	lsrs	r4, r5, #16
    490c:	0c07      	lsrs	r7, r0, #16
    490e:	0c15      	lsrs	r5, r2, #16
    4910:	4363      	muls	r3, r4
    4912:	437e      	muls	r6, r7
    4914:	436f      	muls	r7, r5
    4916:	4365      	muls	r5, r4
    4918:	0c1c      	lsrs	r4, r3, #16
    491a:	19ad      	adds	r5, r5, r6
    491c:	1964      	adds	r4, r4, r5
    491e:	469c      	mov	ip, r3
    4920:	42a6      	cmp	r6, r4
    4922:	d903      	bls.n	492c <__aeabi_lmul+0x34>
    4924:	2380      	movs	r3, #128	; 0x80
    4926:	025b      	lsls	r3, r3, #9
    4928:	4698      	mov	r8, r3
    492a:	4447      	add	r7, r8
    492c:	4663      	mov	r3, ip
    492e:	0c25      	lsrs	r5, r4, #16
    4930:	19ef      	adds	r7, r5, r7
    4932:	041d      	lsls	r5, r3, #16
    4934:	464b      	mov	r3, r9
    4936:	434a      	muls	r2, r1
    4938:	4343      	muls	r3, r0
    493a:	0c2d      	lsrs	r5, r5, #16
    493c:	0424      	lsls	r4, r4, #16
    493e:	1964      	adds	r4, r4, r5
    4940:	1899      	adds	r1, r3, r2
    4942:	19c9      	adds	r1, r1, r7
    4944:	0020      	movs	r0, r4
    4946:	bc0c      	pop	{r2, r3}
    4948:	4690      	mov	r8, r2
    494a:	4699      	mov	r9, r3
    494c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    494e:	46c0      	nop			; (mov r8, r8)

00004950 <__libc_init_array>:
    4950:	4b0e      	ldr	r3, [pc, #56]	; (498c <__libc_init_array+0x3c>)
    4952:	b570      	push	{r4, r5, r6, lr}
    4954:	2500      	movs	r5, #0
    4956:	001e      	movs	r6, r3
    4958:	4c0d      	ldr	r4, [pc, #52]	; (4990 <__libc_init_array+0x40>)
    495a:	1ae4      	subs	r4, r4, r3
    495c:	10a4      	asrs	r4, r4, #2
    495e:	42a5      	cmp	r5, r4
    4960:	d004      	beq.n	496c <__libc_init_array+0x1c>
    4962:	00ab      	lsls	r3, r5, #2
    4964:	58f3      	ldr	r3, [r6, r3]
    4966:	4798      	blx	r3
    4968:	3501      	adds	r5, #1
    496a:	e7f8      	b.n	495e <__libc_init_array+0xe>
    496c:	f001 fa08 	bl	5d80 <_init>
    4970:	4b08      	ldr	r3, [pc, #32]	; (4994 <__libc_init_array+0x44>)
    4972:	2500      	movs	r5, #0
    4974:	001e      	movs	r6, r3
    4976:	4c08      	ldr	r4, [pc, #32]	; (4998 <__libc_init_array+0x48>)
    4978:	1ae4      	subs	r4, r4, r3
    497a:	10a4      	asrs	r4, r4, #2
    497c:	42a5      	cmp	r5, r4
    497e:	d004      	beq.n	498a <__libc_init_array+0x3a>
    4980:	00ab      	lsls	r3, r5, #2
    4982:	58f3      	ldr	r3, [r6, r3]
    4984:	4798      	blx	r3
    4986:	3501      	adds	r5, #1
    4988:	e7f8      	b.n	497c <__libc_init_array+0x2c>
    498a:	bd70      	pop	{r4, r5, r6, pc}
    498c:	00005d8c 	.word	0x00005d8c
    4990:	00005d8c 	.word	0x00005d8c
    4994:	00005d8c 	.word	0x00005d8c
    4998:	00005d90 	.word	0x00005d90

0000499c <memcpy>:
    499c:	2300      	movs	r3, #0
    499e:	b510      	push	{r4, lr}
    49a0:	429a      	cmp	r2, r3
    49a2:	d003      	beq.n	49ac <memcpy+0x10>
    49a4:	5ccc      	ldrb	r4, [r1, r3]
    49a6:	54c4      	strb	r4, [r0, r3]
    49a8:	3301      	adds	r3, #1
    49aa:	e7f9      	b.n	49a0 <memcpy+0x4>
    49ac:	bd10      	pop	{r4, pc}

000049ae <memset>:
    49ae:	0003      	movs	r3, r0
    49b0:	1882      	adds	r2, r0, r2
    49b2:	4293      	cmp	r3, r2
    49b4:	d002      	beq.n	49bc <memset+0xe>
    49b6:	7019      	strb	r1, [r3, #0]
    49b8:	3301      	adds	r3, #1
    49ba:	e7fa      	b.n	49b2 <memset+0x4>
    49bc:	4770      	bx	lr
	...

000049c0 <iprintf>:
    49c0:	b40f      	push	{r0, r1, r2, r3}
    49c2:	4b0b      	ldr	r3, [pc, #44]	; (49f0 <iprintf+0x30>)
    49c4:	b513      	push	{r0, r1, r4, lr}
    49c6:	681c      	ldr	r4, [r3, #0]
    49c8:	2c00      	cmp	r4, #0
    49ca:	d005      	beq.n	49d8 <iprintf+0x18>
    49cc:	69a3      	ldr	r3, [r4, #24]
    49ce:	2b00      	cmp	r3, #0
    49d0:	d102      	bne.n	49d8 <iprintf+0x18>
    49d2:	0020      	movs	r0, r4
    49d4:	f000 faf6 	bl	4fc4 <__sinit>
    49d8:	ab05      	add	r3, sp, #20
    49da:	9a04      	ldr	r2, [sp, #16]
    49dc:	68a1      	ldr	r1, [r4, #8]
    49de:	0020      	movs	r0, r4
    49e0:	9301      	str	r3, [sp, #4]
    49e2:	f000 fcb5 	bl	5350 <_vfiprintf_r>
    49e6:	bc16      	pop	{r1, r2, r4}
    49e8:	bc08      	pop	{r3}
    49ea:	b004      	add	sp, #16
    49ec:	4718      	bx	r3
    49ee:	46c0      	nop			; (mov r8, r8)
    49f0:	2000006c 	.word	0x2000006c

000049f4 <_puts_r>:
    49f4:	b570      	push	{r4, r5, r6, lr}
    49f6:	0005      	movs	r5, r0
    49f8:	000e      	movs	r6, r1
    49fa:	2800      	cmp	r0, #0
    49fc:	d004      	beq.n	4a08 <_puts_r+0x14>
    49fe:	6983      	ldr	r3, [r0, #24]
    4a00:	2b00      	cmp	r3, #0
    4a02:	d101      	bne.n	4a08 <_puts_r+0x14>
    4a04:	f000 fade 	bl	4fc4 <__sinit>
    4a08:	69ab      	ldr	r3, [r5, #24]
    4a0a:	68ac      	ldr	r4, [r5, #8]
    4a0c:	2b00      	cmp	r3, #0
    4a0e:	d102      	bne.n	4a16 <_puts_r+0x22>
    4a10:	0028      	movs	r0, r5
    4a12:	f000 fad7 	bl	4fc4 <__sinit>
    4a16:	4b25      	ldr	r3, [pc, #148]	; (4aac <_puts_r+0xb8>)
    4a18:	429c      	cmp	r4, r3
    4a1a:	d101      	bne.n	4a20 <_puts_r+0x2c>
    4a1c:	686c      	ldr	r4, [r5, #4]
    4a1e:	e008      	b.n	4a32 <_puts_r+0x3e>
    4a20:	4b23      	ldr	r3, [pc, #140]	; (4ab0 <_puts_r+0xbc>)
    4a22:	429c      	cmp	r4, r3
    4a24:	d101      	bne.n	4a2a <_puts_r+0x36>
    4a26:	68ac      	ldr	r4, [r5, #8]
    4a28:	e003      	b.n	4a32 <_puts_r+0x3e>
    4a2a:	4b22      	ldr	r3, [pc, #136]	; (4ab4 <_puts_r+0xc0>)
    4a2c:	429c      	cmp	r4, r3
    4a2e:	d100      	bne.n	4a32 <_puts_r+0x3e>
    4a30:	68ec      	ldr	r4, [r5, #12]
    4a32:	89a3      	ldrh	r3, [r4, #12]
    4a34:	071b      	lsls	r3, r3, #28
    4a36:	d502      	bpl.n	4a3e <_puts_r+0x4a>
    4a38:	6923      	ldr	r3, [r4, #16]
    4a3a:	2b00      	cmp	r3, #0
    4a3c:	d111      	bne.n	4a62 <_puts_r+0x6e>
    4a3e:	0021      	movs	r1, r4
    4a40:	0028      	movs	r0, r5
    4a42:	f000 f955 	bl	4cf0 <__swsetup_r>
    4a46:	2800      	cmp	r0, #0
    4a48:	d00b      	beq.n	4a62 <_puts_r+0x6e>
    4a4a:	2001      	movs	r0, #1
    4a4c:	4240      	negs	r0, r0
    4a4e:	e02b      	b.n	4aa8 <_puts_r+0xb4>
    4a50:	3b01      	subs	r3, #1
    4a52:	3601      	adds	r6, #1
    4a54:	60a3      	str	r3, [r4, #8]
    4a56:	2b00      	cmp	r3, #0
    4a58:	db08      	blt.n	4a6c <_puts_r+0x78>
    4a5a:	6823      	ldr	r3, [r4, #0]
    4a5c:	1c5a      	adds	r2, r3, #1
    4a5e:	6022      	str	r2, [r4, #0]
    4a60:	7019      	strb	r1, [r3, #0]
    4a62:	7831      	ldrb	r1, [r6, #0]
    4a64:	68a3      	ldr	r3, [r4, #8]
    4a66:	2900      	cmp	r1, #0
    4a68:	d1f2      	bne.n	4a50 <_puts_r+0x5c>
    4a6a:	e00b      	b.n	4a84 <_puts_r+0x90>
    4a6c:	69a2      	ldr	r2, [r4, #24]
    4a6e:	4293      	cmp	r3, r2
    4a70:	db01      	blt.n	4a76 <_puts_r+0x82>
    4a72:	290a      	cmp	r1, #10
    4a74:	d1f1      	bne.n	4a5a <_puts_r+0x66>
    4a76:	0022      	movs	r2, r4
    4a78:	0028      	movs	r0, r5
    4a7a:	f000 f8e1 	bl	4c40 <__swbuf_r>
    4a7e:	1c43      	adds	r3, r0, #1
    4a80:	d1ef      	bne.n	4a62 <_puts_r+0x6e>
    4a82:	e7e2      	b.n	4a4a <_puts_r+0x56>
    4a84:	3b01      	subs	r3, #1
    4a86:	60a3      	str	r3, [r4, #8]
    4a88:	2b00      	cmp	r3, #0
    4a8a:	da08      	bge.n	4a9e <_puts_r+0xaa>
    4a8c:	0022      	movs	r2, r4
    4a8e:	310a      	adds	r1, #10
    4a90:	0028      	movs	r0, r5
    4a92:	f000 f8d5 	bl	4c40 <__swbuf_r>
    4a96:	1c43      	adds	r3, r0, #1
    4a98:	d0d7      	beq.n	4a4a <_puts_r+0x56>
    4a9a:	200a      	movs	r0, #10
    4a9c:	e004      	b.n	4aa8 <_puts_r+0xb4>
    4a9e:	200a      	movs	r0, #10
    4aa0:	6823      	ldr	r3, [r4, #0]
    4aa2:	1c5a      	adds	r2, r3, #1
    4aa4:	6022      	str	r2, [r4, #0]
    4aa6:	7018      	strb	r0, [r3, #0]
    4aa8:	bd70      	pop	{r4, r5, r6, pc}
    4aaa:	46c0      	nop			; (mov r8, r8)
    4aac:	00005cec 	.word	0x00005cec
    4ab0:	00005d0c 	.word	0x00005d0c
    4ab4:	00005d2c 	.word	0x00005d2c

00004ab8 <puts>:
    4ab8:	b510      	push	{r4, lr}
    4aba:	4b03      	ldr	r3, [pc, #12]	; (4ac8 <puts+0x10>)
    4abc:	0001      	movs	r1, r0
    4abe:	6818      	ldr	r0, [r3, #0]
    4ac0:	f7ff ff98 	bl	49f4 <_puts_r>
    4ac4:	bd10      	pop	{r4, pc}
    4ac6:	46c0      	nop			; (mov r8, r8)
    4ac8:	2000006c 	.word	0x2000006c

00004acc <setbuf>:
    4acc:	424a      	negs	r2, r1
    4ace:	414a      	adcs	r2, r1
    4ad0:	2380      	movs	r3, #128	; 0x80
    4ad2:	b510      	push	{r4, lr}
    4ad4:	0052      	lsls	r2, r2, #1
    4ad6:	00db      	lsls	r3, r3, #3
    4ad8:	f000 f802 	bl	4ae0 <setvbuf>
    4adc:	bd10      	pop	{r4, pc}
	...

00004ae0 <setvbuf>:
    4ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ae2:	001d      	movs	r5, r3
    4ae4:	4b51      	ldr	r3, [pc, #324]	; (4c2c <setvbuf+0x14c>)
    4ae6:	b085      	sub	sp, #20
    4ae8:	681e      	ldr	r6, [r3, #0]
    4aea:	0004      	movs	r4, r0
    4aec:	000f      	movs	r7, r1
    4aee:	9200      	str	r2, [sp, #0]
    4af0:	2e00      	cmp	r6, #0
    4af2:	d005      	beq.n	4b00 <setvbuf+0x20>
    4af4:	69b3      	ldr	r3, [r6, #24]
    4af6:	2b00      	cmp	r3, #0
    4af8:	d102      	bne.n	4b00 <setvbuf+0x20>
    4afa:	0030      	movs	r0, r6
    4afc:	f000 fa62 	bl	4fc4 <__sinit>
    4b00:	4b4b      	ldr	r3, [pc, #300]	; (4c30 <setvbuf+0x150>)
    4b02:	429c      	cmp	r4, r3
    4b04:	d101      	bne.n	4b0a <setvbuf+0x2a>
    4b06:	6874      	ldr	r4, [r6, #4]
    4b08:	e008      	b.n	4b1c <setvbuf+0x3c>
    4b0a:	4b4a      	ldr	r3, [pc, #296]	; (4c34 <setvbuf+0x154>)
    4b0c:	429c      	cmp	r4, r3
    4b0e:	d101      	bne.n	4b14 <setvbuf+0x34>
    4b10:	68b4      	ldr	r4, [r6, #8]
    4b12:	e003      	b.n	4b1c <setvbuf+0x3c>
    4b14:	4b48      	ldr	r3, [pc, #288]	; (4c38 <setvbuf+0x158>)
    4b16:	429c      	cmp	r4, r3
    4b18:	d100      	bne.n	4b1c <setvbuf+0x3c>
    4b1a:	68f4      	ldr	r4, [r6, #12]
    4b1c:	9b00      	ldr	r3, [sp, #0]
    4b1e:	2b02      	cmp	r3, #2
    4b20:	d005      	beq.n	4b2e <setvbuf+0x4e>
    4b22:	2b01      	cmp	r3, #1
    4b24:	d900      	bls.n	4b28 <setvbuf+0x48>
    4b26:	e07c      	b.n	4c22 <setvbuf+0x142>
    4b28:	2d00      	cmp	r5, #0
    4b2a:	da00      	bge.n	4b2e <setvbuf+0x4e>
    4b2c:	e079      	b.n	4c22 <setvbuf+0x142>
    4b2e:	0021      	movs	r1, r4
    4b30:	0030      	movs	r0, r6
    4b32:	f000 f9d9 	bl	4ee8 <_fflush_r>
    4b36:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4b38:	2900      	cmp	r1, #0
    4b3a:	d008      	beq.n	4b4e <setvbuf+0x6e>
    4b3c:	0023      	movs	r3, r4
    4b3e:	3344      	adds	r3, #68	; 0x44
    4b40:	4299      	cmp	r1, r3
    4b42:	d002      	beq.n	4b4a <setvbuf+0x6a>
    4b44:	0030      	movs	r0, r6
    4b46:	f000 fb3f 	bl	51c8 <_free_r>
    4b4a:	2300      	movs	r3, #0
    4b4c:	6363      	str	r3, [r4, #52]	; 0x34
    4b4e:	2300      	movs	r3, #0
    4b50:	61a3      	str	r3, [r4, #24]
    4b52:	6063      	str	r3, [r4, #4]
    4b54:	89a3      	ldrh	r3, [r4, #12]
    4b56:	061b      	lsls	r3, r3, #24
    4b58:	d503      	bpl.n	4b62 <setvbuf+0x82>
    4b5a:	6921      	ldr	r1, [r4, #16]
    4b5c:	0030      	movs	r0, r6
    4b5e:	f000 fb33 	bl	51c8 <_free_r>
    4b62:	89a2      	ldrh	r2, [r4, #12]
    4b64:	4b35      	ldr	r3, [pc, #212]	; (4c3c <setvbuf+0x15c>)
    4b66:	4013      	ands	r3, r2
    4b68:	81a3      	strh	r3, [r4, #12]
    4b6a:	9b00      	ldr	r3, [sp, #0]
    4b6c:	2b02      	cmp	r3, #2
    4b6e:	d021      	beq.n	4bb4 <setvbuf+0xd4>
    4b70:	ab03      	add	r3, sp, #12
    4b72:	aa02      	add	r2, sp, #8
    4b74:	0021      	movs	r1, r4
    4b76:	0030      	movs	r0, r6
    4b78:	f000 fab8 	bl	50ec <__swhatbuf_r>
    4b7c:	89a3      	ldrh	r3, [r4, #12]
    4b7e:	4318      	orrs	r0, r3
    4b80:	81a0      	strh	r0, [r4, #12]
    4b82:	2d00      	cmp	r5, #0
    4b84:	d101      	bne.n	4b8a <setvbuf+0xaa>
    4b86:	9d02      	ldr	r5, [sp, #8]
    4b88:	e001      	b.n	4b8e <setvbuf+0xae>
    4b8a:	2f00      	cmp	r7, #0
    4b8c:	d125      	bne.n	4bda <setvbuf+0xfa>
    4b8e:	0028      	movs	r0, r5
    4b90:	f000 fb10 	bl	51b4 <malloc>
    4b94:	9501      	str	r5, [sp, #4]
    4b96:	1e07      	subs	r7, r0, #0
    4b98:	d11a      	bne.n	4bd0 <setvbuf+0xf0>
    4b9a:	9b02      	ldr	r3, [sp, #8]
    4b9c:	9301      	str	r3, [sp, #4]
    4b9e:	42ab      	cmp	r3, r5
    4ba0:	d102      	bne.n	4ba8 <setvbuf+0xc8>
    4ba2:	2001      	movs	r0, #1
    4ba4:	4240      	negs	r0, r0
    4ba6:	e006      	b.n	4bb6 <setvbuf+0xd6>
    4ba8:	9801      	ldr	r0, [sp, #4]
    4baa:	f000 fb03 	bl	51b4 <malloc>
    4bae:	1e07      	subs	r7, r0, #0
    4bb0:	d10e      	bne.n	4bd0 <setvbuf+0xf0>
    4bb2:	e7f6      	b.n	4ba2 <setvbuf+0xc2>
    4bb4:	2000      	movs	r0, #0
    4bb6:	2202      	movs	r2, #2
    4bb8:	89a3      	ldrh	r3, [r4, #12]
    4bba:	4313      	orrs	r3, r2
    4bbc:	81a3      	strh	r3, [r4, #12]
    4bbe:	2300      	movs	r3, #0
    4bc0:	60a3      	str	r3, [r4, #8]
    4bc2:	0023      	movs	r3, r4
    4bc4:	3347      	adds	r3, #71	; 0x47
    4bc6:	6023      	str	r3, [r4, #0]
    4bc8:	6123      	str	r3, [r4, #16]
    4bca:	2301      	movs	r3, #1
    4bcc:	6163      	str	r3, [r4, #20]
    4bce:	e02a      	b.n	4c26 <setvbuf+0x146>
    4bd0:	2280      	movs	r2, #128	; 0x80
    4bd2:	89a3      	ldrh	r3, [r4, #12]
    4bd4:	9d01      	ldr	r5, [sp, #4]
    4bd6:	4313      	orrs	r3, r2
    4bd8:	81a3      	strh	r3, [r4, #12]
    4bda:	69b3      	ldr	r3, [r6, #24]
    4bdc:	2b00      	cmp	r3, #0
    4bde:	d102      	bne.n	4be6 <setvbuf+0x106>
    4be0:	0030      	movs	r0, r6
    4be2:	f000 f9ef 	bl	4fc4 <__sinit>
    4be6:	9b00      	ldr	r3, [sp, #0]
    4be8:	2b01      	cmp	r3, #1
    4bea:	d103      	bne.n	4bf4 <setvbuf+0x114>
    4bec:	89a3      	ldrh	r3, [r4, #12]
    4bee:	9a00      	ldr	r2, [sp, #0]
    4bf0:	431a      	orrs	r2, r3
    4bf2:	81a2      	strh	r2, [r4, #12]
    4bf4:	2308      	movs	r3, #8
    4bf6:	89a2      	ldrh	r2, [r4, #12]
    4bf8:	6027      	str	r7, [r4, #0]
    4bfa:	4013      	ands	r3, r2
    4bfc:	6127      	str	r7, [r4, #16]
    4bfe:	6165      	str	r5, [r4, #20]
    4c00:	1e18      	subs	r0, r3, #0
    4c02:	d00c      	beq.n	4c1e <setvbuf+0x13e>
    4c04:	2301      	movs	r3, #1
    4c06:	401a      	ands	r2, r3
    4c08:	2300      	movs	r3, #0
    4c0a:	1e10      	subs	r0, r2, #0
    4c0c:	4298      	cmp	r0, r3
    4c0e:	d004      	beq.n	4c1a <setvbuf+0x13a>
    4c10:	426d      	negs	r5, r5
    4c12:	60a3      	str	r3, [r4, #8]
    4c14:	61a5      	str	r5, [r4, #24]
    4c16:	0018      	movs	r0, r3
    4c18:	e005      	b.n	4c26 <setvbuf+0x146>
    4c1a:	60a5      	str	r5, [r4, #8]
    4c1c:	e003      	b.n	4c26 <setvbuf+0x146>
    4c1e:	60a3      	str	r3, [r4, #8]
    4c20:	e001      	b.n	4c26 <setvbuf+0x146>
    4c22:	2001      	movs	r0, #1
    4c24:	4240      	negs	r0, r0
    4c26:	b005      	add	sp, #20
    4c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c2a:	46c0      	nop			; (mov r8, r8)
    4c2c:	2000006c 	.word	0x2000006c
    4c30:	00005cec 	.word	0x00005cec
    4c34:	00005d0c 	.word	0x00005d0c
    4c38:	00005d2c 	.word	0x00005d2c
    4c3c:	fffff35c 	.word	0xfffff35c

00004c40 <__swbuf_r>:
    4c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4c42:	0005      	movs	r5, r0
    4c44:	000f      	movs	r7, r1
    4c46:	0014      	movs	r4, r2
    4c48:	2800      	cmp	r0, #0
    4c4a:	d004      	beq.n	4c56 <__swbuf_r+0x16>
    4c4c:	6983      	ldr	r3, [r0, #24]
    4c4e:	2b00      	cmp	r3, #0
    4c50:	d101      	bne.n	4c56 <__swbuf_r+0x16>
    4c52:	f000 f9b7 	bl	4fc4 <__sinit>
    4c56:	4b23      	ldr	r3, [pc, #140]	; (4ce4 <__swbuf_r+0xa4>)
    4c58:	429c      	cmp	r4, r3
    4c5a:	d101      	bne.n	4c60 <__swbuf_r+0x20>
    4c5c:	686c      	ldr	r4, [r5, #4]
    4c5e:	e008      	b.n	4c72 <__swbuf_r+0x32>
    4c60:	4b21      	ldr	r3, [pc, #132]	; (4ce8 <__swbuf_r+0xa8>)
    4c62:	429c      	cmp	r4, r3
    4c64:	d101      	bne.n	4c6a <__swbuf_r+0x2a>
    4c66:	68ac      	ldr	r4, [r5, #8]
    4c68:	e003      	b.n	4c72 <__swbuf_r+0x32>
    4c6a:	4b20      	ldr	r3, [pc, #128]	; (4cec <__swbuf_r+0xac>)
    4c6c:	429c      	cmp	r4, r3
    4c6e:	d100      	bne.n	4c72 <__swbuf_r+0x32>
    4c70:	68ec      	ldr	r4, [r5, #12]
    4c72:	69a3      	ldr	r3, [r4, #24]
    4c74:	60a3      	str	r3, [r4, #8]
    4c76:	89a3      	ldrh	r3, [r4, #12]
    4c78:	071b      	lsls	r3, r3, #28
    4c7a:	d50a      	bpl.n	4c92 <__swbuf_r+0x52>
    4c7c:	6923      	ldr	r3, [r4, #16]
    4c7e:	2b00      	cmp	r3, #0
    4c80:	d007      	beq.n	4c92 <__swbuf_r+0x52>
    4c82:	6823      	ldr	r3, [r4, #0]
    4c84:	6922      	ldr	r2, [r4, #16]
    4c86:	b2fe      	uxtb	r6, r7
    4c88:	1a98      	subs	r0, r3, r2
    4c8a:	6963      	ldr	r3, [r4, #20]
    4c8c:	4298      	cmp	r0, r3
    4c8e:	db0f      	blt.n	4cb0 <__swbuf_r+0x70>
    4c90:	e008      	b.n	4ca4 <__swbuf_r+0x64>
    4c92:	0021      	movs	r1, r4
    4c94:	0028      	movs	r0, r5
    4c96:	f000 f82b 	bl	4cf0 <__swsetup_r>
    4c9a:	2800      	cmp	r0, #0
    4c9c:	d0f1      	beq.n	4c82 <__swbuf_r+0x42>
    4c9e:	2001      	movs	r0, #1
    4ca0:	4240      	negs	r0, r0
    4ca2:	e01d      	b.n	4ce0 <__swbuf_r+0xa0>
    4ca4:	0021      	movs	r1, r4
    4ca6:	0028      	movs	r0, r5
    4ca8:	f000 f91e 	bl	4ee8 <_fflush_r>
    4cac:	2800      	cmp	r0, #0
    4cae:	d1f6      	bne.n	4c9e <__swbuf_r+0x5e>
    4cb0:	68a3      	ldr	r3, [r4, #8]
    4cb2:	3001      	adds	r0, #1
    4cb4:	3b01      	subs	r3, #1
    4cb6:	60a3      	str	r3, [r4, #8]
    4cb8:	6823      	ldr	r3, [r4, #0]
    4cba:	1c5a      	adds	r2, r3, #1
    4cbc:	6022      	str	r2, [r4, #0]
    4cbe:	701f      	strb	r7, [r3, #0]
    4cc0:	6963      	ldr	r3, [r4, #20]
    4cc2:	4298      	cmp	r0, r3
    4cc4:	d005      	beq.n	4cd2 <__swbuf_r+0x92>
    4cc6:	89a3      	ldrh	r3, [r4, #12]
    4cc8:	0030      	movs	r0, r6
    4cca:	07db      	lsls	r3, r3, #31
    4ccc:	d508      	bpl.n	4ce0 <__swbuf_r+0xa0>
    4cce:	2e0a      	cmp	r6, #10
    4cd0:	d106      	bne.n	4ce0 <__swbuf_r+0xa0>
    4cd2:	0021      	movs	r1, r4
    4cd4:	0028      	movs	r0, r5
    4cd6:	f000 f907 	bl	4ee8 <_fflush_r>
    4cda:	2800      	cmp	r0, #0
    4cdc:	d1df      	bne.n	4c9e <__swbuf_r+0x5e>
    4cde:	0030      	movs	r0, r6
    4ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4ce2:	46c0      	nop			; (mov r8, r8)
    4ce4:	00005cec 	.word	0x00005cec
    4ce8:	00005d0c 	.word	0x00005d0c
    4cec:	00005d2c 	.word	0x00005d2c

00004cf0 <__swsetup_r>:
    4cf0:	4b36      	ldr	r3, [pc, #216]	; (4dcc <__swsetup_r+0xdc>)
    4cf2:	b570      	push	{r4, r5, r6, lr}
    4cf4:	681d      	ldr	r5, [r3, #0]
    4cf6:	0006      	movs	r6, r0
    4cf8:	000c      	movs	r4, r1
    4cfa:	2d00      	cmp	r5, #0
    4cfc:	d005      	beq.n	4d0a <__swsetup_r+0x1a>
    4cfe:	69ab      	ldr	r3, [r5, #24]
    4d00:	2b00      	cmp	r3, #0
    4d02:	d102      	bne.n	4d0a <__swsetup_r+0x1a>
    4d04:	0028      	movs	r0, r5
    4d06:	f000 f95d 	bl	4fc4 <__sinit>
    4d0a:	4b31      	ldr	r3, [pc, #196]	; (4dd0 <__swsetup_r+0xe0>)
    4d0c:	429c      	cmp	r4, r3
    4d0e:	d101      	bne.n	4d14 <__swsetup_r+0x24>
    4d10:	686c      	ldr	r4, [r5, #4]
    4d12:	e008      	b.n	4d26 <__swsetup_r+0x36>
    4d14:	4b2f      	ldr	r3, [pc, #188]	; (4dd4 <__swsetup_r+0xe4>)
    4d16:	429c      	cmp	r4, r3
    4d18:	d101      	bne.n	4d1e <__swsetup_r+0x2e>
    4d1a:	68ac      	ldr	r4, [r5, #8]
    4d1c:	e003      	b.n	4d26 <__swsetup_r+0x36>
    4d1e:	4b2e      	ldr	r3, [pc, #184]	; (4dd8 <__swsetup_r+0xe8>)
    4d20:	429c      	cmp	r4, r3
    4d22:	d100      	bne.n	4d26 <__swsetup_r+0x36>
    4d24:	68ec      	ldr	r4, [r5, #12]
    4d26:	220c      	movs	r2, #12
    4d28:	5ea3      	ldrsh	r3, [r4, r2]
    4d2a:	b29a      	uxth	r2, r3
    4d2c:	0711      	lsls	r1, r2, #28
    4d2e:	d423      	bmi.n	4d78 <__swsetup_r+0x88>
    4d30:	06d1      	lsls	r1, r2, #27
    4d32:	d407      	bmi.n	4d44 <__swsetup_r+0x54>
    4d34:	2209      	movs	r2, #9
    4d36:	2001      	movs	r0, #1
    4d38:	6032      	str	r2, [r6, #0]
    4d3a:	3237      	adds	r2, #55	; 0x37
    4d3c:	4313      	orrs	r3, r2
    4d3e:	81a3      	strh	r3, [r4, #12]
    4d40:	4240      	negs	r0, r0
    4d42:	e042      	b.n	4dca <__swsetup_r+0xda>
    4d44:	0753      	lsls	r3, r2, #29
    4d46:	d513      	bpl.n	4d70 <__swsetup_r+0x80>
    4d48:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4d4a:	2900      	cmp	r1, #0
    4d4c:	d008      	beq.n	4d60 <__swsetup_r+0x70>
    4d4e:	0023      	movs	r3, r4
    4d50:	3344      	adds	r3, #68	; 0x44
    4d52:	4299      	cmp	r1, r3
    4d54:	d002      	beq.n	4d5c <__swsetup_r+0x6c>
    4d56:	0030      	movs	r0, r6
    4d58:	f000 fa36 	bl	51c8 <_free_r>
    4d5c:	2300      	movs	r3, #0
    4d5e:	6363      	str	r3, [r4, #52]	; 0x34
    4d60:	2224      	movs	r2, #36	; 0x24
    4d62:	89a3      	ldrh	r3, [r4, #12]
    4d64:	4393      	bics	r3, r2
    4d66:	81a3      	strh	r3, [r4, #12]
    4d68:	2300      	movs	r3, #0
    4d6a:	6063      	str	r3, [r4, #4]
    4d6c:	6923      	ldr	r3, [r4, #16]
    4d6e:	6023      	str	r3, [r4, #0]
    4d70:	2208      	movs	r2, #8
    4d72:	89a3      	ldrh	r3, [r4, #12]
    4d74:	4313      	orrs	r3, r2
    4d76:	81a3      	strh	r3, [r4, #12]
    4d78:	6923      	ldr	r3, [r4, #16]
    4d7a:	2b00      	cmp	r3, #0
    4d7c:	d10b      	bne.n	4d96 <__swsetup_r+0xa6>
    4d7e:	23a0      	movs	r3, #160	; 0xa0
    4d80:	89a2      	ldrh	r2, [r4, #12]
    4d82:	009b      	lsls	r3, r3, #2
    4d84:	4013      	ands	r3, r2
    4d86:	2280      	movs	r2, #128	; 0x80
    4d88:	0092      	lsls	r2, r2, #2
    4d8a:	4293      	cmp	r3, r2
    4d8c:	d003      	beq.n	4d96 <__swsetup_r+0xa6>
    4d8e:	0021      	movs	r1, r4
    4d90:	0030      	movs	r0, r6
    4d92:	f000 f9d1 	bl	5138 <__smakebuf_r>
    4d96:	2301      	movs	r3, #1
    4d98:	89a2      	ldrh	r2, [r4, #12]
    4d9a:	4013      	ands	r3, r2
    4d9c:	d005      	beq.n	4daa <__swsetup_r+0xba>
    4d9e:	2300      	movs	r3, #0
    4da0:	60a3      	str	r3, [r4, #8]
    4da2:	6963      	ldr	r3, [r4, #20]
    4da4:	425b      	negs	r3, r3
    4da6:	61a3      	str	r3, [r4, #24]
    4da8:	e003      	b.n	4db2 <__swsetup_r+0xc2>
    4daa:	0792      	lsls	r2, r2, #30
    4dac:	d400      	bmi.n	4db0 <__swsetup_r+0xc0>
    4dae:	6963      	ldr	r3, [r4, #20]
    4db0:	60a3      	str	r3, [r4, #8]
    4db2:	2000      	movs	r0, #0
    4db4:	6923      	ldr	r3, [r4, #16]
    4db6:	4283      	cmp	r3, r0
    4db8:	d107      	bne.n	4dca <__swsetup_r+0xda>
    4dba:	220c      	movs	r2, #12
    4dbc:	5ea3      	ldrsh	r3, [r4, r2]
    4dbe:	061a      	lsls	r2, r3, #24
    4dc0:	d503      	bpl.n	4dca <__swsetup_r+0xda>
    4dc2:	2240      	movs	r2, #64	; 0x40
    4dc4:	4313      	orrs	r3, r2
    4dc6:	81a3      	strh	r3, [r4, #12]
    4dc8:	3801      	subs	r0, #1
    4dca:	bd70      	pop	{r4, r5, r6, pc}
    4dcc:	2000006c 	.word	0x2000006c
    4dd0:	00005cec 	.word	0x00005cec
    4dd4:	00005d0c 	.word	0x00005d0c
    4dd8:	00005d2c 	.word	0x00005d2c

00004ddc <__sflush_r>:
    4ddc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4dde:	898a      	ldrh	r2, [r1, #12]
    4de0:	0005      	movs	r5, r0
    4de2:	000c      	movs	r4, r1
    4de4:	0713      	lsls	r3, r2, #28
    4de6:	d45a      	bmi.n	4e9e <__sflush_r+0xc2>
    4de8:	684b      	ldr	r3, [r1, #4]
    4dea:	2b00      	cmp	r3, #0
    4dec:	dc02      	bgt.n	4df4 <__sflush_r+0x18>
    4dee:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    4df0:	2b00      	cmp	r3, #0
    4df2:	dd19      	ble.n	4e28 <__sflush_r+0x4c>
    4df4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4df6:	2f00      	cmp	r7, #0
    4df8:	d016      	beq.n	4e28 <__sflush_r+0x4c>
    4dfa:	2300      	movs	r3, #0
    4dfc:	682e      	ldr	r6, [r5, #0]
    4dfe:	602b      	str	r3, [r5, #0]
    4e00:	2380      	movs	r3, #128	; 0x80
    4e02:	015b      	lsls	r3, r3, #5
    4e04:	401a      	ands	r2, r3
    4e06:	d001      	beq.n	4e0c <__sflush_r+0x30>
    4e08:	6d60      	ldr	r0, [r4, #84]	; 0x54
    4e0a:	e014      	b.n	4e36 <__sflush_r+0x5a>
    4e0c:	2301      	movs	r3, #1
    4e0e:	6a21      	ldr	r1, [r4, #32]
    4e10:	0028      	movs	r0, r5
    4e12:	47b8      	blx	r7
    4e14:	1c43      	adds	r3, r0, #1
    4e16:	d10e      	bne.n	4e36 <__sflush_r+0x5a>
    4e18:	682b      	ldr	r3, [r5, #0]
    4e1a:	2b00      	cmp	r3, #0
    4e1c:	d00b      	beq.n	4e36 <__sflush_r+0x5a>
    4e1e:	2b1d      	cmp	r3, #29
    4e20:	d001      	beq.n	4e26 <__sflush_r+0x4a>
    4e22:	2b16      	cmp	r3, #22
    4e24:	d102      	bne.n	4e2c <__sflush_r+0x50>
    4e26:	602e      	str	r6, [r5, #0]
    4e28:	2000      	movs	r0, #0
    4e2a:	e05a      	b.n	4ee2 <__sflush_r+0x106>
    4e2c:	2240      	movs	r2, #64	; 0x40
    4e2e:	89a3      	ldrh	r3, [r4, #12]
    4e30:	4313      	orrs	r3, r2
    4e32:	81a3      	strh	r3, [r4, #12]
    4e34:	e055      	b.n	4ee2 <__sflush_r+0x106>
    4e36:	89a3      	ldrh	r3, [r4, #12]
    4e38:	075b      	lsls	r3, r3, #29
    4e3a:	d506      	bpl.n	4e4a <__sflush_r+0x6e>
    4e3c:	6863      	ldr	r3, [r4, #4]
    4e3e:	1ac0      	subs	r0, r0, r3
    4e40:	6b63      	ldr	r3, [r4, #52]	; 0x34
    4e42:	2b00      	cmp	r3, #0
    4e44:	d001      	beq.n	4e4a <__sflush_r+0x6e>
    4e46:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4e48:	1ac0      	subs	r0, r0, r3
    4e4a:	2300      	movs	r3, #0
    4e4c:	0002      	movs	r2, r0
    4e4e:	6a21      	ldr	r1, [r4, #32]
    4e50:	0028      	movs	r0, r5
    4e52:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4e54:	47b8      	blx	r7
    4e56:	89a3      	ldrh	r3, [r4, #12]
    4e58:	1c42      	adds	r2, r0, #1
    4e5a:	d106      	bne.n	4e6a <__sflush_r+0x8e>
    4e5c:	6829      	ldr	r1, [r5, #0]
    4e5e:	291d      	cmp	r1, #29
    4e60:	d83a      	bhi.n	4ed8 <__sflush_r+0xfc>
    4e62:	4a20      	ldr	r2, [pc, #128]	; (4ee4 <__sflush_r+0x108>)
    4e64:	40ca      	lsrs	r2, r1
    4e66:	07d2      	lsls	r2, r2, #31
    4e68:	d536      	bpl.n	4ed8 <__sflush_r+0xfc>
    4e6a:	2200      	movs	r2, #0
    4e6c:	6062      	str	r2, [r4, #4]
    4e6e:	6922      	ldr	r2, [r4, #16]
    4e70:	6022      	str	r2, [r4, #0]
    4e72:	04db      	lsls	r3, r3, #19
    4e74:	d505      	bpl.n	4e82 <__sflush_r+0xa6>
    4e76:	1c43      	adds	r3, r0, #1
    4e78:	d102      	bne.n	4e80 <__sflush_r+0xa4>
    4e7a:	682b      	ldr	r3, [r5, #0]
    4e7c:	2b00      	cmp	r3, #0
    4e7e:	d100      	bne.n	4e82 <__sflush_r+0xa6>
    4e80:	6560      	str	r0, [r4, #84]	; 0x54
    4e82:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4e84:	602e      	str	r6, [r5, #0]
    4e86:	2900      	cmp	r1, #0
    4e88:	d0ce      	beq.n	4e28 <__sflush_r+0x4c>
    4e8a:	0023      	movs	r3, r4
    4e8c:	3344      	adds	r3, #68	; 0x44
    4e8e:	4299      	cmp	r1, r3
    4e90:	d002      	beq.n	4e98 <__sflush_r+0xbc>
    4e92:	0028      	movs	r0, r5
    4e94:	f000 f998 	bl	51c8 <_free_r>
    4e98:	2000      	movs	r0, #0
    4e9a:	6360      	str	r0, [r4, #52]	; 0x34
    4e9c:	e021      	b.n	4ee2 <__sflush_r+0x106>
    4e9e:	690f      	ldr	r7, [r1, #16]
    4ea0:	2f00      	cmp	r7, #0
    4ea2:	d0c1      	beq.n	4e28 <__sflush_r+0x4c>
    4ea4:	680b      	ldr	r3, [r1, #0]
    4ea6:	600f      	str	r7, [r1, #0]
    4ea8:	1bdb      	subs	r3, r3, r7
    4eaa:	9301      	str	r3, [sp, #4]
    4eac:	2300      	movs	r3, #0
    4eae:	0792      	lsls	r2, r2, #30
    4eb0:	d100      	bne.n	4eb4 <__sflush_r+0xd8>
    4eb2:	694b      	ldr	r3, [r1, #20]
    4eb4:	60a3      	str	r3, [r4, #8]
    4eb6:	e003      	b.n	4ec0 <__sflush_r+0xe4>
    4eb8:	9b01      	ldr	r3, [sp, #4]
    4eba:	183f      	adds	r7, r7, r0
    4ebc:	1a1b      	subs	r3, r3, r0
    4ebe:	9301      	str	r3, [sp, #4]
    4ec0:	9b01      	ldr	r3, [sp, #4]
    4ec2:	2b00      	cmp	r3, #0
    4ec4:	ddb0      	ble.n	4e28 <__sflush_r+0x4c>
    4ec6:	9b01      	ldr	r3, [sp, #4]
    4ec8:	003a      	movs	r2, r7
    4eca:	6a21      	ldr	r1, [r4, #32]
    4ecc:	0028      	movs	r0, r5
    4ece:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    4ed0:	47b0      	blx	r6
    4ed2:	2800      	cmp	r0, #0
    4ed4:	dcf0      	bgt.n	4eb8 <__sflush_r+0xdc>
    4ed6:	89a3      	ldrh	r3, [r4, #12]
    4ed8:	2240      	movs	r2, #64	; 0x40
    4eda:	2001      	movs	r0, #1
    4edc:	4313      	orrs	r3, r2
    4ede:	81a3      	strh	r3, [r4, #12]
    4ee0:	4240      	negs	r0, r0
    4ee2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4ee4:	20400001 	.word	0x20400001

00004ee8 <_fflush_r>:
    4ee8:	690b      	ldr	r3, [r1, #16]
    4eea:	b570      	push	{r4, r5, r6, lr}
    4eec:	0005      	movs	r5, r0
    4eee:	000c      	movs	r4, r1
    4ef0:	2b00      	cmp	r3, #0
    4ef2:	d101      	bne.n	4ef8 <_fflush_r+0x10>
    4ef4:	2000      	movs	r0, #0
    4ef6:	e01c      	b.n	4f32 <_fflush_r+0x4a>
    4ef8:	2800      	cmp	r0, #0
    4efa:	d004      	beq.n	4f06 <_fflush_r+0x1e>
    4efc:	6983      	ldr	r3, [r0, #24]
    4efe:	2b00      	cmp	r3, #0
    4f00:	d101      	bne.n	4f06 <_fflush_r+0x1e>
    4f02:	f000 f85f 	bl	4fc4 <__sinit>
    4f06:	4b0b      	ldr	r3, [pc, #44]	; (4f34 <_fflush_r+0x4c>)
    4f08:	429c      	cmp	r4, r3
    4f0a:	d101      	bne.n	4f10 <_fflush_r+0x28>
    4f0c:	686c      	ldr	r4, [r5, #4]
    4f0e:	e008      	b.n	4f22 <_fflush_r+0x3a>
    4f10:	4b09      	ldr	r3, [pc, #36]	; (4f38 <_fflush_r+0x50>)
    4f12:	429c      	cmp	r4, r3
    4f14:	d101      	bne.n	4f1a <_fflush_r+0x32>
    4f16:	68ac      	ldr	r4, [r5, #8]
    4f18:	e003      	b.n	4f22 <_fflush_r+0x3a>
    4f1a:	4b08      	ldr	r3, [pc, #32]	; (4f3c <_fflush_r+0x54>)
    4f1c:	429c      	cmp	r4, r3
    4f1e:	d100      	bne.n	4f22 <_fflush_r+0x3a>
    4f20:	68ec      	ldr	r4, [r5, #12]
    4f22:	220c      	movs	r2, #12
    4f24:	5ea3      	ldrsh	r3, [r4, r2]
    4f26:	2b00      	cmp	r3, #0
    4f28:	d0e4      	beq.n	4ef4 <_fflush_r+0xc>
    4f2a:	0021      	movs	r1, r4
    4f2c:	0028      	movs	r0, r5
    4f2e:	f7ff ff55 	bl	4ddc <__sflush_r>
    4f32:	bd70      	pop	{r4, r5, r6, pc}
    4f34:	00005cec 	.word	0x00005cec
    4f38:	00005d0c 	.word	0x00005d0c
    4f3c:	00005d2c 	.word	0x00005d2c

00004f40 <_cleanup_r>:
    4f40:	b510      	push	{r4, lr}
    4f42:	4902      	ldr	r1, [pc, #8]	; (4f4c <_cleanup_r+0xc>)
    4f44:	f000 f8b0 	bl	50a8 <_fwalk_reent>
    4f48:	bd10      	pop	{r4, pc}
    4f4a:	46c0      	nop			; (mov r8, r8)
    4f4c:	00004ee9 	.word	0x00004ee9

00004f50 <std.isra.0>:
    4f50:	2300      	movs	r3, #0
    4f52:	b510      	push	{r4, lr}
    4f54:	0004      	movs	r4, r0
    4f56:	6003      	str	r3, [r0, #0]
    4f58:	6043      	str	r3, [r0, #4]
    4f5a:	6083      	str	r3, [r0, #8]
    4f5c:	8181      	strh	r1, [r0, #12]
    4f5e:	6643      	str	r3, [r0, #100]	; 0x64
    4f60:	81c2      	strh	r2, [r0, #14]
    4f62:	6103      	str	r3, [r0, #16]
    4f64:	6143      	str	r3, [r0, #20]
    4f66:	6183      	str	r3, [r0, #24]
    4f68:	0019      	movs	r1, r3
    4f6a:	2208      	movs	r2, #8
    4f6c:	305c      	adds	r0, #92	; 0x5c
    4f6e:	f7ff fd1e 	bl	49ae <memset>
    4f72:	4b05      	ldr	r3, [pc, #20]	; (4f88 <std.isra.0+0x38>)
    4f74:	6224      	str	r4, [r4, #32]
    4f76:	6263      	str	r3, [r4, #36]	; 0x24
    4f78:	4b04      	ldr	r3, [pc, #16]	; (4f8c <std.isra.0+0x3c>)
    4f7a:	62a3      	str	r3, [r4, #40]	; 0x28
    4f7c:	4b04      	ldr	r3, [pc, #16]	; (4f90 <std.isra.0+0x40>)
    4f7e:	62e3      	str	r3, [r4, #44]	; 0x2c
    4f80:	4b04      	ldr	r3, [pc, #16]	; (4f94 <std.isra.0+0x44>)
    4f82:	6323      	str	r3, [r4, #48]	; 0x30
    4f84:	bd10      	pop	{r4, pc}
    4f86:	46c0      	nop			; (mov r8, r8)
    4f88:	000058cd 	.word	0x000058cd
    4f8c:	000058f5 	.word	0x000058f5
    4f90:	0000592d 	.word	0x0000592d
    4f94:	00005959 	.word	0x00005959

00004f98 <__sfmoreglue>:
    4f98:	b570      	push	{r4, r5, r6, lr}
    4f9a:	2568      	movs	r5, #104	; 0x68
    4f9c:	1e4b      	subs	r3, r1, #1
    4f9e:	435d      	muls	r5, r3
    4fa0:	000e      	movs	r6, r1
    4fa2:	0029      	movs	r1, r5
    4fa4:	3174      	adds	r1, #116	; 0x74
    4fa6:	f000 f955 	bl	5254 <_malloc_r>
    4faa:	1e04      	subs	r4, r0, #0
    4fac:	d008      	beq.n	4fc0 <__sfmoreglue+0x28>
    4fae:	2100      	movs	r1, #0
    4fb0:	002a      	movs	r2, r5
    4fb2:	6001      	str	r1, [r0, #0]
    4fb4:	6046      	str	r6, [r0, #4]
    4fb6:	300c      	adds	r0, #12
    4fb8:	60a0      	str	r0, [r4, #8]
    4fba:	3268      	adds	r2, #104	; 0x68
    4fbc:	f7ff fcf7 	bl	49ae <memset>
    4fc0:	0020      	movs	r0, r4
    4fc2:	bd70      	pop	{r4, r5, r6, pc}

00004fc4 <__sinit>:
    4fc4:	6983      	ldr	r3, [r0, #24]
    4fc6:	b513      	push	{r0, r1, r4, lr}
    4fc8:	0004      	movs	r4, r0
    4fca:	2b00      	cmp	r3, #0
    4fcc:	d128      	bne.n	5020 <__sinit+0x5c>
    4fce:	6483      	str	r3, [r0, #72]	; 0x48
    4fd0:	64c3      	str	r3, [r0, #76]	; 0x4c
    4fd2:	6503      	str	r3, [r0, #80]	; 0x50
    4fd4:	4b13      	ldr	r3, [pc, #76]	; (5024 <__sinit+0x60>)
    4fd6:	4a14      	ldr	r2, [pc, #80]	; (5028 <__sinit+0x64>)
    4fd8:	681b      	ldr	r3, [r3, #0]
    4fda:	6282      	str	r2, [r0, #40]	; 0x28
    4fdc:	9301      	str	r3, [sp, #4]
    4fde:	4298      	cmp	r0, r3
    4fe0:	d101      	bne.n	4fe6 <__sinit+0x22>
    4fe2:	2301      	movs	r3, #1
    4fe4:	6183      	str	r3, [r0, #24]
    4fe6:	0020      	movs	r0, r4
    4fe8:	f000 f820 	bl	502c <__sfp>
    4fec:	6060      	str	r0, [r4, #4]
    4fee:	0020      	movs	r0, r4
    4ff0:	f000 f81c 	bl	502c <__sfp>
    4ff4:	60a0      	str	r0, [r4, #8]
    4ff6:	0020      	movs	r0, r4
    4ff8:	f000 f818 	bl	502c <__sfp>
    4ffc:	2200      	movs	r2, #0
    4ffe:	60e0      	str	r0, [r4, #12]
    5000:	2104      	movs	r1, #4
    5002:	6860      	ldr	r0, [r4, #4]
    5004:	f7ff ffa4 	bl	4f50 <std.isra.0>
    5008:	2201      	movs	r2, #1
    500a:	2109      	movs	r1, #9
    500c:	68a0      	ldr	r0, [r4, #8]
    500e:	f7ff ff9f 	bl	4f50 <std.isra.0>
    5012:	2202      	movs	r2, #2
    5014:	2112      	movs	r1, #18
    5016:	68e0      	ldr	r0, [r4, #12]
    5018:	f7ff ff9a 	bl	4f50 <std.isra.0>
    501c:	2301      	movs	r3, #1
    501e:	61a3      	str	r3, [r4, #24]
    5020:	bd13      	pop	{r0, r1, r4, pc}
    5022:	46c0      	nop			; (mov r8, r8)
    5024:	00005ce8 	.word	0x00005ce8
    5028:	00004f41 	.word	0x00004f41

0000502c <__sfp>:
    502c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    502e:	4b1d      	ldr	r3, [pc, #116]	; (50a4 <__sfp+0x78>)
    5030:	0006      	movs	r6, r0
    5032:	681d      	ldr	r5, [r3, #0]
    5034:	69ab      	ldr	r3, [r5, #24]
    5036:	2b00      	cmp	r3, #0
    5038:	d102      	bne.n	5040 <__sfp+0x14>
    503a:	0028      	movs	r0, r5
    503c:	f7ff ffc2 	bl	4fc4 <__sinit>
    5040:	3548      	adds	r5, #72	; 0x48
    5042:	68ac      	ldr	r4, [r5, #8]
    5044:	686b      	ldr	r3, [r5, #4]
    5046:	3b01      	subs	r3, #1
    5048:	d405      	bmi.n	5056 <__sfp+0x2a>
    504a:	220c      	movs	r2, #12
    504c:	5ea7      	ldrsh	r7, [r4, r2]
    504e:	2f00      	cmp	r7, #0
    5050:	d010      	beq.n	5074 <__sfp+0x48>
    5052:	3468      	adds	r4, #104	; 0x68
    5054:	e7f7      	b.n	5046 <__sfp+0x1a>
    5056:	682b      	ldr	r3, [r5, #0]
    5058:	2b00      	cmp	r3, #0
    505a:	d001      	beq.n	5060 <__sfp+0x34>
    505c:	682d      	ldr	r5, [r5, #0]
    505e:	e7f0      	b.n	5042 <__sfp+0x16>
    5060:	2104      	movs	r1, #4
    5062:	0030      	movs	r0, r6
    5064:	f7ff ff98 	bl	4f98 <__sfmoreglue>
    5068:	6028      	str	r0, [r5, #0]
    506a:	2800      	cmp	r0, #0
    506c:	d1f6      	bne.n	505c <__sfp+0x30>
    506e:	230c      	movs	r3, #12
    5070:	6033      	str	r3, [r6, #0]
    5072:	e016      	b.n	50a2 <__sfp+0x76>
    5074:	2301      	movs	r3, #1
    5076:	0020      	movs	r0, r4
    5078:	425b      	negs	r3, r3
    507a:	81e3      	strh	r3, [r4, #14]
    507c:	3302      	adds	r3, #2
    507e:	81a3      	strh	r3, [r4, #12]
    5080:	6667      	str	r7, [r4, #100]	; 0x64
    5082:	6027      	str	r7, [r4, #0]
    5084:	60a7      	str	r7, [r4, #8]
    5086:	6067      	str	r7, [r4, #4]
    5088:	6127      	str	r7, [r4, #16]
    508a:	6167      	str	r7, [r4, #20]
    508c:	61a7      	str	r7, [r4, #24]
    508e:	305c      	adds	r0, #92	; 0x5c
    5090:	2208      	movs	r2, #8
    5092:	0039      	movs	r1, r7
    5094:	f7ff fc8b 	bl	49ae <memset>
    5098:	0020      	movs	r0, r4
    509a:	6367      	str	r7, [r4, #52]	; 0x34
    509c:	63a7      	str	r7, [r4, #56]	; 0x38
    509e:	64a7      	str	r7, [r4, #72]	; 0x48
    50a0:	64e7      	str	r7, [r4, #76]	; 0x4c
    50a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    50a4:	00005ce8 	.word	0x00005ce8

000050a8 <_fwalk_reent>:
    50a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    50aa:	0004      	movs	r4, r0
    50ac:	0007      	movs	r7, r0
    50ae:	2600      	movs	r6, #0
    50b0:	9101      	str	r1, [sp, #4]
    50b2:	3448      	adds	r4, #72	; 0x48
    50b4:	2c00      	cmp	r4, #0
    50b6:	d016      	beq.n	50e6 <_fwalk_reent+0x3e>
    50b8:	6863      	ldr	r3, [r4, #4]
    50ba:	68a5      	ldr	r5, [r4, #8]
    50bc:	9300      	str	r3, [sp, #0]
    50be:	9b00      	ldr	r3, [sp, #0]
    50c0:	3b01      	subs	r3, #1
    50c2:	9300      	str	r3, [sp, #0]
    50c4:	d40d      	bmi.n	50e2 <_fwalk_reent+0x3a>
    50c6:	89ab      	ldrh	r3, [r5, #12]
    50c8:	2b01      	cmp	r3, #1
    50ca:	d908      	bls.n	50de <_fwalk_reent+0x36>
    50cc:	220e      	movs	r2, #14
    50ce:	5eab      	ldrsh	r3, [r5, r2]
    50d0:	3301      	adds	r3, #1
    50d2:	d004      	beq.n	50de <_fwalk_reent+0x36>
    50d4:	0029      	movs	r1, r5
    50d6:	0038      	movs	r0, r7
    50d8:	9b01      	ldr	r3, [sp, #4]
    50da:	4798      	blx	r3
    50dc:	4306      	orrs	r6, r0
    50de:	3568      	adds	r5, #104	; 0x68
    50e0:	e7ed      	b.n	50be <_fwalk_reent+0x16>
    50e2:	6824      	ldr	r4, [r4, #0]
    50e4:	e7e6      	b.n	50b4 <_fwalk_reent+0xc>
    50e6:	0030      	movs	r0, r6
    50e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

000050ec <__swhatbuf_r>:
    50ec:	b570      	push	{r4, r5, r6, lr}
    50ee:	000e      	movs	r6, r1
    50f0:	001d      	movs	r5, r3
    50f2:	230e      	movs	r3, #14
    50f4:	5ec9      	ldrsh	r1, [r1, r3]
    50f6:	b090      	sub	sp, #64	; 0x40
    50f8:	0014      	movs	r4, r2
    50fa:	2900      	cmp	r1, #0
    50fc:	da06      	bge.n	510c <__swhatbuf_r+0x20>
    50fe:	2300      	movs	r3, #0
    5100:	602b      	str	r3, [r5, #0]
    5102:	89b3      	ldrh	r3, [r6, #12]
    5104:	061b      	lsls	r3, r3, #24
    5106:	d50f      	bpl.n	5128 <__swhatbuf_r+0x3c>
    5108:	2340      	movs	r3, #64	; 0x40
    510a:	e00f      	b.n	512c <__swhatbuf_r+0x40>
    510c:	aa01      	add	r2, sp, #4
    510e:	f000 fc4f 	bl	59b0 <_fstat_r>
    5112:	2800      	cmp	r0, #0
    5114:	dbf3      	blt.n	50fe <__swhatbuf_r+0x12>
    5116:	23f0      	movs	r3, #240	; 0xf0
    5118:	9a02      	ldr	r2, [sp, #8]
    511a:	021b      	lsls	r3, r3, #8
    511c:	4013      	ands	r3, r2
    511e:	4a05      	ldr	r2, [pc, #20]	; (5134 <__swhatbuf_r+0x48>)
    5120:	189b      	adds	r3, r3, r2
    5122:	425a      	negs	r2, r3
    5124:	4153      	adcs	r3, r2
    5126:	602b      	str	r3, [r5, #0]
    5128:	2380      	movs	r3, #128	; 0x80
    512a:	00db      	lsls	r3, r3, #3
    512c:	2000      	movs	r0, #0
    512e:	6023      	str	r3, [r4, #0]
    5130:	b010      	add	sp, #64	; 0x40
    5132:	bd70      	pop	{r4, r5, r6, pc}
    5134:	ffffe000 	.word	0xffffe000

00005138 <__smakebuf_r>:
    5138:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    513a:	2602      	movs	r6, #2
    513c:	898b      	ldrh	r3, [r1, #12]
    513e:	0005      	movs	r5, r0
    5140:	000c      	movs	r4, r1
    5142:	4233      	tst	r3, r6
    5144:	d110      	bne.n	5168 <__smakebuf_r+0x30>
    5146:	ab01      	add	r3, sp, #4
    5148:	466a      	mov	r2, sp
    514a:	f7ff ffcf 	bl	50ec <__swhatbuf_r>
    514e:	9900      	ldr	r1, [sp, #0]
    5150:	0007      	movs	r7, r0
    5152:	0028      	movs	r0, r5
    5154:	f000 f87e 	bl	5254 <_malloc_r>
    5158:	2800      	cmp	r0, #0
    515a:	d10c      	bne.n	5176 <__smakebuf_r+0x3e>
    515c:	220c      	movs	r2, #12
    515e:	5ea3      	ldrsh	r3, [r4, r2]
    5160:	059a      	lsls	r2, r3, #22
    5162:	d423      	bmi.n	51ac <__smakebuf_r+0x74>
    5164:	4333      	orrs	r3, r6
    5166:	81a3      	strh	r3, [r4, #12]
    5168:	0023      	movs	r3, r4
    516a:	3347      	adds	r3, #71	; 0x47
    516c:	6023      	str	r3, [r4, #0]
    516e:	6123      	str	r3, [r4, #16]
    5170:	2301      	movs	r3, #1
    5172:	6163      	str	r3, [r4, #20]
    5174:	e01a      	b.n	51ac <__smakebuf_r+0x74>
    5176:	2280      	movs	r2, #128	; 0x80
    5178:	4b0d      	ldr	r3, [pc, #52]	; (51b0 <__smakebuf_r+0x78>)
    517a:	62ab      	str	r3, [r5, #40]	; 0x28
    517c:	89a3      	ldrh	r3, [r4, #12]
    517e:	6020      	str	r0, [r4, #0]
    5180:	4313      	orrs	r3, r2
    5182:	81a3      	strh	r3, [r4, #12]
    5184:	9b00      	ldr	r3, [sp, #0]
    5186:	6120      	str	r0, [r4, #16]
    5188:	6163      	str	r3, [r4, #20]
    518a:	9b01      	ldr	r3, [sp, #4]
    518c:	2b00      	cmp	r3, #0
    518e:	d00a      	beq.n	51a6 <__smakebuf_r+0x6e>
    5190:	230e      	movs	r3, #14
    5192:	5ee1      	ldrsh	r1, [r4, r3]
    5194:	0028      	movs	r0, r5
    5196:	f000 fc1d 	bl	59d4 <_isatty_r>
    519a:	2800      	cmp	r0, #0
    519c:	d003      	beq.n	51a6 <__smakebuf_r+0x6e>
    519e:	2201      	movs	r2, #1
    51a0:	89a3      	ldrh	r3, [r4, #12]
    51a2:	4313      	orrs	r3, r2
    51a4:	81a3      	strh	r3, [r4, #12]
    51a6:	89a3      	ldrh	r3, [r4, #12]
    51a8:	431f      	orrs	r7, r3
    51aa:	81a7      	strh	r7, [r4, #12]
    51ac:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    51ae:	46c0      	nop			; (mov r8, r8)
    51b0:	00004f41 	.word	0x00004f41

000051b4 <malloc>:
    51b4:	b510      	push	{r4, lr}
    51b6:	4b03      	ldr	r3, [pc, #12]	; (51c4 <malloc+0x10>)
    51b8:	0001      	movs	r1, r0
    51ba:	6818      	ldr	r0, [r3, #0]
    51bc:	f000 f84a 	bl	5254 <_malloc_r>
    51c0:	bd10      	pop	{r4, pc}
    51c2:	46c0      	nop			; (mov r8, r8)
    51c4:	2000006c 	.word	0x2000006c

000051c8 <_free_r>:
    51c8:	b530      	push	{r4, r5, lr}
    51ca:	2900      	cmp	r1, #0
    51cc:	d03e      	beq.n	524c <_free_r+0x84>
    51ce:	3904      	subs	r1, #4
    51d0:	680b      	ldr	r3, [r1, #0]
    51d2:	2b00      	cmp	r3, #0
    51d4:	da00      	bge.n	51d8 <_free_r+0x10>
    51d6:	18c9      	adds	r1, r1, r3
    51d8:	4a1d      	ldr	r2, [pc, #116]	; (5250 <_free_r+0x88>)
    51da:	6813      	ldr	r3, [r2, #0]
    51dc:	0014      	movs	r4, r2
    51de:	2b00      	cmp	r3, #0
    51e0:	d102      	bne.n	51e8 <_free_r+0x20>
    51e2:	604b      	str	r3, [r1, #4]
    51e4:	6011      	str	r1, [r2, #0]
    51e6:	e031      	b.n	524c <_free_r+0x84>
    51e8:	428b      	cmp	r3, r1
    51ea:	d90d      	bls.n	5208 <_free_r+0x40>
    51ec:	680a      	ldr	r2, [r1, #0]
    51ee:	1888      	adds	r0, r1, r2
    51f0:	4283      	cmp	r3, r0
    51f2:	d103      	bne.n	51fc <_free_r+0x34>
    51f4:	6818      	ldr	r0, [r3, #0]
    51f6:	685b      	ldr	r3, [r3, #4]
    51f8:	1882      	adds	r2, r0, r2
    51fa:	600a      	str	r2, [r1, #0]
    51fc:	604b      	str	r3, [r1, #4]
    51fe:	6021      	str	r1, [r4, #0]
    5200:	e024      	b.n	524c <_free_r+0x84>
    5202:	428a      	cmp	r2, r1
    5204:	d803      	bhi.n	520e <_free_r+0x46>
    5206:	0013      	movs	r3, r2
    5208:	685a      	ldr	r2, [r3, #4]
    520a:	2a00      	cmp	r2, #0
    520c:	d1f9      	bne.n	5202 <_free_r+0x3a>
    520e:	681d      	ldr	r5, [r3, #0]
    5210:	195c      	adds	r4, r3, r5
    5212:	428c      	cmp	r4, r1
    5214:	d10b      	bne.n	522e <_free_r+0x66>
    5216:	6809      	ldr	r1, [r1, #0]
    5218:	1869      	adds	r1, r5, r1
    521a:	1858      	adds	r0, r3, r1
    521c:	6019      	str	r1, [r3, #0]
    521e:	4282      	cmp	r2, r0
    5220:	d114      	bne.n	524c <_free_r+0x84>
    5222:	6810      	ldr	r0, [r2, #0]
    5224:	6852      	ldr	r2, [r2, #4]
    5226:	1841      	adds	r1, r0, r1
    5228:	6019      	str	r1, [r3, #0]
    522a:	605a      	str	r2, [r3, #4]
    522c:	e00e      	b.n	524c <_free_r+0x84>
    522e:	428c      	cmp	r4, r1
    5230:	d902      	bls.n	5238 <_free_r+0x70>
    5232:	230c      	movs	r3, #12
    5234:	6003      	str	r3, [r0, #0]
    5236:	e009      	b.n	524c <_free_r+0x84>
    5238:	6808      	ldr	r0, [r1, #0]
    523a:	180c      	adds	r4, r1, r0
    523c:	42a2      	cmp	r2, r4
    523e:	d103      	bne.n	5248 <_free_r+0x80>
    5240:	6814      	ldr	r4, [r2, #0]
    5242:	6852      	ldr	r2, [r2, #4]
    5244:	1820      	adds	r0, r4, r0
    5246:	6008      	str	r0, [r1, #0]
    5248:	604a      	str	r2, [r1, #4]
    524a:	6059      	str	r1, [r3, #4]
    524c:	bd30      	pop	{r4, r5, pc}
    524e:	46c0      	nop			; (mov r8, r8)
    5250:	200001d8 	.word	0x200001d8

00005254 <_malloc_r>:
    5254:	2303      	movs	r3, #3
    5256:	b570      	push	{r4, r5, r6, lr}
    5258:	1ccd      	adds	r5, r1, #3
    525a:	439d      	bics	r5, r3
    525c:	3508      	adds	r5, #8
    525e:	0006      	movs	r6, r0
    5260:	2d0c      	cmp	r5, #12
    5262:	d201      	bcs.n	5268 <_malloc_r+0x14>
    5264:	250c      	movs	r5, #12
    5266:	e005      	b.n	5274 <_malloc_r+0x20>
    5268:	2d00      	cmp	r5, #0
    526a:	da03      	bge.n	5274 <_malloc_r+0x20>
    526c:	230c      	movs	r3, #12
    526e:	2000      	movs	r0, #0
    5270:	6033      	str	r3, [r6, #0]
    5272:	e040      	b.n	52f6 <_malloc_r+0xa2>
    5274:	42a9      	cmp	r1, r5
    5276:	d8f9      	bhi.n	526c <_malloc_r+0x18>
    5278:	4b1f      	ldr	r3, [pc, #124]	; (52f8 <_malloc_r+0xa4>)
    527a:	681c      	ldr	r4, [r3, #0]
    527c:	001a      	movs	r2, r3
    527e:	0021      	movs	r1, r4
    5280:	2900      	cmp	r1, #0
    5282:	d013      	beq.n	52ac <_malloc_r+0x58>
    5284:	680b      	ldr	r3, [r1, #0]
    5286:	1b5b      	subs	r3, r3, r5
    5288:	d40d      	bmi.n	52a6 <_malloc_r+0x52>
    528a:	2b0b      	cmp	r3, #11
    528c:	d902      	bls.n	5294 <_malloc_r+0x40>
    528e:	600b      	str	r3, [r1, #0]
    5290:	18cc      	adds	r4, r1, r3
    5292:	e01e      	b.n	52d2 <_malloc_r+0x7e>
    5294:	428c      	cmp	r4, r1
    5296:	d102      	bne.n	529e <_malloc_r+0x4a>
    5298:	6863      	ldr	r3, [r4, #4]
    529a:	6013      	str	r3, [r2, #0]
    529c:	e01a      	b.n	52d4 <_malloc_r+0x80>
    529e:	684b      	ldr	r3, [r1, #4]
    52a0:	6063      	str	r3, [r4, #4]
    52a2:	000c      	movs	r4, r1
    52a4:	e016      	b.n	52d4 <_malloc_r+0x80>
    52a6:	000c      	movs	r4, r1
    52a8:	6849      	ldr	r1, [r1, #4]
    52aa:	e7e9      	b.n	5280 <_malloc_r+0x2c>
    52ac:	4c13      	ldr	r4, [pc, #76]	; (52fc <_malloc_r+0xa8>)
    52ae:	6823      	ldr	r3, [r4, #0]
    52b0:	2b00      	cmp	r3, #0
    52b2:	d103      	bne.n	52bc <_malloc_r+0x68>
    52b4:	0030      	movs	r0, r6
    52b6:	f000 faf7 	bl	58a8 <_sbrk_r>
    52ba:	6020      	str	r0, [r4, #0]
    52bc:	0029      	movs	r1, r5
    52be:	0030      	movs	r0, r6
    52c0:	f000 faf2 	bl	58a8 <_sbrk_r>
    52c4:	1c43      	adds	r3, r0, #1
    52c6:	d0d1      	beq.n	526c <_malloc_r+0x18>
    52c8:	2303      	movs	r3, #3
    52ca:	1cc4      	adds	r4, r0, #3
    52cc:	439c      	bics	r4, r3
    52ce:	42a0      	cmp	r0, r4
    52d0:	d10a      	bne.n	52e8 <_malloc_r+0x94>
    52d2:	6025      	str	r5, [r4, #0]
    52d4:	0020      	movs	r0, r4
    52d6:	2207      	movs	r2, #7
    52d8:	300b      	adds	r0, #11
    52da:	1d23      	adds	r3, r4, #4
    52dc:	4390      	bics	r0, r2
    52de:	1ac3      	subs	r3, r0, r3
    52e0:	d009      	beq.n	52f6 <_malloc_r+0xa2>
    52e2:	425a      	negs	r2, r3
    52e4:	50e2      	str	r2, [r4, r3]
    52e6:	e006      	b.n	52f6 <_malloc_r+0xa2>
    52e8:	1a21      	subs	r1, r4, r0
    52ea:	0030      	movs	r0, r6
    52ec:	f000 fadc 	bl	58a8 <_sbrk_r>
    52f0:	1c43      	adds	r3, r0, #1
    52f2:	d1ee      	bne.n	52d2 <_malloc_r+0x7e>
    52f4:	e7ba      	b.n	526c <_malloc_r+0x18>
    52f6:	bd70      	pop	{r4, r5, r6, pc}
    52f8:	200001d8 	.word	0x200001d8
    52fc:	200001d4 	.word	0x200001d4

00005300 <__sfputc_r>:
    5300:	6893      	ldr	r3, [r2, #8]
    5302:	b510      	push	{r4, lr}
    5304:	3b01      	subs	r3, #1
    5306:	6093      	str	r3, [r2, #8]
    5308:	2b00      	cmp	r3, #0
    530a:	da05      	bge.n	5318 <__sfputc_r+0x18>
    530c:	6994      	ldr	r4, [r2, #24]
    530e:	42a3      	cmp	r3, r4
    5310:	db08      	blt.n	5324 <__sfputc_r+0x24>
    5312:	b2cb      	uxtb	r3, r1
    5314:	2b0a      	cmp	r3, #10
    5316:	d005      	beq.n	5324 <__sfputc_r+0x24>
    5318:	6813      	ldr	r3, [r2, #0]
    531a:	1c58      	adds	r0, r3, #1
    531c:	6010      	str	r0, [r2, #0]
    531e:	7019      	strb	r1, [r3, #0]
    5320:	b2c8      	uxtb	r0, r1
    5322:	e001      	b.n	5328 <__sfputc_r+0x28>
    5324:	f7ff fc8c 	bl	4c40 <__swbuf_r>
    5328:	bd10      	pop	{r4, pc}

0000532a <__sfputs_r>:
    532a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    532c:	0006      	movs	r6, r0
    532e:	000f      	movs	r7, r1
    5330:	0014      	movs	r4, r2
    5332:	18d5      	adds	r5, r2, r3
    5334:	42ac      	cmp	r4, r5
    5336:	d008      	beq.n	534a <__sfputs_r+0x20>
    5338:	7821      	ldrb	r1, [r4, #0]
    533a:	003a      	movs	r2, r7
    533c:	0030      	movs	r0, r6
    533e:	f7ff ffdf 	bl	5300 <__sfputc_r>
    5342:	3401      	adds	r4, #1
    5344:	1c43      	adds	r3, r0, #1
    5346:	d1f5      	bne.n	5334 <__sfputs_r+0xa>
    5348:	e000      	b.n	534c <__sfputs_r+0x22>
    534a:	2000      	movs	r0, #0
    534c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00005350 <_vfiprintf_r>:
    5350:	b5f0      	push	{r4, r5, r6, r7, lr}
    5352:	b09f      	sub	sp, #124	; 0x7c
    5354:	0006      	movs	r6, r0
    5356:	000f      	movs	r7, r1
    5358:	9202      	str	r2, [sp, #8]
    535a:	9305      	str	r3, [sp, #20]
    535c:	2800      	cmp	r0, #0
    535e:	d004      	beq.n	536a <_vfiprintf_r+0x1a>
    5360:	6983      	ldr	r3, [r0, #24]
    5362:	2b00      	cmp	r3, #0
    5364:	d101      	bne.n	536a <_vfiprintf_r+0x1a>
    5366:	f7ff fe2d 	bl	4fc4 <__sinit>
    536a:	4b7f      	ldr	r3, [pc, #508]	; (5568 <_vfiprintf_r+0x218>)
    536c:	429f      	cmp	r7, r3
    536e:	d101      	bne.n	5374 <_vfiprintf_r+0x24>
    5370:	6877      	ldr	r7, [r6, #4]
    5372:	e008      	b.n	5386 <_vfiprintf_r+0x36>
    5374:	4b7d      	ldr	r3, [pc, #500]	; (556c <_vfiprintf_r+0x21c>)
    5376:	429f      	cmp	r7, r3
    5378:	d101      	bne.n	537e <_vfiprintf_r+0x2e>
    537a:	68b7      	ldr	r7, [r6, #8]
    537c:	e003      	b.n	5386 <_vfiprintf_r+0x36>
    537e:	4b7c      	ldr	r3, [pc, #496]	; (5570 <_vfiprintf_r+0x220>)
    5380:	429f      	cmp	r7, r3
    5382:	d100      	bne.n	5386 <_vfiprintf_r+0x36>
    5384:	68f7      	ldr	r7, [r6, #12]
    5386:	89bb      	ldrh	r3, [r7, #12]
    5388:	071b      	lsls	r3, r3, #28
    538a:	d50a      	bpl.n	53a2 <_vfiprintf_r+0x52>
    538c:	693b      	ldr	r3, [r7, #16]
    538e:	2b00      	cmp	r3, #0
    5390:	d007      	beq.n	53a2 <_vfiprintf_r+0x52>
    5392:	2300      	movs	r3, #0
    5394:	ad06      	add	r5, sp, #24
    5396:	616b      	str	r3, [r5, #20]
    5398:	3320      	adds	r3, #32
    539a:	766b      	strb	r3, [r5, #25]
    539c:	3310      	adds	r3, #16
    539e:	76ab      	strb	r3, [r5, #26]
    53a0:	e03d      	b.n	541e <_vfiprintf_r+0xce>
    53a2:	0039      	movs	r1, r7
    53a4:	0030      	movs	r0, r6
    53a6:	f7ff fca3 	bl	4cf0 <__swsetup_r>
    53aa:	2800      	cmp	r0, #0
    53ac:	d0f1      	beq.n	5392 <_vfiprintf_r+0x42>
    53ae:	2001      	movs	r0, #1
    53b0:	4240      	negs	r0, r0
    53b2:	e0d6      	b.n	5562 <_vfiprintf_r+0x212>
    53b4:	9a05      	ldr	r2, [sp, #20]
    53b6:	1d11      	adds	r1, r2, #4
    53b8:	6812      	ldr	r2, [r2, #0]
    53ba:	9105      	str	r1, [sp, #20]
    53bc:	2a00      	cmp	r2, #0
    53be:	da00      	bge.n	53c2 <_vfiprintf_r+0x72>
    53c0:	e07f      	b.n	54c2 <_vfiprintf_r+0x172>
    53c2:	9209      	str	r2, [sp, #36]	; 0x24
    53c4:	3401      	adds	r4, #1
    53c6:	7823      	ldrb	r3, [r4, #0]
    53c8:	2b2e      	cmp	r3, #46	; 0x2e
    53ca:	d100      	bne.n	53ce <_vfiprintf_r+0x7e>
    53cc:	e08d      	b.n	54ea <_vfiprintf_r+0x19a>
    53ce:	7821      	ldrb	r1, [r4, #0]
    53d0:	2203      	movs	r2, #3
    53d2:	4868      	ldr	r0, [pc, #416]	; (5574 <_vfiprintf_r+0x224>)
    53d4:	f000 fb24 	bl	5a20 <memchr>
    53d8:	2800      	cmp	r0, #0
    53da:	d007      	beq.n	53ec <_vfiprintf_r+0x9c>
    53dc:	4b65      	ldr	r3, [pc, #404]	; (5574 <_vfiprintf_r+0x224>)
    53de:	682a      	ldr	r2, [r5, #0]
    53e0:	1ac0      	subs	r0, r0, r3
    53e2:	2340      	movs	r3, #64	; 0x40
    53e4:	4083      	lsls	r3, r0
    53e6:	4313      	orrs	r3, r2
    53e8:	602b      	str	r3, [r5, #0]
    53ea:	3401      	adds	r4, #1
    53ec:	7821      	ldrb	r1, [r4, #0]
    53ee:	1c63      	adds	r3, r4, #1
    53f0:	2206      	movs	r2, #6
    53f2:	4861      	ldr	r0, [pc, #388]	; (5578 <_vfiprintf_r+0x228>)
    53f4:	9302      	str	r3, [sp, #8]
    53f6:	7629      	strb	r1, [r5, #24]
    53f8:	f000 fb12 	bl	5a20 <memchr>
    53fc:	2800      	cmp	r0, #0
    53fe:	d100      	bne.n	5402 <_vfiprintf_r+0xb2>
    5400:	e09d      	b.n	553e <_vfiprintf_r+0x1ee>
    5402:	4b5e      	ldr	r3, [pc, #376]	; (557c <_vfiprintf_r+0x22c>)
    5404:	2b00      	cmp	r3, #0
    5406:	d000      	beq.n	540a <_vfiprintf_r+0xba>
    5408:	e090      	b.n	552c <_vfiprintf_r+0x1dc>
    540a:	2207      	movs	r2, #7
    540c:	9b05      	ldr	r3, [sp, #20]
    540e:	3307      	adds	r3, #7
    5410:	4393      	bics	r3, r2
    5412:	3308      	adds	r3, #8
    5414:	9305      	str	r3, [sp, #20]
    5416:	696b      	ldr	r3, [r5, #20]
    5418:	9a03      	ldr	r2, [sp, #12]
    541a:	189b      	adds	r3, r3, r2
    541c:	616b      	str	r3, [r5, #20]
    541e:	9c02      	ldr	r4, [sp, #8]
    5420:	7823      	ldrb	r3, [r4, #0]
    5422:	2b00      	cmp	r3, #0
    5424:	d104      	bne.n	5430 <_vfiprintf_r+0xe0>
    5426:	9b02      	ldr	r3, [sp, #8]
    5428:	1ae3      	subs	r3, r4, r3
    542a:	9304      	str	r3, [sp, #16]
    542c:	d012      	beq.n	5454 <_vfiprintf_r+0x104>
    542e:	e003      	b.n	5438 <_vfiprintf_r+0xe8>
    5430:	2b25      	cmp	r3, #37	; 0x25
    5432:	d0f8      	beq.n	5426 <_vfiprintf_r+0xd6>
    5434:	3401      	adds	r4, #1
    5436:	e7f3      	b.n	5420 <_vfiprintf_r+0xd0>
    5438:	9b04      	ldr	r3, [sp, #16]
    543a:	9a02      	ldr	r2, [sp, #8]
    543c:	0039      	movs	r1, r7
    543e:	0030      	movs	r0, r6
    5440:	f7ff ff73 	bl	532a <__sfputs_r>
    5444:	1c43      	adds	r3, r0, #1
    5446:	d100      	bne.n	544a <_vfiprintf_r+0xfa>
    5448:	e086      	b.n	5558 <_vfiprintf_r+0x208>
    544a:	696a      	ldr	r2, [r5, #20]
    544c:	9b04      	ldr	r3, [sp, #16]
    544e:	4694      	mov	ip, r2
    5450:	4463      	add	r3, ip
    5452:	616b      	str	r3, [r5, #20]
    5454:	7823      	ldrb	r3, [r4, #0]
    5456:	2b00      	cmp	r3, #0
    5458:	d07e      	beq.n	5558 <_vfiprintf_r+0x208>
    545a:	2201      	movs	r2, #1
    545c:	2300      	movs	r3, #0
    545e:	4252      	negs	r2, r2
    5460:	606a      	str	r2, [r5, #4]
    5462:	a902      	add	r1, sp, #8
    5464:	3254      	adds	r2, #84	; 0x54
    5466:	1852      	adds	r2, r2, r1
    5468:	3401      	adds	r4, #1
    546a:	602b      	str	r3, [r5, #0]
    546c:	60eb      	str	r3, [r5, #12]
    546e:	60ab      	str	r3, [r5, #8]
    5470:	7013      	strb	r3, [r2, #0]
    5472:	65ab      	str	r3, [r5, #88]	; 0x58
    5474:	7821      	ldrb	r1, [r4, #0]
    5476:	2205      	movs	r2, #5
    5478:	4841      	ldr	r0, [pc, #260]	; (5580 <_vfiprintf_r+0x230>)
    547a:	f000 fad1 	bl	5a20 <memchr>
    547e:	2800      	cmp	r0, #0
    5480:	d008      	beq.n	5494 <_vfiprintf_r+0x144>
    5482:	4b3f      	ldr	r3, [pc, #252]	; (5580 <_vfiprintf_r+0x230>)
    5484:	682a      	ldr	r2, [r5, #0]
    5486:	1ac0      	subs	r0, r0, r3
    5488:	2301      	movs	r3, #1
    548a:	4083      	lsls	r3, r0
    548c:	4313      	orrs	r3, r2
    548e:	602b      	str	r3, [r5, #0]
    5490:	3401      	adds	r4, #1
    5492:	e7ef      	b.n	5474 <_vfiprintf_r+0x124>
    5494:	682b      	ldr	r3, [r5, #0]
    5496:	06da      	lsls	r2, r3, #27
    5498:	d504      	bpl.n	54a4 <_vfiprintf_r+0x154>
    549a:	2253      	movs	r2, #83	; 0x53
    549c:	2120      	movs	r1, #32
    549e:	a802      	add	r0, sp, #8
    54a0:	1812      	adds	r2, r2, r0
    54a2:	7011      	strb	r1, [r2, #0]
    54a4:	071a      	lsls	r2, r3, #28
    54a6:	d504      	bpl.n	54b2 <_vfiprintf_r+0x162>
    54a8:	2253      	movs	r2, #83	; 0x53
    54aa:	212b      	movs	r1, #43	; 0x2b
    54ac:	a802      	add	r0, sp, #8
    54ae:	1812      	adds	r2, r2, r0
    54b0:	7011      	strb	r1, [r2, #0]
    54b2:	7822      	ldrb	r2, [r4, #0]
    54b4:	2a2a      	cmp	r2, #42	; 0x2a
    54b6:	d100      	bne.n	54ba <_vfiprintf_r+0x16a>
    54b8:	e77c      	b.n	53b4 <_vfiprintf_r+0x64>
    54ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
    54bc:	2000      	movs	r0, #0
    54be:	210a      	movs	r1, #10
    54c0:	e005      	b.n	54ce <_vfiprintf_r+0x17e>
    54c2:	4252      	negs	r2, r2
    54c4:	60ea      	str	r2, [r5, #12]
    54c6:	2202      	movs	r2, #2
    54c8:	4313      	orrs	r3, r2
    54ca:	602b      	str	r3, [r5, #0]
    54cc:	e77a      	b.n	53c4 <_vfiprintf_r+0x74>
    54ce:	7822      	ldrb	r2, [r4, #0]
    54d0:	3a30      	subs	r2, #48	; 0x30
    54d2:	2a09      	cmp	r2, #9
    54d4:	d804      	bhi.n	54e0 <_vfiprintf_r+0x190>
    54d6:	434b      	muls	r3, r1
    54d8:	3401      	adds	r4, #1
    54da:	189b      	adds	r3, r3, r2
    54dc:	2001      	movs	r0, #1
    54de:	e7f6      	b.n	54ce <_vfiprintf_r+0x17e>
    54e0:	2800      	cmp	r0, #0
    54e2:	d100      	bne.n	54e6 <_vfiprintf_r+0x196>
    54e4:	e76f      	b.n	53c6 <_vfiprintf_r+0x76>
    54e6:	9309      	str	r3, [sp, #36]	; 0x24
    54e8:	e76d      	b.n	53c6 <_vfiprintf_r+0x76>
    54ea:	7863      	ldrb	r3, [r4, #1]
    54ec:	2b2a      	cmp	r3, #42	; 0x2a
    54ee:	d10a      	bne.n	5506 <_vfiprintf_r+0x1b6>
    54f0:	9b05      	ldr	r3, [sp, #20]
    54f2:	3402      	adds	r4, #2
    54f4:	1d1a      	adds	r2, r3, #4
    54f6:	681b      	ldr	r3, [r3, #0]
    54f8:	9205      	str	r2, [sp, #20]
    54fa:	2b00      	cmp	r3, #0
    54fc:	da01      	bge.n	5502 <_vfiprintf_r+0x1b2>
    54fe:	2301      	movs	r3, #1
    5500:	425b      	negs	r3, r3
    5502:	9307      	str	r3, [sp, #28]
    5504:	e763      	b.n	53ce <_vfiprintf_r+0x7e>
    5506:	2300      	movs	r3, #0
    5508:	200a      	movs	r0, #10
    550a:	001a      	movs	r2, r3
    550c:	3401      	adds	r4, #1
    550e:	606b      	str	r3, [r5, #4]
    5510:	7821      	ldrb	r1, [r4, #0]
    5512:	3930      	subs	r1, #48	; 0x30
    5514:	2909      	cmp	r1, #9
    5516:	d804      	bhi.n	5522 <_vfiprintf_r+0x1d2>
    5518:	4342      	muls	r2, r0
    551a:	3401      	adds	r4, #1
    551c:	1852      	adds	r2, r2, r1
    551e:	2301      	movs	r3, #1
    5520:	e7f6      	b.n	5510 <_vfiprintf_r+0x1c0>
    5522:	2b00      	cmp	r3, #0
    5524:	d100      	bne.n	5528 <_vfiprintf_r+0x1d8>
    5526:	e752      	b.n	53ce <_vfiprintf_r+0x7e>
    5528:	9207      	str	r2, [sp, #28]
    552a:	e750      	b.n	53ce <_vfiprintf_r+0x7e>
    552c:	ab05      	add	r3, sp, #20
    552e:	9300      	str	r3, [sp, #0]
    5530:	003a      	movs	r2, r7
    5532:	4b14      	ldr	r3, [pc, #80]	; (5584 <_vfiprintf_r+0x234>)
    5534:	0029      	movs	r1, r5
    5536:	0030      	movs	r0, r6
    5538:	e000      	b.n	553c <_vfiprintf_r+0x1ec>
    553a:	bf00      	nop
    553c:	e007      	b.n	554e <_vfiprintf_r+0x1fe>
    553e:	ab05      	add	r3, sp, #20
    5540:	9300      	str	r3, [sp, #0]
    5542:	003a      	movs	r2, r7
    5544:	4b0f      	ldr	r3, [pc, #60]	; (5584 <_vfiprintf_r+0x234>)
    5546:	0029      	movs	r1, r5
    5548:	0030      	movs	r0, r6
    554a:	f000 f88b 	bl	5664 <_printf_i>
    554e:	9003      	str	r0, [sp, #12]
    5550:	9b03      	ldr	r3, [sp, #12]
    5552:	3301      	adds	r3, #1
    5554:	d000      	beq.n	5558 <_vfiprintf_r+0x208>
    5556:	e75e      	b.n	5416 <_vfiprintf_r+0xc6>
    5558:	89bb      	ldrh	r3, [r7, #12]
    555a:	065b      	lsls	r3, r3, #25
    555c:	d500      	bpl.n	5560 <_vfiprintf_r+0x210>
    555e:	e726      	b.n	53ae <_vfiprintf_r+0x5e>
    5560:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5562:	b01f      	add	sp, #124	; 0x7c
    5564:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5566:	46c0      	nop			; (mov r8, r8)
    5568:	00005cec 	.word	0x00005cec
    556c:	00005d0c 	.word	0x00005d0c
    5570:	00005d2c 	.word	0x00005d2c
    5574:	00005d52 	.word	0x00005d52
    5578:	00005d56 	.word	0x00005d56
    557c:	00000000 	.word	0x00000000
    5580:	00005d4c 	.word	0x00005d4c
    5584:	0000532b 	.word	0x0000532b

00005588 <_printf_common>:
    5588:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    558a:	0017      	movs	r7, r2
    558c:	9301      	str	r3, [sp, #4]
    558e:	688a      	ldr	r2, [r1, #8]
    5590:	690b      	ldr	r3, [r1, #16]
    5592:	9000      	str	r0, [sp, #0]
    5594:	000c      	movs	r4, r1
    5596:	4293      	cmp	r3, r2
    5598:	da00      	bge.n	559c <_printf_common+0x14>
    559a:	0013      	movs	r3, r2
    559c:	0022      	movs	r2, r4
    559e:	603b      	str	r3, [r7, #0]
    55a0:	3243      	adds	r2, #67	; 0x43
    55a2:	7812      	ldrb	r2, [r2, #0]
    55a4:	2a00      	cmp	r2, #0
    55a6:	d001      	beq.n	55ac <_printf_common+0x24>
    55a8:	3301      	adds	r3, #1
    55aa:	603b      	str	r3, [r7, #0]
    55ac:	6823      	ldr	r3, [r4, #0]
    55ae:	069b      	lsls	r3, r3, #26
    55b0:	d502      	bpl.n	55b8 <_printf_common+0x30>
    55b2:	683b      	ldr	r3, [r7, #0]
    55b4:	3302      	adds	r3, #2
    55b6:	603b      	str	r3, [r7, #0]
    55b8:	2506      	movs	r5, #6
    55ba:	6823      	ldr	r3, [r4, #0]
    55bc:	401d      	ands	r5, r3
    55be:	d01e      	beq.n	55fe <_printf_common+0x76>
    55c0:	0023      	movs	r3, r4
    55c2:	3343      	adds	r3, #67	; 0x43
    55c4:	781b      	ldrb	r3, [r3, #0]
    55c6:	1e5a      	subs	r2, r3, #1
    55c8:	4193      	sbcs	r3, r2
    55ca:	6822      	ldr	r2, [r4, #0]
    55cc:	0692      	lsls	r2, r2, #26
    55ce:	d51c      	bpl.n	560a <_printf_common+0x82>
    55d0:	2030      	movs	r0, #48	; 0x30
    55d2:	18e1      	adds	r1, r4, r3
    55d4:	3143      	adds	r1, #67	; 0x43
    55d6:	7008      	strb	r0, [r1, #0]
    55d8:	0021      	movs	r1, r4
    55da:	1c5a      	adds	r2, r3, #1
    55dc:	3145      	adds	r1, #69	; 0x45
    55de:	7809      	ldrb	r1, [r1, #0]
    55e0:	18a2      	adds	r2, r4, r2
    55e2:	3243      	adds	r2, #67	; 0x43
    55e4:	3302      	adds	r3, #2
    55e6:	7011      	strb	r1, [r2, #0]
    55e8:	e00f      	b.n	560a <_printf_common+0x82>
    55ea:	0022      	movs	r2, r4
    55ec:	2301      	movs	r3, #1
    55ee:	3219      	adds	r2, #25
    55f0:	9901      	ldr	r1, [sp, #4]
    55f2:	9800      	ldr	r0, [sp, #0]
    55f4:	9e08      	ldr	r6, [sp, #32]
    55f6:	47b0      	blx	r6
    55f8:	1c43      	adds	r3, r0, #1
    55fa:	d00e      	beq.n	561a <_printf_common+0x92>
    55fc:	3501      	adds	r5, #1
    55fe:	68e3      	ldr	r3, [r4, #12]
    5600:	683a      	ldr	r2, [r7, #0]
    5602:	1a9b      	subs	r3, r3, r2
    5604:	429d      	cmp	r5, r3
    5606:	dbf0      	blt.n	55ea <_printf_common+0x62>
    5608:	e7da      	b.n	55c0 <_printf_common+0x38>
    560a:	0022      	movs	r2, r4
    560c:	9901      	ldr	r1, [sp, #4]
    560e:	3243      	adds	r2, #67	; 0x43
    5610:	9800      	ldr	r0, [sp, #0]
    5612:	9d08      	ldr	r5, [sp, #32]
    5614:	47a8      	blx	r5
    5616:	1c43      	adds	r3, r0, #1
    5618:	d102      	bne.n	5620 <_printf_common+0x98>
    561a:	2001      	movs	r0, #1
    561c:	4240      	negs	r0, r0
    561e:	e020      	b.n	5662 <_printf_common+0xda>
    5620:	2306      	movs	r3, #6
    5622:	6820      	ldr	r0, [r4, #0]
    5624:	68e1      	ldr	r1, [r4, #12]
    5626:	683a      	ldr	r2, [r7, #0]
    5628:	4003      	ands	r3, r0
    562a:	2500      	movs	r5, #0
    562c:	2b04      	cmp	r3, #4
    562e:	d103      	bne.n	5638 <_printf_common+0xb0>
    5630:	1a8d      	subs	r5, r1, r2
    5632:	43eb      	mvns	r3, r5
    5634:	17db      	asrs	r3, r3, #31
    5636:	401d      	ands	r5, r3
    5638:	68a3      	ldr	r3, [r4, #8]
    563a:	6922      	ldr	r2, [r4, #16]
    563c:	4293      	cmp	r3, r2
    563e:	dd01      	ble.n	5644 <_printf_common+0xbc>
    5640:	1a9b      	subs	r3, r3, r2
    5642:	18ed      	adds	r5, r5, r3
    5644:	2700      	movs	r7, #0
    5646:	42bd      	cmp	r5, r7
    5648:	d00a      	beq.n	5660 <_printf_common+0xd8>
    564a:	0022      	movs	r2, r4
    564c:	2301      	movs	r3, #1
    564e:	321a      	adds	r2, #26
    5650:	9901      	ldr	r1, [sp, #4]
    5652:	9800      	ldr	r0, [sp, #0]
    5654:	9e08      	ldr	r6, [sp, #32]
    5656:	47b0      	blx	r6
    5658:	1c43      	adds	r3, r0, #1
    565a:	d0de      	beq.n	561a <_printf_common+0x92>
    565c:	3701      	adds	r7, #1
    565e:	e7f2      	b.n	5646 <_printf_common+0xbe>
    5660:	2000      	movs	r0, #0
    5662:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00005664 <_printf_i>:
    5664:	b5f0      	push	{r4, r5, r6, r7, lr}
    5666:	b08b      	sub	sp, #44	; 0x2c
    5668:	9206      	str	r2, [sp, #24]
    566a:	000a      	movs	r2, r1
    566c:	3243      	adds	r2, #67	; 0x43
    566e:	9307      	str	r3, [sp, #28]
    5670:	9005      	str	r0, [sp, #20]
    5672:	9204      	str	r2, [sp, #16]
    5674:	7e0a      	ldrb	r2, [r1, #24]
    5676:	000c      	movs	r4, r1
    5678:	9b10      	ldr	r3, [sp, #64]	; 0x40
    567a:	2a6e      	cmp	r2, #110	; 0x6e
    567c:	d100      	bne.n	5680 <_printf_i+0x1c>
    567e:	e0ab      	b.n	57d8 <_printf_i+0x174>
    5680:	d811      	bhi.n	56a6 <_printf_i+0x42>
    5682:	2a63      	cmp	r2, #99	; 0x63
    5684:	d022      	beq.n	56cc <_printf_i+0x68>
    5686:	d809      	bhi.n	569c <_printf_i+0x38>
    5688:	2a00      	cmp	r2, #0
    568a:	d100      	bne.n	568e <_printf_i+0x2a>
    568c:	e0b5      	b.n	57fa <_printf_i+0x196>
    568e:	2a58      	cmp	r2, #88	; 0x58
    5690:	d000      	beq.n	5694 <_printf_i+0x30>
    5692:	e0c5      	b.n	5820 <_printf_i+0x1bc>
    5694:	3145      	adds	r1, #69	; 0x45
    5696:	700a      	strb	r2, [r1, #0]
    5698:	4a81      	ldr	r2, [pc, #516]	; (58a0 <_printf_i+0x23c>)
    569a:	e04f      	b.n	573c <_printf_i+0xd8>
    569c:	2a64      	cmp	r2, #100	; 0x64
    569e:	d01d      	beq.n	56dc <_printf_i+0x78>
    56a0:	2a69      	cmp	r2, #105	; 0x69
    56a2:	d01b      	beq.n	56dc <_printf_i+0x78>
    56a4:	e0bc      	b.n	5820 <_printf_i+0x1bc>
    56a6:	2a73      	cmp	r2, #115	; 0x73
    56a8:	d100      	bne.n	56ac <_printf_i+0x48>
    56aa:	e0aa      	b.n	5802 <_printf_i+0x19e>
    56ac:	d809      	bhi.n	56c2 <_printf_i+0x5e>
    56ae:	2a6f      	cmp	r2, #111	; 0x6f
    56b0:	d029      	beq.n	5706 <_printf_i+0xa2>
    56b2:	2a70      	cmp	r2, #112	; 0x70
    56b4:	d000      	beq.n	56b8 <_printf_i+0x54>
    56b6:	e0b3      	b.n	5820 <_printf_i+0x1bc>
    56b8:	2220      	movs	r2, #32
    56ba:	6809      	ldr	r1, [r1, #0]
    56bc:	430a      	orrs	r2, r1
    56be:	6022      	str	r2, [r4, #0]
    56c0:	e037      	b.n	5732 <_printf_i+0xce>
    56c2:	2a75      	cmp	r2, #117	; 0x75
    56c4:	d01f      	beq.n	5706 <_printf_i+0xa2>
    56c6:	2a78      	cmp	r2, #120	; 0x78
    56c8:	d033      	beq.n	5732 <_printf_i+0xce>
    56ca:	e0a9      	b.n	5820 <_printf_i+0x1bc>
    56cc:	000e      	movs	r6, r1
    56ce:	681a      	ldr	r2, [r3, #0]
    56d0:	3642      	adds	r6, #66	; 0x42
    56d2:	1d11      	adds	r1, r2, #4
    56d4:	6019      	str	r1, [r3, #0]
    56d6:	6813      	ldr	r3, [r2, #0]
    56d8:	7033      	strb	r3, [r6, #0]
    56da:	e0a4      	b.n	5826 <_printf_i+0x1c2>
    56dc:	6821      	ldr	r1, [r4, #0]
    56de:	681a      	ldr	r2, [r3, #0]
    56e0:	0608      	lsls	r0, r1, #24
    56e2:	d406      	bmi.n	56f2 <_printf_i+0x8e>
    56e4:	0649      	lsls	r1, r1, #25
    56e6:	d504      	bpl.n	56f2 <_printf_i+0x8e>
    56e8:	1d11      	adds	r1, r2, #4
    56ea:	6019      	str	r1, [r3, #0]
    56ec:	2300      	movs	r3, #0
    56ee:	5ed5      	ldrsh	r5, [r2, r3]
    56f0:	e002      	b.n	56f8 <_printf_i+0x94>
    56f2:	1d11      	adds	r1, r2, #4
    56f4:	6019      	str	r1, [r3, #0]
    56f6:	6815      	ldr	r5, [r2, #0]
    56f8:	2d00      	cmp	r5, #0
    56fa:	da3b      	bge.n	5774 <_printf_i+0x110>
    56fc:	232d      	movs	r3, #45	; 0x2d
    56fe:	9a04      	ldr	r2, [sp, #16]
    5700:	426d      	negs	r5, r5
    5702:	7013      	strb	r3, [r2, #0]
    5704:	e036      	b.n	5774 <_printf_i+0x110>
    5706:	6821      	ldr	r1, [r4, #0]
    5708:	681a      	ldr	r2, [r3, #0]
    570a:	0608      	lsls	r0, r1, #24
    570c:	d406      	bmi.n	571c <_printf_i+0xb8>
    570e:	0649      	lsls	r1, r1, #25
    5710:	d504      	bpl.n	571c <_printf_i+0xb8>
    5712:	6815      	ldr	r5, [r2, #0]
    5714:	1d11      	adds	r1, r2, #4
    5716:	6019      	str	r1, [r3, #0]
    5718:	b2ad      	uxth	r5, r5
    571a:	e002      	b.n	5722 <_printf_i+0xbe>
    571c:	1d11      	adds	r1, r2, #4
    571e:	6019      	str	r1, [r3, #0]
    5720:	6815      	ldr	r5, [r2, #0]
    5722:	4b5f      	ldr	r3, [pc, #380]	; (58a0 <_printf_i+0x23c>)
    5724:	7e22      	ldrb	r2, [r4, #24]
    5726:	9303      	str	r3, [sp, #12]
    5728:	2708      	movs	r7, #8
    572a:	2a6f      	cmp	r2, #111	; 0x6f
    572c:	d01d      	beq.n	576a <_printf_i+0x106>
    572e:	270a      	movs	r7, #10
    5730:	e01b      	b.n	576a <_printf_i+0x106>
    5732:	0022      	movs	r2, r4
    5734:	2178      	movs	r1, #120	; 0x78
    5736:	3245      	adds	r2, #69	; 0x45
    5738:	7011      	strb	r1, [r2, #0]
    573a:	4a5a      	ldr	r2, [pc, #360]	; (58a4 <_printf_i+0x240>)
    573c:	6819      	ldr	r1, [r3, #0]
    573e:	9203      	str	r2, [sp, #12]
    5740:	1d08      	adds	r0, r1, #4
    5742:	6822      	ldr	r2, [r4, #0]
    5744:	6018      	str	r0, [r3, #0]
    5746:	680d      	ldr	r5, [r1, #0]
    5748:	0610      	lsls	r0, r2, #24
    574a:	d402      	bmi.n	5752 <_printf_i+0xee>
    574c:	0650      	lsls	r0, r2, #25
    574e:	d500      	bpl.n	5752 <_printf_i+0xee>
    5750:	b2ad      	uxth	r5, r5
    5752:	07d3      	lsls	r3, r2, #31
    5754:	d502      	bpl.n	575c <_printf_i+0xf8>
    5756:	2320      	movs	r3, #32
    5758:	431a      	orrs	r2, r3
    575a:	6022      	str	r2, [r4, #0]
    575c:	2710      	movs	r7, #16
    575e:	2d00      	cmp	r5, #0
    5760:	d103      	bne.n	576a <_printf_i+0x106>
    5762:	2320      	movs	r3, #32
    5764:	6822      	ldr	r2, [r4, #0]
    5766:	439a      	bics	r2, r3
    5768:	6022      	str	r2, [r4, #0]
    576a:	0023      	movs	r3, r4
    576c:	2200      	movs	r2, #0
    576e:	3343      	adds	r3, #67	; 0x43
    5770:	701a      	strb	r2, [r3, #0]
    5772:	e002      	b.n	577a <_printf_i+0x116>
    5774:	270a      	movs	r7, #10
    5776:	4b4a      	ldr	r3, [pc, #296]	; (58a0 <_printf_i+0x23c>)
    5778:	9303      	str	r3, [sp, #12]
    577a:	6863      	ldr	r3, [r4, #4]
    577c:	60a3      	str	r3, [r4, #8]
    577e:	2b00      	cmp	r3, #0
    5780:	db09      	blt.n	5796 <_printf_i+0x132>
    5782:	2204      	movs	r2, #4
    5784:	6821      	ldr	r1, [r4, #0]
    5786:	4391      	bics	r1, r2
    5788:	6021      	str	r1, [r4, #0]
    578a:	2d00      	cmp	r5, #0
    578c:	d105      	bne.n	579a <_printf_i+0x136>
    578e:	9e04      	ldr	r6, [sp, #16]
    5790:	2b00      	cmp	r3, #0
    5792:	d011      	beq.n	57b8 <_printf_i+0x154>
    5794:	e07b      	b.n	588e <_printf_i+0x22a>
    5796:	2d00      	cmp	r5, #0
    5798:	d079      	beq.n	588e <_printf_i+0x22a>
    579a:	9e04      	ldr	r6, [sp, #16]
    579c:	0028      	movs	r0, r5
    579e:	0039      	movs	r1, r7
    57a0:	f7ff f8a4 	bl	48ec <__aeabi_uidivmod>
    57a4:	9b03      	ldr	r3, [sp, #12]
    57a6:	3e01      	subs	r6, #1
    57a8:	5c5b      	ldrb	r3, [r3, r1]
    57aa:	0028      	movs	r0, r5
    57ac:	7033      	strb	r3, [r6, #0]
    57ae:	0039      	movs	r1, r7
    57b0:	f7ff f816 	bl	47e0 <__aeabi_uidiv>
    57b4:	1e05      	subs	r5, r0, #0
    57b6:	d1f1      	bne.n	579c <_printf_i+0x138>
    57b8:	2f08      	cmp	r7, #8
    57ba:	d109      	bne.n	57d0 <_printf_i+0x16c>
    57bc:	6823      	ldr	r3, [r4, #0]
    57be:	07db      	lsls	r3, r3, #31
    57c0:	d506      	bpl.n	57d0 <_printf_i+0x16c>
    57c2:	6863      	ldr	r3, [r4, #4]
    57c4:	6922      	ldr	r2, [r4, #16]
    57c6:	4293      	cmp	r3, r2
    57c8:	dc02      	bgt.n	57d0 <_printf_i+0x16c>
    57ca:	2330      	movs	r3, #48	; 0x30
    57cc:	3e01      	subs	r6, #1
    57ce:	7033      	strb	r3, [r6, #0]
    57d0:	9b04      	ldr	r3, [sp, #16]
    57d2:	1b9b      	subs	r3, r3, r6
    57d4:	6123      	str	r3, [r4, #16]
    57d6:	e02b      	b.n	5830 <_printf_i+0x1cc>
    57d8:	6809      	ldr	r1, [r1, #0]
    57da:	681a      	ldr	r2, [r3, #0]
    57dc:	0608      	lsls	r0, r1, #24
    57de:	d407      	bmi.n	57f0 <_printf_i+0x18c>
    57e0:	0649      	lsls	r1, r1, #25
    57e2:	d505      	bpl.n	57f0 <_printf_i+0x18c>
    57e4:	1d11      	adds	r1, r2, #4
    57e6:	6019      	str	r1, [r3, #0]
    57e8:	6813      	ldr	r3, [r2, #0]
    57ea:	8aa2      	ldrh	r2, [r4, #20]
    57ec:	801a      	strh	r2, [r3, #0]
    57ee:	e004      	b.n	57fa <_printf_i+0x196>
    57f0:	1d11      	adds	r1, r2, #4
    57f2:	6019      	str	r1, [r3, #0]
    57f4:	6813      	ldr	r3, [r2, #0]
    57f6:	6962      	ldr	r2, [r4, #20]
    57f8:	601a      	str	r2, [r3, #0]
    57fa:	2300      	movs	r3, #0
    57fc:	9e04      	ldr	r6, [sp, #16]
    57fe:	6123      	str	r3, [r4, #16]
    5800:	e016      	b.n	5830 <_printf_i+0x1cc>
    5802:	681a      	ldr	r2, [r3, #0]
    5804:	1d11      	adds	r1, r2, #4
    5806:	6019      	str	r1, [r3, #0]
    5808:	6816      	ldr	r6, [r2, #0]
    580a:	2100      	movs	r1, #0
    580c:	6862      	ldr	r2, [r4, #4]
    580e:	0030      	movs	r0, r6
    5810:	f000 f906 	bl	5a20 <memchr>
    5814:	2800      	cmp	r0, #0
    5816:	d001      	beq.n	581c <_printf_i+0x1b8>
    5818:	1b80      	subs	r0, r0, r6
    581a:	6060      	str	r0, [r4, #4]
    581c:	6863      	ldr	r3, [r4, #4]
    581e:	e003      	b.n	5828 <_printf_i+0x1c4>
    5820:	0026      	movs	r6, r4
    5822:	3642      	adds	r6, #66	; 0x42
    5824:	7032      	strb	r2, [r6, #0]
    5826:	2301      	movs	r3, #1
    5828:	6123      	str	r3, [r4, #16]
    582a:	2300      	movs	r3, #0
    582c:	9a04      	ldr	r2, [sp, #16]
    582e:	7013      	strb	r3, [r2, #0]
    5830:	9b07      	ldr	r3, [sp, #28]
    5832:	aa09      	add	r2, sp, #36	; 0x24
    5834:	9300      	str	r3, [sp, #0]
    5836:	0021      	movs	r1, r4
    5838:	9b06      	ldr	r3, [sp, #24]
    583a:	9805      	ldr	r0, [sp, #20]
    583c:	f7ff fea4 	bl	5588 <_printf_common>
    5840:	1c43      	adds	r3, r0, #1
    5842:	d102      	bne.n	584a <_printf_i+0x1e6>
    5844:	2001      	movs	r0, #1
    5846:	4240      	negs	r0, r0
    5848:	e027      	b.n	589a <_printf_i+0x236>
    584a:	6923      	ldr	r3, [r4, #16]
    584c:	0032      	movs	r2, r6
    584e:	9906      	ldr	r1, [sp, #24]
    5850:	9805      	ldr	r0, [sp, #20]
    5852:	9d07      	ldr	r5, [sp, #28]
    5854:	47a8      	blx	r5
    5856:	1c43      	adds	r3, r0, #1
    5858:	d0f4      	beq.n	5844 <_printf_i+0x1e0>
    585a:	6823      	ldr	r3, [r4, #0]
    585c:	2500      	movs	r5, #0
    585e:	079b      	lsls	r3, r3, #30
    5860:	d40f      	bmi.n	5882 <_printf_i+0x21e>
    5862:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5864:	68e0      	ldr	r0, [r4, #12]
    5866:	4298      	cmp	r0, r3
    5868:	da17      	bge.n	589a <_printf_i+0x236>
    586a:	0018      	movs	r0, r3
    586c:	e015      	b.n	589a <_printf_i+0x236>
    586e:	0022      	movs	r2, r4
    5870:	2301      	movs	r3, #1
    5872:	3219      	adds	r2, #25
    5874:	9906      	ldr	r1, [sp, #24]
    5876:	9805      	ldr	r0, [sp, #20]
    5878:	9e07      	ldr	r6, [sp, #28]
    587a:	47b0      	blx	r6
    587c:	1c43      	adds	r3, r0, #1
    587e:	d0e1      	beq.n	5844 <_printf_i+0x1e0>
    5880:	3501      	adds	r5, #1
    5882:	68e3      	ldr	r3, [r4, #12]
    5884:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5886:	1a9b      	subs	r3, r3, r2
    5888:	429d      	cmp	r5, r3
    588a:	dbf0      	blt.n	586e <_printf_i+0x20a>
    588c:	e7e9      	b.n	5862 <_printf_i+0x1fe>
    588e:	0026      	movs	r6, r4
    5890:	9b03      	ldr	r3, [sp, #12]
    5892:	3642      	adds	r6, #66	; 0x42
    5894:	781b      	ldrb	r3, [r3, #0]
    5896:	7033      	strb	r3, [r6, #0]
    5898:	e78e      	b.n	57b8 <_printf_i+0x154>
    589a:	b00b      	add	sp, #44	; 0x2c
    589c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    589e:	46c0      	nop			; (mov r8, r8)
    58a0:	00005d5d 	.word	0x00005d5d
    58a4:	00005d6e 	.word	0x00005d6e

000058a8 <_sbrk_r>:
    58a8:	2300      	movs	r3, #0
    58aa:	b570      	push	{r4, r5, r6, lr}
    58ac:	4c06      	ldr	r4, [pc, #24]	; (58c8 <_sbrk_r+0x20>)
    58ae:	0005      	movs	r5, r0
    58b0:	0008      	movs	r0, r1
    58b2:	6023      	str	r3, [r4, #0]
    58b4:	f7fc f828 	bl	1908 <_sbrk>
    58b8:	1c43      	adds	r3, r0, #1
    58ba:	d103      	bne.n	58c4 <_sbrk_r+0x1c>
    58bc:	6823      	ldr	r3, [r4, #0]
    58be:	2b00      	cmp	r3, #0
    58c0:	d000      	beq.n	58c4 <_sbrk_r+0x1c>
    58c2:	602b      	str	r3, [r5, #0]
    58c4:	bd70      	pop	{r4, r5, r6, pc}
    58c6:	46c0      	nop			; (mov r8, r8)
    58c8:	2000027c 	.word	0x2000027c

000058cc <__sread>:
    58cc:	b570      	push	{r4, r5, r6, lr}
    58ce:	000c      	movs	r4, r1
    58d0:	250e      	movs	r5, #14
    58d2:	5f49      	ldrsh	r1, [r1, r5]
    58d4:	f000 f8b0 	bl	5a38 <_read_r>
    58d8:	2800      	cmp	r0, #0
    58da:	db03      	blt.n	58e4 <__sread+0x18>
    58dc:	6d63      	ldr	r3, [r4, #84]	; 0x54
    58de:	181b      	adds	r3, r3, r0
    58e0:	6563      	str	r3, [r4, #84]	; 0x54
    58e2:	e003      	b.n	58ec <__sread+0x20>
    58e4:	89a2      	ldrh	r2, [r4, #12]
    58e6:	4b02      	ldr	r3, [pc, #8]	; (58f0 <__sread+0x24>)
    58e8:	4013      	ands	r3, r2
    58ea:	81a3      	strh	r3, [r4, #12]
    58ec:	bd70      	pop	{r4, r5, r6, pc}
    58ee:	46c0      	nop			; (mov r8, r8)
    58f0:	ffffefff 	.word	0xffffefff

000058f4 <__swrite>:
    58f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    58f6:	001f      	movs	r7, r3
    58f8:	898b      	ldrh	r3, [r1, #12]
    58fa:	0005      	movs	r5, r0
    58fc:	000c      	movs	r4, r1
    58fe:	0016      	movs	r6, r2
    5900:	05db      	lsls	r3, r3, #23
    5902:	d505      	bpl.n	5910 <__swrite+0x1c>
    5904:	230e      	movs	r3, #14
    5906:	5ec9      	ldrsh	r1, [r1, r3]
    5908:	2200      	movs	r2, #0
    590a:	2302      	movs	r3, #2
    590c:	f000 f874 	bl	59f8 <_lseek_r>
    5910:	89a2      	ldrh	r2, [r4, #12]
    5912:	4b05      	ldr	r3, [pc, #20]	; (5928 <__swrite+0x34>)
    5914:	0028      	movs	r0, r5
    5916:	4013      	ands	r3, r2
    5918:	81a3      	strh	r3, [r4, #12]
    591a:	0032      	movs	r2, r6
    591c:	230e      	movs	r3, #14
    591e:	5ee1      	ldrsh	r1, [r4, r3]
    5920:	003b      	movs	r3, r7
    5922:	f000 f81f 	bl	5964 <_write_r>
    5926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5928:	ffffefff 	.word	0xffffefff

0000592c <__sseek>:
    592c:	b570      	push	{r4, r5, r6, lr}
    592e:	000c      	movs	r4, r1
    5930:	250e      	movs	r5, #14
    5932:	5f49      	ldrsh	r1, [r1, r5]
    5934:	f000 f860 	bl	59f8 <_lseek_r>
    5938:	89a3      	ldrh	r3, [r4, #12]
    593a:	1c42      	adds	r2, r0, #1
    593c:	d103      	bne.n	5946 <__sseek+0x1a>
    593e:	4a05      	ldr	r2, [pc, #20]	; (5954 <__sseek+0x28>)
    5940:	4013      	ands	r3, r2
    5942:	81a3      	strh	r3, [r4, #12]
    5944:	e004      	b.n	5950 <__sseek+0x24>
    5946:	2280      	movs	r2, #128	; 0x80
    5948:	0152      	lsls	r2, r2, #5
    594a:	4313      	orrs	r3, r2
    594c:	81a3      	strh	r3, [r4, #12]
    594e:	6560      	str	r0, [r4, #84]	; 0x54
    5950:	bd70      	pop	{r4, r5, r6, pc}
    5952:	46c0      	nop			; (mov r8, r8)
    5954:	ffffefff 	.word	0xffffefff

00005958 <__sclose>:
    5958:	b510      	push	{r4, lr}
    595a:	230e      	movs	r3, #14
    595c:	5ec9      	ldrsh	r1, [r1, r3]
    595e:	f000 f815 	bl	598c <_close_r>
    5962:	bd10      	pop	{r4, pc}

00005964 <_write_r>:
    5964:	b570      	push	{r4, r5, r6, lr}
    5966:	0005      	movs	r5, r0
    5968:	0008      	movs	r0, r1
    596a:	0011      	movs	r1, r2
    596c:	2200      	movs	r2, #0
    596e:	4c06      	ldr	r4, [pc, #24]	; (5988 <_write_r+0x24>)
    5970:	6022      	str	r2, [r4, #0]
    5972:	001a      	movs	r2, r3
    5974:	f7fe f9ae 	bl	3cd4 <_write>
    5978:	1c43      	adds	r3, r0, #1
    597a:	d103      	bne.n	5984 <_write_r+0x20>
    597c:	6823      	ldr	r3, [r4, #0]
    597e:	2b00      	cmp	r3, #0
    5980:	d000      	beq.n	5984 <_write_r+0x20>
    5982:	602b      	str	r3, [r5, #0]
    5984:	bd70      	pop	{r4, r5, r6, pc}
    5986:	46c0      	nop			; (mov r8, r8)
    5988:	2000027c 	.word	0x2000027c

0000598c <_close_r>:
    598c:	2300      	movs	r3, #0
    598e:	b570      	push	{r4, r5, r6, lr}
    5990:	4c06      	ldr	r4, [pc, #24]	; (59ac <_close_r+0x20>)
    5992:	0005      	movs	r5, r0
    5994:	0008      	movs	r0, r1
    5996:	6023      	str	r3, [r4, #0]
    5998:	f7fb ffd4 	bl	1944 <_close>
    599c:	1c43      	adds	r3, r0, #1
    599e:	d103      	bne.n	59a8 <_close_r+0x1c>
    59a0:	6823      	ldr	r3, [r4, #0]
    59a2:	2b00      	cmp	r3, #0
    59a4:	d000      	beq.n	59a8 <_close_r+0x1c>
    59a6:	602b      	str	r3, [r5, #0]
    59a8:	bd70      	pop	{r4, r5, r6, pc}
    59aa:	46c0      	nop			; (mov r8, r8)
    59ac:	2000027c 	.word	0x2000027c

000059b0 <_fstat_r>:
    59b0:	2300      	movs	r3, #0
    59b2:	b570      	push	{r4, r5, r6, lr}
    59b4:	4c06      	ldr	r4, [pc, #24]	; (59d0 <_fstat_r+0x20>)
    59b6:	0005      	movs	r5, r0
    59b8:	0008      	movs	r0, r1
    59ba:	0011      	movs	r1, r2
    59bc:	6023      	str	r3, [r4, #0]
    59be:	f7fb ffcb 	bl	1958 <_fstat>
    59c2:	1c43      	adds	r3, r0, #1
    59c4:	d103      	bne.n	59ce <_fstat_r+0x1e>
    59c6:	6823      	ldr	r3, [r4, #0]
    59c8:	2b00      	cmp	r3, #0
    59ca:	d000      	beq.n	59ce <_fstat_r+0x1e>
    59cc:	602b      	str	r3, [r5, #0]
    59ce:	bd70      	pop	{r4, r5, r6, pc}
    59d0:	2000027c 	.word	0x2000027c

000059d4 <_isatty_r>:
    59d4:	2300      	movs	r3, #0
    59d6:	b570      	push	{r4, r5, r6, lr}
    59d8:	4c06      	ldr	r4, [pc, #24]	; (59f4 <_isatty_r+0x20>)
    59da:	0005      	movs	r5, r0
    59dc:	0008      	movs	r0, r1
    59de:	6023      	str	r3, [r4, #0]
    59e0:	f7fb ffc8 	bl	1974 <_isatty>
    59e4:	1c43      	adds	r3, r0, #1
    59e6:	d103      	bne.n	59f0 <_isatty_r+0x1c>
    59e8:	6823      	ldr	r3, [r4, #0]
    59ea:	2b00      	cmp	r3, #0
    59ec:	d000      	beq.n	59f0 <_isatty_r+0x1c>
    59ee:	602b      	str	r3, [r5, #0]
    59f0:	bd70      	pop	{r4, r5, r6, pc}
    59f2:	46c0      	nop			; (mov r8, r8)
    59f4:	2000027c 	.word	0x2000027c

000059f8 <_lseek_r>:
    59f8:	b570      	push	{r4, r5, r6, lr}
    59fa:	0005      	movs	r5, r0
    59fc:	0008      	movs	r0, r1
    59fe:	0011      	movs	r1, r2
    5a00:	2200      	movs	r2, #0
    5a02:	4c06      	ldr	r4, [pc, #24]	; (5a1c <_lseek_r+0x24>)
    5a04:	6022      	str	r2, [r4, #0]
    5a06:	001a      	movs	r2, r3
    5a08:	f7fb ffbe 	bl	1988 <_lseek>
    5a0c:	1c43      	adds	r3, r0, #1
    5a0e:	d103      	bne.n	5a18 <_lseek_r+0x20>
    5a10:	6823      	ldr	r3, [r4, #0]
    5a12:	2b00      	cmp	r3, #0
    5a14:	d000      	beq.n	5a18 <_lseek_r+0x20>
    5a16:	602b      	str	r3, [r5, #0]
    5a18:	bd70      	pop	{r4, r5, r6, pc}
    5a1a:	46c0      	nop			; (mov r8, r8)
    5a1c:	2000027c 	.word	0x2000027c

00005a20 <memchr>:
    5a20:	b2c9      	uxtb	r1, r1
    5a22:	1882      	adds	r2, r0, r2
    5a24:	4290      	cmp	r0, r2
    5a26:	d004      	beq.n	5a32 <memchr+0x12>
    5a28:	7803      	ldrb	r3, [r0, #0]
    5a2a:	428b      	cmp	r3, r1
    5a2c:	d002      	beq.n	5a34 <memchr+0x14>
    5a2e:	3001      	adds	r0, #1
    5a30:	e7f8      	b.n	5a24 <memchr+0x4>
    5a32:	2000      	movs	r0, #0
    5a34:	4770      	bx	lr
	...

00005a38 <_read_r>:
    5a38:	b570      	push	{r4, r5, r6, lr}
    5a3a:	0005      	movs	r5, r0
    5a3c:	0008      	movs	r0, r1
    5a3e:	0011      	movs	r1, r2
    5a40:	2200      	movs	r2, #0
    5a42:	4c06      	ldr	r4, [pc, #24]	; (5a5c <_read_r+0x24>)
    5a44:	6022      	str	r2, [r4, #0]
    5a46:	001a      	movs	r2, r3
    5a48:	f7fe f91a 	bl	3c80 <_read>
    5a4c:	1c43      	adds	r3, r0, #1
    5a4e:	d103      	bne.n	5a58 <_read_r+0x20>
    5a50:	6823      	ldr	r3, [r4, #0]
    5a52:	2b00      	cmp	r3, #0
    5a54:	d000      	beq.n	5a58 <_read_r+0x20>
    5a56:	602b      	str	r3, [r5, #0]
    5a58:	bd70      	pop	{r4, r5, r6, pc}
    5a5a:	46c0      	nop			; (mov r8, r8)
    5a5c:	2000027c 	.word	0x2000027c
    5a60:	0000029e 	.word	0x0000029e
    5a64:	000002a2 	.word	0x000002a2
    5a68:	000002a6 	.word	0x000002a6
    5a6c:	000002aa 	.word	0x000002aa
    5a70:	000002ae 	.word	0x000002ae
    5a74:	000002b2 	.word	0x000002b2
    5a78:	000002b6 	.word	0x000002b6
    5a7c:	000002ba 	.word	0x000002ba
    5a80:	000002be 	.word	0x000002be
    5a84:	000002c2 	.word	0x000002c2
    5a88:	0000031a 	.word	0x0000031a
    5a8c:	00000320 	.word	0x00000320
    5a90:	00000326 	.word	0x00000326
    5a94:	0000032c 	.word	0x0000032c
    5a98:	0000032c 	.word	0x0000032c
    5a9c:	00000332 	.word	0x00000332
    5aa0:	00000332 	.word	0x00000332
    5aa4:	00000332 	.word	0x00000332
    5aa8:	00000338 	.word	0x00000338
    5aac:	0000033e 	.word	0x0000033e
    5ab0:	00001c70 	.word	0x00001c70
    5ab4:	00001c70 	.word	0x00001c70
    5ab8:	00001c64 	.word	0x00001c64
    5abc:	00001c70 	.word	0x00001c70
    5ac0:	00001c64 	.word	0x00001c64
    5ac4:	00001c3e 	.word	0x00001c3e
    5ac8:	00001c3e 	.word	0x00001c3e
    5acc:	00001c70 	.word	0x00001c70
    5ad0:	00001c70 	.word	0x00001c70
    5ad4:	00001c70 	.word	0x00001c70
    5ad8:	00001c70 	.word	0x00001c70
    5adc:	00001c70 	.word	0x00001c70
    5ae0:	00001c70 	.word	0x00001c70
    5ae4:	00001c70 	.word	0x00001c70
    5ae8:	00001c70 	.word	0x00001c70
    5aec:	00001c70 	.word	0x00001c70
    5af0:	00001c70 	.word	0x00001c70
    5af4:	00001c70 	.word	0x00001c70
    5af8:	00001c70 	.word	0x00001c70
    5afc:	00001c70 	.word	0x00001c70
    5b00:	00001c70 	.word	0x00001c70
    5b04:	00001c70 	.word	0x00001c70
    5b08:	00001c70 	.word	0x00001c70
    5b0c:	00001c70 	.word	0x00001c70
    5b10:	00001c70 	.word	0x00001c70
    5b14:	00001c70 	.word	0x00001c70
    5b18:	00001c70 	.word	0x00001c70
    5b1c:	00001c70 	.word	0x00001c70
    5b20:	00001c70 	.word	0x00001c70
    5b24:	00001c70 	.word	0x00001c70
    5b28:	00001c70 	.word	0x00001c70
    5b2c:	00001c70 	.word	0x00001c70
    5b30:	00001c70 	.word	0x00001c70
    5b34:	00001c70 	.word	0x00001c70
    5b38:	00001c70 	.word	0x00001c70
    5b3c:	00001c70 	.word	0x00001c70
    5b40:	00001c70 	.word	0x00001c70
    5b44:	00001c70 	.word	0x00001c70
    5b48:	00001c70 	.word	0x00001c70
    5b4c:	00001c70 	.word	0x00001c70
    5b50:	00001c70 	.word	0x00001c70
    5b54:	00001c70 	.word	0x00001c70
    5b58:	00001c70 	.word	0x00001c70
    5b5c:	00001c70 	.word	0x00001c70
    5b60:	00001c70 	.word	0x00001c70
    5b64:	00001c70 	.word	0x00001c70
    5b68:	00001c70 	.word	0x00001c70
    5b6c:	00001c70 	.word	0x00001c70
    5b70:	00001c70 	.word	0x00001c70
    5b74:	00001c70 	.word	0x00001c70
    5b78:	00001c70 	.word	0x00001c70
    5b7c:	00001c70 	.word	0x00001c70
    5b80:	00001c70 	.word	0x00001c70
    5b84:	00001c70 	.word	0x00001c70
    5b88:	00001c70 	.word	0x00001c70
    5b8c:	00001c70 	.word	0x00001c70
    5b90:	00001c70 	.word	0x00001c70
    5b94:	00001c70 	.word	0x00001c70
    5b98:	00001c70 	.word	0x00001c70
    5b9c:	00001c70 	.word	0x00001c70
    5ba0:	00001c70 	.word	0x00001c70
    5ba4:	00001c70 	.word	0x00001c70
    5ba8:	00001c70 	.word	0x00001c70
    5bac:	00001c70 	.word	0x00001c70
    5bb0:	00001c64 	.word	0x00001c64
    5bb4:	00001c64 	.word	0x00001c64
    5bb8:	00001c7a 	.word	0x00001c7a
    5bbc:	00001c7a 	.word	0x00001c7a
    5bc0:	00001c7a 	.word	0x00001c7a
    5bc4:	00001c7a 	.word	0x00001c7a
    5bc8:	42000800 	.word	0x42000800
    5bcc:	42000c00 	.word	0x42000c00
    5bd0:	42001000 	.word	0x42001000
    5bd4:	42001400 	.word	0x42001400
    5bd8:	42001800 	.word	0x42001800
    5bdc:	42001c00 	.word	0x42001c00
    5be0:	0c0b0a09 	.word	0x0c0b0a09
    5be4:	00000e0d 	.word	0x00000e0d
    5be8:	00003312 	.word	0x00003312
    5bec:	0000338a 	.word	0x0000338a
    5bf0:	0000338a 	.word	0x0000338a
    5bf4:	00003330 	.word	0x00003330
    5bf8:	0000332a 	.word	0x0000332a
    5bfc:	00003336 	.word	0x00003336
    5c00:	00003318 	.word	0x00003318
    5c04:	0000333c 	.word	0x0000333c
    5c08:	00003370 	.word	0x00003370
    5c0c:	00003464 	.word	0x00003464
    5c10:	000034b4 	.word	0x000034b4
    5c14:	000034b4 	.word	0x000034b4
    5c18:	000034b0 	.word	0x000034b0
    5c1c:	00003456 	.word	0x00003456
    5c20:	00003476 	.word	0x00003476
    5c24:	00003446 	.word	0x00003446
    5c28:	00003488 	.word	0x00003488
    5c2c:	0000349a 	.word	0x0000349a
    5c30:	72677055 	.word	0x72677055
    5c34:	6e696461 	.word	0x6e696461
    5c38:	69662067 	.word	0x69662067
    5c3c:	61776d72 	.word	0x61776d72
    5c40:	74206572 	.word	0x74206572
    5c44:	6576206f 	.word	0x6576206f
    5c48:	6f697372 	.word	0x6f697372
    5c4c:	25203a6e 	.word	0x25203a6e
    5c50:	000a2e64 	.word	0x000a2e64
    5c54:	73616c46 	.word	0x73616c46
    5c58:	68432068 	.word	0x68432068
    5c5c:	64207069 	.word	0x64207069
    5c60:	6e206469 	.word	0x6e206469
    5c64:	7220746f 	.word	0x7220746f
    5c68:	6f707365 	.word	0x6f707365
    5c6c:	202e646e 	.word	0x202e646e
    5c70:	72677055 	.word	0x72677055
    5c74:	20656461 	.word	0x20656461
    5c78:	6c696166 	.word	0x6c696166
    5c7c:	21206465 	.word	0x21206465
    5c80:	00000000 	.word	0x00000000
    5c84:	72646461 	.word	0x72646461
    5c88:	203a695f 	.word	0x203a695f
    5c8c:	0a0d7825 	.word	0x0a0d7825
    5c90:	00000000 	.word	0x00000000
    5c94:	72677055 	.word	0x72677055
    5c98:	20656461 	.word	0x20656461
    5c9c:	706d6f63 	.word	0x706d6f63
    5ca0:	6574656c 	.word	0x6574656c
    5ca4:	6552202e 	.word	0x6552202e
    5ca8:	74746573 	.word	0x74746573
    5cac:	20676e69 	.word	0x20676e69
    5cb0:	69766564 	.word	0x69766564
    5cb4:	002e6563 	.word	0x002e6563
    5cb8:	74697257 	.word	0x74697257
    5cbc:	20676e69 	.word	0x20676e69
    5cc0:	204d564e 	.word	0x204d564e
    5cc4:	66206f74 	.word	0x66206f74
    5cc8:	6873616c 	.word	0x6873616c
    5ccc:	63657320 	.word	0x63657320
    5cd0:	6e6f6974 	.word	0x6e6f6974
    5cd4:	6425203a 	.word	0x6425203a
    5cd8:	00000a2e 	.word	0x00000a2e
    5cdc:	62206e69 	.word	0x62206e69
    5ce0:	0a746f6f 	.word	0x0a746f6f
    5ce4:	000d      	.short	0x000d
    5ce6:	0043      	.short	0x0043

00005ce8 <_global_impure_ptr>:
    5ce8:	000c 2000                                   ... 

00005cec <__sf_fake_stdin>:
	...

00005d0c <__sf_fake_stdout>:
	...

00005d2c <__sf_fake_stderr>:
	...
    5d4c:	2d23 2b30 0020 6c68 004c 6665 4567 4746     #-0+ .hlL.efgEFG
    5d5c:	3000 3231 3433 3635 3837 4139 4342 4544     .0123456789ABCDE
    5d6c:	0046 3130 3332 3534 3736 3938 6261 6463     F.0123456789abcd
    5d7c:	6665 0000                                   ef..

00005d80 <_init>:
    5d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5d82:	46c0      	nop			; (mov r8, r8)
    5d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5d86:	bc08      	pop	{r3}
    5d88:	469e      	mov	lr, r3
    5d8a:	4770      	bx	lr

00005d8c <__init_array_start>:
    5d8c:	000000dd 	.word	0x000000dd

00005d90 <_fini>:
    5d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5d92:	46c0      	nop			; (mov r8, r8)
    5d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5d96:	bc08      	pop	{r3}
    5d98:	469e      	mov	lr, r3
    5d9a:	4770      	bx	lr

00005d9c <__fini_array_start>:
    5d9c:	000000b5 	.word	0x000000b5
