// Created by IP Generator (Version 2022.2-SP1-Lite build 132640)
// Instantiation Template
//
// Insert the following codes into your Verilog file.
//   * Change the_instance_name to your own instance name.
//   * Change the signal names in the port associations


x_h_7_rom the_instance_name (
  .addr(addr),          // input [9:0]
  .clk(clk),            // input
  .clk_en(clk_en),      // input
  .rst(rst),            // input
  .rd_data(rd_data)     // output [15:0]
);
