INFO: [VRFC 10-163] Analyzing VHDL file "C:/VivadoProjects/project_blok7/project/project.srcs/sim_1/new/spi_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_TB
