// Seed: 1920070507
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    input wire id_7,
    input tri id_8
);
  assign id_4 = id_7;
  assign id_6 = id_1;
  assign id_4 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    output tri0 id_7,
    output tri id_8,
    output wor id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wire id_12,
    output wor id_13,
    output wire id_14,
    input uwire id_15,
    output tri id_16,
    input tri id_17,
    input supply1 id_18
);
  wire id_20;
  module_0(
      id_15, id_11, id_15, id_4, id_6, id_2, id_6, id_11, id_15
  );
endmodule
