# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PWF.srcs/sources_1/imports/digital_systems/PWA/PWA.srcs/sources_1/new/DFF_EN_RS.vhd" \
"../../../../PWF.srcs/sources_1/new/PortReg8X8.vhd" \
"../../../../PWF.srcs/sim_1/new/TB_PortReg.vhd" \

# Do not sort compile order
nosort
