$date
	Tue Aug  3 20:45:28 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_RegFile $end
$var wire 32 ! R2_data [31:0] $end
$var wire 32 " R1_data [31:0] $end
$var reg 5 # R1 [4:0] $end
$var reg 5 $ R2 [4:0] $end
$var reg 5 % RD [4:0] $end
$var reg 32 & RD_DATA [31:0] $end
$var reg 1 ' reg_write_enable $end
$scope module regfile $end
$var wire 5 ( R1 [4:0] $end
$var wire 32 ) R1_DATA [31:0] $end
$var wire 5 * R2 [4:0] $end
$var wire 32 + R2_DATA [31:0] $end
$var wire 5 , RD [4:0] $end
$var wire 32 - RD_DATA [31:0] $end
$var wire 1 ' WRITE_ENABLE $end
$scope begin $ivl_for_loop0 $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
0'
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#200
1'
b101 &
b101 -
b1 %
b1 ,
#400
b1010 &
b1010 -
b10 %
b10 ,
b101 "
b101 )
b1 #
b1 (
#600
0'
b0 &
b0 -
b0 %
b0 ,
b1010 !
b1010 +
b10 $
b10 *
#800
