
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003333                       # Number of seconds simulated
sim_ticks                                  3333384576                       # Number of ticks simulated
final_tick                               574836307695                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 130664                       # Simulator instruction rate (inst/s)
host_op_rate                                   171610                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 206974                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898800                       # Number of bytes of host memory used
host_seconds                                 16105.34                       # Real time elapsed on the host
sim_insts                                  2104392117                       # Number of instructions simulated
sim_ops                                    2763839667                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       165632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        74752                       # Number of bytes read from this memory
system.physmem.bytes_read::total               244096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        84480                       # Number of bytes written to this memory
system.physmem.bytes_written::total             84480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1294                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          584                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1907                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             660                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  660                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       614391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     49688836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       499192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22425255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                73227674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       614391                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       499192                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1113583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25343610                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25343610                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25343610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       614391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     49688836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       499192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22425255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               98571285                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7993729                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873721                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509401                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185216                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1409146                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374510                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207363                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5853                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3381197                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15979694                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873721                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581873                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3289343                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         907687                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        393001                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667198                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74416                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7784996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.364822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4495653     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163679      2.10%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298522      3.83%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280219      3.60%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456954      5.87%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475009      6.10%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113681      1.46%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86429      1.11%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414850     18.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7784996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359497                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.999029                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3490231                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       380408                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3180981                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12638                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        720728                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314417                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17879614                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        720728                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3639261                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         137093                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42382                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3043096                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       202427                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17394213                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69152                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81670                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23103651                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79181865                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79181865                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8190601                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2047                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           544495                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2667620                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582502                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9662                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       196903                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16445734                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13840951                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18122                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5019092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13751784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7784996                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.777901                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841403                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2723510     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1445926     18.57%     53.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1257177     16.15%     69.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773432      9.93%     79.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       804595     10.34%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473891      6.09%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211276      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56628      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38561      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7784996                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54635     66.18%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17838     21.61%     87.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10078     12.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10860726     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109628      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374380     17.15%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495217      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13840951                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.731476                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82551                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005964                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35567570                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21466873                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13380220                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13923502                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34404                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       782666                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143561                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        720728                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          78991                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5653                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16447738                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19809                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2667620                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582502                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3027                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97261                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110378                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207639                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13576199                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280026                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264751                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762915                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048806                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482889                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.698356                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13395751                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13380220                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8220586                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20098863                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.673840                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409008                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5076018                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185508                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7064268                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609760                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.309754                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3268491     46.27%     46.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494079     21.15%     67.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833424     11.80%     79.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283961      4.02%     83.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272454      3.86%     87.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113479      1.61%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298353      4.22%     92.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88577      1.25%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411450      5.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7064268                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411450                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23100614                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33616921                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 208733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.799373                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.799373                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.250981                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.250981                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62777846                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17548350                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18406360                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7993729                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2915423                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2372609                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196124                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1235453                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1146057                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          298496                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8754                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3219067                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15923691                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2915423                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1444553                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3343208                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1004634                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        496841                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1573170                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        78504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7864354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4521146     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179387      2.28%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          233838      2.97%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          353757      4.50%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          343975      4.37%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          260808      3.32%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          153804      1.96%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          233840      2.97%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1583799     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7864354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364714                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.992023                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3326849                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       486798                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3220163                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25510                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        805032                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       493145                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19042065                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1188                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        805032                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3504002                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          93623                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       136070                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3064402                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       261223                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18478868                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           56                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        112555                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        82452                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25752247                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86049852                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86049852                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15958978                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9793249                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3890                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2196                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           746216                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1712982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       904722                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17710                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       349653                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17168218                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3700                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13802990                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25563                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5612246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17096730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          580                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7864354                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.755133                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893225                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2724473     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1731573     22.02%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1134392     14.42%     71.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       755738      9.61%     80.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       708405      9.01%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       378752      4.82%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       278412      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        83305      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69304      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7864354                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          67253     69.46%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13892     14.35%     83.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15671     16.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11489112     83.24%     83.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       195014      1.41%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1558      0.01%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1362868      9.87%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       754438      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13802990                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.726727                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              96816                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007014                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35592710                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22784248                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13412730                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13899806                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        46680                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       659884                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          166                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229778                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        805032                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53810                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9159                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17171918                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       113843                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1712982                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       904722                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2140                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6989                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119693                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110485                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230178                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13536469                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1281784                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       266518                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2020103                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1895916                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            738319                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.693386                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13416317                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13412730                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8614828                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24197235                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.677907                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356025                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9346536                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11487412                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5684547                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3120                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199124                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7059322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627268                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147672                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2717237     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2034926     28.83%     67.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       745210     10.56%     77.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       426725      6.04%     83.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       357942      5.07%     88.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       184453      2.61%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       170025      2.41%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        74724      1.06%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       348080      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7059322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9346536                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11487412                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1728037                       # Number of memory references committed
system.switch_cpus1.commit.loads              1053093                       # Number of loads committed
system.switch_cpus1.commit.membars               1560                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1647651                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10354287                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       234415                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       348080                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23883201                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35149431                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 129375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9346536                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11487412                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9346536                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855261                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855261                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.169234                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.169234                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60908550                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18529323                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17585712                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3120                       # number of misc regfile writes
system.l20.replacements                          1310                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          208536                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17694                       # Sample count of references to valid blocks.
system.l20.avg_refs                         11.785690                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          903.426740                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.066138                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   659.890840                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14805.616282                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055141                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000920                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.040277                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.903663                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3761                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3761                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1191                       # number of Writeback hits
system.l20.Writeback_hits::total                 1191                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3761                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3761                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3761                       # number of overall hits
system.l20.overall_hits::total                   3761                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1294                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1310                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1294                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1310                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1294                       # number of overall misses
system.l20.overall_misses::total                 1310                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2171322                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    131917306                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      134088628                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2171322                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    131917306                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       134088628                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2171322                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    131917306                       # number of overall miss cycles
system.l20.overall_miss_latency::total      134088628                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5055                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5071                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1191                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1191                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5055                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5071                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5055                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5071                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.255984                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258332                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.255984                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258332                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.255984                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258332                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 135707.625000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 101945.367852                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 102357.731298                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 135707.625000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 101945.367852                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 102357.731298                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 135707.625000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 101945.367852                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 102357.731298                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 231                       # number of writebacks
system.l20.writebacks::total                      231                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1294                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1310                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1294                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1310                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1294                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1310                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2050669                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    122214350                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    124265019                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2050669                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    122214350                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    124265019                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2050669                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    122214350                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    124265019                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.255984                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258332                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.255984                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258332                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.255984                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258332                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 128166.812500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94446.947450                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 94858.793130                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 128166.812500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 94446.947450                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 94858.793130                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 128166.812500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 94446.947450                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 94858.793130                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           597                       # number of replacements
system.l21.tagsinuse                     16383.933571                       # Cycle average of tags in use
system.l21.total_refs                          631564                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16981                       # Sample count of references to valid blocks.
system.l21.avg_refs                         37.192391                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2249.489180                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.970452                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   303.389837                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13818.084101                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.137298                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000792                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.018517                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.843389                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4288                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4288                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2491                       # number of Writeback hits
system.l21.Writeback_hits::total                 2491                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4288                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4288                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4288                       # number of overall hits
system.l21.overall_hits::total                   4288                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          584                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  597                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          584                       # number of demand (read+write) misses
system.l21.demand_misses::total                   597                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          584                       # number of overall misses
system.l21.overall_misses::total                  597                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1419326                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     57664093                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       59083419                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1419326                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     57664093                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        59083419                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1419326                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     57664093                       # number of overall miss cycles
system.l21.overall_miss_latency::total       59083419                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4872                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4885                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2491                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2491                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4872                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4885                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4872                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4885                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.119869                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.122211                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.119869                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.122211                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.119869                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.122211                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 109178.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 98739.885274                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 98967.201005                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 109178.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 98739.885274                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 98967.201005                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 109178.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 98739.885274                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 98967.201005                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 429                       # number of writebacks
system.l21.writebacks::total                      429                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          584                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             597                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          584                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              597                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          584                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             597                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1319507                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     53168906                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     54488413                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1319507                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     53168906                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     54488413                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1319507                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     53168906                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     54488413                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.119869                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.122211                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.119869                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.122211                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.119869                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.122211                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101500.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91042.647260                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 91270.373534                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 101500.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 91042.647260                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 91270.373534                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 101500.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 91042.647260                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 91270.373534                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.066102                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699293                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844750.079190                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.066102                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024144                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868696                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667179                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667179                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667179                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667179                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667179                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667179                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2922471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2922471                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2922471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2922471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2922471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2922471                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667198                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667198                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667198                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667198                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667198                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667198                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153814.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153814.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153814.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153814.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153814.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153814.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2187599                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2187599                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2187599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2187599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2187599                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2187599                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 136724.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 136724.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 136724.937500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 136724.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 136724.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 136724.937500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5055                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936722                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5311                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42164.700056                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.062191                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.937809                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777587                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222413                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068366                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068366                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505306                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505306                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15450                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15450                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15450                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15450                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15450                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15450                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    953401560                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    953401560                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    953401560                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    953401560                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    953401560                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    953401560                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083816                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083816                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520756                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520756                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520756                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520756                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007414                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007414                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61708.838835                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61708.838835                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 61708.838835                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61708.838835                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 61708.838835                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61708.838835                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1191                       # number of writebacks
system.cpu0.dcache.writebacks::total             1191                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10395                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10395                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10395                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10395                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10395                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10395                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5055                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5055                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5055                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    158928733                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    158928733                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    158928733                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    158928733                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    158928733                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    158928733                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002005                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 31439.907616                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31439.907616                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 31439.907616                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31439.907616                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 31439.907616                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31439.907616                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.970422                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086626344                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2190778.919355                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.970422                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020786                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1573149                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1573149                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1573149                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1573149                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1573149                       # number of overall hits
system.cpu1.icache.overall_hits::total        1573149                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2087464                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2087464                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2087464                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2087464                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2087464                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2087464                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1573170                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1573170                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1573170                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1573170                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1573170                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1573170                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 99403.047619                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 99403.047619                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 99403.047619                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 99403.047619                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 99403.047619                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 99403.047619                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1432326                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1432326                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1432326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1432326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1432326                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1432326                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110178.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 110178.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 110178.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 110178.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 110178.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 110178.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4872                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170731282                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5128                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              33293.931747                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.448657                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.551343                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884565                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115435                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       975479                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         975479                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       671416                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        671416                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1648                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1648                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1560                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1560                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1646895                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1646895                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1646895                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1646895                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12290                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12290                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          323                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          323                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12613                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12613                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12613                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12613                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    444827483                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    444827483                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     29324866                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29324866                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    474152349                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    474152349                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    474152349                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    474152349                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       987769                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       987769                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       671739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       671739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1560                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1659508                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1659508                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1659508                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1659508                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012442                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012442                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000481                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000481                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007600                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007600                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007600                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007600                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36194.262246                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36194.262246                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 90789.058824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 90789.058824                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37592.353048                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37592.353048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37592.353048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37592.353048                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2491                       # number of writebacks
system.cpu1.dcache.writebacks::total             2491                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7418                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7418                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          323                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          323                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7741                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7741                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7741                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7741                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4872                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4872                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4872                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4872                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4872                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     93204688                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     93204688                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     93204688                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     93204688                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     93204688                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     93204688                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004932                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004932                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002936                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002936                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002936                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002936                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19130.683087                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19130.683087                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19130.683087                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19130.683087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19130.683087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19130.683087                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
