$date
	Sun Oct 23 09:34:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#161963
b10000 !
1"
#161966
b10000 &
b10000 %
1$
#161967
0"
#161970
b1000 &
b1000 %
#161974
b100 &
b100 %
#161978
b10 &
b10 %
#161982
b1 &
1#
b1 %
#161986
b0 &
b0 %
0#
0$
#1100509
b1111 !
1"
#1100510
b1111 &
b1111 %
1$
#1100511
0"
#1100514
b101110 &
b101110 %
#1100518
b10111 &
b10111 %
#1100522
b1000110 &
b1000110 %
#1100526
b100011 &
b100011 %
#1100530
b1101010 &
b1101010 %
#1100534
b110101 &
b110101 %
#1100538
b10100000 &
b10100000 %
#1100542
b1010000 &
b1010000 %
#1100546
b101000 &
b101000 %
#1100550
b10100 &
b10100 %
#1100554
b1010 &
b1010 %
#1100558
b101 &
b101 %
#1100562
b10000 &
b10000 %
#1100566
b1000 &
b1000 %
#1100570
b100 &
b100 %
#1100574
b10 &
b10 %
#1100578
b1 &
b1 %
1#
#1100582
b0 &
0#
b0 %
0$
#2118772
b1101 !
1"
#2118774
b1101 &
b1101 %
1$
#2118775
0"
#2118778
b101000 &
b101000 %
#2118782
b10100 &
b10100 %
#2118786
b1010 &
b1010 %
#2118790
b101 &
b101 %
#2118794
b10000 &
b10000 %
#2118798
b1000 &
b1000 %
#2118802
b100 &
b100 %
#2118806
b10 &
b10 %
#2118810
b1 &
b1 %
1#
#2118814
b0 &
0#
b0 %
0$
#4500012
