

================================================================
== Vivado HLS Report for 'Layer1_ReadPadding'
================================================================
* Date:           Sun Jul  1 02:49:21 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Conv12
* Solution:       A_Otra
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  214|  214|  214|  214|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop_Padding_Before  |    9|    9|         1|          -|          -|     9|    no    |
        |- Loop_Padding_Read    |  192|  192|         2|          1|          1|   192|    yes   |
        |- Loop_Padding_After   |    9|    9|         1|          -|          -|     9|    no    |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    174|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    342|
|Register         |        -|      -|      36|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      36|    516|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |col_2_fu_293_p2                   |     +    |      0|  0|  15|           8|           1|
    |col_3_fu_319_p2                   |     +    |      0|  0|  13|           4|           1|
    |col_fu_281_p2                     |     +    |      0|  0|  13|           4|           1|
    |tmp_52_fu_303_p2                  |     +    |      0|  0|  24|          17|          17|
    |tmp_51_fu_269_p2                  |     -    |      0|  0|  24|          17|          17|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |exitcond1_i_fu_287_p2             |   icmp   |      0|  0|  11|           8|           8|
    |exitcond3_i_fu_313_p2             |   icmp   |      0|  0|   9|           4|           4|
    |exitcond9_i_fu_275_p2             |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |ap_block_state6                   |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 174|          74|          61|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |col1_i_reg_223           |   9|          2|    8|         16|
    |col3_i_reg_234           |   9|          2|    4|          8|
    |col_i_reg_212            |   9|          2|    4|          8|
    |dst_0_V_V_blk_n          |   9|          2|    1|          2|
    |dst_0_V_V_din            |  15|          3|   18|         54|
    |dst_1_V_V_blk_n          |   9|          2|    1|          2|
    |dst_1_V_V_din            |  15|          3|   18|         54|
    |dst_2_V_V_blk_n          |   9|          2|    1|          2|
    |dst_2_V_V_din            |  15|          3|   18|         54|
    |dst_3_V_V_blk_n          |   9|          2|    1|          2|
    |dst_3_V_V_din            |  15|          3|   18|         54|
    |dst_4_V_V_blk_n          |   9|          2|    1|          2|
    |dst_4_V_V_din            |  15|          3|   18|         54|
    |dst_5_V_V_blk_n          |   9|          2|    1|          2|
    |dst_5_V_V_din            |  15|          3|   18|         54|
    |dst_6_V_V_blk_n          |   9|          2|    1|          2|
    |dst_6_V_V_din            |  15|          3|   18|         54|
    |dst_7_V_V_blk_n          |   9|          2|    1|          2|
    |dst_7_V_V_din            |  15|          3|   18|         54|
    |dst_8_V_V_blk_n          |   9|          2|    1|          2|
    |dst_8_V_V_din            |  15|          3|   18|         54|
    |dst_9_V_V_blk_n          |   9|          2|    1|          2|
    |dst_9_V_V_din            |  15|          3|   18|         54|
    |src_V_offset_blk_n       |   9|          2|    1|          2|
    |src_V_offset_out_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 342|         71|  211|        607|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |col1_i_reg_223           |   8|   0|    8|          0|
    |col3_i_reg_234           |   4|   0|    4|          0|
    |col_i_reg_212            |   4|   0|    4|          0|
    |exitcond1_i_reg_339      |   1|   0|    1|          0|
    |tmp_51_reg_325           |  11|   0|   17|          6|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  36|   0|   42|          6|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | Layer1_ReadPadding | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | Layer1_ReadPadding | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | Layer1_ReadPadding | return value |
|ap_done                  | out |    1| ap_ctrl_hs | Layer1_ReadPadding | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | Layer1_ReadPadding | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | Layer1_ReadPadding | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | Layer1_ReadPadding | return value |
|src_V_address0           | out |   16|  ap_memory |        src_V       |     array    |
|src_V_ce0                | out |    1|  ap_memory |        src_V       |     array    |
|src_V_q0                 |  in |   18|  ap_memory |        src_V       |     array    |
|src_V_offset_dout        |  in |    8|   ap_fifo  |    src_V_offset    |    pointer   |
|src_V_offset_empty_n     |  in |    1|   ap_fifo  |    src_V_offset    |    pointer   |
|src_V_offset_read        | out |    1|   ap_fifo  |    src_V_offset    |    pointer   |
|dst_0_V_V_din            | out |   18|   ap_fifo  |      dst_0_V_V     |    pointer   |
|dst_0_V_V_full_n         |  in |    1|   ap_fifo  |      dst_0_V_V     |    pointer   |
|dst_0_V_V_write          | out |    1|   ap_fifo  |      dst_0_V_V     |    pointer   |
|dst_1_V_V_din            | out |   18|   ap_fifo  |      dst_1_V_V     |    pointer   |
|dst_1_V_V_full_n         |  in |    1|   ap_fifo  |      dst_1_V_V     |    pointer   |
|dst_1_V_V_write          | out |    1|   ap_fifo  |      dst_1_V_V     |    pointer   |
|dst_2_V_V_din            | out |   18|   ap_fifo  |      dst_2_V_V     |    pointer   |
|dst_2_V_V_full_n         |  in |    1|   ap_fifo  |      dst_2_V_V     |    pointer   |
|dst_2_V_V_write          | out |    1|   ap_fifo  |      dst_2_V_V     |    pointer   |
|dst_3_V_V_din            | out |   18|   ap_fifo  |      dst_3_V_V     |    pointer   |
|dst_3_V_V_full_n         |  in |    1|   ap_fifo  |      dst_3_V_V     |    pointer   |
|dst_3_V_V_write          | out |    1|   ap_fifo  |      dst_3_V_V     |    pointer   |
|dst_4_V_V_din            | out |   18|   ap_fifo  |      dst_4_V_V     |    pointer   |
|dst_4_V_V_full_n         |  in |    1|   ap_fifo  |      dst_4_V_V     |    pointer   |
|dst_4_V_V_write          | out |    1|   ap_fifo  |      dst_4_V_V     |    pointer   |
|dst_5_V_V_din            | out |   18|   ap_fifo  |      dst_5_V_V     |    pointer   |
|dst_5_V_V_full_n         |  in |    1|   ap_fifo  |      dst_5_V_V     |    pointer   |
|dst_5_V_V_write          | out |    1|   ap_fifo  |      dst_5_V_V     |    pointer   |
|dst_6_V_V_din            | out |   18|   ap_fifo  |      dst_6_V_V     |    pointer   |
|dst_6_V_V_full_n         |  in |    1|   ap_fifo  |      dst_6_V_V     |    pointer   |
|dst_6_V_V_write          | out |    1|   ap_fifo  |      dst_6_V_V     |    pointer   |
|dst_7_V_V_din            | out |   18|   ap_fifo  |      dst_7_V_V     |    pointer   |
|dst_7_V_V_full_n         |  in |    1|   ap_fifo  |      dst_7_V_V     |    pointer   |
|dst_7_V_V_write          | out |    1|   ap_fifo  |      dst_7_V_V     |    pointer   |
|dst_8_V_V_din            | out |   18|   ap_fifo  |      dst_8_V_V     |    pointer   |
|dst_8_V_V_full_n         |  in |    1|   ap_fifo  |      dst_8_V_V     |    pointer   |
|dst_8_V_V_write          | out |    1|   ap_fifo  |      dst_8_V_V     |    pointer   |
|dst_9_V_V_din            | out |   18|   ap_fifo  |      dst_9_V_V     |    pointer   |
|dst_9_V_V_full_n         |  in |    1|   ap_fifo  |      dst_9_V_V     |    pointer   |
|dst_9_V_V_write          | out |    1|   ap_fifo  |      dst_9_V_V     |    pointer   |
|src_V_offset_out_din     | out |    8|   ap_fifo  |  src_V_offset_out  |    pointer   |
|src_V_offset_out_full_n  |  in |    1|   ap_fifo  |  src_V_offset_out  |    pointer   |
|src_V_offset_out_write   | out |    1|   ap_fifo  |  src_V_offset_out  |    pointer   |
+-------------------------+-----+-----+------------+--------------------+--------------+

