// Seed: 3004750431
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input tri0 id_7
);
  assign id_2 = 1;
  wire id_9, id_10 = id_1, id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    output wor id_5,
    output supply0 id_6
);
  wire id_8;
  wire id_9, id_10;
  tri1 id_11 = 1'b0;
  assign id_5 = 1'b0;
  module_0(
      id_0, id_2, id_6, id_1, id_6, id_5, id_5, id_0
  );
endmodule
