Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Apr  7 20:06:09 2024
| Host         : NSC-6KK5JG3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: ck_io13_sck (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   19          inf        0.000                      0                   19           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 echo/o_miso_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ck_io12_miso
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.504ns  (logic 3.971ns (72.144%)  route 1.533ns (27.856%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  echo/o_miso_reg/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  echo/o_miso_reg/Q
                         net (fo=1, routed)           1.533     1.989    ck_io12_miso_OBUF
    K14                  OBUF (Prop_obuf_I_O)         3.515     5.504 r  ck_io12_miso_OBUF_inst/O
                         net (fo=0)                   0.000     5.504    ck_io12_miso
    K14                                                               r  ck_io12_miso (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_io10_ss
                            (input port)
  Destination:            echo/o_miso_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.395ns  (logic 1.602ns (47.185%)  route 1.793ns (52.815%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  ck_io10_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_io10_ss
    H16                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  ck_io10_ss_IBUF_inst/O
                         net (fo=9, routed)           1.391     2.868    echo/AR[0]
    SLICE_X0Y54          LUT1 (Prop_lut1_I0_O)        0.124     2.992 r  echo/o_miso_i_1/O
                         net (fo=1, routed)           0.402     3.395    echo/p_0_in
    SLICE_X0Y54          FDRE                                         r  echo/o_miso_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_io10_ss
                            (input port)
  Destination:            echo/shift_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.529ns  (logic 1.478ns (58.435%)  route 1.051ns (41.565%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  ck_io10_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_io10_ss
    H16                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  ck_io10_ss_IBUF_inst/O
                         net (fo=9, routed)           1.051     2.529    echo/AR[0]
    SLICE_X1Y54          FDCE                                         f  echo/shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_io10_ss
                            (input port)
  Destination:            echo/shift_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.529ns  (logic 1.478ns (58.435%)  route 1.051ns (41.565%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  ck_io10_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_io10_ss
    H16                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  ck_io10_ss_IBUF_inst/O
                         net (fo=9, routed)           1.051     2.529    echo/AR[0]
    SLICE_X1Y54          FDCE                                         f  echo/shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_io10_ss
                            (input port)
  Destination:            echo/shift_reg_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.529ns  (logic 1.478ns (58.435%)  route 1.051ns (41.565%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  ck_io10_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_io10_ss
    H16                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  ck_io10_ss_IBUF_inst/O
                         net (fo=9, routed)           1.051     2.529    echo/AR[0]
    SLICE_X1Y54          FDCE                                         f  echo/shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_io10_ss
                            (input port)
  Destination:            echo/shift_reg_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.529ns  (logic 1.478ns (58.435%)  route 1.051ns (41.565%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  ck_io10_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_io10_ss
    H16                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  ck_io10_ss_IBUF_inst/O
                         net (fo=9, routed)           1.051     2.529    echo/AR[0]
    SLICE_X1Y54          FDCE                                         f  echo/shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_io10_ss
                            (input port)
  Destination:            echo/shift_reg_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.529ns  (logic 1.478ns (58.435%)  route 1.051ns (41.565%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  ck_io10_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_io10_ss
    H16                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  ck_io10_ss_IBUF_inst/O
                         net (fo=9, routed)           1.051     2.529    echo/AR[0]
    SLICE_X1Y54          FDCE                                         f  echo/shift_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_io10_ss
                            (input port)
  Destination:            echo/shift_reg_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.529ns  (logic 1.478ns (58.435%)  route 1.051ns (41.565%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  ck_io10_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_io10_ss
    H16                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  ck_io10_ss_IBUF_inst/O
                         net (fo=9, routed)           1.051     2.529    echo/AR[0]
    SLICE_X1Y54          FDCE                                         f  echo/shift_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_io10_ss
                            (input port)
  Destination:            echo/shift_reg_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.529ns  (logic 1.478ns (58.435%)  route 1.051ns (41.565%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  ck_io10_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_io10_ss
    H16                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  ck_io10_ss_IBUF_inst/O
                         net (fo=9, routed)           1.051     2.529    echo/AR[0]
    SLICE_X1Y54          FDCE                                         f  echo/shift_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_io10_ss
                            (input port)
  Destination:            echo/shift_reg_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.529ns  (logic 1.478ns (58.435%)  route 1.051ns (41.565%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  ck_io10_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_io10_ss
    H16                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  ck_io10_ss_IBUF_inst/O
                         net (fo=9, routed)           1.051     2.529    echo/AR[0]
    SLICE_X1Y54          FDCE                                         f  echo/shift_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 echo/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            echo/shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE                         0.000     0.000 r  echo/shift_reg_reg[0]/C
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  echo/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.104     0.245    echo/shift_reg_reg_n_0_[0]
    SLICE_X1Y54          FDCE                                         r  echo/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 echo/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            echo/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE                         0.000     0.000 r  echo/shift_reg_reg[4]/C
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  echo/shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.119     0.247    echo/shift_reg_reg_n_0_[4]
    SLICE_X1Y54          FDCE                                         r  echo/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 echo/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            echo/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE                         0.000     0.000 r  echo/shift_reg_reg[5]/C
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  echo/shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.120     0.248    echo/shift_reg_reg_n_0_[5]
    SLICE_X1Y54          FDCE                                         r  echo/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 echo/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            echo/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.931%)  route 0.221ns (61.069%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE                         0.000     0.000 r  echo/shift_reg_reg[1]/C
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  echo/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.221     0.362    echo/shift_reg_reg_n_0_[1]
    SLICE_X1Y54          FDCE                                         r  echo/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 echo/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            echo/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.931%)  route 0.221ns (61.069%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE                         0.000     0.000 r  echo/shift_reg_reg[2]/C
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  echo/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.221     0.362    echo/shift_reg_reg_n_0_[2]
    SLICE_X1Y54          FDCE                                         r  echo/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 echo/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            echo/shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.141ns (30.990%)  route 0.314ns (69.010%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE                         0.000     0.000 r  echo/shift_reg_reg[3]/C
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  echo/shift_reg_reg[3]/Q
                         net (fo=1, routed)           0.314     0.455    echo/shift_reg_reg_n_0_[3]
    SLICE_X1Y54          FDCE                                         r  echo/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 echo/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            echo/o_miso_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.128ns (25.467%)  route 0.375ns (74.533%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE                         0.000     0.000 r  echo/shift_reg_reg[7]/C
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  echo/shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.375     0.503    echo/p_1_in
    SLICE_X0Y54          FDRE                                         r  echo/o_miso_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 echo/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            echo/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.128ns (25.095%)  route 0.382ns (74.905%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDCE                         0.000     0.000 r  echo/shift_reg_reg[6]/C
    SLICE_X1Y54          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  echo/shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.382     0.510    echo/shift_reg_reg_n_0_[6]
    SLICE_X1Y54          FDCE                                         r  echo/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_io11_mosi
                            (input port)
  Destination:            echo/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.247ns (42.456%)  route 0.334ns (57.544%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  ck_io11_mosi (IN)
                         net (fo=0)                   0.000     0.000    ck_io11_mosi
    H17                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ck_io11_mosi_IBUF_inst/O
                         net (fo=1, routed)           0.334     0.581    echo/D[0]
    SLICE_X1Y54          FDCE                                         r  echo/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ck_io10_ss
                            (input port)
  Destination:            echo/shift_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.246ns (37.058%)  route 0.417ns (62.942%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  ck_io10_ss (IN)
                         net (fo=0)                   0.000     0.000    ck_io10_ss
    H16                  IBUF (Prop_ibuf_I_O)         0.246     0.246 f  ck_io10_ss_IBUF_inst/O
                         net (fo=9, routed)           0.417     0.663    echo/AR[0]
    SLICE_X1Y54          FDCE                                         f  echo/shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





