# WELCOME TO MY 100-DAYS-OF-RTL
My Name is Saurabh Raj, I used Xilinx(vivado) 2023.2 Design Suite  software for the simulation of RTL Codes.

PART 1: VERILOG(First 50 Days)

Here is the list of Day wise RTL Codes:

Day 1: Half Adder

Day 2: Full Adder

Day 3: Half Subtractor

Day 4: Full Subtractor

Day 5: Multiplexer(8x1)

Day 6: Demultiplexer(1x8)

Day 7: N-bit Parallel Adder

Day 8: Decoder(3x8)

Day 9: BCD to 7-Segment display

Day 10: Priority Encoder(8x3)

Day 11: 4-Bit CarrylookAhead Adder

Day 12: N-bit Comparator


