var searchData=
[
  ['register_5fupciedev_5fproc',['register_upciedev_proc',['../pciedev__ufn_8c.html#a32f12fc6b2bf9b68659745c699738fdb',1,'register_upciedev_proc(int num, char *dfn, struct pciedev_dev *p_upcie_dev, struct pciedev_cdev *p_upcie_cdev):&#160;pciedev_ufn.c'],['../pciedev__ufn_8h.html#a32f12fc6b2bf9b68659745c699738fdb',1,'register_upciedev_proc(int num, char *dfn, struct pciedev_dev *p_upcie_dev, struct pciedev_cdev *p_upcie_cdev):&#160;pciedev_ufn.c']]],
  ['reserved',['reserved',['../structdevice__ioctrl__data.html#ad8ffd816b771df6ef50f7c40166a37a6',1,'device_ioctrl_data']]],
  ['revision',['revision',['../structpciedev__dev.html#acee588bb923d6964d7274a976c60b81f',1,'pciedev_dev']]],
  ['rsrvd_5frw',['rsrvd_rw',['../structdevice__rw.html#ad00399557d63fd24a5301204a7631c52',1,'device_rw']]],
  ['rw_5fd16',['RW_D16',['../pciedev__io_8h.html#abc50dc315c651c129149ea8f543e23ea',1,'pciedev_io.h']]],
  ['rw_5fd32',['RW_D32',['../pciedev__io_8h.html#a95cac24787550ae06eb2cd33b0d92194',1,'pciedev_io.h']]],
  ['rw_5fd8',['RW_D8',['../pciedev__io_8h.html#a3494a27985916bbb418d9c6557985c15',1,'pciedev_io.h']]],
  ['rw_5fdma',['RW_DMA',['../pciedev__io_8h.html#a3afe2693cdc01fee9aa769f889e9f690',1,'pciedev_io.h']]],
  ['rw_5finfo',['RW_INFO',['../pciedev__io_8h.html#a8ee8c3c02591a6a47113a0e59b88936a',1,'pciedev_io.h']]],
  ['rw_5foff0',['rw_off0',['../structpciedev__dev.html#a591d58b973d2267fb720eb4945a580a6',1,'pciedev_dev']]],
  ['rw_5foff1',['rw_off1',['../structpciedev__dev.html#a528311ce7651bbb1a31f1fba2aba01e2',1,'pciedev_dev']]],
  ['rw_5foff2',['rw_off2',['../structpciedev__dev.html#a6c373ebf413e5fec410b1b51dacb4a65',1,'pciedev_dev']]],
  ['rw_5foff3',['rw_off3',['../structpciedev__dev.html#ad49f7d49274b2b921da3c21aa857cebd',1,'pciedev_dev']]],
  ['rw_5foff4',['rw_off4',['../structpciedev__dev.html#a0cc4eb653f653ab59363e1d9f89a7d62',1,'pciedev_dev']]],
  ['rw_5foff5',['rw_off5',['../structpciedev__dev.html#a95eb4e3702cf7f042d99d03746f70d69',1,'pciedev_dev']]]
];
