

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2'
================================================================
* Date:           Sat Dec  7 11:05:50 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      787|      787|  7.870 us|  7.870 us|  787|  787|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1_VITIS_LOOP_59_2  |      785|      785|         3|          1|          1|   784|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.30>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.40ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 10 [1/1] (0.40ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 11 [1/1] (0.40ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_63_4.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_1, i5 0" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 15 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 16 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i_1, i2 0" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 17 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %p_shl1" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 18 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.73ns)   --->   "%empty = sub i11 %p_shl_cast, i11 %p_shl1_cast" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 19 'sub' 'empty' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.73ns)   --->   "%icmp_ln58 = icmp_eq  i10 %indvar_flatten_load, i10 784" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 21 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.73ns)   --->   "%add_ln58_1 = add i10 %indvar_flatten_load, i10 1" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 22 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.inc28.i, void %_Z9maxpool2dPfS_ii.exit.exitStub" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 23 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [lenet_support.cpp:59->lenet_main.cpp:44]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.71ns)   --->   "%icmp_ln59 = icmp_eq  i5 %j_load, i5 28" [lenet_support.cpp:59->lenet_main.cpp:44]   --->   Operation 25 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.19ns)   --->   "%select_ln58 = select i1 %icmp_ln59, i5 0, i5 %j_load" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 26 'select' 'select_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%add_ln58 = add i5 %i_1, i5 1" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 27 'add' 'add_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln58, i5 0" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 28 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i10 %p_shl_mid1" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 29 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln58, i2 0" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 30 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i7 %p_shl1_mid1" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 31 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%p_mid1 = sub i11 %p_shl_cast_mid1, i11 %p_shl1_cast_mid1" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 32 'sub' 'p_mid1' <Predicate = (!icmp_ln58)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln64)   --->   "%select_ln58_1 = select i1 %icmp_ln59, i11 %p_mid1, i11 %empty" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 33 'select' 'select_ln58_1' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.19ns)   --->   "%select_ln58_2 = select i1 %icmp_ln59, i5 %add_ln58, i5 %i_1" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 34 'select' 'select_ln58_2' <Predicate = (!icmp_ln58)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln64)   --->   "%j_cast = zext i5 %select_ln58" [lenet_support.cpp:58->lenet_main.cpp:44]   --->   Operation 35 'zext' 'j_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln64 = add i11 %j_cast, i11 %select_ln58_1" [lenet_support.cpp:64->lenet_main.cpp:44]   --->   Operation 36 'add' 'add_ln64' <Predicate = (!icmp_ln58)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i11 %add_ln64" [lenet_support.cpp:64->lenet_main.cpp:44]   --->   Operation 37 'sext' 'sext_ln64' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv1_output_addr = getelementptr i32 %conv1_output, i64 0, i64 %sext_ln64" [lenet_support.cpp:64->lenet_main.cpp:44]   --->   Operation 38 'getelementptr' 'conv1_output_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.09ns)   --->   "%value = load i13 %conv1_output_addr" [lenet_support.cpp:64->lenet_main.cpp:44]   --->   Operation 39 'load' 'value' <Predicate = (!icmp_ln58)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4704> <RAM>
ST_1 : Operation 40 [1/1] (0.71ns)   --->   "%add_ln59 = add i5 %select_ln58, i5 1" [lenet_support.cpp:59->lenet_main.cpp:44]   --->   Operation 40 'add' 'add_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.40ns)   --->   "%store_ln59 = store i10 %add_ln58_1, i10 %indvar_flatten" [lenet_support.cpp:59->lenet_main.cpp:44]   --->   Operation 41 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.40>
ST_1 : Operation 42 [1/1] (0.40ns)   --->   "%store_ln59 = store i5 %select_ln58_2, i5 %i" [lenet_support.cpp:59->lenet_main.cpp:44]   --->   Operation 42 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.40>
ST_1 : Operation 43 [1/1] (0.40ns)   --->   "%store_ln59 = store i5 %add_ln59, i5 %j" [lenet_support.cpp:59->lenet_main.cpp:44]   --->   Operation 43 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 3.67>
ST_2 : Operation 44 [1/2] (1.09ns)   --->   "%value = load i13 %conv1_output_addr" [lenet_support.cpp:64->lenet_main.cpp:44]   --->   Operation 44 'load' 'value' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4704> <RAM>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 45 '%tmp_2 = fcmp_ogt  i32 %value, i32 -inf'
ST_2 : Operation 45 [2/2] (1.85ns)   --->   "%tmp_2 = fcmp_ogt  i32 %value, i32 -inf" [lenet_support.cpp:65->lenet_main.cpp:44]   --->   Operation 45 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_58_1_VITIS_LOOP_59_2_str"   --->   Operation 46 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [lenet_support.cpp:59->lenet_main.cpp:44]   --->   Operation 49 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %value" [lenet_support.cpp:65->lenet_main.cpp:44]   --->   Operation 50 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65, i32 23, i32 30" [lenet_support.cpp:65->lenet_main.cpp:44]   --->   Operation 51 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %bitcast_ln65" [lenet_support.cpp:65->lenet_main.cpp:44]   --->   Operation 52 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.70ns)   --->   "%icmp_ln65 = icmp_ne  i8 %tmp_1, i8 255" [lenet_support.cpp:65->lenet_main.cpp:44]   --->   Operation 53 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.88ns)   --->   "%icmp_ln65_1 = icmp_eq  i23 %trunc_ln65, i23 0" [lenet_support.cpp:65->lenet_main.cpp:44]   --->   Operation 54 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node max_2)   --->   "%or_ln65 = or i1 %icmp_ln65_1, i1 %icmp_ln65" [lenet_support.cpp:65->lenet_main.cpp:44]   --->   Operation 55 'or' 'or_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (2.57ns)   --->   "%tmp_2 = fcmp_ogt  i32 %value, i32 -inf" [lenet_support.cpp:65->lenet_main.cpp:44]   --->   Operation 56 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node max_2)   --->   "%and_ln65 = and i1 %or_ln65, i1 %tmp_2" [lenet_support.cpp:65->lenet_main.cpp:44]   --->   Operation 57 'and' 'and_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.41ns) (out node of the LUT)   --->   "%max_2 = select i1 %and_ln65, i32 %value, i32 -inf" [lenet_support.cpp:65->lenet_main.cpp:44]   --->   Operation 58 'select' 'max_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%pool1_output_addr = getelementptr i32 %pool1_output, i64 0, i64 %sext_ln64" [lenet_support.cpp:68->lenet_main.cpp:44]   --->   Operation 59 'getelementptr' 'pool1_output_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.09ns)   --->   "%store_ln68 = store i32 %max_2, i11 %pool1_output_addr" [lenet_support.cpp:68->lenet_main.cpp:44]   --->   Operation 60 'store' 'store_ln68' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln59 = br void %VITIS_LOOP_63_4.i" [lenet_support.cpp:59->lenet_main.cpp:44]   --->   Operation 61 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pool1_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0100]
i                     (alloca           ) [ 0100]
indvar_flatten        (alloca           ) [ 0100]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_1                   (load             ) [ 0000]
indvar_flatten_load   (load             ) [ 0000]
p_shl                 (bitconcatenate   ) [ 0000]
p_shl_cast            (zext             ) [ 0000]
p_shl1                (bitconcatenate   ) [ 0000]
p_shl1_cast           (zext             ) [ 0000]
empty                 (sub              ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
icmp_ln58             (icmp             ) [ 0110]
add_ln58_1            (add              ) [ 0000]
br_ln58               (br               ) [ 0000]
j_load                (load             ) [ 0000]
icmp_ln59             (icmp             ) [ 0000]
select_ln58           (select           ) [ 0000]
add_ln58              (add              ) [ 0000]
p_shl_mid1            (bitconcatenate   ) [ 0000]
p_shl_cast_mid1       (zext             ) [ 0000]
p_shl1_mid1           (bitconcatenate   ) [ 0000]
p_shl1_cast_mid1      (zext             ) [ 0000]
p_mid1                (sub              ) [ 0000]
select_ln58_1         (select           ) [ 0000]
select_ln58_2         (select           ) [ 0000]
j_cast                (zext             ) [ 0000]
add_ln64              (add              ) [ 0000]
sext_ln64             (sext             ) [ 0111]
conv1_output_addr     (getelementptr    ) [ 0110]
add_ln59              (add              ) [ 0000]
store_ln59            (store            ) [ 0000]
store_ln59            (store            ) [ 0000]
store_ln59            (store            ) [ 0000]
value                 (load             ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
specloopname_ln59     (specloopname     ) [ 0000]
bitcast_ln65          (bitcast          ) [ 0000]
tmp_1                 (partselect       ) [ 0000]
trunc_ln65            (trunc            ) [ 0000]
icmp_ln65             (icmp             ) [ 0000]
icmp_ln65_1           (icmp             ) [ 0000]
or_ln65               (or               ) [ 0000]
tmp_2                 (fcmp             ) [ 0000]
and_ln65              (and              ) [ 0000]
max_2                 (select           ) [ 0000]
pool1_output_addr     (getelementptr    ) [ 0000]
store_ln68            (store            ) [ 0000]
br_ln59               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool1_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_output"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_58_1_VITIS_LOOP_59_2_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="conv1_output_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="11" slack="0"/>
<pin id="72" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="13" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="value/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="pool1_output_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="11" slack="2"/>
<pin id="85" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool1_output_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln68_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="10" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="5" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_1_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_shl_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="5" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="p_shl_cast_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_shl1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="0" index="1" bw="5" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_shl1_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="empty_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln58_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="9" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln58_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="j_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln59_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln58_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln58_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_shl_mid1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_shl_cast_mid1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_shl1_mid1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_shl1_cast_mid1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_mid1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_mid1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln58_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="11" slack="0"/>
<pin id="219" dir="0" index="2" bw="11" slack="0"/>
<pin id="220" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln58_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_2/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="j_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln64_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="11" slack="0"/>
<pin id="239" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln64_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln59_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln59_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="10" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln59_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln59_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="bitcast_ln65_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="0"/>
<pin id="275" dir="0" index="3" bw="6" slack="0"/>
<pin id="276" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln65_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln65_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln65_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="23" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_1/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="or_ln65_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="and_ln65_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="max_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="1"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/3 "/>
</bind>
</comp>

<comp id="317" class="1005" name="j_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="331" class="1005" name="indvar_flatten_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="338" class="1005" name="icmp_ln58_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="342" class="1005" name="sext_ln64_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="2"/>
<pin id="344" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln64 "/>
</bind>
</comp>

<comp id="347" class="1005" name="conv1_output_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="13" slack="1"/>
<pin id="349" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="value_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="75" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="115" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="115" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="129" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="141" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="118" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="118" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="163" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="115" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="180" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="194" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="166" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="145" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="166" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="180" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="115" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="172" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="216" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="251"><net_src comp="172" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="157" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="224" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="247" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="268" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="271" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="281" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="54" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="285" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="94" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="316"><net_src comp="309" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="320"><net_src comp="56" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="327"><net_src comp="60" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="334"><net_src comp="64" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="341"><net_src comp="151" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="242" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="350"><net_src comp="68" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="355"><net_src comp="75" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="309" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool1_output | {3 }
 - Input state : 
	Port: lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2 : conv1_output | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		indvar_flatten_load : 1
		p_shl : 2
		p_shl_cast : 3
		p_shl1 : 2
		p_shl1_cast : 3
		empty : 4
		icmp_ln58 : 2
		add_ln58_1 : 2
		br_ln58 : 3
		j_load : 1
		icmp_ln59 : 2
		select_ln58 : 3
		add_ln58 : 2
		p_shl_mid1 : 3
		p_shl_cast_mid1 : 4
		p_shl1_mid1 : 3
		p_shl1_cast_mid1 : 4
		p_mid1 : 5
		select_ln58_1 : 6
		select_ln58_2 : 3
		j_cast : 4
		add_ln64 : 7
		sext_ln64 : 8
		conv1_output_addr : 9
		value : 10
		add_ln59 : 4
		store_ln59 : 3
		store_ln59 : 4
		store_ln59 : 5
	State 2
		tmp_2 : 1
	State 3
		tmp_1 : 1
		trunc_ln65 : 1
		icmp_ln65 : 2
		icmp_ln65_1 : 2
		or_ln65 : 3
		and_ln65 : 3
		max_2 : 3
		store_ln68 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln58_fu_151    |    0    |    17   |
|   icmp   |     icmp_ln59_fu_166    |    0    |    12   |
|          |     icmp_ln65_fu_285    |    0    |    15   |
|          |    icmp_ln65_1_fu_291   |    0    |    30   |
|----------|-------------------------|---------|---------|
|          |    add_ln58_1_fu_157    |    0    |    17   |
|    add   |     add_ln58_fu_180     |    0    |    12   |
|          |     add_ln64_fu_236     |    0    |    18   |
|          |     add_ln59_fu_247     |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |    select_ln58_fu_172   |    0    |    5    |
|  select  |   select_ln58_1_fu_216  |    0    |    10   |
|          |   select_ln58_2_fu_224  |    0    |    5    |
|          |       max_2_fu_309      |    0    |    32   |
|----------|-------------------------|---------|---------|
|    sub   |       empty_fu_145      |    0    |    17   |
|          |      p_mid1_fu_210      |    0    |    17   |
|----------|-------------------------|---------|---------|
|    or    |      or_ln65_fu_297     |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln65_fu_303     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   fcmp   |        grp_fu_94        |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       p_shl_fu_121      |    0    |    0    |
|bitconcatenate|      p_shl1_fu_133      |    0    |    0    |
|          |    p_shl_mid1_fu_186    |    0    |    0    |
|          |    p_shl1_mid1_fu_198   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    p_shl_cast_fu_129    |    0    |    0    |
|          |    p_shl1_cast_fu_141   |    0    |    0    |
|   zext   |  p_shl_cast_mid1_fu_194 |    0    |    0    |
|          | p_shl1_cast_mid1_fu_206 |    0    |    0    |
|          |      j_cast_fu_232      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |     sext_ln64_fu_242    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_1_fu_271      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln65_fu_281    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   223   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|conv1_output_addr_reg_347|   13   |
|        i_reg_324        |    5   |
|    icmp_ln58_reg_338    |    1   |
|  indvar_flatten_reg_331 |   10   |
|        j_reg_317        |    5   |
|    sext_ln64_reg_342    |   64   |
|      value_reg_352      |   32   |
+-------------------------+--------+
|          Total          |   130  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_94    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   90   ||  0.804  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   223  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   130  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   130  |   241  |
+-----------+--------+--------+--------+
