#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 13 13:35:04 2024
# Process ID: 23376
# Current directory: C:/Users/C27Brandon.Sweitzer/code/ece281-lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4276 C:\Users\C27Brandon.Sweitzer\code\ece281-lab1\thirtyoneday.xpr
# Log file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/vivado.log
# Journal file: C:/Users/C27Brandon.Sweitzer/code/ece281-lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 863.770 ; gain = 140.684
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'thirtyOneDayMonth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj thirtyOneDayMonth_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 18e549aa9d8242a2ab04ddd235a414bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thirtyOneDayMonth_tb_behav xil_defaultlib.thirtyOneDayMonth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:87]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:88]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:89]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:90]
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth_tb.vhd:113]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit thirtyonedaymonth_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 889.441 ; gain = 6.531
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'thirtyOneDayMonth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj thirtyOneDayMonth_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 18e549aa9d8242a2ab04ddd235a414bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thirtyOneDayMonth_tb_behav xil_defaultlib.thirtyOneDayMonth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:87]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:88]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:89]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:90]
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth_tb.vhd:113]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit thirtyonedaymonth_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'thirtyOneDayMonth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj thirtyOneDayMonth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thirtyOneDayMonth_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 18e549aa9d8242a2ab04ddd235a414bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot thirtyOneDayMonth_tb_behav xil_defaultlib.thirtyOneDayMonth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:87]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:88]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:89]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth.vhd:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture thirtyonedaymonth_arch of entity xil_defaultlib.thirtyOneDayMonth [thirtyonedaymonth_default]
Compiling architecture test_bench of entity xil_defaultlib.thirtyonedaymonth_tb
Built simulation snapshot thirtyOneDayMonth_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim/xsim.dir/thirtyOneDayMonth_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 13 13:46:04 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 905.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/thirtyoneday.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "thirtyOneDayMonth_tb_behav -key {Behavioral:sim_1:Functional:thirtyOneDayMonth_tb} -tclbatch {thirtyOneDayMonth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source thirtyOneDayMonth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: error on Jan
Time: 20 ns  Iteration: 0  Process: /thirtyOneDayMonth_tb/test_process  File: C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth_tb.vhd
$finish called at time : 20 ns : File "C:/Users/C27Brandon.Sweitzer/code/ece281-lab1/src/hdl/thirtyOneDayMonth_tb.vhd" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'thirtyOneDayMonth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 916.746 ; gain = 11.645
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.508 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 13:48:28 2024...
