#! 
:ivl_version "13.0 (devel)" "(s20221226-103-g418bbc14b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "c:\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "c:\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "c:\OSS-CA~1\lib\ivl\va_math.vpi";
S_000000000488ce40 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0000000006073660_0 .net "busy", 0 0, L_00000000060737a0;  1 drivers
L_0000000006130088 .functor BUFT 1, C4<10101010>, C4<0>, C4<0>, C4<0>;
v0000000006073de0_0 .net "char", 7 0, L_0000000006130088;  1 drivers
v0000000006073ca0_0 .var "clk", 0 0;
v0000000006073a20_0 .var "send", 0 0;
v0000000006074100_0 .net "txd", 0 0, v0000000006074060_0;  1 drivers
S_000000000488cfd0 .scope module, "tx" "uart_tx" 2 10, 3 3 0, S_000000000488ce40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "send";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /OUTPUT 1 "busy";
P_00000000060434d0 .param/l "BAUD" 0 3 4, +C4<00000000000000011100001000000000>;
P_0000000006043508 .param/l "CLKFREQ" 0 3 4, C4<00001000>;
v0000000006068e40_0 .net *"_ivl_0", 31 0, L_00000000060742e0;  1 drivers
L_0000000006130160 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000060ba980_0 .net *"_ivl_11", 27 0, L_0000000006130160;  1 drivers
L_00000000061301a8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000000000606cfa0_0 .net/2u *"_ivl_12", 31 0, L_00000000061301a8;  1 drivers
L_00000000061300d0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000060c4590_0 .net *"_ivl_3", 24 0, L_00000000061300d0;  1 drivers
L_0000000006130118 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0000000004888db0_0 .net/2u *"_ivl_4", 31 0, L_0000000006130118;  1 drivers
v0000000006073c00_0 .net *"_ivl_8", 31 0, L_0000000006073e80;  1 drivers
v0000000006073fc0_0 .net "baud_clk", 0 0, L_0000000006074380;  1 drivers
v0000000006073f20_0 .var "buff", 9 0;
v0000000006074420_0 .net "busy", 0 0, L_00000000060737a0;  alias, 1 drivers
v0000000006073980_0 .net "clk", 0 0, v0000000006073ca0_0;  1 drivers
v0000000006074560_0 .var "clk_count", 6 0;
v0000000006073d40_0 .net "data", 7 0, L_0000000006130088;  alias, 1 drivers
v0000000006073840_0 .var "len", 3 0;
v0000000006073700_0 .net "send", 0 0, v0000000006073a20_0;  1 drivers
v0000000006074060_0 .var "tx", 0 0;
E_0000000006064b00 .event posedge, v0000000006073980_0;
L_00000000060742e0 .concat [ 7 25 0 0], v0000000006074560_0, L_00000000061300d0;
L_0000000006074380 .cmp/eq 32, L_00000000060742e0, L_0000000006130118;
L_0000000006073e80 .concat [ 4 28 0 0], v0000000006073840_0, L_0000000006130160;
L_00000000060737a0 .cmp/gt 32, L_00000000061301a8, L_0000000006073e80;
    .scope S_000000000488cfd0;
T_0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000006074560_0, 0, 7;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v0000000006073f20_0, 0, 10;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000006073840_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000000000488cfd0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006074060_0, 0;
    %end;
    .thread T_1;
    .scope S_000000000488cfd0;
T_2 ;
    %wait E_0000000006064b00;
    %load/vec4 v0000000006073fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 7;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0000000006074560_0;
    %addi 1, 0, 7;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0000000006074560_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000488cfd0;
T_3 ;
    %wait E_0000000006064b00;
    %load/vec4 v0000000006074420_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000000006073700_0;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000006073d40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000000006073f20_0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000006073840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000006074060_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000006074420_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.5, 9;
    %load/vec4 v0000000006073fc0_0;
    %and;
T_3.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %load/vec4 v0000000006073f20_0;
    %load/vec4 v0000000006073840_0;
    %part/u 1;
    %assign/vec4 v0000000006074060_0, 0;
    %load/vec4 v0000000006073840_0;
    %addi 1, 0, 4;
    %store/vec4 v0000000006073840_0, 0, 4;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000488ce40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006073ca0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000000000488ce40;
T_5 ;
    %delay 3567587328, 232;
    %load/vec4 v0000000006073ca0_0;
    %inv;
    %store/vec4 v0000000006073ca0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000488ce40;
T_6 ;
    %vpi_call 2 16 "$display", "Starting UART TX" {0 0 0};
    %delay 276447232, 23283;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006073a20_0, 0, 1;
    %vpi_call 2 18 "$display", "Start: ", v0000000006074100_0 {0 0 0};
    %vpi_call 2 19 "$monitor", "TX %b", v0000000006074100_0 {0 0 0};
    %delay 2764472320, 232830;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000000000488ce40;
T_7 ;
    %vpi_call 2 25 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000488ce40 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "c:\Users\Emerson\Documents\fpga\Verilog-SHA256\main_tb.v";
    "c:\Users\Emerson\Documents\fpga\Verilog-SHA256\uart.v";
