

================================================================
== Vitis HLS Report for 'add_vectors_1'
================================================================
* Date:           Tue Jun 28 01:00:34 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.696 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      901|      901|  9.010 us|  9.010 us|  901|  901|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_vectors_label1  |      900|      900|        60|          -|          -|    15|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%v2_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %v2"   --->   Operation 62 'read' 'v2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%out_offset_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %out_offset"   --->   Operation 63 'read' 'out_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %P1, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln117 = br void" [computeP2/c/computeP2.cpp:117]   --->   Operation 65 'br' 'br_ln117' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.36>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln117, void %.split, i6 0, void" [computeP2/c/computeP2.cpp:117]   --->   Operation 66 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i6 %i" [computeP2/c/computeP2.cpp:117]   --->   Operation 67 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i6 %i" [computeP2/c/computeP2.cpp:117]   --->   Operation 68 'zext' 'zext_ln117_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.42ns)   --->   "%icmp_ln117 = icmp_eq  i6 %i, i6 60" [computeP2/c/computeP2.cpp:117]   --->   Operation 69 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %.split, void" [computeP2/c/computeP2.cpp:117]   --->   Operation 71 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.82ns)   --->   "%add_ln117 = add i6 %i, i6 4" [computeP2/c/computeP2.cpp:117]   --->   Operation 72 'add' 'add_ln117' <Predicate = (!icmp_ln117)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.94ns)   --->   "%add_ln119_8 = add i15 %zext_ln117_3, i15 %out_offset_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 73 'add' 'add_ln119_8' <Predicate = (!icmp_ln117)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i15 %add_ln119_8" [computeP2/c/computeP2.cpp:119]   --->   Operation 74 'zext' 'zext_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i5 %v1, i64 0, i64 %zext_ln119" [computeP2/c/computeP2.cpp:119]   --->   Operation 75 'getelementptr' 'out_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%out_load = load i15 %out_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 76 'load' 'out_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_2 : Operation 77 [1/1] (2.10ns)   --->   "%add_ln119 = add i17 %zext_ln117, i17 %v2_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 77 'add' 'add_ln119' <Predicate = (!icmp_ln117)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln119_36 = zext i17 %add_ln119" [computeP2/c/computeP2.cpp:119]   --->   Operation 78 'zext' 'zext_ln119_36' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%P1_addr = getelementptr i8 %P1, i64 0, i64 %zext_ln119_36" [computeP2/c/computeP2.cpp:119]   --->   Operation 79 'getelementptr' 'P1_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%P1_load = load i17 %P1_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 80 'load' 'P1_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [computeP2/c/computeP2.cpp:123]   --->   Operation 81 'ret' 'ret_ln123' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 82 [1/2] (3.25ns)   --->   "%out_load = load i15 %out_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 82 'load' 'out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln119_35 = zext i5 %out_load" [computeP2/c/computeP2.cpp:119]   --->   Operation 83 'zext' 'zext_ln119_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%P1_load = load i17 %P1_addr" [computeP2/c/computeP2.cpp:119]   --->   Operation 84 'load' 'P1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln119_37 = zext i8 %P1_load" [computeP2/c/computeP2.cpp:119]   --->   Operation 85 'zext' 'zext_ln119_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.91ns)   --->   "%tmp = add i9 %zext_ln119_37, i9 %zext_ln119_35" [computeP2/c/computeP2.cpp:119]   --->   Operation 86 'add' 'tmp' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.44>
ST_4 : Operation 87 [13/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 87 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 88 [12/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 88 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.44>
ST_6 : Operation 89 [11/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 89 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.44>
ST_7 : Operation 90 [10/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 90 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.44>
ST_8 : Operation 91 [9/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 91 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.44>
ST_9 : Operation 92 [8/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 92 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.44>
ST_10 : Operation 93 [7/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 93 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.44>
ST_11 : Operation 94 [6/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 94 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.44>
ST_12 : Operation 95 [5/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 95 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.44>
ST_13 : Operation 96 [4/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 96 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.44>
ST_14 : Operation 97 [3/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 97 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.44>
ST_15 : Operation 98 [2/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 98 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.69>
ST_16 : Operation 99 [1/13] (3.44ns)   --->   "%urem_ln121 = urem i9 %tmp, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 99 'urem' 'urem_ln121' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i5 %urem_ln121" [computeP2/c/computeP2.cpp:121]   --->   Operation 100 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln121 = store i5 %trunc_ln121, i15 %out_addr" [computeP2/c/computeP2.cpp:121]   --->   Operation 101 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>

State 17 <SV = 16> <Delay = 5.36>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln117 = or i6 %i, i6 1" [computeP2/c/computeP2.cpp:117]   --->   Operation 102 'or' 'or_ln117' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln119_38 = zext i6 %or_ln117" [computeP2/c/computeP2.cpp:119]   --->   Operation 103 'zext' 'zext_ln119_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln119_39 = zext i6 %or_ln117" [computeP2/c/computeP2.cpp:119]   --->   Operation 104 'zext' 'zext_ln119_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (1.94ns)   --->   "%add_ln119_12 = add i15 %zext_ln119_39, i15 %out_offset_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 105 'add' 'add_ln119_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln119_40 = zext i15 %add_ln119_12" [computeP2/c/computeP2.cpp:119]   --->   Operation 106 'zext' 'zext_ln119_40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr i5 %v1, i64 0, i64 %zext_ln119_40" [computeP2/c/computeP2.cpp:119]   --->   Operation 107 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [2/2] (3.25ns)   --->   "%out_load_1 = load i15 %out_addr_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 108 'load' 'out_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_17 : Operation 109 [1/1] (2.10ns)   --->   "%add_ln119_9 = add i17 %zext_ln119_38, i17 %v2_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 109 'add' 'add_ln119_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln119_42 = zext i17 %add_ln119_9" [computeP2/c/computeP2.cpp:119]   --->   Operation 110 'zext' 'zext_ln119_42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%P1_addr_1 = getelementptr i8 %P1, i64 0, i64 %zext_ln119_42" [computeP2/c/computeP2.cpp:119]   --->   Operation 111 'getelementptr' 'P1_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [2/2] (3.25ns)   --->   "%P1_load_1 = load i17 %P1_addr_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 112 'load' 'P1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>

State 18 <SV = 17> <Delay = 5.16>
ST_18 : Operation 113 [1/2] (3.25ns)   --->   "%out_load_1 = load i15 %out_addr_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 113 'load' 'out_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln119_41 = zext i5 %out_load_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 114 'zext' 'zext_ln119_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/2] (3.25ns)   --->   "%P1_load_1 = load i17 %P1_addr_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 115 'load' 'P1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln119_43 = zext i8 %P1_load_1" [computeP2/c/computeP2.cpp:119]   --->   Operation 116 'zext' 'zext_ln119_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (1.91ns)   --->   "%tmp_7 = add i9 %zext_ln119_43, i9 %zext_ln119_41" [computeP2/c/computeP2.cpp:119]   --->   Operation 117 'add' 'tmp_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.44>
ST_19 : Operation 118 [13/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 118 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.44>
ST_20 : Operation 119 [12/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 119 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.44>
ST_21 : Operation 120 [11/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 120 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.44>
ST_22 : Operation 121 [10/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 121 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.44>
ST_23 : Operation 122 [9/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 122 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.44>
ST_24 : Operation 123 [8/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 123 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.44>
ST_25 : Operation 124 [7/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 124 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.44>
ST_26 : Operation 125 [6/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 125 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.44>
ST_27 : Operation 126 [5/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 126 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.44>
ST_28 : Operation 127 [4/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 127 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.44>
ST_29 : Operation 128 [3/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 128 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.44>
ST_30 : Operation 129 [2/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 129 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.69>
ST_31 : Operation 130 [1/13] (3.44ns)   --->   "%urem_ln121_4 = urem i9 %tmp_7, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 130 'urem' 'urem_ln121_4' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln121_7 = trunc i5 %urem_ln121_4" [computeP2/c/computeP2.cpp:121]   --->   Operation 131 'trunc' 'trunc_ln121_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln121 = store i5 %trunc_ln121_7, i15 %out_addr_1" [computeP2/c/computeP2.cpp:121]   --->   Operation 132 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>

State 32 <SV = 31> <Delay = 5.36>
ST_32 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln117_3 = or i6 %i, i6 2" [computeP2/c/computeP2.cpp:117]   --->   Operation 133 'or' 'or_ln117_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln119_44 = zext i6 %or_ln117_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 134 'zext' 'zext_ln119_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln119_45 = zext i6 %or_ln117_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 135 'zext' 'zext_ln119_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 136 [1/1] (1.94ns)   --->   "%add_ln119_15 = add i15 %zext_ln119_45, i15 %out_offset_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 136 'add' 'add_ln119_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln119_46 = zext i15 %add_ln119_15" [computeP2/c/computeP2.cpp:119]   --->   Operation 137 'zext' 'zext_ln119_46' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 138 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr i5 %v1, i64 0, i64 %zext_ln119_46" [computeP2/c/computeP2.cpp:119]   --->   Operation 138 'getelementptr' 'out_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 139 [2/2] (3.25ns)   --->   "%out_load_2 = load i15 %out_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 139 'load' 'out_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_32 : Operation 140 [1/1] (2.10ns)   --->   "%add_ln119_11 = add i17 %zext_ln119_44, i17 %v2_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 140 'add' 'add_ln119_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln119_48 = zext i17 %add_ln119_11" [computeP2/c/computeP2.cpp:119]   --->   Operation 141 'zext' 'zext_ln119_48' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 142 [1/1] (0.00ns)   --->   "%P1_addr_2 = getelementptr i8 %P1, i64 0, i64 %zext_ln119_48" [computeP2/c/computeP2.cpp:119]   --->   Operation 142 'getelementptr' 'P1_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 143 [2/2] (3.25ns)   --->   "%P1_load_2 = load i17 %P1_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 143 'load' 'P1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>
ST_32 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln117_4 = or i6 %i, i6 3" [computeP2/c/computeP2.cpp:117]   --->   Operation 144 'or' 'or_ln117_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln119_50 = zext i6 %or_ln117_4" [computeP2/c/computeP2.cpp:119]   --->   Operation 145 'zext' 'zext_ln119_50' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln119_51 = zext i6 %or_ln117_4" [computeP2/c/computeP2.cpp:119]   --->   Operation 146 'zext' 'zext_ln119_51' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 147 [1/1] (1.94ns)   --->   "%add_ln119_17 = add i15 %zext_ln119_51, i15 %out_offset_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 147 'add' 'add_ln119_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 148 [1/1] (2.10ns)   --->   "%add_ln119_13 = add i17 %zext_ln119_50, i17 %v2_read" [computeP2/c/computeP2.cpp:119]   --->   Operation 148 'add' 'add_ln119_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln119_54 = zext i17 %add_ln119_13" [computeP2/c/computeP2.cpp:119]   --->   Operation 149 'zext' 'zext_ln119_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 150 [1/1] (0.00ns)   --->   "%P1_addr_3 = getelementptr i8 %P1, i64 0, i64 %zext_ln119_54" [computeP2/c/computeP2.cpp:119]   --->   Operation 150 'getelementptr' 'P1_addr_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 151 [2/2] (3.25ns)   --->   "%P1_load_3 = load i17 %P1_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 151 'load' 'P1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>

State 33 <SV = 32> <Delay = 5.16>
ST_33 : Operation 152 [1/2] (3.25ns)   --->   "%out_load_2 = load i15 %out_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 152 'load' 'out_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_33 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln119_47 = zext i5 %out_load_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 153 'zext' 'zext_ln119_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 154 [1/2] (3.25ns)   --->   "%P1_load_2 = load i17 %P1_addr_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 154 'load' 'P1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>
ST_33 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln119_49 = zext i8 %P1_load_2" [computeP2/c/computeP2.cpp:119]   --->   Operation 155 'zext' 'zext_ln119_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 156 [1/1] (1.91ns)   --->   "%tmp_8 = add i9 %zext_ln119_49, i9 %zext_ln119_47" [computeP2/c/computeP2.cpp:119]   --->   Operation 156 'add' 'tmp_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 157 [1/2] (3.25ns)   --->   "%P1_load_3 = load i17 %P1_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 157 'load' 'P1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>

State 34 <SV = 33> <Delay = 3.44>
ST_34 : Operation 158 [13/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 158 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.44>
ST_35 : Operation 159 [12/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 159 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.44>
ST_36 : Operation 160 [11/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 160 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.44>
ST_37 : Operation 161 [10/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 161 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.44>
ST_38 : Operation 162 [9/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 162 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.44>
ST_39 : Operation 163 [8/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 163 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.44>
ST_40 : Operation 164 [7/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 164 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.44>
ST_41 : Operation 165 [6/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 165 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.44>
ST_42 : Operation 166 [5/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 166 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.44>
ST_43 : Operation 167 [4/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 167 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.44>
ST_44 : Operation 168 [3/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 168 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.44>
ST_45 : Operation 169 [2/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 169 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.69>
ST_46 : Operation 170 [1/13] (3.44ns)   --->   "%urem_ln121_5 = urem i9 %tmp_8, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 170 'urem' 'urem_ln121_5' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln121_8 = trunc i5 %urem_ln121_5" [computeP2/c/computeP2.cpp:121]   --->   Operation 171 'trunc' 'trunc_ln121_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln121 = store i5 %trunc_ln121_8, i15 %out_addr_2" [computeP2/c/computeP2.cpp:121]   --->   Operation 172 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>

State 47 <SV = 46> <Delay = 3.25>
ST_47 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln119_52 = zext i15 %add_ln119_17" [computeP2/c/computeP2.cpp:119]   --->   Operation 173 'zext' 'zext_ln119_52' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 174 [1/1] (0.00ns)   --->   "%out_addr_3 = getelementptr i5 %v1, i64 0, i64 %zext_ln119_52" [computeP2/c/computeP2.cpp:119]   --->   Operation 174 'getelementptr' 'out_addr_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 175 [2/2] (3.25ns)   --->   "%out_load_3 = load i15 %out_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 175 'load' 'out_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>

State 48 <SV = 47> <Delay = 5.16>
ST_48 : Operation 176 [1/2] (3.25ns)   --->   "%out_load_3 = load i15 %out_addr_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 176 'load' 'out_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_48 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln119_53 = zext i5 %out_load_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 177 'zext' 'zext_ln119_53' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln119_55 = zext i8 %P1_load_3" [computeP2/c/computeP2.cpp:119]   --->   Operation 178 'zext' 'zext_ln119_55' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 179 [1/1] (1.91ns)   --->   "%tmp_9 = add i9 %zext_ln119_55, i9 %zext_ln119_53" [computeP2/c/computeP2.cpp:119]   --->   Operation 179 'add' 'tmp_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.44>
ST_49 : Operation 180 [13/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 180 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.44>
ST_50 : Operation 181 [12/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 181 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.44>
ST_51 : Operation 182 [11/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 182 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.44>
ST_52 : Operation 183 [10/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 183 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.44>
ST_53 : Operation 184 [9/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 184 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.44>
ST_54 : Operation 185 [8/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 185 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.44>
ST_55 : Operation 186 [7/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 186 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.44>
ST_56 : Operation 187 [6/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 187 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.44>
ST_57 : Operation 188 [5/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 188 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.44>
ST_58 : Operation 189 [4/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 189 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.44>
ST_59 : Operation 190 [3/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 190 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.44>
ST_60 : Operation 191 [2/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 191 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.69>
ST_61 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [computeP2/c/computeP2.cpp:117]   --->   Operation 192 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 193 [1/13] (3.44ns)   --->   "%urem_ln121_6 = urem i9 %tmp_9, i9 31" [computeP2/c/computeP2.cpp:121]   --->   Operation 193 'urem' 'urem_ln121_6' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 5> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln121_9 = trunc i5 %urem_ln121_6" [computeP2/c/computeP2.cpp:121]   --->   Operation 194 'trunc' 'trunc_ln121_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 195 [1/1] (3.25ns)   --->   "%store_ln121 = store i5 %trunc_ln121_9, i15 %out_addr_3" [computeP2/c/computeP2.cpp:121]   --->   Operation 195 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_61 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 196 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', computeP2/c/computeP2.cpp:117) with incoming values : ('add_ln117', computeP2/c/computeP2.cpp:117) [10]  (1.59 ns)

 <State 2>: 5.36ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:117) with incoming values : ('add_ln117', computeP2/c/computeP2.cpp:117) [10]  (0 ns)
	'add' operation ('add_ln119', computeP2/c/computeP2.cpp:119) [24]  (2.11 ns)
	'getelementptr' operation ('P1_addr', computeP2/c/computeP2.cpp:119) [26]  (0 ns)
	'load' operation ('P1_load', computeP2/c/computeP2.cpp:119) on array 'P1' [27]  (3.25 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'load' operation ('out_load', computeP2/c/computeP2.cpp:119) on array 'v1' [22]  (3.25 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:119) [29]  (1.92 ns)

 <State 4>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [30]  (3.44 ns)

 <State 5>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [30]  (3.44 ns)

 <State 6>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [30]  (3.44 ns)

 <State 7>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [30]  (3.44 ns)

 <State 8>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [30]  (3.44 ns)

 <State 9>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [30]  (3.44 ns)

 <State 10>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [30]  (3.44 ns)

 <State 11>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [30]  (3.44 ns)

 <State 12>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [30]  (3.44 ns)

 <State 13>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [30]  (3.44 ns)

 <State 14>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [30]  (3.44 ns)

 <State 15>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [30]  (3.44 ns)

 <State 16>: 6.7ns
The critical path consists of the following:
	'urem' operation ('urem_ln121', computeP2/c/computeP2.cpp:121) [30]  (3.44 ns)
	'store' operation ('store_ln121', computeP2/c/computeP2.cpp:121) of variable 'trunc_ln121', computeP2/c/computeP2.cpp:121 on array 'v1' [32]  (3.25 ns)

 <State 17>: 5.36ns
The critical path consists of the following:
	'or' operation ('or_ln117', computeP2/c/computeP2.cpp:117) [33]  (0 ns)
	'add' operation ('add_ln119_9', computeP2/c/computeP2.cpp:119) [41]  (2.11 ns)
	'getelementptr' operation ('P1_addr_1', computeP2/c/computeP2.cpp:119) [43]  (0 ns)
	'load' operation ('P1_load_1', computeP2/c/computeP2.cpp:119) on array 'P1' [44]  (3.25 ns)

 <State 18>: 5.17ns
The critical path consists of the following:
	'load' operation ('out_load_1', computeP2/c/computeP2.cpp:119) on array 'v1' [39]  (3.25 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:119) [46]  (1.92 ns)

 <State 19>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_4', computeP2/c/computeP2.cpp:121) [47]  (3.44 ns)

 <State 20>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_4', computeP2/c/computeP2.cpp:121) [47]  (3.44 ns)

 <State 21>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_4', computeP2/c/computeP2.cpp:121) [47]  (3.44 ns)

 <State 22>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_4', computeP2/c/computeP2.cpp:121) [47]  (3.44 ns)

 <State 23>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_4', computeP2/c/computeP2.cpp:121) [47]  (3.44 ns)

 <State 24>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_4', computeP2/c/computeP2.cpp:121) [47]  (3.44 ns)

 <State 25>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_4', computeP2/c/computeP2.cpp:121) [47]  (3.44 ns)

 <State 26>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_4', computeP2/c/computeP2.cpp:121) [47]  (3.44 ns)

 <State 27>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_4', computeP2/c/computeP2.cpp:121) [47]  (3.44 ns)

 <State 28>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_4', computeP2/c/computeP2.cpp:121) [47]  (3.44 ns)

 <State 29>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_4', computeP2/c/computeP2.cpp:121) [47]  (3.44 ns)

 <State 30>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_4', computeP2/c/computeP2.cpp:121) [47]  (3.44 ns)

 <State 31>: 6.7ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_4', computeP2/c/computeP2.cpp:121) [47]  (3.44 ns)
	'store' operation ('store_ln121', computeP2/c/computeP2.cpp:121) of variable 'trunc_ln121_7', computeP2/c/computeP2.cpp:121 on array 'v1' [49]  (3.25 ns)

 <State 32>: 5.36ns
The critical path consists of the following:
	'or' operation ('or_ln117_3', computeP2/c/computeP2.cpp:117) [50]  (0 ns)
	'add' operation ('add_ln119_11', computeP2/c/computeP2.cpp:119) [58]  (2.11 ns)
	'getelementptr' operation ('P1_addr_2', computeP2/c/computeP2.cpp:119) [60]  (0 ns)
	'load' operation ('P1_load_2', computeP2/c/computeP2.cpp:119) on array 'P1' [61]  (3.25 ns)

 <State 33>: 5.17ns
The critical path consists of the following:
	'load' operation ('out_load_2', computeP2/c/computeP2.cpp:119) on array 'v1' [56]  (3.25 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:119) [63]  (1.92 ns)

 <State 34>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_5', computeP2/c/computeP2.cpp:121) [64]  (3.44 ns)

 <State 35>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_5', computeP2/c/computeP2.cpp:121) [64]  (3.44 ns)

 <State 36>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_5', computeP2/c/computeP2.cpp:121) [64]  (3.44 ns)

 <State 37>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_5', computeP2/c/computeP2.cpp:121) [64]  (3.44 ns)

 <State 38>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_5', computeP2/c/computeP2.cpp:121) [64]  (3.44 ns)

 <State 39>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_5', computeP2/c/computeP2.cpp:121) [64]  (3.44 ns)

 <State 40>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_5', computeP2/c/computeP2.cpp:121) [64]  (3.44 ns)

 <State 41>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_5', computeP2/c/computeP2.cpp:121) [64]  (3.44 ns)

 <State 42>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_5', computeP2/c/computeP2.cpp:121) [64]  (3.44 ns)

 <State 43>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_5', computeP2/c/computeP2.cpp:121) [64]  (3.44 ns)

 <State 44>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_5', computeP2/c/computeP2.cpp:121) [64]  (3.44 ns)

 <State 45>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_5', computeP2/c/computeP2.cpp:121) [64]  (3.44 ns)

 <State 46>: 6.7ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_5', computeP2/c/computeP2.cpp:121) [64]  (3.44 ns)
	'store' operation ('store_ln121', computeP2/c/computeP2.cpp:121) of variable 'trunc_ln121_8', computeP2/c/computeP2.cpp:121 on array 'v1' [66]  (3.25 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr_3', computeP2/c/computeP2.cpp:119) [72]  (0 ns)
	'load' operation ('out_load_3', computeP2/c/computeP2.cpp:119) on array 'v1' [73]  (3.25 ns)

 <State 48>: 5.17ns
The critical path consists of the following:
	'load' operation ('out_load_3', computeP2/c/computeP2.cpp:119) on array 'v1' [73]  (3.25 ns)
	'add' operation ('tmp', computeP2/c/computeP2.cpp:119) [80]  (1.92 ns)

 <State 49>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_6', computeP2/c/computeP2.cpp:121) [81]  (3.44 ns)

 <State 50>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_6', computeP2/c/computeP2.cpp:121) [81]  (3.44 ns)

 <State 51>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_6', computeP2/c/computeP2.cpp:121) [81]  (3.44 ns)

 <State 52>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_6', computeP2/c/computeP2.cpp:121) [81]  (3.44 ns)

 <State 53>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_6', computeP2/c/computeP2.cpp:121) [81]  (3.44 ns)

 <State 54>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_6', computeP2/c/computeP2.cpp:121) [81]  (3.44 ns)

 <State 55>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_6', computeP2/c/computeP2.cpp:121) [81]  (3.44 ns)

 <State 56>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_6', computeP2/c/computeP2.cpp:121) [81]  (3.44 ns)

 <State 57>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_6', computeP2/c/computeP2.cpp:121) [81]  (3.44 ns)

 <State 58>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_6', computeP2/c/computeP2.cpp:121) [81]  (3.44 ns)

 <State 59>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_6', computeP2/c/computeP2.cpp:121) [81]  (3.44 ns)

 <State 60>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_6', computeP2/c/computeP2.cpp:121) [81]  (3.44 ns)

 <State 61>: 6.7ns
The critical path consists of the following:
	'urem' operation ('urem_ln121_6', computeP2/c/computeP2.cpp:121) [81]  (3.44 ns)
	'store' operation ('store_ln121', computeP2/c/computeP2.cpp:121) of variable 'trunc_ln121_9', computeP2/c/computeP2.cpp:121 on array 'v1' [83]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
