<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2682956-A1" country="EP" doc-number="2682956" kind="A1" date="20140108" family-id="40427643" file-reference-id="312559" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146584796" ucid="EP-2682956-A1"><document-id><country>EP</country><doc-number>2682956</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13186503-A" is-representative="NO"><document-id mxw-id="PAPP154846988" load-source="docdb" format="epo"><country>EP</country><doc-number>13186503</doc-number><kind>A</kind><date>20080930</date><lang>EN</lang></document-id><document-id mxw-id="PAPP182926885" load-source="docdb" format="original"><country>EP</country><doc-number>13186503.2</doc-number><date>20080930</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140547072" ucid="EP-08876406-A" linkage-type="3" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>08876406</doc-number><kind>A</kind><date>20080930</date></document-id></priority-claim><priority-claim mxw-id="PPC140556334" ucid="EP-12163001-A" linkage-type="3" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>12163001</doc-number><kind>A</kind><date>20080930</date></document-id></priority-claim><priority-claim mxw-id="PPC140555116" ucid="US-20519708-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>20519708</doc-number><kind>A</kind><date>20080905</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989316657" load-source="docdb">H01C  17/00        20060101ALI20131129BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989317091" load-source="docdb">H01C   3/00        20060101AFI20131129BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989317692" load-source="docdb">H01C   1/142       20060101ALI20131129BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989317963" load-source="docdb">H01C  17/28        20060101ALI20131129BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989318812" load-source="docdb">H01C  17/24        20060101ALI20131129BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1909555119" load-source="docdb" scheme="CPC">H01C  17/003       20130101 FI20160810BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1909555120" load-source="docdb" scheme="CPC">H01C   1/142       20130101 LI20160810BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1976552142" load-source="docdb" scheme="CPC">Y10T  29/49082     20130101 LA20160203BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1976555720" load-source="docdb" scheme="CPC">Y10T  29/49098     20130101 LA20160203BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2023451126" load-source="docdb" scheme="CPC">H01C  17/24        20130101 LI20150905BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2023460729" load-source="docdb" scheme="CPC">H01C   3/00        20130101 LI20150905BHEP        </classification-cpc><classification-cpc mxw-id="PCL2104295387" load-source="docdb" scheme="CPC">H01C  17/288       20130101 LI20140804BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132359021" lang="DE" load-source="patent-office">Widerstand und Verfahren zu seiner Herstellung</invention-title><invention-title mxw-id="PT132359022" lang="EN" load-source="patent-office">Resistor and method for making same</invention-title><invention-title mxw-id="PT132359023" lang="FR" load-source="patent-office">Résistance et son procédé de fabrication</invention-title><citations><patent-citations><patcit mxw-id="PCIT401695569" load-source="docdb" ucid="US-20020180000-A1"><document-id format="epo"><country>US</country><doc-number>20020180000</doc-number><kind>A1</kind><date>20021205</date></document-id><sources><source name="SEA" category="XI" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT401695570" load-source="docdb" ucid="US-20050046543-A1"><document-id format="epo"><country>US</country><doc-number>20050046543</doc-number><kind>A1</kind><date>20050303</date></document-id><sources><source name="SEA" category="XI" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT401695568" load-source="docdb" ucid="US-4830723-A"><document-id format="epo"><country>US</country><doc-number>4830723</doc-number><kind>A</kind><date>19890516</date></document-id><sources><source name="SEA" category="XI" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242942349" load-source="docdb" ucid="US-5287083-A"><document-id format="epo"><country>US</country><doc-number>5287083</doc-number><kind>A</kind><date>19940215</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242942350" load-source="docdb" ucid="US-5604477-A"><document-id format="epo"><country>US</country><doc-number>5604477</doc-number><kind>A</kind><date>19970218</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242942351" load-source="docdb" ucid="US-6401329-B1"><document-id format="epo"><country>US</country><doc-number>6401329</doc-number><kind>B1</kind><date>20020611</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242942354" load-source="docdb" ucid="US-7326999-B2"><document-id format="epo"><country>US</country><doc-number>7326999</doc-number><kind>B2</kind><date>20080205</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242942353" load-source="docdb" ucid="US-7327214-B2"><document-id format="epo"><country>US</country><doc-number>7327214</doc-number><kind>B2</kind><date>20080205</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242942352" load-source="docdb" ucid="US-7330099-B2"><document-id format="epo"><country>US</country><doc-number>7330099</doc-number><kind>B2</kind><date>20080212</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit></patent-citations></citations></technical-data><related-documents><relation type="division"><child-doc ucid="EP-13186503-A"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>13186503</doc-number><kind>A</kind><date>20080930</date></document-id></child-doc><parent-doc ucid="EP-08876406.3"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>08876406.3</doc-number><date>20080930</date></document-id></parent-doc></relation><relation type="division"><child-doc ucid="EP-13186503-A"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>13186503</doc-number><kind>A</kind><date>20080930</date></document-id></child-doc><parent-doc ucid="EP-12163001.6"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>12163001.6</doc-number><date>20120403</date></document-id><parent-grant-document ucid="EP-2498265-B1"><document-id><country>EP</country><doc-number>2498265</doc-number><kind>B1</kind><date>20131211</date></document-id></parent-grant-document></parent-doc></relation></related-documents><parties><applicants><applicant mxw-id="PPAR919513945" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>VISHAY DALE ELECTRONICS INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR919533646" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>VISHAY DALE ELECTRONICS, INC.</last-name></addressbook></applicant><applicant mxw-id="PPAR919018237" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Vishay Dale Electronics, Inc.</last-name><iid>100997891</iid><address><street>1122 23rd Street</street><city>Columbus, NE 68601</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919519538" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SMITH CLARK L</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919527013" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SMITH, CLARK L</last-name></addressbook></inventor><inventor mxw-id="PPAR919011910" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>SMITH, CLARK L</last-name><address><street>1122 23rd Street</street><city>Columbus, NE Nebraska 68601</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919520712" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>BERTCH THOMAS L</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919526190" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>Bertch, Thomas L.</last-name></addressbook></inventor><inventor mxw-id="PPAR919010141" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>Bertch, Thomas L.</last-name><address><street>1122 23rd Street</street><city>Columbus, NE Nebraska 68601</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919537329" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>WYATT TODD L</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919533576" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>WYATT, TODD L.</last-name></addressbook></inventor><inventor mxw-id="PPAR919005698" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>WYATT, TODD L.</last-name><address><street>1122 23rd Street</street><city>Columbus, NE Nebraska 68601</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919545290" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>VEIK THOMAS L</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919507211" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>VEIK, THOMAS L.</last-name></addressbook></inventor><inventor mxw-id="PPAR919009666" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>VEIK, THOMAS L.</last-name><address><street>1122 23rd Street</street><city>Columbus, NE Nebraska 68601</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919539232" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>BRUNE RODNEY</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919531785" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>BRUNE, RODNEY</last-name></addressbook></inventor><inventor mxw-id="PPAR919010385" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>BRUNE, RODNEY</last-name><address><street>1122 23rd Street</street><city>Columbus, NE Nebraska 68601</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919016135" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Johansson, Magnus</last-name><iid>100822718</iid><address><street>Awapatent AB Box 1066</street><city>251 10 Helsingborg</city><country>SE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549737318" load-source="docdb">AT</country><country mxw-id="DS549738912" load-source="docdb">BE</country><country mxw-id="DS549907012" load-source="docdb">BG</country><country mxw-id="DS549736972" load-source="docdb">CH</country><country mxw-id="DS549738733" load-source="docdb">CY</country><country mxw-id="DS549737319" load-source="docdb">CZ</country><country mxw-id="DS549738913" load-source="docdb">DE</country><country mxw-id="DS549738734" load-source="docdb">DK</country><country mxw-id="DS549738735" load-source="docdb">EE</country><country mxw-id="DS549737926" load-source="docdb">ES</country><country mxw-id="DS549907013" load-source="docdb">FI</country><country mxw-id="DS549907014" load-source="docdb">FR</country><country mxw-id="DS549738914" load-source="docdb">GB</country><country mxw-id="DS549738736" load-source="docdb">GR</country><country mxw-id="DS549738915" load-source="docdb">HR</country><country mxw-id="DS549737320" load-source="docdb">HU</country><country mxw-id="DS549736973" load-source="docdb">IE</country><country mxw-id="DS549738737" load-source="docdb">IS</country><country mxw-id="DS549907015" load-source="docdb">IT</country><country mxw-id="DS549738738" load-source="docdb">LI</country><country mxw-id="DS549738607" load-source="docdb">LT</country><country mxw-id="DS549737321" load-source="docdb">LU</country><country mxw-id="DS549738608" load-source="docdb">LV</country><country mxw-id="DS549738609" load-source="docdb">MC</country><country mxw-id="DS549737127" load-source="docdb">MT</country><country mxw-id="DS549737322" load-source="docdb">NL</country><country mxw-id="DS549738916" load-source="docdb">NO</country><country mxw-id="DS549738739" load-source="docdb">PL</country><country mxw-id="DS549738610" load-source="docdb">PT</country><country mxw-id="DS549737323" load-source="docdb">RO</country><country mxw-id="DS549738740" load-source="docdb">SE</country><country mxw-id="DS549738611" load-source="docdb">SI</country><country mxw-id="DS549738917" load-source="docdb">SK</country><country mxw-id="DS549737128" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128672968" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A metal strip resistor (10) is provided. The metal strip resistor includes a metal strip (18) forming a resistive element and providing support for the metal strip resistor without use of a separate substrate. There are first and second opposite terminations overlaying the metal strip. There is plating on each of the first and second opposite terminations. There is also an insulating material (20) overlaying the metal strip between the first and second opposite terminations. A method for forming a metal strip resistor (10) wherein a metal strip (18) provides support for the metal strip resistor (10) without use of a separate substrate is provided. The method includes coating an insulative material (20) to the metal strip, applying a lithographic process to form a conductive pattern overlaying the resistive material wherein the conductive pattern includes first and second opposite terminations, electroplating the conductive pattern, and adjusting resistance of the metal strip.
<img id="iaf01" file="imgaf001.tif" wi="78" he="71" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128737113" lang="EN" source="EPO" load-source="docdb"><p>A metal strip resistor (10) is provided. The metal strip resistor includes a metal strip (18) forming a resistive element and providing support for the metal strip resistor without use of a separate substrate. There are first and second opposite terminations overlaying the metal strip. There is plating on each of the first and second opposite terminations. There is also an insulating material (20) overlaying the metal strip between the first and second opposite terminations. A method for forming a metal strip resistor (10) wherein a metal strip (18) provides support for the metal strip resistor (10) without use of a separate substrate is provided. The method includes coating an insulative material (20) to the metal strip, applying a lithographic process to form a conductive pattern overlaying the resistive material wherein the conductive pattern includes first and second opposite terminations, electroplating the conductive pattern, and adjusting resistance of the metal strip.</p></abstract><description mxw-id="PDES63958956" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b>BACKGROUND OF THE INVENTION</b></heading><p id="p0001" num="0001">The present invention relates to low resistance value metal strip resistors and a method of making the same.</p><p id="p0002" num="0002">Metal strip resistors have previously been constructed in various ways. For example, <patcit id="pcit0001" dnum="US5287083A"><text>U.S. Patent No. 5,287,083 to Zandman and Person</text></patcit> discloses plating nickel to the resistive material. However, such a process places limitations on the size of the resulting metal strip resistor. The nickel plating method is limited to large sizes because of the method for determining plating geometry. In addition, the nickel plating method has limitations on resistance measurement at laser trimming.</p><p id="p0003" num="0003">Another approach has been to weld copper strips to the resistive material to form terminations. Such a method is disclosed in <patcit id="pcit0002" dnum="US5604477A"><text>U.S. Patent No. 5,604,477 to Rainer</text></patcit>. The welding method is limited to larger size resistors because the weld dimensions take up space.</p><p id="p0004" num="0004">Yet another approach has been to clad copper to the resistive material to form terminations such as disclosed in <patcit id="pcit0003" dnum="US6401329B"><text>U.S. Patent No. 6,401,329 to Smjekal</text></patcit>. The cladding method is limited to larger size resistors because of tolerances in the skiving process used to remove copper material thus defining the width and position of the active resistor element.</p><p id="p0005" num="0005">Still further approaches are described in <patcit id="pcit0004" dnum="US7327214B"><text>U.S. Patent No. 7,327,214 to Tsukada</text></patcit>, <patcit id="pcit0005" dnum="US7330099B"><text>U.S. Patent No. 7,330,099 to Tsukada</text></patcit>, and <patcit id="pcit0006" dnum="US7326999B"><text>U.S. Patent No. 7,326,999 to Tsukada</text></patcit>. Such approaches also have limitations.</p><p id="p0006" num="0006">Thus, all of the methods described have one or more limitations. What is needed is a small sized low resistance value metal strip resistor and a method for making it.</p><heading id="h0002"><b>BRIEF SUMMARY OF THE INVENTION</b></heading><p id="p0007" num="0007">Therefore, it is a primary object, feature, or advantage of the present invention to improve over the state of the art and to provide a small sized low resistance value metal strip resistor and a method for making it.<!-- EPO <DP n="2"> --></p><p id="p0008" num="0008">According to one aspect of the present invention, a metal strip resistor is provided. The metal strip resistor includes a metal strip forming a resistive element and providing support for the metal strip resistor without use of a separate substrate. There are first and second opposite terminations overlaying the metal strip. There is plating on each of the first and second opposite terminations. There is also an insulating material overlaying the metal strip between the first and second opposite terminations.</p><p id="p0009" num="0009">According to another aspect of the present invention, a metal strip resistor is provided. The metal strip resistor includes a metal strip forming a resistive element and providing support for the metal strip resistor without use of a separate substrate. There are first and second opposite terminations sputtered directly to the metal strip. There is plating on each of the first and second opposite terminations. There is also an insulating material overlaying the metal strip between the first and second opposite terminations.</p><p id="p0010" num="0010">According to yet another aspect of the present invention, a metal strip resistor is provided. The resistor includes a metal strip forming a resistive element and providing support for the metal strip resistor without use of a separate substrate. There is an adhesion layer sputtered to the metal strip. There are first and second opposite terminations sputtered to the adhesion layer. There is plating on each of the first and second opposite terminations and an insulating material overlaying the metal strip between the first and second opposite terminations.</p><p id="p0011" num="0011">According to another aspect of the present invention, a method for forming a metal strip resistor wherein a metal strip provides support for the metal strip resistor without use of a separate substrate is provided. The method includes coating an insulative material to the metal strip, applying a lithographic process to form a conductive pattern overlaying the resistive material wherein the conductive pattern includes first and second opposite terminations, electroplating the conductive pattern, and adjusting resistance of the metal strip.</p><p id="p0012" num="0012">According to another aspect of the present invention, a method for forming a metal strip resistor wherein a metal strip provides support for the metal strip resistor without use of a separate substrate, is provided. The method includes mating a mask to the metal strip to cover portions of the metal strip, sputtering an adhesion layer to the metal strip, the mask preventing the adhesion layer from depositing on the portions of the metal strip covered by<!-- EPO <DP n="3"> --> the mask, the portions of the metal strip covered by the mask forming a pattern including first and second opposite terminations. The method further includes coating an insulative material to the metal strip and adjusting resistance of the metal strip.</p><heading id="h0003"><b>BRIEF DESCRIPTION OF THE DRAWINGS</b></heading><p id="p0013" num="0013"><ul><li><figref idrefs="f0001">FIG. 1</figref> is a cross-sectional view of one embodiment of a resistor.</li><li><figref idrefs="f0002">FIG. 2</figref> is a cross-sectional view of a resistance material with an adhesion layer and a mask during the manufacturing process.</li><li><figref idrefs="f0002">FIG. 3</figref> is a cross-sectional view after applying a conductive pattern and electroplating during the manufacturing process.</li><li><figref idrefs="f0003">FIG. 4</figref> is a cross-sectional view after stripping material away during the manufacturing process.</li><li><figref idrefs="f0004">FIG. 5</figref> is a top view of a resistive sheet during the manufacturing process.</li><li><figref idrefs="f0005">FIG. 6</figref> is a top view of the resistive sheet during the manufacturing process after resistance has been adjusted.</li><li><figref idrefs="f0006">FIG. 7</figref> is a top view of the resistive sheet during the manufacturing process where insulating material covers exposed resistor material between terminators.</li><li><figref idrefs="f0006">FIG. 8</figref> is a cross-sectional view of a resistor after the plating process.</li><li><figref idrefs="f0007">FIG. 9</figref> is a top view of the resistive sheet showing four-terminal resistors.</li></ul></p><heading id="h0004"><b>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT</b></heading><p id="p0014" num="0014">The present invention relates to metal strip resistor and a method of making metal strip resistors. The method is suitable for making an 0402 size or smaller, low ohmic value, metal strip surface mount resistor. An 0402 size is a standard electronics package size for certain passive components with 0.04 inch by 0.02 inch (1.0 mm by 0.5 mm) dimensions. One example of a smaller size of packaging which also may be used is an 0201 size. In the context of the present invention, a low ohmic value is generally a value suitable for applications in power-related applications. A low ohmic value is generally one that is less than or equal to 3 Ohms, but often times in the range of 1 to 1000 milliohms.</p><p id="p0015" num="0015">The method of manufacturing the metal strip resistor uses a process wherein the terminations of a resistor are formed by adding copper to the resistive material through<!-- EPO <DP n="4"> --> sputtering and plating. This method utilizes photolithographic masking techniques that allow much smaller and better defined termination features. This method also allows the use of the much thinner resistance materials that are needed for the highest values in very small resistors yet, the resistor does not use a support substrate.</p><p id="p0016" num="0016"><figref idrefs="f0001">FIG. 1</figref> is a cross-sectional view of one embodiment of a metal strip resistor of the present invention. A metal strip resistor <b>10</b> is formed from a thin sheet of resistance material <b>18</b> such as, but not limited to EVANOHM (nickel-chromium-aluminum-copper alloy), MANGANIN (a copper-manganese-nickel alloy), or other type of resistive material. The thickness of the resistance material <b>18</b> may vary based on desired resistance. However, the resistance material may be relatively thin if desired. Note that the resistance material <b>18</b> is central to the resistor <b>10</b> and provides support for the resistor <b>10</b> and there is no separate substrate present.</p><p id="p0017" num="0017">The resistor <b>10</b> shown in <figref idrefs="f0001">FIG. 1</figref> also includes an optional adhesion layer <b>16</b> which may be formed of CuTiW (copper, titanium, tungsten). The adhesion layer <b>16,</b> where used, is sputtered over the surface of the resistive material <b>18</b> for the copper plating <b>14</b> to bond to. Some resistance materials may require the use of the adhesion layer <b>16</b> and others do not. Whether the adhesion layer <b>16</b> is used, depends on the resistance material's alloy and if it allows direct bonding of copper plating with adequate adhesion. If an adhesion layer <b>16</b> is desirable and both sides of the resistance material <b>18</b> are to receive pads then both sides of the resistance material <b>18</b> should be sputtered with an adhesion layer <b>16.</b></p><p id="p0018" num="0018">Prior to the sputtering process a metal mask (not shown in <figref idrefs="f0001">FIG. 1</figref>) may be mated with the sheet of resistance material <b>18</b> to prevent the CuTiW material from depositing onto areas of the sheet that will later become the active resistor areas. This mechanical masking step allows one to eliminate a gold plating and etch back step later in the process thus reducing cost. Where gold plating is used or other highly conductive plating, the gold plating <b>24</b> overlays the copper plating <b>14.</b> A plating <b>28</b> is provided which may be a nickel plating. A tin plating <b>12</b> overlays the nickel plating <b>28</b> to provide for solderability.</p><p id="p0019" num="0019">Also shown in <figref idrefs="f0001">FIG. 1</figref> is an insulative coating material <b>20</b> which is applied to the resistance material <b>18.</b> The insulative coating material <b>20</b> is preferably a silicone polyester with high operating temperature resistance. Other types of insulating materials may be used which are chemical resistant and capable of handling high temperature.<!-- EPO <DP n="5"> --></p><p id="p0020" num="0020"><figref idrefs="f0002">FIG. 2</figref> illustrates a relatively thin sheet of resistance material such as EVANOHM, MANGANIN or other type of resistance material <b>18.</b> The resistance material <b>18</b> serves as the substrate and support structure for the resistor. There is no separate substrate present. The thickness of this sheet of resistance material <b>18</b> may be selected to achieve higher or lower resistance value ranges. A field layer of CuTiW (copper, titanium, tungsten) or other suitable material is sputtered over the surface of the resistive material <b>18</b> as an adhesion layer <b>16</b> for the copper plating to bond to. Prior to the sputtering process, a metal mask may be mated with the sheet of resistance material <b>18</b> to prevent the CuTiW material or other material for the adhesion layer <b>16</b> from depositing onto areas of the sheet that will later become the active resistor areas. This mechanical masking step eliminates a gold plating and etch back step later in the process thus reducing cost.</p><p id="p0021" num="0021">Next a lithographic process is performed. The lithographic process may include laminating a dry photoresist film <b>22</b> to both sides of the resistance material <b>18</b> to protect the resistance material <b>18</b> from copper plating. A photo mask may then be used to expose the photoresist with a pattern corresponding to the copper areas to be deposited onto the resistance material. The photoresist <b>22</b> is then developed, exposing the resistive material in only the areas where copper or other conductive material is to be deposited as shown in <figref idrefs="f0002">FIG. 2</figref>.</p><p id="p0022" num="0022"><figref idrefs="f0002">FIG. 3</figref> illustrates the copper pattern <b>14.</b> The copper pattern may include individual terminal pads, stripes, or near complete coverage except in areas that will be the active resistor area. The pad size may be defined at the punching operation in cases where stripes and near-full coverage patterns are used. The terminal pad geometry and number can vary depending on the PCB mounting requirements and electrical connections required such as 2-wire or 4-wire circuit schemes, or multi-resistor arrays. Copper <b>14</b> is plated in an electrolytic process. A thin layer of Au (gold) <b>24</b> is electroplated over the copper. The photoresist material is then stripped as shown in <figref idrefs="f0003">FIG. 4</figref> and subsequently the CuTiW material <b>16</b> not covered by copper plating <b>14</b> is stripped from the active resistor areas in a chemical etch process. In another embodiment the gold layer <b>24</b> is not added and the CuTiW layer <b>16</b> is not stripped back after removing the photoresist layer to save manufacturing cost but at the expense of electrical characteristics. In a further embodiment<!-- EPO <DP n="6"> --> the gold is not added and stripping is not necessary because the CuTiW material was mechanically masked at the sputtering step.</p><p id="p0023" num="0023">The resulting terminated plate may be processed as a sheet, sections of a sheet, or in strips of one or two rows of resistors. The sheet process will be described from this point on but these subsequent processes also apply to sections and strips. As shown in <figref idrefs="f0004">FIG. 5</figref>, the sheet <b>19</b> is a continuous solid (although alignment holes may be present) and areas of the sheet <b>19</b> may then be removed to define the resistor's design dimensions of length and width. Preferably this is done with a punch tool but may also be done by a chemical etching process or by laser machining or mechanical cutting away of the unwanted material.</p><p id="p0024" num="0024">The resistance values of the unadjusted resistors are determined by the copper pad spacing, defined by the photo mask, length, width, and the thickness of the sheet of resistive material. As shown in <figref idrefs="f0005">FIG. 6</figref>, adjustment of the resistance value may be accomplished by a laser or other means of removing material <b>26</b> to increase the resistance while at the same time measuring the resistance value. Adjustment of the resistance value may also be accomplished by adding more termination material, or other conductive material, in areas where the resistive material is still exposed to reduce the value. The resistors work equally as well with no material removed or added but the resistance value tolerance is much broader.</p><p id="p0025" num="0025">As shown in <figref idrefs="f0006">FIG. 7 and FIG. 8</figref>, exposed resistor material between the terminations is covered by a coating material <b>20</b> which is an insulating material to prevent electroplating onto the resistive element and changing its resistance value. The coating material <b>20</b> is preferably a silicone polyester with high operating temperature resistance but may be other insulating materials that are chemical resistant and capable of handling high temperatures. The coating material <b>20</b> is preferably applied by a transfer blade. A controlled amount of coating material <b>20</b> is deposited on the edge of the blade and then transferred to the resistor by contact between the blade and resistor. Other methods of applying the coating material <b>20</b> may be used such as screen printing, roller contact transfer, ink jetting, and others. The coating material <b>20</b> is then cured by baking the resistors in an oven. Any markings that are put on the coating material <b>20</b> would be applied by ink transfer and baking or by laser methods at this point in the process. A die cutter may be used to remove each single<!-- EPO <DP n="7"> --> resistor from the carrier plate. Other methods to singulate the resistors from the carrier may be used such as a laser cutter or photoresist mask and chemical etching.</p><p id="p0026" num="0026">Individual resistors are then put into a plating process where nickel 28 and tin 12 are added to make the part solderable to a PCB as shown in <figref idrefs="f0001">FIG. 1</figref>. Other plating materials may be used for other mounting methods such as gold for bonding applications. DC resistance may be checked on each piece and those in tolerance are placed into product packaging, usually tape and reel, for shipment.</p><p id="p0027" num="0027">Therefore a low resistor value material strip resistor has been disclosed. The resistor may achieve a small size, including an 0402 size or smaller package. The present invention contemplates numerous variations including variations in the materials used, whether an adhesion layer is used, whether the resistor is 2 terminal or 4 terminal, the specific resistance of the resistor, and other variations. In addition a process for forming a low resistance value metal strip resistor has also been disclosed. The present invention contemplates numerous variations, options and alternatives, including the manner in which a coating material is used, whether or not a mechanical masking step is used, and other variations.<!-- EPO <DP n="8"> -->
<ol><li>1. A metal strip resistor, comprising:
<ul><li>a metal strip forming a resistive element and providing support for the metal strip resistor<br/>
without use of a separate substrate;</li><li>first and second opposite terminations overlaying the metal strip;</li><li>plating on each of the first and second opposite terminations; and</li><li>an insulating material overlaying the metal strip between the first and second opposite<br/>
terminations.</li></ul></li><li>2. The metal strip resistor of item 1 wherein the metal strip is a metal alloy comprising at least one of nickel, chromium, aluminum, manganese, and copper.</li><li>3. The metal strip resistor of item 1 further comprising an adhesion layer between the terminations and the metal strip.</li><li>4. The metal strip resistor of item 3 wherein the adhesion layer comprises copper, titanium, and tungsten.</li><li>5. The metal strip resistor of item 1 wherein the metal strip resistor is an 0402 size (1.0 mm by 0.5 mm) chip resistor.</li><li>6. The metal strip resistor of item 1 wherein the insulating material comprises a polyimide.</li><li>7. The metal strip resistor of item 1 wherein the insulating material being on both a top side of the metal strip and an opposite bottom side of the metal strip.</li><li>8. The metal strip resistor of item 7 wherein the first and second terminations being on the top side of the metal strip and further comprising a pair of terminations on the bottom side of the metal strip.<!-- EPO <DP n="9"> --></li><li>9. The metal strip resistor of item 8 further comprising plating on the pair of terminations on the bottom side of the metal strip.</li><li>10. A metal strip resistor, comprising:
<ul><li>a metal strip forming a resistive element and providing support for the metal strip resistor<br/>
without use of a separate substrate;</li><li>first and second opposite terminations sputtered directly to the metal strip;</li><li>plating on each of the first and second opposite terminations; and</li><li>an insulating material overlaying the metal strip between the first and second opposite<br/>
terminations.</li></ul></li><li>11. The metal strip resistor of item 10 wherein the metal strip is a metal alloy comprising at least one of nickel, chromium, aluminum, manganese, and copper.</li><li>12. The metal strip resistor of item 10 wherein the insulating material comprises a silicone polyester.</li><li>13. The metal strip resistor of item 10 wherein the metal strip resistor is an 0402 size (1.0 mm by 0.5 mm) chip resistor.</li><li>14. A metal strip resistor, comprising:
<ul><li>a metal strip forming a resistive element and providing support for the metal strip resistor<br/>
without use of a separate substrate;</li><li>an adhesion layer sputtered to the metal strip;</li><li>first and second opposite terminations sputtered to the adhesion layer;</li><li>plating on each of the first and second opposite terminations; and</li><li>an insulating material overlaying the metal strip between the first and second opposite<br/>
terminations.</li></ul></li><li>15. The metal strip resistor of item 14 wherein the metal strip is a metal alloy comprising at least one of nickel, chromium, aluminum, manganese, and copper.<!-- EPO <DP n="10"> --></li><li>16. The metal strip resistor of item 14 wherein the insulating material comprises a silicone polyester.</li><li>17. The metal strip resistor of item 10 wherein the metal strip resistor is an 0402 size (1.0 mm by 0.5 mm) chip resistor.</li><li>18. The metal strip resistor of item 3 wherein the adhesion layer comprises copper, titanium, and tungsten.</li><li>19. A method for forming a metal strip resistor wherein a metal strip provides support for the metal strip resistor without use of a separate substrate, the method comprising:
<ul><li>coating an insulative material to the metal strip;</li><li>applying a lithographic process to form a conductive pattern overlaying the resistive<br/>
material wherein the conductive pattern includes first and second opposite terminations;</li><li>electroplating the conductive pattern; and</li><li>adjusting resistance of the metal strip.</li></ul></li><li>20. The method of item 19 further comprising sputtering an adhesion layer to the metal strip before applying the lithographic process.</li><li>21. The method of item 20 wherein the adhesion layer comprises copper, titanium, and tungsten.</li><li>22. The method of item 19 wherein the coating the insulative material to the metal strip comprises coating the insulative material to a first side of the metal strip and coating the insulative material to a second side of the metal strip and wherein the lithographic process is applied to both the first side and the second side to form a four terminal resistor.<!-- EPO <DP n="11"> --></li><li>23. The method of item 19 wherein the electroplating the conductive pattern includes electroplating the conductive pattern with gold.</li><li>24. The method of item 19 wherein the adjusting resistance is performed using a punch tool.</li><li>25. The method of item 19 wherein the insulative material is a silicone polyester.</li><li>26. The method of item 19 wherein the insulative material is applied using a blade.</li><li>27. The method of item 19 wherein the conductive pattern comprises copper.</li><li>28. The method of item 19 further comprising singulating the metal strip resistor.</li><li>29. The method of item 19 further comprising packaging the metal strip resistor in an 0402 size (1.0 mm by 0.5 mm) chip resistor package.</li><li>30. The method of item 19 wherein the adjusting resistance is performed using a laser.</li><li>31. A method for forming a metal strip resistor wherein a metal strip provides support for the metal strip resistor without use of a separate substrate, the method comprising:
<ul><li>mating a mask to the metal strip to cover portions of the metal strip;</li><li>sputtering an adhesion layer to the metal strip, the mask preventing the adhesion layer from<br/>
depositing on the portions of the metal strip covered by the mask, the portions of the metal strip covered by the mask forming a pattern including first and second opposite terminations;</li><li>coating an insulative material to the metal strip; and</li><li>adjusting resistance of the metal strip.</li></ul></li><li>32. The method of item 31 wherein the adhesion layer comprises copper, titanium, and tungsten.<!-- EPO <DP n="12"> --></li><li>33. The method of item 31 wherein the adjusting resistance is performed using a punch tool.</li><li>34. The method of item 31 wherein the adjusting resistance is performed using a laser.</li><li>35. The method of item 31 wherein the insulative material is a silicone polyester.</li><li>36. The method of item 31 wherein the insulative material is applied using a blade.</li><li>37. The method of item 31 further comprising singulating the metal strip resistor.</li><li>38. The method of item 31 further comprising packaging the metal strip resistor in an 0402 size (1.0 mm by 0.5 mm) chip resistor package.</li></ol></p></description><claims mxw-id="PCLM56981975" lang="EN" load-source="patent-office"><!-- EPO <DP n="13"> --><!-- EPO <DP n="14"> --><claim id="c-en-0001" num="0001"><claim-text>A metal strip resistor (10), comprising:
<claim-text>a metal strip (18) forming a resistive element and providing support for the metal strip resistor without use of a separate substrate; and</claim-text>
<claim-text>first and second opposite terminations plated onto the metal strip.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The metal strip resistor (10) of claim 1 wherein the metal strip (18) is a metal alloy comprising at least one of nickel, chromium, aluminum, manganese, and copper.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The metal strip resistor (10) of claim 1, further comprising an adhesion layer (16) between the metal strip and the terminations.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The metal strip resistor of claim 1 wherein the first and second opposite terminations are plated on the top side of the metal strip and further comprise a pair of terminations plated on the bottom side of the metal strip.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>A method for forming a metal strip resistor (10) wherein a metal strip (18) provides support for the metal strip resistor (10) without use of a separate substrate, the method comprising:
<claim-text>mating a mask to the metal strip (18) to cover portions of the metal strip (18);<br/>
and<!-- EPO <DP n="15"> --></claim-text>
<claim-text>sputtering an adhesion layer (16) to the metal strip (18), the mask preventing the adhesion layer (16) from depositing on the portions of the metal strip (18) covered by the mask, the portions of the metal strip covered by the mask forming a pattern including first and second opposite terminations.</claim-text></claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The method of claim 5 wherein the adhesion layer (16) comprises copper, titanium, and tungsten.</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>A method for forming a metal strip resistor wherein a metal strip provides support for the metal strip resistor without use of a separate substrate, the method comprising:
<claim-text>applying a photolithographic process to form a conductive pattern in a photolithographic film defining first and second terminations; and</claim-text>
<claim-text>electroplating the conductive pattern.</claim-text></claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The method of claim 7 further comprising sputtering an adhesion layer to the metal strip before applying the photolithographic process.</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The method of claim 7 comprising coating a photolithographic film onto a first side of the metal strip and onto a second side of the metal strip, wherein the photolithographic process is applied to both the first side and the second side to form a four terminal resistor.</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>A method for forming a metal strip resistor wherein a metal strip provides support for the metal strip resistor without use of a separate substrate, the method comprising:
<claim-text>applying a coating material (20) to define first and second terminations; and</claim-text>
<claim-text>electroplating the terminations, wherein the electroplating occurs on portions of the metal strip not covered by the coating material.</claim-text></claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The method of claim 10, further comprising sputtering an adhesion layer to the metal strip before applying the applying of the coating material.</claim-text></claim></claims><drawings mxw-id="PDW16670372" load-source="patent-office"><!-- EPO <DP n="16"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="165" he="157" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="17"> --><figure id="f0002" num="2,3"><img id="if0002" file="imgf0002.tif" wi="165" he="179" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="18"> --><figure id="f0003" num="4"><img id="if0003" file="imgf0003.tif" wi="165" he="122" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="19"> --><figure id="f0004" num="5"><img id="if0004" file="imgf0004.tif" wi="165" he="141" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="20"> --><figure id="f0005" num="6"><img id="if0005" file="imgf0005.tif" wi="165" he="141" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> --><figure id="f0006" num="7,8"><img id="if0006" file="imgf0006.tif" wi="165" he="202" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="22"> --><figure id="f0007" num="9"><img id="if0007" file="imgf0007.tif" wi="165" he="152" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="156" he="233" type="tif"/><doc-page id="srep0002" file="srep0002.tif" wi="158" he="233" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
