vhdl xil_defaultlib  \
"../../../../vgg16.sparse.5x.srcs/sources_1/ip/adder18_18/sim/adder18_18.vhd" \

nosort
