(set-logic ALL)
(declare-var i (BitVec 32))
(declare-var j (BitVec 32))
(declare-var i! (BitVec 32))
(declare-var j! (BitVec 32))
(synth-fun inv-f((parameter0 (BitVec 32))(parameter1 (BitVec 32)))Bool) 
(constraint (=> (and (= i (_ bv1 32)) (= j (_ bv20 32)) )(inv-f i j )))
(constraint (=> (and (inv-f i j ) (and (and (bvuge j i) (= i! (bvadd i (_ bv2 32))) ) (= j! (bvsub j (_ bv1 32))) ) )(inv-f i! j! )))
(constraint (=> (inv-f i j )(not (and (bvult j i) (not (= j (_ bv13 32))) ))))
(check-synth)

