// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 2025.0 (Release Build #4f8f97ee91)
// 
// Legal Notice: Copyright 2024 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from i_sfc_logic_s_c0_in_entry_const_lambda_2s_c0_enter_const_lambda_2_3056_0gr
// Created for function/kernel const_lambda_2
// SystemVerilog created on Wed Sep  3 12:26:13 2025


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module const_lambda_2_i_sfc_logic_s_c0_in_entry0000st_lambda_2_3056_0gr (
    input wire [63:0] in_arg_accessor_partial,
    input wire [63:0] in_arg_accessor_x,
    input wire [63:0] in_arg_num_rows,
    input wire [63:0] in_arg_accessor_partial2_0_tpl,
    input wire [63:0] in_arg_accessor_partial2_1_tpl,
    input wire [63:0] in_arg_accessor_partial4_0_tpl,
    input wire [63:0] in_arg_accessor_partial4_1_tpl,
    input wire [63:0] in_arg_accessor_x12_0_tpl,
    input wire [63:0] in_arg_accessor_x12_1_tpl,
    input wire [63:0] in_arg_accessor_x14_0_tpl,
    input wire [63:0] in_arg_accessor_x14_1_tpl,
    output wire [0:0] out_c0_exi11_0_tpl,
    output wire [63:0] out_c0_exi11_1_tpl,
    output wire [63:0] out_c0_exi11_2_tpl,
    output wire [63:0] out_c0_exi11_3_tpl,
    output wire [63:0] out_c0_exi11_4_tpl,
    output wire [63:0] out_c0_exi11_5_tpl,
    output wire [63:0] out_c0_exi11_6_tpl,
    output wire [0:0] out_c0_exi11_7_tpl,
    output wire [0:0] out_c0_exi11_8_tpl,
    output wire [0:0] out_c0_exi11_9_tpl,
    output wire [0:0] out_c0_exi11_10_tpl,
    output wire [63:0] out_c0_exi11_11_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_const_lambda_20,
    input wire [0:0] in_c0_eni3_0_tpl,
    input wire [31:0] in_c0_eni3_1_tpl,
    input wire [63:0] in_c0_eni3_2_tpl,
    input wire [63:0] in_c0_eni3_3_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [63:0] c_double_0x401921FB54442D18_3059_332_q;
    wire [15:0] c_i16_0_3059_381_q;
    wire [15:0] c_i16_1_3059_383_q;
    wire [31:0] c_i32_0_3059_343_q;
    wire [31:0] c_i32_16_3059_355_q;
    wire [31:0] c_i32_1_3059_346_q;
    wire [31:0] c_i32_1_3059_349_q;
    wire [31:0] c_i32_29_3059_354_q;
    wire [31:0] c_i32_2_3059_350_q;
    wire [31:0] c_i32_4095_3059_341_q;
    wire [31:0] c_i32_63_3059_352_q;
    wire [63:0] c_i64_0_3059_331_q;
    wire [63:0] c_i64_1099494850560_3059_345_q;
    wire [63:0] c_i64_15_3059_364_q;
    wire [63:0] c_i64_1_3059_365_q;
    wire [63:0] c_i64_1_3059_372_q;
    wire [63:0] c_i64_36028797018963968_3059_371_q;
    wire [63:0] c_i64_3_3059_338_q;
    wire [63:0] c_i64_4095_3059_385_q;
    wire [63:0] c_i64_4503599627370495_3059_333_q;
    wire [63:0] c_i64_72056494526300160_3059_344_q;
    wire [63:0] c_i64_72057594037927935_3059_370_q;
    wire [63:0] c_i64_72057594037927936_3059_366_q;
    wire [63:0] c_i64_8_3059_378_q;
    wire [63:0] c_i64_9218868437227405312_3059_387_q;
    wire [63:0] c_i64_9223372036854775808_3059_386_q;
    wire [0:0] i_acl_10_i50_const_lambda_2_3059_110_s;
    reg [31:0] i_acl_10_i50_const_lambda_2_3059_110_q;
    wire [19:0] i_acl_10_i50_const_lambda_2_3059_110_vt_const_31_q;
    wire [31:0] i_acl_10_i50_const_lambda_2_3059_110_vt_join_q;
    wire [11:0] i_acl_10_i50_const_lambda_2_3059_110_vt_select_11_b;
    wire [0:0] i_acl_10_i_i_const_lambda_2_3059_221_s;
    reg [31:0] i_acl_10_i_i_const_lambda_2_3059_221_q;
    wire [29:0] i_acl_10_i_i_const_lambda_2_3059_221_vt_const_31_q;
    wire [31:0] i_acl_10_i_i_const_lambda_2_3059_221_vt_join_q;
    wire [1:0] i_acl_10_i_i_const_lambda_2_3059_221_vt_select_1_b;
    wire [0:0] i_acl_11_i51_const_lambda_2_3059_111_s;
    reg [31:0] i_acl_11_i51_const_lambda_2_3059_111_q;
    wire [0:0] i_acl_11_i_i_const_lambda_2_3059_222_qi;
    reg [0:0] i_acl_11_i_i_const_lambda_2_3059_222_q;
    wire [0:0] i_acl_12_demorgan_i_i_const_lambda_2_3059_248_q;
    wire [0:0] i_acl_12_i55_const_lambda_2_3059_117_s;
    reg [63:0] i_acl_12_i55_const_lambda_2_3059_117_q;
    wire [62:0] i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q;
    wire [63:0] i_acl_12_i55_const_lambda_2_3059_117_vt_join_q;
    wire [0:0] i_acl_12_i55_const_lambda_2_3059_117_vt_select_0_b;
    wire [0:0] i_acl_13_i56_const_lambda_2_3059_127_s;
    reg [63:0] i_acl_13_i56_const_lambda_2_3059_127_q;
    wire [63:0] i_acl_13_i56_const_lambda_2_3059_127_vt_join_q;
    wire [0:0] i_acl_13_i56_const_lambda_2_3059_127_vt_select_0_b;
    wire [0:0] i_acl_13_op_i_i_const_lambda_2_3059_257_s;
    reg [31:0] i_acl_13_op_i_i_const_lambda_2_3059_257_q;
    wire [31:0] i_acl_13_op_i_i_const_lambda_2_3059_257_vt_join_q;
    wire [11:0] i_acl_13_op_i_i_const_lambda_2_3059_257_vt_select_11_b;
    wire [0:0] i_acl_14_i57_const_lambda_2_3059_137_s;
    reg [63:0] i_acl_14_i57_const_lambda_2_3059_137_q;
    wire [63:0] i_acl_14_i57_const_lambda_2_3059_137_vt_join_q;
    wire [0:0] i_acl_14_i57_const_lambda_2_3059_137_vt_select_0_b;
    wire [0:0] i_acl_14_i_i_const_lambda_2_3059_250_q;
    wire [0:0] i_acl_15_i63_const_lambda_2_3059_147_s;
    reg [63:0] i_acl_15_i63_const_lambda_2_3059_147_q;
    wire [63:0] i_acl_15_i63_const_lambda_2_3059_147_vt_join_q;
    wire [0:0] i_acl_15_i63_const_lambda_2_3059_147_vt_select_0_b;
    wire [0:0] i_acl_16_i69_const_lambda_2_3059_163_q;
    wire [0:0] i_acl_16_i_i_const_lambda_2_3059_252_s;
    reg [63:0] i_acl_16_i_i_const_lambda_2_3059_252_q;
    wire [55:0] i_acl_16_i_i_const_lambda_2_3059_252_vt_const_55_q;
    wire [63:0] i_acl_16_i_i_const_lambda_2_3059_252_vt_join_q;
    wire [7:0] i_acl_16_i_i_const_lambda_2_3059_252_vt_select_63_b;
    wire [63:0] i_acl_17_i_i_const_lambda_2_3059_253_q;
    wire [4:0] i_acl_17_i_i_const_lambda_2_3059_253_vt_const_63_q;
    wire [63:0] i_acl_17_i_i_const_lambda_2_3059_253_vt_join_q;
    wire [58:0] i_acl_17_i_i_const_lambda_2_3059_253_vt_select_58_b;
    wire [0:0] i_acl_19_i72_const_lambda_2_3059_166_q;
    wire [0:0] i_acl_20_i73_const_lambda_2_3059_167_q;
    wire [0:0] i_acl_2_demorgan_i_const_lambda_2_3059_76_q;
    wire [0:0] i_acl_56_i_i_const_lambda_2_3059_270_s;
    reg [63:0] i_acl_56_i_i_const_lambda_2_3059_270_q;
    wire [2:0] i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q;
    wire [59:0] i_acl_56_i_i_const_lambda_2_3059_270_vt_const_63_q;
    wire [63:0] i_acl_56_i_i_const_lambda_2_3059_270_vt_join_q;
    wire [0:0] i_acl_56_i_i_const_lambda_2_3059_270_vt_select_3_b;
    wire [0:0] i_acl_58_i_i_const_lambda_2_3059_274_s;
    reg [63:0] i_acl_58_i_i_const_lambda_2_3059_274_q;
    wire [63:0] i_acl_58_i_i_const_lambda_2_3059_274_vt_join_q;
    wire [0:0] i_acl_58_i_i_const_lambda_2_3059_274_vt_select_3_b;
    wire [0:0] i_acl_5_i_i_const_lambda_2_3059_209_s;
    reg [31:0] i_acl_5_i_i_const_lambda_2_3059_209_q;
    wire [26:0] i_acl_5_i_i_const_lambda_2_3059_209_vt_const_31_q;
    wire [31:0] i_acl_5_i_i_const_lambda_2_3059_209_vt_join_q;
    wire [0:0] i_acl_60_i_i_const_lambda_2_3059_288_q;
    wire [0:0] i_acl_61_i_i_const_lambda_2_3059_289_s;
    reg [15:0] i_acl_61_i_i_const_lambda_2_3059_289_q;
    wire [3:0] i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q;
    wire [15:0] i_acl_61_i_i_const_lambda_2_3059_289_vt_join_q;
    wire [11:0] i_acl_61_i_i_const_lambda_2_3059_289_vt_select_11_b;
    wire [0:0] i_acl_62_i_i_const_lambda_2_3059_290_q;
    wire [0:0] i_acl_63_i_i_const_lambda_2_3059_291_s;
    reg [15:0] i_acl_63_i_i_const_lambda_2_3059_291_q;
    wire [15:0] i_acl_63_i_i_const_lambda_2_3059_291_vt_join_q;
    wire [11:0] i_acl_63_i_i_const_lambda_2_3059_291_vt_select_11_b;
    wire [1:0] i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q;
    wire [6:0] i_acl_64_i_i_const_lambda_2_3059_295_vt_const_63_q;
    wire [63:0] i_acl_64_i_i_const_lambda_2_3059_295_vt_join_q;
    wire [54:0] i_acl_64_i_i_const_lambda_2_3059_295_vt_select_56_b;
    wire [16:0] i_acl_65_i_i_const_lambda_2_3059_298_a;
    wire [16:0] i_acl_65_i_i_const_lambda_2_3059_298_b;
    logic [16:0] i_acl_65_i_i_const_lambda_2_3059_298_o;
    wire [16:0] i_acl_65_i_i_const_lambda_2_3059_298_q;
    wire [15:0] i_acl_65_i_i_const_lambda_2_3059_298_vt_join_q;
    wire [12:0] i_acl_65_i_i_const_lambda_2_3059_298_vt_select_12_b;
    wire [0:0] i_acl_6_i_const_lambda_2_3059_79_s;
    reg [31:0] i_acl_6_i_const_lambda_2_3059_79_q;
    wire [63:0] i_acl_6_i_i_const_lambda_2_3059_213_q;
    wire [63:0] i_acl_6_i_i_const_lambda_2_3059_213_vt_join_q;
    wire [62:0] i_acl_6_i_i_const_lambda_2_3059_213_vt_select_62_b;
    wire [0:0] i_acl_7_i_const_lambda_2_3059_91_s;
    reg [31:0] i_acl_7_i_const_lambda_2_3059_91_q;
    wire [31:0] i_acl_7_i_const_lambda_2_3059_91_vt_join_q;
    wire [0:0] i_acl_7_i_i_const_lambda_2_3059_216_s;
    reg [31:0] i_acl_7_i_i_const_lambda_2_3059_216_q;
    wire [31:0] i_acl_7_i_i_const_lambda_2_3059_216_vt_join_q;
    wire [1:0] i_acl_7_i_i_const_lambda_2_3059_216_vt_select_1_b;
    wire [0:0] i_acl_8_i48_const_lambda_2_3059_103_s;
    reg [63:0] i_acl_8_i48_const_lambda_2_3059_103_q;
    wire [63:0] i_acl_8_i48_const_lambda_2_3059_103_vt_join_q;
    wire [0:0] i_acl_8_i48_const_lambda_2_3059_103_vt_select_0_b;
    wire [0:0] i_acl_8_i_i_const_lambda_2_3059_219_s;
    reg [63:0] i_acl_8_i_i_const_lambda_2_3059_219_q;
    wire [0:0] i_acl_9_i49_const_lambda_2_3059_109_s;
    reg [63:0] i_acl_9_i49_const_lambda_2_3059_109_q;
    wire [63:0] i_acl_9_i49_const_lambda_2_3059_109_vt_join_q;
    wire [60:0] i_acl_9_i49_const_lambda_2_3059_109_vt_select_63_b;
    wire [0:0] i_acl_9_i_i_const_lambda_2_3059_220_s;
    reg [31:0] i_acl_9_i_i_const_lambda_2_3059_220_q;
    wire [31:0] i_acl_optimized_clz_27_call_i_i39_const_lambda_2_3059_75_dataa;
    wire [31:0] i_acl_optimized_clz_27_call_i_i39_const_lambda_2_3059_75_result;
    wire [31:0] i_acl_optimized_clz_27_call_i_i_i_const_lambda_2_3059_207_dataa;
    wire [31:0] i_acl_optimized_clz_27_call_i_i_i_const_lambda_2_3059_207_result;
    wire [32:0] i_add55_i_const_lambda_2_3059_71_a;
    wire [32:0] i_add55_i_const_lambda_2_3059_71_b;
    logic [32:0] i_add55_i_const_lambda_2_3059_71_o;
    wire [32:0] i_add55_i_const_lambda_2_3059_71_q;
    wire [15:0] i_add70_i_i_const_lambda_2_3059_297_q;
    wire [14:0] i_add70_i_i_const_lambda_2_3059_297_vt_const_15_q;
    wire [15:0] i_add70_i_i_const_lambda_2_3059_297_vt_join_q;
    wire [0:0] i_add70_i_i_const_lambda_2_3059_297_vt_select_0_b;
    wire [32:0] i_add_i12_i_const_lambda_2_3059_241_a;
    wire [32:0] i_add_i12_i_const_lambda_2_3059_241_b;
    logic [32:0] i_add_i12_i_const_lambda_2_3059_241_o;
    wire [32:0] i_add_i12_i_const_lambda_2_3059_241_q;
    wire [18:0] i_add_i12_i_const_lambda_2_3059_241_vt_const_31_q;
    wire [31:0] i_add_i12_i_const_lambda_2_3059_241_vt_join_q;
    wire [12:0] i_add_i12_i_const_lambda_2_3059_241_vt_select_12_b;
    wire [63:0] i_add_i15_i_const_lambda_2_3059_276_vt_join_q;
    wire [53:0] i_add_i15_i_const_lambda_2_3059_276_vt_select_56_b;
    wire [64:0] i_add_i15_i_i_i_i327_const_lambda_2_3059_21_a;
    wire [64:0] i_add_i15_i_i_i_i327_const_lambda_2_3059_21_b;
    logic [64:0] i_add_i15_i_i_i_i327_const_lambda_2_3059_21_o;
    wire [64:0] i_add_i15_i_i_i_i327_const_lambda_2_3059_21_q;
    wire [64:0] i_add_i15_i_i_i_i_const_lambda_2_3059_11_a;
    wire [64:0] i_add_i15_i_i_i_i_const_lambda_2_3059_11_b;
    logic [64:0] i_add_i15_i_i_i_i_const_lambda_2_3059_11_o;
    wire [64:0] i_add_i15_i_i_i_i_const_lambda_2_3059_11_q;
    wire [64:0] i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_a;
    wire [64:0] i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_b;
    logic [64:0] i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_o;
    wire [64:0] i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_q;
    wire [32:0] i_add_i52_const_lambda_2_3059_112_a;
    wire [32:0] i_add_i52_const_lambda_2_3059_112_b;
    logic [32:0] i_add_i52_const_lambda_2_3059_112_o;
    wire [32:0] i_add_i52_const_lambda_2_3059_112_q;
    wire [32:0] i_add_i_i44_const_lambda_2_3059_92_a;
    wire [32:0] i_add_i_i44_const_lambda_2_3059_92_b;
    logic [32:0] i_add_i_i44_const_lambda_2_3059_92_o;
    wire [32:0] i_add_i_i44_const_lambda_2_3059_92_q;
    wire [32:0] i_add_i_i_i_const_lambda_2_3059_210_a;
    wire [32:0] i_add_i_i_i_const_lambda_2_3059_210_b;
    logic [32:0] i_add_i_i_i_const_lambda_2_3059_210_o;
    wire [32:0] i_add_i_i_i_const_lambda_2_3059_210_q;
    wire [63:0] i_and101_i_const_lambda_2_3059_133_q;
    wire [63:0] i_and101_i_const_lambda_2_3059_133_vt_join_q;
    wire [3:0] i_and101_i_const_lambda_2_3059_133_vt_select_3_b;
    wire [63:0] i_and10_i_i_const_lambda_2_3059_177_q;
    wire [55:0] i_and10_i_i_const_lambda_2_3059_177_vt_const_55_q;
    wire [63:0] i_and10_i_i_const_lambda_2_3059_177_vt_join_q;
    wire [0:0] i_and10_i_i_const_lambda_2_3059_177_vt_select_56_b;
    wire [31:0] i_and111_i58_const_lambda_2_3059_140_vt_join_q;
    wire [0:0] i_and111_i58_const_lambda_2_3059_140_vt_select_1_b;
    wire [63:0] i_and114_i60_const_lambda_2_3059_143_q;
    wire [61:0] i_and114_i60_const_lambda_2_3059_143_vt_const_63_q;
    wire [63:0] i_and114_i60_const_lambda_2_3059_143_vt_join_q;
    wire [1:0] i_and114_i60_const_lambda_2_3059_143_vt_select_1_b;
    wire [30:0] i_and124_i_const_lambda_2_3059_150_vt_const_31_q;
    wire [31:0] i_and124_i_const_lambda_2_3059_150_vt_join_q;
    wire [0:0] i_and124_i_const_lambda_2_3059_150_vt_select_0_b;
    wire [63:0] i_and127_i_const_lambda_2_3059_153_q;
    wire [63:0] i_and127_i_const_lambda_2_3059_153_vt_join_q;
    wire [0:0] i_and127_i_const_lambda_2_3059_153_vt_select_0_b;
    wire [10:0] i_and13_i_i_const_lambda_2_3059_180_vt_const_10_q;
    wire [31:0] i_and13_i_i_const_lambda_2_3059_180_vt_join_q;
    wire [0:0] i_and13_i_i_const_lambda_2_3059_180_vt_select_11_b;
    wire [11:0] i_and141_i_const_lambda_2_3059_172_vt_const_11_q;
    wire [50:0] i_and141_i_const_lambda_2_3059_172_vt_const_63_q;
    wire [63:0] i_and141_i_const_lambda_2_3059_172_vt_join_q;
    wire [0:0] i_and141_i_const_lambda_2_3059_172_vt_select_12_b;
    wire [20:0] i_and15_i_i_const_lambda_2_3059_183_vt_const_31_q;
    wire [31:0] i_and15_i_i_const_lambda_2_3059_183_vt_join_q;
    wire [10:0] i_and15_i_i_const_lambda_2_3059_183_vt_select_10_b;
    wire [25:0] i_and18_i_i_const_lambda_2_3059_191_vt_const_31_q;
    wire [31:0] i_and18_i_i_const_lambda_2_3059_191_vt_join_q;
    wire [5:0] i_and18_i_i_const_lambda_2_3059_191_vt_select_5_b;
    wire [51:0] i_and1_i_i_const_lambda_2_3059_308_vt_const_51_q;
    wire [63:0] i_and1_i_i_const_lambda_2_3059_308_vt_join_q;
    wire [63:0] i_and1_i_i_const_lambda_2_3059_308_vt_select_63_in;
    wire [11:0] i_and1_i_i_const_lambda_2_3059_308_vt_select_63_b;
    wire [63:0] i_and26_i_i_const_lambda_2_3059_212_q;
    wire [63:0] i_and26_i_i_const_lambda_2_3059_212_vt_join_q;
    wire [0:0] i_and26_i_i_const_lambda_2_3059_212_vt_select_0_b;
    wire [63:0] i_and2_i2_i_const_lambda_2_3059_35_q;
    wire [63:0] i_and2_i2_i_const_lambda_2_3059_35_vt_join_q;
    wire [51:0] i_and2_i2_i_const_lambda_2_3059_35_vt_select_51_b;
    wire [23:0] i_and2_i_i31_const_lambda_2_3059_63_vt_const_23_q;
    wire [63:0] i_and2_i_i31_const_lambda_2_3059_63_vt_join_q;
    wire [15:0] i_and2_i_i31_const_lambda_2_3059_63_vt_select_39_b;
    wire [63:0] i_and2_i_i_i_const_lambda_2_3059_198_q;
    wire [63:0] i_and2_i_i_i_const_lambda_2_3059_198_vt_join_q;
    wire [15:0] i_and2_i_i_i_const_lambda_2_3059_198_vt_select_39_b;
    wire [0:0] i_and2_or7_i_i_const_lambda_2_3059_45_s;
    reg [63:0] i_and2_or7_i_i_const_lambda_2_3059_45_q;
    wire [63:0] i_and2_or7_i_i_const_lambda_2_3059_45_vt_join_q;
    wire [52:0] i_and2_or7_i_i_const_lambda_2_3059_45_vt_select_52_b;
    wire [7:0] i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q;
    wire [63:0] i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q;
    wire [63:0] i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_select_55_in;
    wire [52:0] i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_select_55_b;
    wire [31:0] i_and30_i_const_lambda_2_3059_94_vt_join_q;
    wire [1:0] i_and30_i_const_lambda_2_3059_94_vt_select_5_b;
    wire [27:0] i_and31_i_const_lambda_2_3059_97_vt_const_31_q;
    wire [31:0] i_and31_i_const_lambda_2_3059_97_vt_join_q;
    wire [1:0] i_and31_i_const_lambda_2_3059_97_vt_select_3_b;
    wire [60:0] i_and33_i_i_const_lambda_2_3059_266_vt_const_63_q;
    wire [63:0] i_and33_i_i_const_lambda_2_3059_266_vt_join_q;
    wire [2:0] i_and33_i_i_const_lambda_2_3059_266_vt_select_2_b;
    wire [31:0] i_and34_i_const_lambda_2_3059_100_vt_join_q;
    wire [1:0] i_and34_i_const_lambda_2_3059_100_vt_select_1_b;
    wire [24:0] i_and37_i_i_const_lambda_2_3059_223_vt_const_31_q;
    wire [5:0] i_and37_i_i_const_lambda_2_3059_223_vt_const_5_q;
    wire [31:0] i_and37_i_i_const_lambda_2_3059_223_vt_join_q;
    wire [0:0] i_and37_i_i_const_lambda_2_3059_223_vt_select_6_b;
    wire [31:0] i_and3_i6_i_const_lambda_2_3059_176_vt_join_q;
    wire [11:0] i_and3_i6_i_const_lambda_2_3059_176_vt_select_11_b;
    wire [63:0] i_and3_i_i_const_lambda_2_3059_36_vt_join_q;
    wire [63:0] i_and3_i_i_const_lambda_2_3059_36_vt_select_11_in;
    wire [11:0] i_and3_i_i_const_lambda_2_3059_36_vt_select_11_b;
    wire [63:0] i_and44_i_i_const_lambda_2_3059_275_vt_join_q;
    wire [52:0] i_and44_i_i_const_lambda_2_3059_275_vt_select_55_b;
    wire [63:0] i_and45_i_i_const_lambda_2_3059_229_q;
    wire [63:0] i_and45_i_i_const_lambda_2_3059_229_vt_join_q;
    wire [55:0] i_and45_i_i_const_lambda_2_3059_229_vt_select_55_b;
    wire [63:0] i_and46_i16_i_const_lambda_2_3059_277_vt_join_q;
    wire [0:0] i_and46_i16_i_const_lambda_2_3059_277_vt_select_56_b;
    wire [31:0] i_and46_i_i_const_lambda_2_3059_230_vt_join_q;
    wire [1:0] i_and46_i_i_const_lambda_2_3059_230_vt_select_5_b;
    wire [63:0] i_and47_i_i_const_lambda_2_3059_233_q;
    wire [63:0] i_and47_i_i_const_lambda_2_3059_233_vt_join_q;
    wire [55:0] i_and47_i_i_const_lambda_2_3059_233_vt_select_55_b;
    wire [31:0] i_and48_i_i_const_lambda_2_3059_234_vt_join_q;
    wire [1:0] i_and48_i_i_const_lambda_2_3059_234_vt_select_3_b;
    wire [63:0] i_and4_i_i_const_lambda_2_3059_311_vt_join_q;
    wire [51:0] i_and4_i_i_const_lambda_2_3059_311_vt_select_51_b;
    wire [63:0] i_and51_i_i_const_lambda_2_3059_237_q;
    wire [63:0] i_and51_i_i_const_lambda_2_3059_237_vt_join_q;
    wire [55:0] i_and51_i_i_const_lambda_2_3059_237_vt_select_55_b;
    wire [54:0] i_and52_i17_i_const_lambda_2_3059_284_vt_const_54_q;
    wire [63:0] i_and52_i17_i_const_lambda_2_3059_284_vt_join_q;
    wire [1:0] i_and52_i17_i_const_lambda_2_3059_284_vt_select_56_b;
    wire [31:0] i_and52_i_i_const_lambda_2_3059_238_vt_join_q;
    wire [1:0] i_and52_i_i_const_lambda_2_3059_238_vt_select_1_b;
    wire [63:0] i_and56_i_i_const_lambda_2_3059_242_vt_join_q;
    wire [0:0] i_and56_i_i_const_lambda_2_3059_242_vt_select_55_b;
    wire [63:0] i_and5_i_i_const_lambda_2_3059_312_vt_join_q;
    wire [0:0] i_and5_i_i_const_lambda_2_3059_312_vt_select_11_b;
    wire [31:0] i_and63_i_const_lambda_2_3059_83_vt_join_q;
    wire [0:0] i_and63_i_const_lambda_2_3059_83_vt_select_5_b;
    wire [63:0] i_and65_i_const_lambda_2_3059_87_vt_join_q;
    wire [28:0] i_and65_i_const_lambda_2_3059_87_vt_select_31_b;
    wire [0:0] i_and67_i_i_const_lambda_2_3059_251_s;
    reg [63:0] i_and67_i_i_const_lambda_2_3059_251_q;
    wire [63:0] i_and67_i_i_const_lambda_2_3059_251_vt_join_q;
    wire [7:0] i_and67_i_i_const_lambda_2_3059_251_vt_select_63_b;
    wire [31:0] i_and6_i_const_lambda_2_3059_52_vt_join_q;
    wire [0:0] i_and6_i_const_lambda_2_3059_52_vt_select_11_b;
    wire [31:0] i_and73_i_const_lambda_2_3059_106_vt_join_q;
    wire [0:0] i_and73_i_const_lambda_2_3059_106_vt_select_4_b;
    wire [47:0] i_and76_i_const_lambda_2_3059_113_vt_const_63_q;
    wire [63:0] i_and76_i_const_lambda_2_3059_113_vt_join_q;
    wire [15:0] i_and76_i_const_lambda_2_3059_113_vt_select_15_b;
    wire [31:0] i_and7_i_i_const_lambda_2_3059_186_vt_join_q;
    wire [4:0] i_and7_i_i_const_lambda_2_3059_186_vt_select_10_b;
    wire [0:0] i_and80_i_i_const_lambda_2_3059_259_s;
    reg [31:0] i_and80_i_i_const_lambda_2_3059_259_q;
    wire [31:0] i_and80_i_i_const_lambda_2_3059_259_vt_join_q;
    wire [11:0] i_and80_i_i_const_lambda_2_3059_259_vt_select_11_b;
    wire [31:0] i_and85_i_const_lambda_2_3059_120_vt_join_q;
    wire [0:0] i_and85_i_const_lambda_2_3059_120_vt_select_3_b;
    wire [63:0] i_and88_i_const_lambda_2_3059_123_vt_join_q;
    wire [7:0] i_and88_i_const_lambda_2_3059_123_vt_select_7_b;
    wire [28:0] i_and98_i_const_lambda_2_3059_130_vt_const_31_q;
    wire [31:0] i_and98_i_const_lambda_2_3059_130_vt_join_q;
    wire [0:0] i_and98_i_const_lambda_2_3059_130_vt_select_2_b;
    wire [39:0] i_and_i_i29_const_lambda_2_3059_60_vt_const_39_q;
    wire [63:0] i_and_i_i29_const_lambda_2_3059_60_vt_join_q;
    wire [15:0] i_and_i_i29_const_lambda_2_3059_60_vt_select_55_b;
    wire [63:0] i_and_i_i_i_const_lambda_2_3059_195_q;
    wire [63:0] i_and_i_i_i_const_lambda_2_3059_195_vt_join_q;
    wire [15:0] i_and_i_i_i_const_lambda_2_3059_195_vt_select_55_b;
    wire [0:0] i_brmerge7_i_i_const_lambda_2_3059_301_q;
    wire [0:0] i_brmerge_i_i_const_lambda_2_3059_292_qi;
    reg [0:0] i_brmerge_i_i_const_lambda_2_3059_292_q;
    wire [0:0] i_cmp12_i_const_lambda_2_3059_57_qi;
    reg [0:0] i_cmp12_i_const_lambda_2_3059_57_q;
    wire [0:0] i_cmp16_i_i_const_lambda_2_3059_184_q;
    wire [0:0] i_cmp28_i_i_const_lambda_2_3059_214_q;
    wire [0:0] i_cmp30_i_i_const_lambda_2_3059_264_qi;
    reg [0:0] i_cmp30_i_i_const_lambda_2_3059_264_q;
    wire [0:0] i_cmp3_i_i32_const_lambda_2_3059_64_q;
    wire [0:0] i_cmp3_i_i_i_const_lambda_2_3059_199_qi;
    reg [0:0] i_cmp3_i_i_i_const_lambda_2_3059_199_q;
    wire [33:0] i_cmp41_i_i_const_lambda_2_3059_227_a;
    wire [33:0] i_cmp41_i_i_const_lambda_2_3059_227_b;
    logic [33:0] i_cmp41_i_i_const_lambda_2_3059_227_o;
    wire [0:0] i_cmp41_i_i_const_lambda_2_3059_227_c;
    wire [33:0] i_cmp49_i_const_lambda_2_3059_66_a;
    wire [33:0] i_cmp49_i_const_lambda_2_3059_66_b;
    logic [33:0] i_cmp49_i_const_lambda_2_3059_66_o;
    wire [0:0] i_cmp49_i_const_lambda_2_3059_66_c;
    wire [0:0] i_cmp53_i_i_const_lambda_2_3059_285_q;
    wire [0:0] i_cmp53_not_i_i_const_lambda_2_3059_287_q;
    wire [0:0] i_cmp57_i_i_const_lambda_2_3059_282_q;
    wire [0:0] i_cmp59_i_i_const_lambda_2_3059_246_qi;
    reg [0:0] i_cmp59_i_i_const_lambda_2_3059_246_q;
    wire [0:0] i_cmp5_i_i_const_lambda_2_3059_43_q;
    wire [0:0] i_cmp77_not_i_i_const_lambda_2_3059_299_q;
    wire [0:0] i_cmp7_i_const_lambda_2_3059_53_q;
    wire [0:0] i_cmp8_i513_not_const_lambda_2_3059_30_q;
    wire [0:0] i_cmp9_i_const_lambda_2_3059_55_qi;
    reg [0:0] i_cmp9_i_const_lambda_2_3059_55_q;
    wire [0:0] i_cmp_i3_i_const_lambda_2_3059_38_q;
    wire [0:0] i_cmp_i7_i_const_lambda_2_3059_187_q;
    wire [0:0] i_cmp_i_i30_const_lambda_2_3059_61_q;
    wire [0:0] i_cmp_i_i_i75_const_lambda_2_3059_196_qi;
    reg [0:0] i_cmp_i_i_i75_const_lambda_2_3059_196_q;
    wire [65:0] i_cmp_i_not_const_lambda_2_3059_27_a;
    wire [65:0] i_cmp_i_not_const_lambda_2_3059_27_b;
    logic [65:0] i_cmp_i_not_const_lambda_2_3059_27_o;
    wire [0:0] i_cmp_i_not_const_lambda_2_3059_27_c;
    wire [63:0] i_cond103_i_const_lambda_2_3059_136_vt_join_q;
    wire [0:0] i_cond103_i_const_lambda_2_3059_136_vt_select_0_b;
    wire [63:0] i_cond116_i62_const_lambda_2_3059_146_vt_join_q;
    wire [0:0] i_cond116_i62_const_lambda_2_3059_146_vt_select_0_b;
    wire [0:0] i_cond130_i_const_lambda_2_3059_154_s;
    reg [63:0] i_cond130_i_const_lambda_2_3059_154_q;
    wire [63:0] i_cond130_i_const_lambda_2_3059_154_vt_join_q;
    wire [0:0] i_cond130_i_const_lambda_2_3059_154_vt_select_0_b;
    wire [0:0] i_cond19_i_i43_const_lambda_2_3059_86_s;
    reg [31:0] i_cond19_i_i43_const_lambda_2_3059_86_q;
    wire [27:0] i_cond19_i_i43_const_lambda_2_3059_86_vt_const_31_q;
    wire [31:0] i_cond19_i_i43_const_lambda_2_3059_86_vt_join_q;
    wire [0:0] i_cond19_i_i_i_const_lambda_2_3059_208_s;
    reg [31:0] i_cond19_i_i_i_const_lambda_2_3059_208_q;
    wire [31:0] i_cond19_i_i_i_const_lambda_2_3059_208_vt_join_q;
    wire [63:0] i_cond67_i_const_lambda_2_3059_90_vt_join_q;
    wire [0:0] i_cond67_i_const_lambda_2_3059_90_vt_select_0_b;
    wire [63:0] i_cond78_i_const_lambda_2_3059_116_vt_join_q;
    wire [0:0] i_cond78_i_const_lambda_2_3059_116_vt_select_0_b;
    wire [63:0] i_cond90_i_const_lambda_2_3059_126_vt_join_q;
    wire [0:0] i_cond90_i_const_lambda_2_3059_126_vt_select_0_b;
    wire [0:0] i_cond_i8_i_const_lambda_2_3059_189_s;
    reg [31:0] i_cond_i8_i_const_lambda_2_3059_189_q;
    wire [31:0] i_cond_i8_i_const_lambda_2_3059_189_vt_join_q;
    wire [5:0] i_cond_i8_i_const_lambda_2_3059_189_vt_select_5_b;
    wire [0:0] i_cond_i_i35_const_lambda_2_3059_69_s;
    reg [63:0] i_cond_i_i35_const_lambda_2_3059_69_q;
    wire [63:0] i_cond_i_i35_const_lambda_2_3059_69_vt_join_q;
    wire [55:0] i_cond_i_i35_const_lambda_2_3059_69_vt_select_55_b;
    wire [15:0] i_conv50_i_i_const_lambda_2_3059_281_vt_join_q;
    wire [11:0] i_conv50_i_i_const_lambda_2_3059_281_vt_select_11_b;
    wire [63:0] i_conv82_i_i_const_lambda_2_3059_261_vt_join_q;
    wire [12:0] i_conv82_i_i_const_lambda_2_3059_261_vt_select_12_b;
    wire [0:0] i_conv83_i_i_const_lambda_2_3059_304_s;
    reg [63:0] i_conv83_i_i_const_lambda_2_3059_304_q;
    wire [63:0] i_conv83_i_i_const_lambda_2_3059_304_vt_join_q;
    wire [12:0] i_conv83_i_i_const_lambda_2_3059_304_vt_select_12_b;
    wire [7:0] i_conv_i14_i_const_lambda_2_3059_263_vt_join_q;
    wire [3:0] i_conv_i14_i_const_lambda_2_3059_263_vt_select_3_b;
    wire [31:0] i_conv_i27_const_lambda_2_3059_51_vt_join_q;
    wire [11:0] i_conv_i27_const_lambda_2_3059_51_vt_select_11_b;
    wire [31:0] i_conv_i_i38_const_lambda_2_3059_74_vt_join_q;
    wire [26:0] i_conv_i_i38_const_lambda_2_3059_74_vt_select_26_b;
    wire [31:0] i_conv_i_i_i_const_lambda_2_3059_206_vt_join_q;
    wire [26:0] i_conv_i_i_i_const_lambda_2_3059_206_vt_select_26_b;
    wire [0:0] i_exponent_0_i_i_const_lambda_2_3059_315_s;
    reg [63:0] i_exponent_0_i_i_const_lambda_2_3059_315_q;
    wire [63:0] i_exponent_0_i_i_const_lambda_2_3059_315_vt_join_q;
    wire [10:0] i_exponent_0_i_i_const_lambda_2_3059_315_vt_select_62_b;
    wire [0:0] i_exponent_0_op_i_i_const_lambda_2_3059_258_s;
    reg [31:0] i_exponent_0_op_i_i_const_lambda_2_3059_258_q;
    wire [31:0] i_exponent_0_op_i_i_const_lambda_2_3059_258_vt_join_q;
    wire [11:0] i_exponent_0_op_i_i_const_lambda_2_3059_258_vt_select_11_b;
    wire [0:0] i_i10_i_const_lambda_2_3059_194_s;
    reg [31:0] i_i10_i_const_lambda_2_3059_194_q;
    wire [31:0] i_i10_i_const_lambda_2_3059_194_vt_join_q;
    wire [5:0] i_i10_i_const_lambda_2_3059_194_vt_select_5_b;
    wire [0:0] i_i36_const_lambda_2_3059_72_s;
    reg [63:0] i_i36_const_lambda_2_3059_72_q;
    wire [63:0] i_i36_const_lambda_2_3059_72_vt_join_q;
    wire [55:0] i_i36_const_lambda_2_3059_72_vt_select_55_b;
    wire [0:0] i_i_i_const_lambda_2_3059_41_s;
    reg [63:0] i_i_i_const_lambda_2_3059_41_q;
    wire [63:0] i_i_i_const_lambda_2_3059_41_vt_join_q;
    wire [11:0] i_i_i_const_lambda_2_3059_41_vt_select_11_b;
    wire [0:0] i_leading_zeros_1_i_i_const_lambda_2_3059_226_s;
    reg [31:0] i_leading_zeros_1_i_i_const_lambda_2_3059_226_q;
    wire [0:0] i_leading_zeros_2_i_i_const_lambda_2_3059_228_s;
    reg [31:0] i_leading_zeros_2_i_i_const_lambda_2_3059_228_q;
    wire [31:0] i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_join_q;
    wire [5:0] i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_select_5_b;
    wire [22:0] i_llid_masked_const_lambda_2_3059_2gr_vt_const_31_q;
    wire [31:0] i_llid_masked_const_lambda_2_3059_2gr_vt_join_q;
    wire [8:0] i_llid_masked_const_lambda_2_3059_2gr_vt_select_8_b;
    wire [63:0] i_llvm_fpga_sync_buffer_i64_arg_num_rows_sync_buffer3_const_lambda_2_3059_29_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024_arg_accessor_partial_sync_buffer_const_lambda_2_3059_12_out_buffer_out;
    wire [63:0] i_llvm_fpga_sync_buffer_p1024_arg_accessor_x_sync_buffer_const_lambda_2_3059_22_out_buffer_out;
    wire [0:0] i_mantissa_3_i_i_const_lambda_2_3059_254_s;
    reg [63:0] i_mantissa_3_i_i_const_lambda_2_3059_254_q;
    wire [63:0] i_mantissa_3_i_i_const_lambda_2_3059_254_vt_join_q;
    wire [58:0] i_mantissa_3_i_i_const_lambda_2_3059_254_vt_select_58_b;
    wire [0:0] i_not_tobool57_i_i_const_lambda_2_3059_249_q;
    wire [63:0] i_or143_i_const_lambda_2_3059_174_q;
    wire [63:0] i_or143_i_const_lambda_2_3059_174_vt_join_q;
    wire [31:0] i_or143_i_const_lambda_2_3059_174_vt_select_31_b;
    wire [63:0] i_or15_i_i_const_lambda_2_3059_49_q;
    wire [63:0] i_or15_i_i_const_lambda_2_3059_49_vt_join_q;
    wire [12:0] i_or15_i_i_const_lambda_2_3059_49_vt_select_12_b;
    wire [63:0] i_or6_i_i_const_lambda_2_3059_317_q;
    wire [11:0] i_or7_i_i_const_lambda_2_3059_42_vt_const_63_q;
    wire [63:0] i_or7_i_i_const_lambda_2_3059_42_vt_join_q;
    wire [51:0] i_or7_i_i_const_lambda_2_3059_42_vt_select_51_b;
    wire [31:0] i_or81_i_i_const_lambda_2_3059_260_vt_join_q;
    wire [12:0] i_or81_i_i_const_lambda_2_3059_260_vt_select_12_b;
    wire [0:0] i_or_cond_i28_const_lambda_2_3059_59_q;
    wire [0:0] i_or_cond_i_i_const_lambda_2_3059_268_q;
    wire [0:0] i_or_cond_not_demorgan_i_i_const_lambda_2_3059_193_q;
    wire [63:0] i_or_i18_i_const_lambda_2_3059_305_q;
    wire [63:0] i_or_i18_i_const_lambda_2_3059_305_vt_join_q;
    wire [15:0] i_or_i18_i_const_lambda_2_3059_305_vt_select_15_b;
    wire [52:0] i_or_i4_i_const_lambda_2_3059_40_vt_const_63_q;
    wire [63:0] i_or_i4_i_const_lambda_2_3059_40_vt_join_q;
    wire [10:0] i_or_i4_i_const_lambda_2_3059_40_vt_select_10_b;
    wire [31:0] i_or_i9_i_const_lambda_2_3059_192_q;
    wire [31:0] i_or_i9_i_const_lambda_2_3059_192_vt_join_q;
    wire [5:0] i_or_i9_i_const_lambda_2_3059_192_vt_select_5_b;
    wire [63:0] i_or_i_i_const_lambda_2_3059_316_q;
    wire [63:0] i_or_i_i_const_lambda_2_3059_316_vt_join_q;
    wire [0:0] i_phitmp3_i_i_const_lambda_2_3059_217_qi;
    reg [0:0] i_phitmp3_i_i_const_lambda_2_3059_217_q;
    wire [63:0] i_reduction_0_i64_const_lambda_2_3059_157_q;
    wire [63:0] i_reduction_0_i64_const_lambda_2_3059_157_vt_join_q;
    wire [0:0] i_reduction_0_i64_const_lambda_2_3059_157_vt_select_0_b;
    wire [63:0] i_reduction_1_i65_const_lambda_2_3059_158_q;
    wire [63:0] i_reduction_1_i65_const_lambda_2_3059_158_vt_join_q;
    wire [0:0] i_reduction_1_i65_const_lambda_2_3059_158_vt_select_0_b;
    wire [63:0] i_reduction_2_i66_const_lambda_2_3059_159_q;
    wire [63:0] i_reduction_2_i66_const_lambda_2_3059_159_vt_join_q;
    wire [0:0] i_reduction_2_i66_const_lambda_2_3059_159_vt_select_0_b;
    wire [63:0] i_reduction_3_i67_const_lambda_2_3059_160_q;
    wire [63:0] i_reduction_3_i67_const_lambda_2_3059_160_vt_join_q;
    wire [0:0] i_reduction_3_i67_const_lambda_2_3059_160_vt_select_0_b;
    wire [63:0] i_reduction_4_i68_const_lambda_2_3059_161_q;
    wire [63:0] i_reduction_5_i_const_lambda_2_3059_162_q;
    wire [0:0] i_result_1_i_i_const_lambda_2_3059_302_s;
    reg [63:0] i_result_1_i_i_const_lambda_2_3059_302_q;
    wire [63:0] i_result_1_i_i_const_lambda_2_3059_302_vt_join_q;
    wire [54:0] i_result_1_i_i_const_lambda_2_3059_302_vt_select_56_b;
    wire [63:0] i_sh_prom109_i_const_lambda_2_3059_138_vt_join_q;
    wire [0:0] i_sh_prom109_i_const_lambda_2_3059_138_vt_select_2_b;
    wire [63:0] i_sh_prom122_i_const_lambda_2_3059_148_vt_join_q;
    wire [0:0] i_sh_prom122_i_const_lambda_2_3059_148_vt_select_1_b;
    wire [63:0] i_sh_prom135_i_const_lambda_2_3059_155_vt_join_q;
    wire [0:0] i_sh_prom135_i_const_lambda_2_3059_155_vt_select_0_b;
    wire [63:0] i_sh_prom32_i_const_lambda_2_3059_98_vt_join_q;
    wire [1:0] i_sh_prom32_i_const_lambda_2_3059_98_vt_select_3_b;
    wire [63:0] i_sh_prom35_i_const_lambda_2_3059_101_vt_join_q;
    wire [1:0] i_sh_prom35_i_const_lambda_2_3059_101_vt_select_1_b;
    wire [63:0] i_sh_prom49_i_i_const_lambda_2_3059_235_vt_join_q;
    wire [1:0] i_sh_prom49_i_i_const_lambda_2_3059_235_vt_select_3_b;
    wire [63:0] i_sh_prom53_i_i_const_lambda_2_3059_239_vt_join_q;
    wire [1:0] i_sh_prom53_i_i_const_lambda_2_3059_239_vt_select_1_b;
    wire [57:0] i_sh_prom72_i_const_lambda_2_3059_104_vt_const_63_q;
    wire [63:0] i_sh_prom72_i_const_lambda_2_3059_104_vt_join_q;
    wire [0:0] i_sh_prom72_i_const_lambda_2_3059_104_vt_select_5_b;
    wire [58:0] i_sh_prom83_i_const_lambda_2_3059_118_vt_const_63_q;
    wire [63:0] i_sh_prom83_i_const_lambda_2_3059_118_vt_join_q;
    wire [0:0] i_sh_prom83_i_const_lambda_2_3059_118_vt_select_4_b;
    wire [63:0] i_sh_prom96_i_const_lambda_2_3059_128_vt_join_q;
    wire [0:0] i_sh_prom96_i_const_lambda_2_3059_128_vt_select_3_b;
    wire [63:0] i_sh_prom_i46_const_lambda_2_3059_95_vt_join_q;
    wire [1:0] i_sh_prom_i46_const_lambda_2_3059_95_vt_select_5_b;
    wire [63:0] i_sh_prom_i_i_const_lambda_2_3059_231_vt_join_q;
    wire [1:0] i_sh_prom_i_i_const_lambda_2_3059_231_vt_select_5_b;
    wire [0:0] i_shift_value44_1_i_const_lambda_2_3059_82_s;
    reg [31:0] i_shift_value44_1_i_const_lambda_2_3059_82_q;
    wire [63:0] i_shl14_i_i_const_lambda_2_3059_48_vt_join_q;
    wire [0:0] i_shl14_i_i_const_lambda_2_3059_48_vt_select_12_b;
    wire [63:0] i_shl2_i_i_const_lambda_2_3059_309_vt_join_q;
    wire [10:0] i_shl2_i_i_const_lambda_2_3059_309_vt_select_62_b;
    wire [63:0] i_shl33_i_const_lambda_2_3059_99_vt_join_q;
    wire [60:0] i_shl33_i_const_lambda_2_3059_99_vt_select_63_b;
    wire [63:0] i_shl36_i_const_lambda_2_3059_102_vt_join_q;
    wire [60:0] i_shl36_i_const_lambda_2_3059_102_vt_select_63_b;
    wire [63:0] i_shl54_i_i_const_lambda_2_3059_240_vt_join_q;
    wire [58:0] i_shl54_i_i_const_lambda_2_3059_240_vt_select_58_b;
    wire [31:0] i_shl79_i_i_const_lambda_2_3059_255_vt_join_q;
    wire [0:0] i_shl79_i_i_const_lambda_2_3059_255_vt_select_12_b;
    wire [63:0] i_shl_i47_const_lambda_2_3059_96_vt_join_q;
    wire [60:0] i_shl_i47_const_lambda_2_3059_96_vt_select_63_b;
    wire [63:0] i_shl_i_i_const_lambda_2_3059_307_q;
    wire [63:0] i_shl_i_i_const_lambda_2_3059_307_vt_join_q;
    wire [0:0] i_shl_i_i_const_lambda_2_3059_307_vt_select_63_b;
    wire [63:0] i_shr24_i_i_const_lambda_2_3059_211_vt_join_q;
    wire [63:0] i_shr24_i_i_const_lambda_2_3059_211_vt_select_62_in;
    wire [62:0] i_shr24_i_i_const_lambda_2_3059_211_vt_select_62_b;
    wire [9:0] i_shr3_i_i_const_lambda_2_3059_310_vt_const_63_q;
    wire [63:0] i_shr3_i_i_const_lambda_2_3059_310_vt_join_q;
    wire [63:0] i_shr3_i_i_const_lambda_2_3059_310_vt_select_53_in;
    wire [53:0] i_shr3_i_i_const_lambda_2_3059_310_vt_select_53_b;
    wire [52:0] i_shr4_i_i_const_lambda_2_3059_37_vt_const_63_q;
    wire [63:0] i_shr4_i_i_const_lambda_2_3059_37_vt_join_q;
    wire [10:0] i_shr4_i_i_const_lambda_2_3059_37_vt_select_10_b;
    wire [36:0] i_shr5_i_i33_const_lambda_2_3059_67_vt_const_63_q;
    wire [63:0] i_shr5_i_i33_const_lambda_2_3059_67_vt_join_q;
    wire [63:0] i_shr5_i_i33_const_lambda_2_3059_67_vt_select_26_in;
    wire [26:0] i_shr5_i_i33_const_lambda_2_3059_67_vt_select_26_b;
    wire [63:0] i_shr5_i_i_i_const_lambda_2_3059_201_vt_join_q;
    wire [63:0] i_shr5_i_i_i_const_lambda_2_3059_201_vt_select_34_in;
    wire [34:0] i_shr5_i_i_i_const_lambda_2_3059_201_vt_select_34_b;
    wire [63:0] i_shr72_i_i_const_lambda_2_3059_294_q;
    wire [63:0] i_shr72_i_i_const_lambda_2_3059_294_vt_join_q;
    wire [0:0] i_shr72_i_i_const_lambda_2_3059_294_vt_select_0_b;
    wire [63:0] i_shr84_i_const_lambda_2_3059_119_vt_join_q;
    wire [55:0] i_shr84_i_const_lambda_2_3059_119_vt_select_55_b;
    wire [63:0] i_shr8_i_i34_const_lambda_2_3059_68_vt_join_q;
    wire [63:0] i_shr8_i_i34_const_lambda_2_3059_68_vt_select_42_in;
    wire [42:0] i_shr8_i_i34_const_lambda_2_3059_68_vt_select_42_b;
    wire [12:0] i_shr8_i_i_i_const_lambda_2_3059_202_vt_const_63_q;
    wire [63:0] i_shr8_i_i_i_const_lambda_2_3059_202_vt_join_q;
    wire [63:0] i_shr8_i_i_i_const_lambda_2_3059_202_vt_select_50_in;
    wire [50:0] i_shr8_i_i_i_const_lambda_2_3059_202_vt_select_50_b;
    wire [63:0] i_shr_i_const_lambda_2_3059_105_vt_join_q;
    wire [55:0] i_shr_i_const_lambda_2_3059_105_vt_select_55_b;
    wire [32:0] i_sub52_i_const_lambda_2_3059_70_a;
    wire [32:0] i_sub52_i_const_lambda_2_3059_70_b;
    logic [32:0] i_sub52_i_const_lambda_2_3059_70_o;
    wire [32:0] i_sub52_i_const_lambda_2_3059_70_q;
    wire [32:0] i_sub55_i_i_const_lambda_2_3059_245_a;
    wire [32:0] i_sub55_i_i_const_lambda_2_3059_245_b;
    logic [32:0] i_sub55_i_i_const_lambda_2_3059_245_o;
    wire [32:0] i_sub55_i_i_const_lambda_2_3059_245_q;
    wire [31:0] i_sub55_op_i_i_const_lambda_2_3059_256_vt_join_q;
    wire [11:0] i_sub55_op_i_i_const_lambda_2_3059_256_vt_select_11_b;
    wire [32:0] i_sub_i45_const_lambda_2_3059_93_a;
    wire [32:0] i_sub_i45_const_lambda_2_3059_93_b;
    logic [32:0] i_sub_i45_const_lambda_2_3059_93_o;
    wire [32:0] i_sub_i45_const_lambda_2_3059_93_q;
    wire [32:0] i_sub_i_i74_const_lambda_2_3059_190_a;
    wire [32:0] i_sub_i_i74_const_lambda_2_3059_190_b;
    logic [32:0] i_sub_i_i74_const_lambda_2_3059_190_o;
    wire [32:0] i_sub_i_i74_const_lambda_2_3059_190_q;
    wire [0:0] i_tobool102_i_const_lambda_2_3059_134_q;
    wire [0:0] i_tobool112_i59_const_lambda_2_3059_141_q;
    wire [0:0] i_tobool115_i61_const_lambda_2_3059_144_q;
    wire [0:0] i_tobool11_i_i_const_lambda_2_3059_178_q;
    wire [0:0] i_tobool125_i_const_lambda_2_3059_151_q;
    wire [0:0] i_tobool14_i_i_const_lambda_2_3059_181_q;
    wire [0:0] i_tobool38_i_i_const_lambda_2_3059_224_q;
    wire [0:0] i_tobool40_not_i_i_const_lambda_2_3059_272_qi;
    reg [0:0] i_tobool40_not_i_i_const_lambda_2_3059_272_q;
    wire [0:0] i_tobool47_i_i_const_lambda_2_3059_278_q;
    wire [0:0] i_tobool57_i_i_const_lambda_2_3059_243_q;
    wire [0:0] i_tobool66_i_const_lambda_2_3059_88_q;
    wire [0:0] i_tobool74_i_const_lambda_2_3059_107_q;
    wire [0:0] i_tobool77_i_const_lambda_2_3059_114_q;
    wire [0:0] i_tobool86_i_const_lambda_2_3059_121_qi;
    reg [0:0] i_tobool86_i_const_lambda_2_3059_121_q;
    wire [0:0] i_tobool89_i_const_lambda_2_3059_124_q;
    wire [0:0] i_tobool99_i_const_lambda_2_3059_131_qi;
    reg [0:0] i_tobool99_i_const_lambda_2_3059_131_q;
    wire [0:0] i_tobool_i42_const_lambda_2_3059_84_q;
    wire [0:0] i_tobool_i_i_const_lambda_2_3059_313_q;
    wire [31:0] i_tr_i26_const_lambda_2_3059_50_vt_join_q;
    wire [12:0] i_tr_i26_const_lambda_2_3059_50_vt_select_12_b;
    wire [63:0] i_unnamed_const_lambda_2_3059_173_vt_join_q;
    wire [31:0] i_unnamed_const_lambda_2_3059_173_vt_select_31_b;
    wire [63:0] i_unnamed_const_lambda_2_3059_269_vt_join_q;
    wire [0:0] i_unnamed_const_lambda_2_3059_269_vt_select_12_b;
    wire [63:0] i_unnamed_const_lambda_2_3059_271_vt_join_q;
    wire [0:0] i_unnamed_const_lambda_2_3059_271_vt_select_11_b;
    wire [0:0] i_unnamed_const_lambda_2_3059_28_q;
    wire [63:0] i_unnamed_const_lambda_2_3059_293_vt_join_q;
    wire [0:0] i_unnamed_const_lambda_2_3059_293_vt_select_0_b;
    wire [15:0] i_unnamed_const_lambda_2_3059_296_vt_join_q;
    wire [0:0] i_unnamed_const_lambda_2_3059_296_vt_select_0_b;
    wire [63:0] i_unnamed_const_lambda_2_3059_303_vt_join_q;
    wire [12:0] i_unnamed_const_lambda_2_3059_303_vt_select_12_b;
    wire [63:0] i_unnamed_const_lambda_2_3059_306_vt_join_q;
    wire [63:0] i_unnamed_const_lambda_2_3059_306_vt_select_63_in;
    wire [12:0] i_unnamed_const_lambda_2_3059_306_vt_select_63_b;
    wire [0:0] i_unnamed_const_lambda_2_3059_32_q;
    wire [63:0] i_unnamed_const_lambda_2_3059_3gr_vt_join_q;
    wire [8:0] i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b;
    wire [63:0] i_unnamed_const_lambda_2_3059_47_vt_join_q;
    wire [63:0] i_unnamed_const_lambda_2_3059_47_vt_select_12_in;
    wire [12:0] i_unnamed_const_lambda_2_3059_47_vt_select_12_b;
    wire [15:0] bgTrunc_i_acl_65_i_i_const_lambda_2_3059_298_sel_x_b;
    wire [31:0] bgTrunc_i_add55_i_const_lambda_2_3059_71_sel_x_b;
    wire [31:0] bgTrunc_i_add_i12_i_const_lambda_2_3059_241_sel_x_b;
    wire [63:0] bgTrunc_i_add_i15_i_const_lambda_2_3059_276_sel_x_b;
    wire [63:0] bgTrunc_i_add_i15_i_i_i_i327_const_lambda_2_3059_21_sel_x_b;
    wire [63:0] bgTrunc_i_add_i15_i_i_i_i_const_lambda_2_3059_11_sel_x_b;
    wire [63:0] bgTrunc_i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_sel_x_b;
    wire [31:0] bgTrunc_i_add_i52_const_lambda_2_3059_112_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i44_const_lambda_2_3059_92_sel_x_b;
    wire [31:0] bgTrunc_i_add_i_i_i_const_lambda_2_3059_210_sel_x_b;
    wire [127:0] bgTrunc_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sel_x_in;
    wire [63:0] bgTrunc_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sel_x_b;
    wire [127:0] bgTrunc_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sel_x_in;
    wire [63:0] bgTrunc_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sel_x_b;
    wire [127:0] bgTrunc_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sel_x_in;
    wire [63:0] bgTrunc_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sel_x_b;
    wire [31:0] bgTrunc_i_sub52_i_const_lambda_2_3059_70_sel_x_b;
    wire [31:0] bgTrunc_i_sub55_i_i_const_lambda_2_3059_245_sel_x_b;
    wire [31:0] bgTrunc_i_sub_i45_const_lambda_2_3059_93_sel_x_b;
    wire [31:0] bgTrunc_i_sub_i_i74_const_lambda_2_3059_190_sel_x_b;
    wire [15:0] c_i16_2047_3059_384_recast_x_q;
    wire [31:0] c_i32_2047_3059_367_recast_x_q;
    wire [63:0] c_i64_2047_3059_335_recast_x_q;
    wire [7:0] c_i8_12_3059_375_recast_x_q;
    wire [5:0] i_acl_64_i_i_const_lambda_2_3660_0gr_shift_narrow_x_b;
    wire [61:0] i_add_ptr_i328_const_lambda_2_3252_0gr_narrow_x_b;
    wire [63:0] i_add_ptr_i328_const_lambda_2_3252_0gr_shift_join_x_q;
    wire [63:0] i_add_ptr_i328_const_lambda_2_3252_0gr_dupName_0_trunc_sel_x_b;
    wire [61:0] i_add_ptr_i_const_lambda_2_3155_0gr_narrow_x_b;
    wire [63:0] i_add_ptr_i_const_lambda_2_3155_0gr_shift_join_x_q;
    wire [63:0] i_add_ptr_i_const_lambda_2_3155_0gr_dupName_0_trunc_sel_x_b;
    wire [61:0] i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_narrow_x_b;
    wire [63:0] i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_shift_join_x_q;
    wire [63:0] i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_dupName_0_trunc_sel_x_b;
    wire [63:0] i_cond103_i_const_lambda_2_3059_136_sel_x_b;
    wire [63:0] i_cond116_i62_const_lambda_2_3059_146_sel_x_b;
    wire [31:0] i_cond11_tr_i_i37_const_lambda_2_3059_73_sel_x_b;
    wire [31:0] i_cond11_tr_i_i_i_const_lambda_2_3059_205_sel_x_b;
    wire [63:0] i_cond67_i_const_lambda_2_3059_90_sel_x_b;
    wire [63:0] i_cond78_i_const_lambda_2_3059_116_sel_x_b;
    wire [63:0] i_cond90_i_const_lambda_2_3059_126_sel_x_b;
    wire [63:0] i_conv82_i_i_const_lambda_2_3059_261_sel_x_b;
    wire [31:0] i_conv_i5_i_const_lambda_2_3059_175_sel_x_b;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial4_sync_buffer1_const_lambda_2_3059_6gr_aunroll_x_out_buffer_out_0_tpl;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial4_sync_buffer_const_lambda_2_3059_8gr_aunroll_x_out_buffer_out_1_tpl;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x14_sync_buffer5_const_lambda_2_3059_16_aunroll_x_out_buffer_out_0_tpl;
    wire [63:0] i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x14_sync_buffer_const_lambda_2_3059_18_aunroll_x_out_buffer_out_1_tpl;
    wire [63:0] i_sh_prom109_i_const_lambda_2_3059_138_sel_x_b;
    wire [63:0] i_sh_prom122_i_const_lambda_2_3059_148_sel_x_b;
    wire [63:0] i_sh_prom135_i_const_lambda_2_3059_155_sel_x_b;
    wire [63:0] i_sh_prom32_i_const_lambda_2_3059_98_sel_x_b;
    wire [63:0] i_sh_prom35_i_const_lambda_2_3059_101_sel_x_b;
    wire [63:0] i_sh_prom49_i_i_const_lambda_2_3059_235_sel_x_b;
    wire [63:0] i_sh_prom53_i_i_const_lambda_2_3059_239_sel_x_b;
    wire [63:0] i_sh_prom72_i_const_lambda_2_3059_104_sel_x_b;
    wire [63:0] i_sh_prom83_i_const_lambda_2_3059_118_sel_x_b;
    wire [63:0] i_sh_prom96_i_const_lambda_2_3059_128_sel_x_b;
    wire [63:0] i_sh_prom_i46_const_lambda_2_3059_95_sel_x_b;
    wire [63:0] i_sh_prom_i_i_const_lambda_2_3059_231_sel_x_b;
    wire [5:0] i_shl33_i_const_lambda_2_3383_0gr_shift_narrow_x_b;
    wire [5:0] i_shl36_i_const_lambda_2_3390_0gr_shift_narrow_x_b;
    wire [5:0] i_shl50_i_i_const_lambda_2_3586_0gr_shift_narrow_x_b;
    wire [5:0] i_shl54_i_i_const_lambda_2_3594_0gr_shift_narrow_x_b;
    wire [5:0] i_shl_i11_i_const_lambda_2_3578_0gr_shift_narrow_x_b;
    wire [5:0] i_shl_i47_const_lambda_2_3376_0gr_shift_narrow_x_b;
    wire [5:0] i_shr110_i_const_lambda_2_3449_0gr_shift_narrow_x_b;
    wire [5:0] i_shr123_i_const_lambda_2_3465_0gr_shift_narrow_x_b;
    wire [5:0] i_shr136_i_const_lambda_2_3477_0gr_shift_narrow_x_b;
    wire [5:0] i_shr84_i_const_lambda_2_3417_0gr_shift_narrow_x_b;
    wire [5:0] i_shr97_i_const_lambda_2_3433_0gr_shift_narrow_x_b;
    wire [5:0] i_shr_i_const_lambda_2_3397_0gr_shift_narrow_x_b;
    wire [15:0] i_tr1_i_i_const_lambda_2_3059_280_sel_x_b;
    wire [31:0] i_tr_i26_const_lambda_2_3059_50_sel_x_b;
    wire [7:0] i_tr_i_i_const_lambda_2_3059_262_sel_x_b;
    wire [63:0] i_unnamed_const_lambda_2_3059_173_sel_x_b;
    wire [63:0] i_unnamed_const_lambda_2_3059_293_sel_x_b;
    wire [15:0] i_unnamed_const_lambda_2_3059_296_sel_x_b;
    wire [63:0] i_unnamed_const_lambda_2_3059_303_sel_x_b;
    wire [63:0] i_unnamed_const_lambda_2_3059_3gr_sel_x_b;
    wire [0:0] signX_uid1091_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [10:0] cstBias_uid1094_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [10:0] cstBiasMO_uid1095_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [52:0] oFracX_uid1117_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [51:0] z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [51:0] z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [12:0] expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a;
    wire [12:0] expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    logic [12:0] expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o;
    wire [12:0] expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [14:0] e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a;
    wire [14:0] e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    logic [14:0] e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o;
    wire [13:0] e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [12:0] c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [0:0] c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [52:0] addrFull_uid1126_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [10:0] yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [41:0] zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [41:0] zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [61:0] peOR_uid1131_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [54:0] peOR_uid1131_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [53:0] oMz_uid1134_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a;
    wire [53:0] oMz_uid1134_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    logic [53:0] oMz_uid1134_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o;
    wire [53:0] oMz_uid1134_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [53:0] sEz_uid1136_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] multTermOne_uid1138_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [53:0] multTermOne_uid1138_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [66:0] wideZero_uid1140_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] addTermOne_uid1141_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [66:0] addTermOne_uid1141_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [51:0] lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [51:0] lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [108:0] highBBits_uid1143_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [56:0] highBBits_uid1143_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [67:0] finalSumsumAHighB_uid1144_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a;
    wire [67:0] finalSumsumAHighB_uid1144_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    logic [67:0] finalSumsumAHighB_uid1144_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o;
    wire [67:0] finalSumsumAHighB_uid1144_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [119:0] finalSum_uid1145_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] msbUFinalSum_uid1146_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [119:0] finalSumOneComp_uid1148_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [119:0] finalSumOneComp_uid1148_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [120:0] finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a;
    wire [120:0] finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    logic [120:0] finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o;
    wire [120:0] finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [11:0] cstMSBFinalSumPBias_uid1152_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [12:0] expRExt_uid1153_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a;
    wire [12:0] expRExt_uid1153_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    logic [12:0] expRExt_uid1153_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o;
    wire [12:0] expRExt_uid1153_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [119:0] fracR_uid1154_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [52:0] fracR_uid1154_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [65:0] expFracConc_uid1155_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [66:0] expFracPostRnd_uid1157_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a;
    wire [66:0] expFracPostRnd_uid1157_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    logic [66:0] expFracPostRnd_uid1157_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o;
    wire [66:0] expFracPostRnd_uid1157_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [63:0] FPOne_uid1160_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] excRZero_uid1162_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] notC_uid1170_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] signTerm2_uid1171_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi;
    reg [0:0] signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] invExcRNaN_uid1175_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] signRFull_uid1176_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi;
    reg [0:0] signRFull_uid1176_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [2:0] concExc_uid1177_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    reg [1:0] excREnc_uid1178_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [51:0] oneFracRPostExc2_uid1179_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [1:0] fracRPostExc_uid1182_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [51:0] fracRPostExc_uid1182_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [10:0] oneExpRPostExc2_uid1183_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [1:0] expRPostExc_uid1186_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [10:0] expRPostExc_uid1186_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [63:0] RLn_uid1187_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg0_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg1_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg2_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg3_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg4_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg5_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg6_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg7_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg8_q;
    (* preserve_syn_only *) reg [0:0] valid_fanout_reg9_q;
    wire [31:0] rVStage_uid1200_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [0:0] vCount_uid1201_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vStagei_uid1206_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [31:0] vStagei_uid1206_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vCount_uid1209_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vStagei_uid1212_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [15:0] vStagei_uid1212_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vCount_uid1215_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vStagei_uid1218_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [7:0] vStagei_uid1218_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vCount_uid1221_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vStagei_uid1224_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [3:0] vStagei_uid1224_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vCount_uid1227_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vStagei_uid1230_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [1:0] vStagei_uid1230_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] rVStage_uid1232_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [0:0] vCount_uid1233_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [5:0] r_uid1234_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [4:0] xv0_uid1493_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [4:0] xv0_uid1493_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [9:0] xv1_uid1494_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [4:0] xv1_uid1494_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [3:0] xv2_uid1495_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    reg [69:0] p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    reg [64:0] p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    reg [59:0] p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [71:0] lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a;
    wire [71:0] lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    logic [71:0] lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o;
    wire [70:0] lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [72:0] lev2_a0_uid1500_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a;
    wire [72:0] lev2_a0_uid1500_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    logic [72:0] lev2_a0_uid1500_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o;
    wire [71:0] lev2_a0_uid1500_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [68:0] sOuputFormat_uid1501_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [66:0] sOuputFormat_uid1501_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [59:0] os_uid1509_lnTables_q;
    wire [47:0] os_uid1516_lnTables_q;
    wire [37:0] os_uid1522_lnTables_q;
    wire [27:0] os_uid1527_lnTables_q;
    wire [16:0] os_uid1531_lnTables_q;
    wire [16:0] yT1_uid1538_invPolyEval_b;
    wire [0:0] lowRangeB_uid1540_invPolyEval_in;
    wire [0:0] lowRangeB_uid1540_invPolyEval_b;
    wire [17:0] highBBits_uid1541_invPolyEval_b;
    wire [28:0] s1sumAHighB_uid1542_invPolyEval_a;
    wire [28:0] s1sumAHighB_uid1542_invPolyEval_b;
    logic [28:0] s1sumAHighB_uid1542_invPolyEval_o;
    wire [28:0] s1sumAHighB_uid1542_invPolyEval_q;
    wire [29:0] s1_uid1543_invPolyEval_q;
    wire [27:0] yT2_uid1544_invPolyEval_b;
    wire [0:0] lowRangeB_uid1546_invPolyEval_in;
    wire [0:0] lowRangeB_uid1546_invPolyEval_b;
    wire [27:0] highBBits_uid1547_invPolyEval_b;
    wire [38:0] s2sumAHighB_uid1548_invPolyEval_a;
    wire [38:0] s2sumAHighB_uid1548_invPolyEval_b;
    logic [38:0] s2sumAHighB_uid1548_invPolyEval_o;
    wire [38:0] s2sumAHighB_uid1548_invPolyEval_q;
    wire [39:0] s2_uid1549_invPolyEval_q;
    wire [37:0] yT3_uid1550_invPolyEval_b;
    wire [0:0] lowRangeB_uid1552_invPolyEval_in;
    wire [0:0] lowRangeB_uid1552_invPolyEval_b;
    wire [38:0] highBBits_uid1553_invPolyEval_b;
    wire [48:0] s3sumAHighB_uid1554_invPolyEval_a;
    wire [48:0] s3sumAHighB_uid1554_invPolyEval_b;
    logic [48:0] s3sumAHighB_uid1554_invPolyEval_o;
    wire [48:0] s3sumAHighB_uid1554_invPolyEval_q;
    wire [49:0] s3_uid1555_invPolyEval_q;
    wire [1:0] lowRangeB_uid1558_invPolyEval_in;
    wire [1:0] lowRangeB_uid1558_invPolyEval_b;
    wire [48:0] highBBits_uid1559_invPolyEval_b;
    wire [60:0] s4sumAHighB_uid1560_invPolyEval_a;
    wire [60:0] s4sumAHighB_uid1560_invPolyEval_b;
    logic [60:0] s4sumAHighB_uid1560_invPolyEval_o;
    wire [60:0] s4sumAHighB_uid1560_invPolyEval_q;
    wire [62:0] s4_uid1561_invPolyEval_q;
    wire [63:0] rVStage_uid1564_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [0:0] vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi;
    reg [0:0] vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [6:0] mO_uid1566_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [56:0] vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [56:0] vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [63:0] cStage_uid1568_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vStagei_uid1570_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [63:0] vStagei_uid1570_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vCount_uid1573_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vStagei_uid1576_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [31:0] vStagei_uid1576_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vCount_uid1579_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi;
    reg [0:0] vCount_uid1579_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vStagei_uid1582_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [15:0] vStagei_uid1582_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vCount_uid1585_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vStagei_uid1588_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [7:0] vStagei_uid1588_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vCount_uid1591_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi;
    reg [0:0] vCount_uid1591_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vStagei_uid1594_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [3:0] vStagei_uid1594_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vCount_uid1597_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] vStagei_uid1600_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [1:0] vStagei_uid1600_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] rVStage_uid1602_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [0:0] vCount_uid1603_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [6:0] r_uid1604_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [18:0] osig_uid1607_pT1_uid1539_invPolyEval_b;
    wire [3:0] aboveLeftX_uid1615_pT2_uid1545_invPolyEval_b;
    wire [2:0] aboveLeftY_uid1616_pT2_uid1545_invPolyEval_in;
    wire [2:0] aboveLeftY_uid1616_pT2_uid1545_invPolyEval_b;
    wire [0:0] rightBottomX_uid1617_pT2_uid1545_invPolyEval_in;
    wire [0:0] rightBottomX_uid1617_pT2_uid1545_invPolyEval_b;
    wire [5:0] rightBottomY_uid1618_pT2_uid1545_invPolyEval_b;
    wire [26:0] topRangeX_uid1619_pT2_uid1545_invPolyEval_b;
    wire [26:0] topRangeY_uid1620_pT2_uid1545_invPolyEval_b;
    wire [3:0] sm0_uid1622_pT2_uid1545_invPolyEval_a0;
    wire [2:0] sm0_uid1622_pT2_uid1545_invPolyEval_b0;
    wire [6:0] sm0_uid1622_pT2_uid1545_invPolyEval_s1;
    (* multstyle =  "logic" *) wire [6:0] sm0_uid1622_pT2_uid1545_invPolyEval_pr;
    reg [6:0] sm0_uid1622_pT2_uid1545_invPolyEval_q;
    wire [0:0] sm0_uid1623_pT2_uid1545_invPolyEval_a0;
    wire [5:0] sm0_uid1623_pT2_uid1545_invPolyEval_b0;
    wire [6:0] sm0_uid1623_pT2_uid1545_invPolyEval_s1;
    (* multstyle =  "logic" *) wire signed [7:0] sm0_uid1623_pT2_uid1545_invPolyEval_pr;
    reg [6:0] sm0_uid1623_pT2_uid1545_invPolyEval_q;
    wire [19:0] lowRangeA_uid1624_pT2_uid1545_invPolyEval_in;
    wire [19:0] lowRangeA_uid1624_pT2_uid1545_invPolyEval_b;
    wire [33:0] highABits_uid1625_pT2_uid1545_invPolyEval_b;
    wire [35:0] lev1_a0high_uid1626_pT2_uid1545_invPolyEval_a;
    wire [35:0] lev1_a0high_uid1626_pT2_uid1545_invPolyEval_b;
    logic [35:0] lev1_a0high_uid1626_pT2_uid1545_invPolyEval_o;
    wire [34:0] lev1_a0high_uid1626_pT2_uid1545_invPolyEval_q;
    wire [54:0] lev1_a0_uid1627_pT2_uid1545_invPolyEval_q;
    wire [19:0] lowRangeA_uid1628_pT2_uid1545_invPolyEval_in;
    wire [19:0] lowRangeA_uid1628_pT2_uid1545_invPolyEval_b;
    wire [34:0] highABits_uid1629_pT2_uid1545_invPolyEval_b;
    wire [35:0] lev2_a0high_uid1630_pT2_uid1545_invPolyEval_a;
    wire [35:0] lev2_a0high_uid1630_pT2_uid1545_invPolyEval_b;
    logic [35:0] lev2_a0high_uid1630_pT2_uid1545_invPolyEval_o;
    wire [35:0] lev2_a0high_uid1630_pT2_uid1545_invPolyEval_q;
    wire [55:0] lev2_a0_uid1631_pT2_uid1545_invPolyEval_q;
    wire [53:0] os_uid1632_pT2_uid1545_invPolyEval_in;
    wire [28:0] os_uid1632_pT2_uid1545_invPolyEval_b;
    wire [38:0] nx_mergedSignalTM_uid1646_pT3_uid1551_invPolyEval_q;
    wire [26:0] topRangeX_uid1648_pT3_uid1551_invPolyEval_b;
    wire [26:0] topRangeY_uid1649_pT3_uid1551_invPolyEval_b;
    wire [17:0] aboveLeftX_uid1650_pT3_uid1551_invPolyEval_b;
    wire [12:0] aboveLeftY_bottomRange_uid1652_pT3_uid1551_invPolyEval_in;
    wire [12:0] aboveLeftY_bottomRange_uid1652_pT3_uid1551_invPolyEval_b;
    wire [17:0] aboveLeftY_mergedSignalTM_uid1653_pT3_uid1551_invPolyEval_q;
    wire [11:0] rightBottomX_bottomRange_uid1656_pT3_uid1551_invPolyEval_in;
    wire [11:0] rightBottomX_bottomRange_uid1656_pT3_uid1551_invPolyEval_b;
    wire [17:0] rightBottomX_mergedSignalTM_uid1657_pT3_uid1551_invPolyEval_q;
    wire [17:0] rightBottomY_uid1659_pT3_uid1551_invPolyEval_b;
    wire [8:0] lowRangeB_uid1663_pT3_uid1551_invPolyEval_in;
    wire [8:0] lowRangeB_uid1663_pT3_uid1551_invPolyEval_b;
    wire [27:0] highBBits_uid1664_pT3_uid1551_invPolyEval_b;
    wire [54:0] lev1_a0sumAHighB_uid1665_pT3_uid1551_invPolyEval_a;
    wire [54:0] lev1_a0sumAHighB_uid1665_pT3_uid1551_invPolyEval_b;
    logic [54:0] lev1_a0sumAHighB_uid1665_pT3_uid1551_invPolyEval_o;
    wire [54:0] lev1_a0sumAHighB_uid1665_pT3_uid1551_invPolyEval_q;
    wire [63:0] lev1_a0_uid1666_pT3_uid1551_invPolyEval_q;
    wire [61:0] os_uid1667_pT3_uid1551_invPolyEval_in;
    wire [39:0] os_uid1667_pT3_uid1551_invPolyEval_b;
    wire [42:0] nx_mergedSignalTM_uid1681_pT4_uid1557_invPolyEval_q;
    wire [26:0] aboveLeftY_mergedSignalTM_uid1688_pT4_uid1557_invPolyEval_q;
    wire [26:0] rightBottomX_mergedSignalTM_uid1692_pT4_uid1557_invPolyEval_q;
    wire [26:0] lowRangeB_uid1698_pT4_uid1557_invPolyEval_in;
    wire [26:0] lowRangeB_uid1698_pT4_uid1557_invPolyEval_b;
    wire [27:0] highBBits_uid1699_pT4_uid1557_invPolyEval_b;
    wire [54:0] lev1_a0sumAHighB_uid1700_pT4_uid1557_invPolyEval_a;
    wire [54:0] lev1_a0sumAHighB_uid1700_pT4_uid1557_invPolyEval_b;
    logic [54:0] lev1_a0sumAHighB_uid1700_pT4_uid1557_invPolyEval_o;
    wire [54:0] lev1_a0sumAHighB_uid1700_pT4_uid1557_invPolyEval_q;
    wire [81:0] lev1_a0_uid1701_pT4_uid1557_invPolyEval_q;
    wire [79:0] os_uid1702_pT4_uid1557_invPolyEval_in;
    wire [50:0] os_uid1702_pT4_uid1557_invPolyEval_b;
    wire [51:0] fracX_uid1115_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_const_q;
    wire [52:0] aPostPad_uid1133_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q;
    wire [31:0] cStage_uid1204_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q;
    wire [60:0] i_add_i15_i_const_lambda_2_3059_276_lhsMSBs_select_b;
    wire [61:0] i_add_i15_i_const_lambda_2_3059_276_MSBs_sums_a;
    wire [61:0] i_add_i15_i_const_lambda_2_3059_276_MSBs_sums_b;
    logic [61:0] i_add_i15_i_const_lambda_2_3059_276_MSBs_sums_o;
    wire [61:0] i_add_i15_i_const_lambda_2_3059_276_MSBs_sums_q;
    wire [64:0] i_add_i15_i_const_lambda_2_3059_276_split_join_q;
    wire [31:0] i_and111_i58_const_lambda_2_3059_140_join_q;
    wire [31:0] i_and124_i_const_lambda_2_3059_150_join_q;
    wire [0:0] i_and13_i_i_const_lambda_2_3059_180_BitSelect_for_a_b;
    wire [31:0] i_and13_i_i_const_lambda_2_3059_180_join_q;
    wire [0:0] i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b;
    wire [63:0] i_and141_i_const_lambda_2_3059_172_join_q;
    wire [10:0] i_and15_i_i_const_lambda_2_3059_183_BitSelect_for_a_b;
    wire [31:0] i_and15_i_i_const_lambda_2_3059_183_join_q;
    wire [5:0] i_and18_i_i_const_lambda_2_3059_191_BitSelect_for_a_b;
    wire [31:0] i_and18_i_i_const_lambda_2_3059_191_join_q;
    wire [15:0] i_and2_i_i31_const_lambda_2_3059_63_BitSelect_for_a_b;
    wire [63:0] i_and2_i_i31_const_lambda_2_3059_63_join_q;
    wire [31:0] i_and30_i_const_lambda_2_3059_94_join_q;
    wire [31:0] i_and31_i_const_lambda_2_3059_97_join_q;
    wire [2:0] i_and33_i_i_const_lambda_2_3059_266_BitSelect_for_a_b;
    wire [63:0] i_and33_i_i_const_lambda_2_3059_266_join_q;
    wire [31:0] i_and34_i_const_lambda_2_3059_100_join_q;
    wire [0:0] i_and37_i_i_const_lambda_2_3059_223_BitSelect_for_a_b;
    wire [31:0] i_and37_i_i_const_lambda_2_3059_223_join_q;
    wire [11:0] i_and3_i6_i_const_lambda_2_3059_176_BitSelect_for_a_b;
    wire [31:0] i_and3_i6_i_const_lambda_2_3059_176_join_q;
    wire [52:0] i_and44_i_i_const_lambda_2_3059_275_BitSelect_for_a_b;
    wire [63:0] i_and44_i_i_const_lambda_2_3059_275_join_q;
    wire [0:0] i_and46_i16_i_const_lambda_2_3059_277_BitSelect_for_a_b;
    wire [63:0] i_and46_i16_i_const_lambda_2_3059_277_join_q;
    wire [1:0] i_and46_i_i_const_lambda_2_3059_230_BitSelect_for_a_b;
    wire [31:0] i_and46_i_i_const_lambda_2_3059_230_join_q;
    wire [1:0] i_and48_i_i_const_lambda_2_3059_234_BitSelect_for_a_b;
    wire [31:0] i_and48_i_i_const_lambda_2_3059_234_join_q;
    wire [51:0] i_and4_i_i_const_lambda_2_3059_311_BitSelect_for_a_b;
    wire [63:0] i_and4_i_i_const_lambda_2_3059_311_join_q;
    wire [1:0] i_and52_i17_i_const_lambda_2_3059_284_BitSelect_for_a_b;
    wire [63:0] i_and52_i17_i_const_lambda_2_3059_284_join_q;
    wire [1:0] i_and52_i_i_const_lambda_2_3059_238_BitSelect_for_a_b;
    wire [31:0] i_and52_i_i_const_lambda_2_3059_238_join_q;
    wire [0:0] i_and56_i_i_const_lambda_2_3059_242_BitSelect_for_a_b;
    wire [63:0] i_and56_i_i_const_lambda_2_3059_242_join_q;
    wire [0:0] i_and5_i_i_const_lambda_2_3059_312_BitSelect_for_a_b;
    wire [63:0] i_and5_i_i_const_lambda_2_3059_312_join_q;
    wire [31:0] i_and63_i_const_lambda_2_3059_83_join_q;
    wire [28:0] i_and65_i_const_lambda_2_3059_87_BitSelect_for_a_b;
    wire [63:0] i_and65_i_const_lambda_2_3059_87_join_q;
    wire [0:0] i_and6_i_const_lambda_2_3059_52_BitSelect_for_a_b;
    wire [31:0] i_and6_i_const_lambda_2_3059_52_join_q;
    wire [31:0] i_and73_i_const_lambda_2_3059_106_join_q;
    wire [15:0] i_and76_i_const_lambda_2_3059_113_BitSelect_for_a_b;
    wire [63:0] i_and76_i_const_lambda_2_3059_113_join_q;
    wire [4:0] i_and7_i_i_const_lambda_2_3059_186_BitSelect_for_a_b;
    wire [31:0] i_and7_i_i_const_lambda_2_3059_186_join_q;
    wire [31:0] i_and85_i_const_lambda_2_3059_120_join_q;
    wire [7:0] i_and88_i_const_lambda_2_3059_123_BitSelect_for_a_b;
    wire [63:0] i_and88_i_const_lambda_2_3059_123_join_q;
    wire [31:0] i_and98_i_const_lambda_2_3059_130_join_q;
    wire [15:0] i_and_i_i29_const_lambda_2_3059_60_BitSelect_for_a_b;
    wire [63:0] i_and_i_i29_const_lambda_2_3059_60_join_q;
    wire [1:0] i_cmp34_i_i_const_lambda_2_3059_267_bit_select_bot_X_inv_order_1876_b;
    wire [60:0] i_cmp34_i_i_const_lambda_2_3059_267_bit_select_top_X_inv_order_1877_b;
    wire [0:0] i_cmp34_i_i_const_lambda_2_3059_267_bit_select_top_X_2_inv_order_1878_b;
    wire [0:0] i_cmp34_i_i_const_lambda_2_3059_267_detect_equality_op_inv_order_1879_q;
    wire [63:0] i_cmp34_i_i_const_lambda_2_3059_267_bit_join_X_inv_order_1880_q;
    wire [0:0] i_cmp34_i_i_const_lambda_2_3059_267_detect_equality_op_2_inv_order_1881_q;
    wire [0:0] i_cmp34_i_i_const_lambda_2_3059_267_final_logic_op_nc_inv_order_1882_qi;
    reg [0:0] i_cmp34_i_i_const_lambda_2_3059_267_final_logic_op_nc_inv_order_1882_q;
    wire [0:0] i_cmp34_i_i_const_lambda_2_3059_267_final_logic_op_c_inv_order_1883_q;
    wire [11:0] i_conv50_i_i_const_lambda_2_3059_281_BitSelect_for_a_b;
    wire [15:0] i_conv50_i_i_const_lambda_2_3059_281_join_q;
    wire [3:0] i_conv_i14_i_const_lambda_2_3059_263_BitSelect_for_a_b;
    wire [7:0] i_conv_i14_i_const_lambda_2_3059_263_join_q;
    wire [11:0] i_conv_i27_const_lambda_2_3059_51_BitSelect_for_a_b;
    wire [31:0] i_conv_i27_const_lambda_2_3059_51_join_q;
    wire [26:0] i_conv_i_i38_const_lambda_2_3059_74_BitSelect_for_a_b;
    wire [31:0] i_conv_i_i38_const_lambda_2_3059_74_join_q;
    wire [26:0] i_conv_i_i_i_const_lambda_2_3059_206_BitSelect_for_a_b;
    wire [31:0] i_conv_i_i_i_const_lambda_2_3059_206_join_q;
    wire [8:0] i_llid_masked_const_lambda_2_3059_2gr_BitSelect_for_a_b;
    wire [31:0] i_llid_masked_const_lambda_2_3059_2gr_join_q;
    wire [10:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bjA32_q;
    wire [18:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bjB34_q;
    wire [10:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bjB44_q;
    wire [45:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_0_q;
    wire [45:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_0_qint;
    wire [118:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_join_1_q;
    wire [54:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_2_q;
    wire [54:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_2_qint;
    wire [53:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_3_q;
    wire [53:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_3_qint;
    wire [108:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_join_4_q;
    wire [71:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_5_q;
    wire [71:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_5_qint;
    wire [27:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_6_q;
    wire [27:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_6_qint;
    wire [129:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_join_7_q;
    wire [91:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_8_q;
    wire [91:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_8_qint;
    wire [119:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_0_a;
    wire [119:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_0_b;
    logic [119:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_0_o;
    wire [119:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_0_q;
    wire [130:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_1_a;
    wire [130:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_1_b;
    logic [130:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_1_o;
    wire [130:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_1_q;
    wire [131:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_1_0_a;
    wire [131:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_1_0_b;
    logic [131:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_1_0_o;
    wire [131:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_1_0_q;
    wire [10:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjA32_q;
    wire [18:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjB34_q;
    wire [10:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjB44_q;
    wire [45:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_0_q;
    wire [45:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_0_qint;
    wire [118:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_join_1_q;
    wire [54:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_2_q;
    wire [54:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_2_qint;
    wire [53:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_3_q;
    wire [53:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_3_qint;
    wire [108:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_join_4_q;
    wire [71:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_5_q;
    wire [71:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_5_qint;
    wire [27:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_6_q;
    wire [27:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_6_qint;
    wire [129:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_join_7_q;
    wire [91:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_8_q;
    wire [91:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_8_qint;
    wire [119:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_0_a;
    wire [119:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_0_b;
    logic [119:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_0_o;
    wire [119:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_0_q;
    wire [130:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_1_a;
    wire [130:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_1_b;
    logic [130:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_1_o;
    wire [130:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_1_q;
    wire [131:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_1_0_a;
    wire [131:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_1_0_b;
    logic [131:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_1_0_o;
    wire [131:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_1_0_q;
    wire [10:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bjA32_q;
    wire [45:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_0_q;
    wire [45:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_0_qint;
    wire [118:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_join_1_q;
    wire [54:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_2_q;
    wire [54:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_2_qint;
    wire [53:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_3_q;
    wire [53:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_3_qint;
    wire [108:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_join_4_q;
    wire [71:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_5_q;
    wire [71:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_5_qint;
    wire [27:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_6_q;
    wire [27:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_6_qint;
    wire [129:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_join_7_q;
    wire [91:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_8_q;
    wire [91:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_8_qint;
    wire [119:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_0_a;
    wire [119:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_0_b;
    logic [119:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_0_o;
    wire [119:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_0_q;
    wire [130:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_1_a;
    wire [130:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_1_b;
    logic [130:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_1_o;
    wire [130:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_1_q;
    wire [131:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_1_0_a;
    wire [131:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_1_0_b;
    logic [131:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_1_0_o;
    wire [131:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_1_0_q;
    wire [51:0] i_or7_i_i_const_lambda_2_3059_42_BitSelect_for_a_b;
    wire [10:0] i_or7_i_i_const_lambda_2_3059_42_BitSelect_for_a_c;
    wire [63:0] i_or7_i_i_const_lambda_2_3059_42_join_q;
    wire [11:0] i_or81_i_i_const_lambda_2_3059_260_BitSelect_for_a_b;
    wire [0:0] i_or81_i_i_const_lambda_2_3059_260_BitSelect_for_b_b;
    wire [31:0] i_or81_i_i_const_lambda_2_3059_260_join_q;
    wire [10:0] i_or_i4_i_const_lambda_2_3059_40_BitSelect_for_a_b;
    wire [51:0] i_or_i4_i_const_lambda_2_3059_40_BitSelect_for_a_c;
    wire [63:0] i_or_i4_i_const_lambda_2_3059_40_join_q;
    wire [0:0] i_shl14_i_i_const_lambda_2_3059_48_BitSelect_for_a_b;
    wire [63:0] i_shl14_i_i_const_lambda_2_3059_48_join_q;
    wire [10:0] i_shl2_i_i_const_lambda_2_3059_309_BitSelect_for_a_b;
    wire [63:0] i_shl2_i_i_const_lambda_2_3059_309_join_q;
    wire [0:0] i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b;
    wire [31:0] i_shl79_i_i_const_lambda_2_3059_255_join_q;
    wire [10:0] i_shr4_i_i_const_lambda_2_3059_37_BitSelect_for_a_b;
    wire [63:0] i_shr4_i_i_const_lambda_2_3059_37_join_q;
    wire [11:0] i_sub55_op_i_i_const_lambda_2_3059_256_BitSelect_for_a_b;
    wire [31:0] i_sub55_op_i_i_const_lambda_2_3059_256_join_q;
    wire [0:0] i_unnamed_const_lambda_2_3059_269_BitSelect_for_a_b;
    wire [63:0] i_unnamed_const_lambda_2_3059_269_join_q;
    wire [0:0] i_unnamed_const_lambda_2_3059_271_BitSelect_for_a_b;
    wire [63:0] i_unnamed_const_lambda_2_3059_271_join_q;
    wire [62:0] rightShiftStage0Idx1Rng1_uid2095_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx1_uid2097_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
    wire [61:0] rightShiftStage0Idx2Rng2_uid2098_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx2_uid2100_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
    wire [60:0] rightShiftStage0Idx3Rng3_uid2101_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx3_uid2103_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
    wire [1:0] rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_s;
    reg [63:0] rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
    wire [59:0] rightShiftStage1Idx1Rng4_uid2106_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx1_uid2108_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
    wire [55:0] rightShiftStage1Idx2Rng8_uid2109_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx2_uid2111_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
    wire [51:0] rightShiftStage1Idx3Rng12_uid2112_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx3_uid2114_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
    wire [1:0] rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_s;
    reg [63:0] rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
    wire [47:0] rightShiftStage2Idx1Rng16_uid2117_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b;
    wire [63:0] rightShiftStage2Idx1_uid2119_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
    wire [31:0] rightShiftStage2Idx2Rng32_uid2120_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b;
    wire [63:0] rightShiftStage2Idx2_uid2122_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
    wire [15:0] rightShiftStage2Idx3Rng48_uid2123_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b;
    wire [63:0] rightShiftStage2Idx3_uid2125_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
    wire [1:0] rightShiftStage2_uid2127_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_s;
    reg [63:0] rightShiftStage2_uid2127_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
    wire [61:0] i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_lhsMSBs_select_b;
    wire [62:0] i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_MSBs_sums_a;
    wire [62:0] i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_MSBs_sums_b;
    logic [62:0] i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_MSBs_sums_o;
    wire [62:0] i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_MSBs_sums_q;
    wire [64:0] i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_split_join_q;
    wire [61:0] i_add_ptr_i_const_lambda_2_3155_0gr_add_x_lhsMSBs_select_b;
    wire [62:0] i_add_ptr_i_const_lambda_2_3155_0gr_add_x_MSBs_sums_a;
    wire [62:0] i_add_ptr_i_const_lambda_2_3155_0gr_add_x_MSBs_sums_b;
    logic [62:0] i_add_ptr_i_const_lambda_2_3155_0gr_add_x_MSBs_sums_o;
    wire [62:0] i_add_ptr_i_const_lambda_2_3155_0gr_add_x_MSBs_sums_q;
    wire [64:0] i_add_ptr_i_const_lambda_2_3155_0gr_add_x_split_join_q;
    wire [115:0] i_and1_i_i_const_lambda_2_3682_0gr_shift_x_fs_q;
    wire [115:0] i_and1_i_i_const_lambda_2_3682_0gr_shift_x_fs_qint;
    wire [66:0] i_and2_or7_op_i_i_const_lambda_2_3302_0gr_shift_x_fs_q;
    wire [66:0] i_and2_or7_op_i_i_const_lambda_2_3302_0gr_shift_x_fs_qint;
    wire [11:0] i_and3_i_i_const_lambda_2_3286_0gr_shift_x_fs_q;
    wire [63:0] i_and3_i_i_const_lambda_2_3286_0gr_shift_x_fs_qint;
    wire [61:0] i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_lhsMSBs_select_b;
    wire [62:0] i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_MSBs_sums_a;
    wire [62:0] i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_MSBs_sums_b;
    logic [62:0] i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_MSBs_sums_o;
    wire [62:0] i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_MSBs_sums_q;
    wire [64:0] i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_split_join_q;
    wire [59:0] leftShiftStage0Idx1Rng4_uid2150_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in;
    wire [59:0] leftShiftStage0Idx1Rng4_uid2150_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx1_uid2151_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
    wire [55:0] leftShiftStage0Idx2Rng8_uid2153_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in;
    wire [55:0] leftShiftStage0Idx2Rng8_uid2153_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx2_uid2154_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
    wire [51:0] leftShiftStage0Idx3Rng12_uid2156_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in;
    wire [51:0] leftShiftStage0Idx3Rng12_uid2156_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx3_uid2157_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
    wire [1:0] leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x_s;
    reg [63:0] leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
    wire [47:0] leftShiftStage1Idx1Rng16_uid2161_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in;
    wire [47:0] leftShiftStage1Idx1Rng16_uid2161_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx1_uid2162_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
    wire [31:0] leftShiftStage1Idx2Rng32_uid2164_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in;
    wire [31:0] leftShiftStage1Idx2Rng32_uid2164_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx2_uid2165_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
    wire [15:0] leftShiftStage1Idx3Rng48_uid2167_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in;
    wire [15:0] leftShiftStage1Idx3Rng48_uid2167_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx3_uid2168_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
    wire [1:0] leftShiftStage1_uid2170_i_shl33_i_const_lambda_2_3383_0gr_shift_x_s;
    reg [63:0] leftShiftStage1_uid2170_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
    wire [62:0] leftShiftStage0Idx1Rng1_uid2175_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in;
    wire [62:0] leftShiftStage0Idx1Rng1_uid2175_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx1_uid2176_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
    wire [61:0] leftShiftStage0Idx2Rng2_uid2178_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in;
    wire [61:0] leftShiftStage0Idx2Rng2_uid2178_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx2_uid2179_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
    wire [60:0] leftShiftStage0Idx3Rng3_uid2181_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in;
    wire [60:0] leftShiftStage0Idx3Rng3_uid2181_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx3_uid2182_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
    wire [1:0] leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x_s;
    reg [63:0] leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
    wire [59:0] leftShiftStage1Idx1Rng4_uid2186_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in;
    wire [59:0] leftShiftStage1Idx1Rng4_uid2186_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx1_uid2187_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
    wire [55:0] leftShiftStage1Idx2Rng8_uid2189_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in;
    wire [55:0] leftShiftStage1Idx2Rng8_uid2189_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx2_uid2190_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
    wire [51:0] leftShiftStage1Idx3Rng12_uid2192_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in;
    wire [51:0] leftShiftStage1Idx3Rng12_uid2192_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx3_uid2193_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
    wire [1:0] leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x_s;
    reg [63:0] leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
    wire [47:0] leftShiftStage2Idx1Rng16_uid2197_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in;
    wire [47:0] leftShiftStage2Idx1Rng16_uid2197_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b;
    wire [63:0] leftShiftStage2Idx1_uid2198_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
    wire [31:0] leftShiftStage2Idx2Rng32_uid2200_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in;
    wire [31:0] leftShiftStage2Idx2Rng32_uid2200_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b;
    wire [63:0] leftShiftStage2Idx2_uid2201_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
    wire [15:0] leftShiftStage2Idx3Rng48_uid2203_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in;
    wire [15:0] leftShiftStage2Idx3Rng48_uid2203_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b;
    wire [63:0] leftShiftStage2Idx3_uid2204_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
    wire [1:0] leftShiftStage2_uid2206_i_shl36_i_const_lambda_2_3390_0gr_shift_x_s;
    reg [63:0] leftShiftStage2_uid2206_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
    wire [59:0] leftShiftStage0Idx1Rng4_uid2211_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in;
    wire [59:0] leftShiftStage0Idx1Rng4_uid2211_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx1_uid2212_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
    wire [55:0] leftShiftStage0Idx2Rng8_uid2214_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in;
    wire [55:0] leftShiftStage0Idx2Rng8_uid2214_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx2_uid2215_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
    wire [51:0] leftShiftStage0Idx3Rng12_uid2217_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in;
    wire [51:0] leftShiftStage0Idx3Rng12_uid2217_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx3_uid2218_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
    wire [1:0] leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_s;
    reg [63:0] leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
    wire [47:0] leftShiftStage1Idx1Rng16_uid2222_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in;
    wire [47:0] leftShiftStage1Idx1Rng16_uid2222_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx1_uid2223_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
    wire [31:0] leftShiftStage1Idx2Rng32_uid2225_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in;
    wire [31:0] leftShiftStage1Idx2Rng32_uid2225_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx2_uid2226_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
    wire [15:0] leftShiftStage1Idx3Rng48_uid2228_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in;
    wire [15:0] leftShiftStage1Idx3Rng48_uid2228_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx3_uid2229_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
    wire [1:0] leftShiftStage1_uid2231_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_s;
    reg [63:0] leftShiftStage1_uid2231_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
    wire [62:0] leftShiftStage0Idx1Rng1_uid2236_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in;
    wire [62:0] leftShiftStage0Idx1Rng1_uid2236_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx1_uid2237_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
    wire [61:0] leftShiftStage0Idx2Rng2_uid2239_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in;
    wire [61:0] leftShiftStage0Idx2Rng2_uid2239_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx2_uid2240_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
    wire [60:0] leftShiftStage0Idx3Rng3_uid2242_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in;
    wire [60:0] leftShiftStage0Idx3Rng3_uid2242_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx3_uid2243_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
    wire [1:0] leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_s;
    reg [63:0] leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
    wire [59:0] leftShiftStage1Idx1Rng4_uid2247_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in;
    wire [59:0] leftShiftStage1Idx1Rng4_uid2247_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx1_uid2248_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
    wire [55:0] leftShiftStage1Idx2Rng8_uid2250_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in;
    wire [55:0] leftShiftStage1Idx2Rng8_uid2250_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx2_uid2251_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
    wire [51:0] leftShiftStage1Idx3Rng12_uid2253_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in;
    wire [51:0] leftShiftStage1Idx3Rng12_uid2253_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b;
    wire [63:0] leftShiftStage1Idx3_uid2254_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
    wire [1:0] leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_s;
    reg [63:0] leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
    wire [47:0] leftShiftStage2Idx1Rng16_uid2258_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in;
    wire [47:0] leftShiftStage2Idx1Rng16_uid2258_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b;
    wire [63:0] leftShiftStage2Idx1_uid2259_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
    wire [31:0] leftShiftStage2Idx2Rng32_uid2261_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in;
    wire [31:0] leftShiftStage2Idx2Rng32_uid2261_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b;
    wire [63:0] leftShiftStage2Idx2_uid2262_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
    wire [15:0] leftShiftStage2Idx3Rng48_uid2264_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in;
    wire [15:0] leftShiftStage2Idx3Rng48_uid2264_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b;
    wire [63:0] leftShiftStage2Idx3_uid2265_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
    wire [1:0] leftShiftStage2_uid2267_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_s;
    reg [63:0] leftShiftStage2_uid2267_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
    wire [47:0] leftShiftStage0Idx1Rng16_uid2272_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_in;
    wire [47:0] leftShiftStage0Idx1Rng16_uid2272_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx1_uid2273_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q;
    wire [31:0] leftShiftStage0Idx2Rng32_uid2275_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_in;
    wire [31:0] leftShiftStage0Idx2Rng32_uid2275_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx2_uid2276_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q;
    wire [15:0] leftShiftStage0Idx3Rng48_uid2278_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_in;
    wire [15:0] leftShiftStage0Idx3Rng48_uid2278_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx3_uid2279_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q;
    wire [1:0] leftShiftStageSel4Dto4_uid2280_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_b;
    wire [1:0] leftShiftStage0_uid2281_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_s;
    reg [63:0] leftShiftStage0_uid2281_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q;
    wire [47:0] leftShiftStage0Idx1Rng16_uid2286_i_shl_i47_const_lambda_2_3376_0gr_shift_x_in;
    wire [47:0] leftShiftStage0Idx1Rng16_uid2286_i_shl_i47_const_lambda_2_3376_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx1_uid2287_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q;
    wire [31:0] leftShiftStage0Idx2Rng32_uid2289_i_shl_i47_const_lambda_2_3376_0gr_shift_x_in;
    wire [31:0] leftShiftStage0Idx2Rng32_uid2289_i_shl_i47_const_lambda_2_3376_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx2_uid2290_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q;
    wire [15:0] leftShiftStage0Idx3Rng48_uid2292_i_shl_i47_const_lambda_2_3376_0gr_shift_x_in;
    wire [15:0] leftShiftStage0Idx3Rng48_uid2292_i_shl_i47_const_lambda_2_3376_0gr_shift_x_b;
    wire [63:0] leftShiftStage0Idx3_uid2293_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q;
    wire [1:0] leftShiftStageSel4Dto4_uid2294_i_shl_i47_const_lambda_2_3376_0gr_shift_x_b;
    wire [1:0] leftShiftStage0_uid2295_i_shl_i47_const_lambda_2_3376_0gr_shift_x_s;
    reg [63:0] leftShiftStage0_uid2295_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q;
    wire [59:0] rightShiftStage0Idx1Rng4_uid2299_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx1_uid2301_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
    wire [55:0] rightShiftStage0Idx2Rng8_uid2302_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx2_uid2304_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
    wire [51:0] rightShiftStage0Idx3Rng12_uid2305_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx3_uid2307_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
    wire [1:0] rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x_s;
    reg [63:0] rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
    wire [47:0] rightShiftStage1Idx1Rng16_uid2310_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx1_uid2312_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
    wire [31:0] rightShiftStage1Idx2Rng32_uid2313_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx2_uid2315_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
    wire [15:0] rightShiftStage1Idx3Rng48_uid2316_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx3_uid2318_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
    wire [1:0] rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_s;
    reg [63:0] rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
    wire [61:0] rightShiftStage0Idx1Rng2_uid2324_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx1_uid2326_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
    wire [59:0] rightShiftStage0Idx2Rng4_uid2327_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx2_uid2329_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
    wire [57:0] rightShiftStage0Idx3Rng6_uid2330_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx3_uid2332_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
    wire [1:0] rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x_s;
    reg [63:0] rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
    wire [55:0] rightShiftStage1Idx1Rng8_uid2335_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx1_uid2337_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
    wire [47:0] rightShiftStage1Idx2Rng16_uid2338_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx2_uid2340_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
    wire [39:0] rightShiftStage1Idx3Rng24_uid2341_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx3_uid2343_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
    wire [1:0] rightShiftStage1_uid2345_i_shr123_i_const_lambda_2_3465_0gr_shift_x_s;
    reg [63:0] rightShiftStage1_uid2345_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
    wire [31:0] rightShiftStage2Idx1Rng32_uid2346_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b;
    wire [63:0] rightShiftStage2Idx1_uid2348_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
    wire [0:0] rightShiftStage2_uid2350_i_shr123_i_const_lambda_2_3465_0gr_shift_x_s;
    reg [63:0] rightShiftStage2_uid2350_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
    wire [62:0] rightShiftStage0Idx1Rng1_uid2354_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx1_uid2356_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
    wire [61:0] rightShiftStage0Idx2Rng2_uid2357_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx2_uid2359_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
    wire [60:0] rightShiftStage0Idx3Rng3_uid2360_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx3_uid2362_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
    wire [1:0] rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x_s;
    reg [63:0] rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
    wire [59:0] rightShiftStage1Idx1Rng4_uid2365_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx1_uid2367_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
    wire [55:0] rightShiftStage1Idx2Rng8_uid2368_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx2_uid2370_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
    wire [51:0] rightShiftStage1Idx3Rng12_uid2371_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx3_uid2373_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
    wire [1:0] rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x_s;
    reg [63:0] rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
    wire [47:0] rightShiftStage2Idx1Rng16_uid2376_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b;
    wire [63:0] rightShiftStage2Idx1_uid2378_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
    wire [31:0] rightShiftStage2Idx2Rng32_uid2379_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b;
    wire [63:0] rightShiftStage2Idx2_uid2381_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
    wire [15:0] rightShiftStage2Idx3Rng48_uid2382_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b;
    wire [63:0] rightShiftStage2Idx3_uid2384_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
    wire [1:0] rightShiftStage2_uid2386_i_shr136_i_const_lambda_2_3477_0gr_shift_x_s;
    reg [63:0] rightShiftStage2_uid2386_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
    wire [62:0] i_shr24_i_i_const_lambda_2_3550_0gr_shift_x_fs_q;
    wire [63:0] i_shr24_i_i_const_lambda_2_3550_0gr_shift_x_fs_qint;
    wire [60:0] i_shr3_i_i_const_lambda_2_3688_0gr_shift_x_fs_q;
    wire [63:0] i_shr3_i_i_const_lambda_2_3688_0gr_shift_x_fs_qint;
    wire [34:0] i_shr5_i_i33_const_lambda_2_3336_0gr_shift_x_fs_q;
    wire [63:0] i_shr5_i_i33_const_lambda_2_3336_0gr_shift_x_fs_qint;
    wire [34:0] i_shr5_i_i_i_const_lambda_2_3532_0gr_shift_x_fs_q;
    wire [63:0] i_shr5_i_i_i_const_lambda_2_3532_0gr_shift_x_fs_qint;
    wire [47:0] rightShiftStage0Idx1Rng16_uid2394_i_shr84_i_const_lambda_2_3417_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx1_uid2396_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q;
    wire [31:0] rightShiftStage0Idx2Rng32_uid2397_i_shr84_i_const_lambda_2_3417_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx2_uid2399_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q;
    wire [15:0] rightShiftStage0Idx3Rng48_uid2400_i_shr84_i_const_lambda_2_3417_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx3_uid2402_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q;
    wire [1:0] rightShiftStageSel4Dto4_uid2403_i_shr84_i_const_lambda_2_3417_0gr_shift_x_b;
    wire [1:0] rightShiftStage0_uid2404_i_shr84_i_const_lambda_2_3417_0gr_shift_x_s;
    reg [63:0] rightShiftStage0_uid2404_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q;
    wire [50:0] i_shr8_i_i34_const_lambda_2_3341_0gr_shift_x_fs_q;
    wire [63:0] i_shr8_i_i34_const_lambda_2_3341_0gr_shift_x_fs_qint;
    wire [50:0] i_shr8_i_i_i_const_lambda_2_3537_0gr_shift_x_fs_q;
    wire [63:0] i_shr8_i_i_i_const_lambda_2_3537_0gr_shift_x_fs_qint;
    wire [55:0] rightShiftStage0Idx1Rng8_uid2410_i_shr97_i_const_lambda_2_3433_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx1_uid2412_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q;
    wire [47:0] rightShiftStage0Idx2Rng16_uid2413_i_shr97_i_const_lambda_2_3433_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx2_uid2415_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q;
    wire [39:0] rightShiftStage0Idx3Rng24_uid2416_i_shr97_i_const_lambda_2_3433_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx3_uid2418_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q;
    wire [1:0] rightShiftStage0_uid2420_i_shr97_i_const_lambda_2_3433_0gr_shift_x_s;
    reg [63:0] rightShiftStage0_uid2420_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q;
    wire [31:0] rightShiftStage1Idx1Rng32_uid2421_i_shr97_i_const_lambda_2_3433_0gr_shift_x_b;
    wire [63:0] rightShiftStage1Idx1_uid2423_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q;
    wire [0:0] rightShiftStage1_uid2425_i_shr97_i_const_lambda_2_3433_0gr_shift_x_s;
    reg [63:0] rightShiftStage1_uid2425_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q;
    wire [31:0] rightShiftStage0Idx1Rng32_uid2429_i_shr_i_const_lambda_2_3397_0gr_shift_x_b;
    wire [63:0] rightShiftStage0Idx1_uid2431_i_shr_i_const_lambda_2_3397_0gr_shift_x_q;
    wire [0:0] rightShiftStageSel5Dto5_uid2432_i_shr_i_const_lambda_2_3397_0gr_shift_x_b;
    wire [0:0] rightShiftStage0_uid2433_i_shr_i_const_lambda_2_3397_0gr_shift_x_s;
    reg [63:0] rightShiftStage0_uid2433_i_shr_i_const_lambda_2_3397_0gr_shift_x_q;
    wire [12:0] i_unnamed_const_lambda_2_3307_0gr_shift_x_fs_q;
    wire [63:0] i_unnamed_const_lambda_2_3307_0gr_shift_x_fs_qint;
    wire [114:0] i_unnamed_const_lambda_2_3676_0gr_shift_x_fs_q;
    wire [114:0] i_unnamed_const_lambda_2_3676_0gr_shift_x_fs_qint;
    wire [1:0] leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [52:0] leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [48:0] leftShiftStage1Idx1Rng4_uid2452_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [48:0] leftShiftStage1Idx1Rng4_uid2452_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [52:0] leftShiftStage1Idx1_uid2453_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [44:0] leftShiftStage1Idx2Rng8_uid2455_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [44:0] leftShiftStage1Idx2Rng8_uid2455_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [52:0] leftShiftStage1Idx2_uid2456_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [40:0] leftShiftStage1Idx3Rng12_uid2458_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [40:0] leftShiftStage1Idx3Rng12_uid2458_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [52:0] leftShiftStage1Idx3_uid2459_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [1:0] leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [52:0] leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [51:0] leftShiftStage2Idx1Rng1_uid2463_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [51:0] leftShiftStage2Idx1Rng1_uid2463_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [52:0] leftShiftStage2Idx1_uid2464_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [50:0] leftShiftStage2Idx2Rng2_uid2466_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [50:0] leftShiftStage2Idx2Rng2_uid2466_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [52:0] leftShiftStage2Idx2_uid2467_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [49:0] leftShiftStage2Idx3Rng3_uid2469_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [49:0] leftShiftStage2Idx3Rng3_uid2469_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [52:0] leftShiftStage2Idx3_uid2470_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [1:0] leftShiftStage2_uid2472_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [52:0] leftShiftStage2_uid2472_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [18:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bjB11_q;
    wire [18:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bjB21_q;
    wire [72:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_join_0_q;
    wire [54:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_1_q;
    wire [54:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_1_qint;
    wire [53:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_2_q;
    wire [53:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_2_qint;
    wire [108:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_join_3_q;
    wire [71:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_4_q;
    wire [71:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_4_qint;
    wire [72:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_6_q;
    wire [72:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_6_qint;
    wire [90:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_8_q;
    wire [90:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_8_qint;
    wire [90:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_10_q;
    wire [90:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_10_qint;
    wire [109:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0_a;
    wire [109:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0_b;
    logic [109:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0_o;
    wire [109:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0_q;
    wire [74:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1_a;
    wire [74:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1_b;
    logic [74:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1_o;
    wire [73:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1_q;
    wire [91:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2_a;
    wire [91:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2_b;
    logic [91:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2_o;
    wire [91:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2_q;
    wire [110:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0_a;
    wire [110:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0_b;
    logic [110:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0_o;
    wire [110:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0_q;
    wire [111:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0_a;
    wire [111:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0_b;
    logic [111:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0_o;
    wire [111:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0_q;
    wire [88:0] leftShiftStage0Idx1Rng32_uid2522_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [88:0] leftShiftStage0Idx1Rng32_uid2522_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [120:0] leftShiftStage0Idx1_uid2523_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [120:0] leftShiftStage0Idx2_uid2526_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [95:0] leftShiftStage0Idx3Pad96_uid2527_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [24:0] leftShiftStage0Idx3Rng96_uid2528_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [24:0] leftShiftStage0Idx3Rng96_uid2528_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [120:0] leftShiftStage0Idx3_uid2529_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [1:0] leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [120:0] leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [112:0] leftShiftStage1Idx1Rng8_uid2533_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [112:0] leftShiftStage1Idx1Rng8_uid2533_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [120:0] leftShiftStage1Idx1_uid2534_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [104:0] leftShiftStage1Idx2Rng16_uid2536_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [104:0] leftShiftStage1Idx2Rng16_uid2536_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [120:0] leftShiftStage1Idx2_uid2537_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [96:0] leftShiftStage1Idx3Rng24_uid2539_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [96:0] leftShiftStage1Idx3Rng24_uid2539_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [120:0] leftShiftStage1Idx3_uid2540_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [1:0] leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [120:0] leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [118:0] leftShiftStage2Idx1Rng2_uid2544_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [118:0] leftShiftStage2Idx1Rng2_uid2544_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [120:0] leftShiftStage2Idx1_uid2545_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [116:0] leftShiftStage2Idx2Rng4_uid2547_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [116:0] leftShiftStage2Idx2Rng4_uid2547_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [120:0] leftShiftStage2Idx2_uid2548_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [114:0] leftShiftStage2Idx3Rng6_uid2550_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [114:0] leftShiftStage2Idx3Rng6_uid2550_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [120:0] leftShiftStage2Idx3_uid2551_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [1:0] leftShiftStage2_uid2553_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [120:0] leftShiftStage2_uid2553_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [119:0] leftShiftStage3Idx1Rng1_uid2555_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in;
    wire [119:0] leftShiftStage3Idx1Rng1_uid2555_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    wire [120:0] leftShiftStage3Idx1_uid2556_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire [0:0] leftShiftStage3_uid2558_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s;
    reg [120:0] leftShiftStage3_uid2558_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire memoryC0_uid1503_lnTables_lutmem_reset0;
    wire [9:0] memoryC0_uid1503_lnTables_lutmem_ia;
    wire [10:0] memoryC0_uid1503_lnTables_lutmem_aa;
    wire [10:0] memoryC0_uid1503_lnTables_lutmem_ab;
    wire [9:0] memoryC0_uid1503_lnTables_lutmem_ir;
    wire [9:0] memoryC0_uid1503_lnTables_lutmem_r;
    wire memoryC0_uid1504_lnTables_lutmem_reset0;
    wire [9:0] memoryC0_uid1504_lnTables_lutmem_ia;
    wire [10:0] memoryC0_uid1504_lnTables_lutmem_aa;
    wire [10:0] memoryC0_uid1504_lnTables_lutmem_ab;
    wire [9:0] memoryC0_uid1504_lnTables_lutmem_ir;
    wire [9:0] memoryC0_uid1504_lnTables_lutmem_r;
    wire memoryC0_uid1505_lnTables_lutmem_reset0;
    wire [9:0] memoryC0_uid1505_lnTables_lutmem_ia;
    wire [10:0] memoryC0_uid1505_lnTables_lutmem_aa;
    wire [10:0] memoryC0_uid1505_lnTables_lutmem_ab;
    wire [9:0] memoryC0_uid1505_lnTables_lutmem_ir;
    wire [9:0] memoryC0_uid1505_lnTables_lutmem_r;
    wire memoryC0_uid1506_lnTables_lutmem_reset0;
    wire [9:0] memoryC0_uid1506_lnTables_lutmem_ia;
    wire [10:0] memoryC0_uid1506_lnTables_lutmem_aa;
    wire [10:0] memoryC0_uid1506_lnTables_lutmem_ab;
    wire [9:0] memoryC0_uid1506_lnTables_lutmem_ir;
    wire [9:0] memoryC0_uid1506_lnTables_lutmem_r;
    wire memoryC0_uid1507_lnTables_lutmem_reset0;
    wire [9:0] memoryC0_uid1507_lnTables_lutmem_ia;
    wire [10:0] memoryC0_uid1507_lnTables_lutmem_aa;
    wire [10:0] memoryC0_uid1507_lnTables_lutmem_ab;
    wire [9:0] memoryC0_uid1507_lnTables_lutmem_ir;
    wire [9:0] memoryC0_uid1507_lnTables_lutmem_r;
    wire memoryC0_uid1508_lnTables_lutmem_reset0;
    wire [9:0] memoryC0_uid1508_lnTables_lutmem_ia;
    wire [10:0] memoryC0_uid1508_lnTables_lutmem_aa;
    wire [10:0] memoryC0_uid1508_lnTables_lutmem_ab;
    wire [9:0] memoryC0_uid1508_lnTables_lutmem_ir;
    wire [9:0] memoryC0_uid1508_lnTables_lutmem_r;
    wire memoryC1_uid1511_lnTables_lutmem_reset0;
    wire [9:0] memoryC1_uid1511_lnTables_lutmem_ia;
    wire [10:0] memoryC1_uid1511_lnTables_lutmem_aa;
    wire [10:0] memoryC1_uid1511_lnTables_lutmem_ab;
    wire [9:0] memoryC1_uid1511_lnTables_lutmem_ir;
    wire [9:0] memoryC1_uid1511_lnTables_lutmem_r;
    wire memoryC1_uid1512_lnTables_lutmem_reset0;
    wire [9:0] memoryC1_uid1512_lnTables_lutmem_ia;
    wire [10:0] memoryC1_uid1512_lnTables_lutmem_aa;
    wire [10:0] memoryC1_uid1512_lnTables_lutmem_ab;
    wire [9:0] memoryC1_uid1512_lnTables_lutmem_ir;
    wire [9:0] memoryC1_uid1512_lnTables_lutmem_r;
    wire memoryC1_uid1513_lnTables_lutmem_reset0;
    wire [9:0] memoryC1_uid1513_lnTables_lutmem_ia;
    wire [10:0] memoryC1_uid1513_lnTables_lutmem_aa;
    wire [10:0] memoryC1_uid1513_lnTables_lutmem_ab;
    wire [9:0] memoryC1_uid1513_lnTables_lutmem_ir;
    wire [9:0] memoryC1_uid1513_lnTables_lutmem_r;
    wire memoryC1_uid1514_lnTables_lutmem_reset0;
    wire [9:0] memoryC1_uid1514_lnTables_lutmem_ia;
    wire [10:0] memoryC1_uid1514_lnTables_lutmem_aa;
    wire [10:0] memoryC1_uid1514_lnTables_lutmem_ab;
    wire [9:0] memoryC1_uid1514_lnTables_lutmem_ir;
    wire [9:0] memoryC1_uid1514_lnTables_lutmem_r;
    wire memoryC1_uid1515_lnTables_lutmem_reset0;
    wire [7:0] memoryC1_uid1515_lnTables_lutmem_ia;
    wire [10:0] memoryC1_uid1515_lnTables_lutmem_aa;
    wire [10:0] memoryC1_uid1515_lnTables_lutmem_ab;
    wire [7:0] memoryC1_uid1515_lnTables_lutmem_ir;
    wire [7:0] memoryC1_uid1515_lnTables_lutmem_r;
    wire memoryC2_uid1518_lnTables_lutmem_reset0;
    wire [9:0] memoryC2_uid1518_lnTables_lutmem_ia;
    wire [10:0] memoryC2_uid1518_lnTables_lutmem_aa;
    wire [10:0] memoryC2_uid1518_lnTables_lutmem_ab;
    wire [9:0] memoryC2_uid1518_lnTables_lutmem_ir;
    wire [9:0] memoryC2_uid1518_lnTables_lutmem_r;
    wire memoryC2_uid1519_lnTables_lutmem_reset0;
    wire [9:0] memoryC2_uid1519_lnTables_lutmem_ia;
    wire [10:0] memoryC2_uid1519_lnTables_lutmem_aa;
    wire [10:0] memoryC2_uid1519_lnTables_lutmem_ab;
    wire [9:0] memoryC2_uid1519_lnTables_lutmem_ir;
    wire [9:0] memoryC2_uid1519_lnTables_lutmem_r;
    wire memoryC2_uid1520_lnTables_lutmem_reset0;
    wire [9:0] memoryC2_uid1520_lnTables_lutmem_ia;
    wire [10:0] memoryC2_uid1520_lnTables_lutmem_aa;
    wire [10:0] memoryC2_uid1520_lnTables_lutmem_ab;
    wire [9:0] memoryC2_uid1520_lnTables_lutmem_ir;
    wire [9:0] memoryC2_uid1520_lnTables_lutmem_r;
    wire memoryC2_uid1521_lnTables_lutmem_reset0;
    wire [7:0] memoryC2_uid1521_lnTables_lutmem_ia;
    wire [10:0] memoryC2_uid1521_lnTables_lutmem_aa;
    wire [10:0] memoryC2_uid1521_lnTables_lutmem_ab;
    wire [7:0] memoryC2_uid1521_lnTables_lutmem_ir;
    wire [7:0] memoryC2_uid1521_lnTables_lutmem_r;
    wire memoryC3_uid1524_lnTables_lutmem_reset0;
    wire [9:0] memoryC3_uid1524_lnTables_lutmem_ia;
    wire [10:0] memoryC3_uid1524_lnTables_lutmem_aa;
    wire [10:0] memoryC3_uid1524_lnTables_lutmem_ab;
    wire [9:0] memoryC3_uid1524_lnTables_lutmem_ir;
    wire [9:0] memoryC3_uid1524_lnTables_lutmem_r;
    wire memoryC3_uid1525_lnTables_lutmem_reset0;
    wire [9:0] memoryC3_uid1525_lnTables_lutmem_ia;
    wire [10:0] memoryC3_uid1525_lnTables_lutmem_aa;
    wire [10:0] memoryC3_uid1525_lnTables_lutmem_ab;
    wire [9:0] memoryC3_uid1525_lnTables_lutmem_ir;
    wire [9:0] memoryC3_uid1525_lnTables_lutmem_r;
    wire memoryC3_uid1526_lnTables_lutmem_reset0;
    wire [7:0] memoryC3_uid1526_lnTables_lutmem_ia;
    wire [10:0] memoryC3_uid1526_lnTables_lutmem_aa;
    wire [10:0] memoryC3_uid1526_lnTables_lutmem_ab;
    wire [7:0] memoryC3_uid1526_lnTables_lutmem_ir;
    wire [7:0] memoryC3_uid1526_lnTables_lutmem_r;
    wire memoryC4_uid1529_lnTables_lutmem_reset0;
    wire [9:0] memoryC4_uid1529_lnTables_lutmem_ia;
    wire [10:0] memoryC4_uid1529_lnTables_lutmem_aa;
    wire [10:0] memoryC4_uid1529_lnTables_lutmem_ab;
    wire [9:0] memoryC4_uid1529_lnTables_lutmem_ir;
    wire [9:0] memoryC4_uid1529_lnTables_lutmem_r;
    wire memoryC4_uid1530_lnTables_lutmem_reset0;
    wire [6:0] memoryC4_uid1530_lnTables_lutmem_ia;
    wire [10:0] memoryC4_uid1530_lnTables_lutmem_aa;
    wire [10:0] memoryC4_uid1530_lnTables_lutmem_ab;
    wire [6:0] memoryC4_uid1530_lnTables_lutmem_ir;
    wire [6:0] memoryC4_uid1530_lnTables_lutmem_r;
    wire [61:0] i_cmp34_i_i_const_lambda_2_3059_267_new_compare_cstPow2_inv_order_1875_bit_select_top_X_2588_b;
    wire [0:0] i_cmp34_i_i_const_lambda_2_3059_267_new_compare_cstPow2_inv_order_1875_logic_op_top_X_2589_q;
    wire [0:0] i_cmp34_i_i_const_lambda_2_3059_267_new_compare_cstPow2_inv_order_1875_final_logic_op_c_inv_2590_q;
    wire [0:0] i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_not_msb_X_2593_q;
    wire [0:0] i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_logic_op_top_X_2594_q;
    wire [0:0] i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_logic_op2_2595_q;
    wire [0:0] logic_gate_invConst_uid2596_invExcXSubnorm_uid1116_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    wire prodXY_uid1606_pT1_uid1539_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg [16:0] prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [16:0] prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ch [0:0];
    wire [16:0] prodXY_uid1606_pT1_uid1539_invPolyEval_cma_a0;
    wire [16:0] prodXY_uid1606_pT1_uid1539_invPolyEval_cma_c0;
    wire [33:0] prodXY_uid1606_pT1_uid1539_invPolyEval_cma_s0;
    wire [33:0] prodXY_uid1606_pT1_uid1539_invPolyEval_cma_qq0;
    reg [33:0] prodXY_uid1606_pT1_uid1539_invPolyEval_cma_q;
    wire prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ena0;
    wire prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ena1;
    wire prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ena2;
    wire sm0_uid1621_pT2_uid1545_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg [26:0] sm0_uid1621_pT2_uid1545_invPolyEval_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [26:0] sm0_uid1621_pT2_uid1545_invPolyEval_cma_ch [0:0];
    wire [26:0] sm0_uid1621_pT2_uid1545_invPolyEval_cma_a0;
    wire [26:0] sm0_uid1621_pT2_uid1545_invPolyEval_cma_c0;
    wire [53:0] sm0_uid1621_pT2_uid1545_invPolyEval_cma_s0;
    wire [53:0] sm0_uid1621_pT2_uid1545_invPolyEval_cma_qq0;
    reg [53:0] sm0_uid1621_pT2_uid1545_invPolyEval_cma_q;
    wire sm0_uid1621_pT2_uid1545_invPolyEval_cma_ena0;
    wire sm0_uid1621_pT2_uid1545_invPolyEval_cma_ena1;
    wire sm0_uid1621_pT2_uid1545_invPolyEval_cma_ena2;
    wire sm0_uid1660_pT3_uid1551_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg signed [26:0] sm0_uid1660_pT3_uid1551_invPolyEval_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [26:0] sm0_uid1660_pT3_uid1551_invPolyEval_cma_ch [0:0];
    wire [26:0] sm0_uid1660_pT3_uid1551_invPolyEval_cma_a0;
    wire [26:0] sm0_uid1660_pT3_uid1551_invPolyEval_cma_c0;
    wire [53:0] sm0_uid1660_pT3_uid1551_invPolyEval_cma_s0;
    wire [53:0] sm0_uid1660_pT3_uid1551_invPolyEval_cma_qq0;
    reg [53:0] sm0_uid1660_pT3_uid1551_invPolyEval_cma_q;
    wire sm0_uid1660_pT3_uid1551_invPolyEval_cma_ena0;
    wire sm0_uid1660_pT3_uid1551_invPolyEval_cma_ena1;
    wire sm0_uid1660_pT3_uid1551_invPolyEval_cma_ena2;
    wire sm0_uid1695_pT4_uid1557_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg signed [26:0] sm0_uid1695_pT4_uid1557_invPolyEval_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [26:0] sm0_uid1695_pT4_uid1557_invPolyEval_cma_ch [0:0];
    wire [26:0] sm0_uid1695_pT4_uid1557_invPolyEval_cma_a0;
    wire [26:0] sm0_uid1695_pT4_uid1557_invPolyEval_cma_c0;
    wire [53:0] sm0_uid1695_pT4_uid1557_invPolyEval_cma_s0;
    wire [53:0] sm0_uid1695_pT4_uid1557_invPolyEval_cma_qq0;
    reg [53:0] sm0_uid1695_pT4_uid1557_invPolyEval_cma_q;
    wire sm0_uid1695_pT4_uid1557_invPolyEval_cma_ena0;
    wire sm0_uid1695_pT4_uid1557_invPolyEval_cma_ena1;
    wire sm0_uid1695_pT4_uid1557_invPolyEval_cma_ena2;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ah [0:0];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ch [0:0];
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_c0;
    wire [35:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_s0;
    wire [35:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_qq0;
    reg [35:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_q;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ena0;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ena1;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ena2;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ah [0:0];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ch [0:0];
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_c0;
    wire [35:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_s0;
    wire [35:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_qq0;
    reg [35:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_q;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ena0;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ena1;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ena2;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_reset;
    (* preserve_syn_only *) reg signed [18:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [10:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ch [0:0];
    wire [18:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_a0;
    wire [10:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_c0;
    wire [29:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_s0;
    wire [29:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_qq0;
    reg [29:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_q;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ena0;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ena1;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ena2;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_reset;
    (* preserve_syn_only *) reg signed [10:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [10:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ch [0:0];
    wire [10:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_a0;
    wire [10:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_c0;
    wire [21:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_s0;
    wire [21:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_qq0;
    reg [21:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_q;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ena0;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ena1;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ena2;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ah [0:0];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ch [0:0];
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_c0;
    wire [35:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_s0;
    wire [35:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_qq0;
    reg [35:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_q;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ena0;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ena1;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ena2;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ah [0:0];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ch [0:0];
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_c0;
    wire [35:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_s0;
    wire [35:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_qq0;
    reg [35:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_q;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ena0;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ena1;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ena2;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_reset;
    (* preserve_syn_only *) reg signed [18:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [10:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ch [0:0];
    wire [18:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_a0;
    wire [10:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_c0;
    wire [29:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_s0;
    wire [29:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_qq0;
    reg [29:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_q;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ena0;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ena1;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ena2;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_reset;
    (* preserve_syn_only *) reg signed [10:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [10:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ch [0:0];
    wire [10:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_a0;
    wire [10:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_c0;
    wire [21:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_s0;
    wire [21:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_qq0;
    reg [21:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_q;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ena0;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ena1;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ena2;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ah [0:0];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ch [0:0];
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_c0;
    wire [35:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_s0;
    wire [35:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_qq0;
    reg [35:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_q;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ena0;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ena1;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ena2;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ah [0:0];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ch [0:0];
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_c0;
    wire [35:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_s0;
    wire [35:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_qq0;
    reg [35:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_q;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ena0;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ena1;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ena2;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_reset;
    (* preserve_syn_only *) reg signed [18:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [10:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ch [0:0];
    wire [18:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_a0;
    wire [10:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_c0;
    wire [29:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_s0;
    wire [29:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_qq0;
    reg [29:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_q;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ena0;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ena1;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ena2;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_reset;
    (* preserve_syn_only *) reg signed [10:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [10:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ch [0:0];
    wire [10:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_a0;
    wire [10:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_c0;
    wire [21:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_s0;
    wire [21:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_qq0;
    reg [21:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_q;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ena0;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ena1;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ena2;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_reset;
    (* preserve_syn_only *) reg [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ah [0:0];
    (* preserve_syn_only *) reg [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ch [0:0];
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_a0;
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_c0;
    wire [35:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_s0;
    wire [35:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_qq0;
    reg [35:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_q;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ena0;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ena1;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ena2;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_reset;
    (* preserve_syn_only *) reg signed [18:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ch [0:0];
    wire [18:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_a0;
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_c0;
    wire [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_s0;
    wire [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_qq0;
    reg [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_q;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ena0;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ena1;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ena2;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_reset;
    (* preserve_syn_only *) reg [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ah [0:0];
    (* preserve_syn_only *) reg [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ch [0:0];
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_a0;
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_c0;
    wire [35:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_s0;
    wire [35:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_qq0;
    reg [35:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_q;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ena0;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ena1;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ena2;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_reset;
    (* preserve_syn_only *) reg [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [18:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ch [0:0];
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_a0;
    wire [18:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_c0;
    wire [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_s0;
    wire [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_qq0;
    reg [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_q;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ena0;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ena1;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ena2;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_reset;
    (* preserve_syn_only *) reg signed [18:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ch [0:0];
    wire [18:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_a0;
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_c0;
    wire [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_s0;
    wire [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_qq0;
    reg [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_q;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ena0;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ena1;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ena2;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_reset;
    (* preserve_syn_only *) reg [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [18:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ch [0:0];
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_a0;
    wire [18:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_c0;
    wire [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_s0;
    wire [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_qq0;
    reg [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_q;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ena0;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ena1;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ena2;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_reset;
    (* preserve_syn_only *) reg signed [18:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ah [0:0];
    (* preserve_syn_only *) reg signed [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ch [0:0];
    wire [18:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_a0;
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_c0;
    wire [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_s0;
    wire [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_qq0;
    reg [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_q;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ena0;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ena1;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ena2;
    wire multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg [17:0] multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ah [0:1];
    (* preserve_syn_only *) reg signed [17:0] multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ch [0:1];
    wire [17:0] multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_a0;
    wire [17:0] multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_c0;
    wire [17:0] multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_a1;
    wire [17:0] multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_c1;
    wire [36:0] multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_s0;
    wire [36:0] multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_qq0;
    reg [36:0] multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_q;
    wire multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ena0;
    wire multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ena1;
    wire multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ena2;
    wire multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_reset;
    (* preserve_syn_only *) reg [26:0] multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ah [0:1];
    (* preserve_syn_only *) reg signed [26:0] multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ch [0:1];
    wire [26:0] multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_a0;
    wire [26:0] multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_c0;
    wire [26:0] multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_a1;
    wire [26:0] multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_c1;
    wire [54:0] multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_s0;
    wire [63:0] multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_s1;
    wire [54:0] multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_qq0;
    reg [54:0] multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_q;
    wire multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena0;
    wire multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena1;
    wire multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena2;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ah [0:1];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ch [0:1];
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_c0;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_c1;
    wire [36:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_s0;
    wire [36:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_qq0;
    reg [36:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_q;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ena0;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ena1;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ena2;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ah [0:1];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ch [0:1];
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_c0;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_c1;
    wire [36:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_s0;
    wire [36:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_qq0;
    reg [36:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_q;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ena0;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ena1;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ena2;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ah [0:3];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ch [0:3];
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_c0;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_c1;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_a2;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_c2;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_a3;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_c3;
    wire [37:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_s0;
    wire [43:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_s2;
    wire [37:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_qq0;
    reg [37:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_q;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena0;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena1;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena2;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ah [0:1];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ch [0:1];
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_c0;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_c1;
    wire [36:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_s0;
    wire [36:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_qq0;
    reg [36:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_q;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ena0;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ena1;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ena2;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_reset;
    (* preserve_syn_only *) reg [9:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ah [0:1];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ch [0:1];
    wire [9:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_c0;
    wire [9:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_c1;
    wire [28:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_s0;
    wire [28:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_qq0;
    reg [28:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_q;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ena0;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ena1;
    wire i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ena2;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ah [0:1];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ch [0:1];
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_c0;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_c1;
    wire [36:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_s0;
    wire [36:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_qq0;
    reg [36:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_q;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ena0;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ena1;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ena2;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ah [0:1];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ch [0:1];
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_c0;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_c1;
    wire [36:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_s0;
    wire [36:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_qq0;
    reg [36:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_q;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ena0;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ena1;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ena2;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ah [0:3];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ch [0:3];
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_c0;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_c1;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_a2;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_c2;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_a3;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_c3;
    wire [37:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_s0;
    wire [43:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_s2;
    wire [37:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_qq0;
    reg [37:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_q;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena0;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena1;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena2;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ah [0:1];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ch [0:1];
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_c0;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_c1;
    wire [36:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_s0;
    wire [36:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_qq0;
    reg [36:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_q;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ena0;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ena1;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ena2;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_reset;
    (* preserve_syn_only *) reg [9:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ah [0:1];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ch [0:1];
    wire [9:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_c0;
    wire [9:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_c1;
    wire [28:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_s0;
    wire [28:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_qq0;
    reg [28:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_q;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ena0;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ena1;
    wire i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ena2;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ah [0:1];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ch [0:1];
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_c0;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_c1;
    wire [36:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_s0;
    wire [36:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_qq0;
    reg [36:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_q;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ena0;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ena1;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ena2;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ah [0:1];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ch [0:1];
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_c0;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_c1;
    wire [36:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_s0;
    wire [36:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_qq0;
    reg [36:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_q;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ena0;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ena1;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ena2;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ah [0:3];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ch [0:3];
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_c0;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_c1;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_a2;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_c2;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_a3;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_c3;
    wire [37:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_s0;
    wire [43:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_s2;
    wire [37:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_qq0;
    reg [37:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_q;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena0;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena1;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena2;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_reset;
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ah [0:1];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ch [0:1];
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_c0;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_c1;
    wire [36:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_s0;
    wire [36:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_qq0;
    reg [36:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_q;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ena0;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ena1;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ena2;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_reset;
    (* preserve_syn_only *) reg [9:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ah [0:1];
    (* preserve_syn_only *) reg [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ch [0:1];
    wire [9:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_a0;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_c0;
    wire [9:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_a1;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_c1;
    wire [28:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_s0;
    wire [28:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_qq0;
    reg [28:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_q;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ena0;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ena1;
    wire i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ena2;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_reset;
    (* preserve_syn_only *) reg [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ah [0:1];
    (* preserve_syn_only *) reg [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ch [0:1];
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_a0;
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_c0;
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_a1;
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_c1;
    wire [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_s0;
    wire [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_qq0;
    reg [36:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_q;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ena0;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ena1;
    wire postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ena2;
    wire [4:0] i_acl_5_i_i_const_lambda_2_3059_209_vt_select_0_bit_select_merged_in;
    wire [0:0] i_acl_5_i_i_const_lambda_2_3059_209_vt_select_0_bit_select_merged_b;
    wire [2:0] i_acl_5_i_i_const_lambda_2_3059_209_vt_select_0_bit_select_merged_c;
    wire [4:0] i_acl_7_i_const_lambda_2_3059_91_vt_select_0_bit_select_merged_in;
    wire [0:0] i_acl_7_i_const_lambda_2_3059_91_vt_select_0_bit_select_merged_b;
    wire [2:0] i_acl_7_i_const_lambda_2_3059_91_vt_select_0_bit_select_merged_c;
    wire [60:0] i_add_i15_i_const_lambda_2_3059_276_rhsMSBs_select_bit_select_merged_b;
    wire [3:0] i_cond19_i_i43_const_lambda_2_3059_86_vt_select_0_bit_select_merged_in;
    wire [0:0] i_cond19_i_i43_const_lambda_2_3059_86_vt_select_0_bit_select_merged_b;
    wire [1:0] i_cond19_i_i43_const_lambda_2_3059_86_vt_select_0_bit_select_merged_c;
    wire [3:0] i_cond19_i_i_i_const_lambda_2_3059_208_vt_select_0_bit_select_merged_in;
    wire [0:0] i_cond19_i_i_i_const_lambda_2_3059_208_vt_select_0_bit_select_merged_b;
    wire [1:0] i_cond19_i_i_i_const_lambda_2_3059_208_vt_select_0_bit_select_merged_c;
    wire [61:0] i_add_ptr_i_const_lambda_2_3155_0gr_add_x_rhsMSBs_select_bit_select_merged_b;
    wire [1:0] i_add_ptr_i_const_lambda_2_3155_0gr_add_x_rhsMSBs_select_bit_select_merged_c;
    wire [61:0] i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_rhsMSBs_select_bit_select_merged_b;
    wire [1:0] i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_rhsMSBs_select_bit_select_merged_c;
    wire [51:0] i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_b;
    wire [0:0] i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_c;
    wire [5:0] i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_in;
    wire [0:0] i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_b;
    wire [0:0] i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_c;
    wire [0:0] i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_d;
    wire [0:0] i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_e;
    wire [0:0] i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_f;
    wire [0:0] i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_g;
    wire [0:0] i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_bit_select_msb_X_2591_bit_select_merged_b;
    wire [24:0] i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_bit_select_msb_X_2591_bit_select_merged_c;
    wire [5:0] i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_in;
    wire [1:0] i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_b;
    wire [1:0] i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_c;
    wire [1:0] i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_d;
    wire [1:0] rightShiftStageSel0Dto0_uid2104_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid2104_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid2104_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_bit_select_merged_d;
    wire [61:0] i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_rhsMSBs_select_bit_select_merged_b;
    wire [1:0] i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_rhsMSBs_select_bit_select_merged_c;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d;
    wire [9:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c;
    wire [17:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d;
    wire [9:0] i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d;
    wire [9:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c;
    wire [17:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d;
    wire [9:0] i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e;
    wire [1:0] leftShiftStageSel2Dto2_uid2158_i_shl33_i_const_lambda_2_3383_0gr_shift_x_bit_select_merged_b;
    wire [1:0] leftShiftStageSel2Dto2_uid2158_i_shl33_i_const_lambda_2_3383_0gr_shift_x_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto0_uid2183_i_shl36_i_const_lambda_2_3390_0gr_shift_x_bit_select_merged_b;
    wire [1:0] leftShiftStageSel0Dto0_uid2183_i_shl36_i_const_lambda_2_3390_0gr_shift_x_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto0_uid2183_i_shl36_i_const_lambda_2_3390_0gr_shift_x_bit_select_merged_d;
    wire [1:0] leftShiftStageSel2Dto2_uid2219_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_bit_select_merged_b;
    wire [1:0] leftShiftStageSel2Dto2_uid2219_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged_b;
    wire [1:0] leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged_d;
    wire [1:0] rightShiftStageSel2Dto2_uid2308_i_shr110_i_const_lambda_2_3449_0gr_shift_x_bit_select_merged_b;
    wire [1:0] rightShiftStageSel2Dto2_uid2308_i_shr110_i_const_lambda_2_3449_0gr_shift_x_bit_select_merged_c;
    wire [1:0] rightShiftStageSel1Dto1_uid2333_i_shr123_i_const_lambda_2_3465_0gr_shift_x_bit_select_merged_b;
    wire [1:0] rightShiftStageSel1Dto1_uid2333_i_shr123_i_const_lambda_2_3465_0gr_shift_x_bit_select_merged_c;
    wire [0:0] rightShiftStageSel1Dto1_uid2333_i_shr123_i_const_lambda_2_3465_0gr_shift_x_bit_select_merged_d;
    wire [1:0] rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_b;
    wire [1:0] rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_c;
    wire [1:0] rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_d;
    wire [1:0] rightShiftStageSel3Dto3_uid2419_i_shr97_i_const_lambda_2_3433_0gr_shift_x_bit_select_merged_b;
    wire [0:0] rightShiftStageSel3Dto3_uid2419_i_shr97_i_const_lambda_2_3433_0gr_shift_x_bit_select_merged_c;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c;
    wire [17:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d;
    wire [9:0] i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e;
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_b;
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_c;
    wire [18:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_d;
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_b;
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_c;
    wire [17:0] postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_d;
    wire [63:0] fracR_uid1158_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_in;
    wire [51:0] fracR_uid1158_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    wire [10:0] fracR_uid1158_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
    wire [15:0] rVStage_uid1208_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    wire [15:0] rVStage_uid1208_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
    wire [7:0] rVStage_uid1214_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    wire [7:0] rVStage_uid1214_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
    wire [3:0] rVStage_uid1220_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    wire [3:0] rVStage_uid1220_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
    wire [1:0] rVStage_uid1226_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    wire [1:0] rVStage_uid1226_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto4_uid2449_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    wire [1:0] leftShiftStageSel0Dto4_uid2449_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto4_uid2449_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_d;
    wire [26:0] topRangeY_uid1684_pT4_uid1557_invPolyEval_bit_select_merged_b;
    wire [22:0] topRangeY_uid1684_pT4_uid1557_invPolyEval_bit_select_merged_c;
    wire [31:0] rVStage_uid1572_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    wire [31:0] rVStage_uid1572_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
    wire [15:0] rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    wire [15:0] rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
    wire [7:0] rVStage_uid1584_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    wire [7:0] rVStage_uid1584_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
    wire [3:0] rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    wire [3:0] rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
    wire [1:0] rVStage_uid1596_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    wire [1:0] rVStage_uid1596_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    wire [1:0] leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
    wire [1:0] leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_d;
    wire [0:0] leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_e;
    wire [26:0] topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_b;
    wire [15:0] topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_c;
    wire [52:0] leftShiftStage0Idx1_uid2442_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q;
    wire [52:0] leftShiftStage0Idx2_uid2445_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q;
    wire [52:0] leftShiftStage0Idx3_uid2448_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q;
    wire [11:0] expXPostSubnormPostSubnormOffset_uid1121_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_b_const_q;
    wire [0:0] i_acl_18_i71_const_lambda_2_3059_165invSel_q;
    wire [0:0] i_acl_17_i70_const_lambda_2_3059_164invSel_q;
    reg [63:0] mergedMUXes0_opt_lev0_id0_q;
    reg [0:0] mergedMUXes0_opt_lev0_id0_v;
    reg [63:0] mergedMUXes0_opt_lev1_id0_q;
    wire [0:0] i_acl_27_i_const_lambda_2_3059_170invSel_q;
    reg [31:0] mergedMUXes1_opt_lev0_id0_q;
    reg [0:0] mergedMUXes1_opt_lev0_id0_v;
    reg [31:0] mergedMUXes1_opt_lev1_id0_q;
    wire [0:0] i_cond_i_i_i_const_lambda_2_3059_203invSel_q;
    reg [63:0] mergedMUXes2_q;
    wire [0:0] i_acl_3_i_const_lambda_2_3059_77invSel_q;
    reg [31:0] mergedMUXes3_q;
    reg [63:0] redist0_mergedMUXes0_opt_lev1_id0_q_2_q;
    reg [26:0] redist1_topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_b_1_q;
    reg [15:0] redist2_topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_c_1_q;
    reg [1:0] redist3_leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c_1_q;
    reg [1:0] redist4_leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_d_1_q;
    reg [0:0] redist5_leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_e_1_q;
    reg [3:0] redist6_rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b_1_q;
    reg [3:0] redist7_rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c_1_q;
    reg [15:0] redist8_rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b_1_q;
    reg [15:0] redist9_rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c_1_q;
    reg [26:0] redist10_topRangeY_uid1684_pT4_uid1557_invPolyEval_bit_select_merged_b_1_q;
    reg [17:0] redist11_postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_d_1_q;
    reg [17:0] redist12_postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_c_1_q;
    reg [17:0] redist13_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_2_q;
    reg [17:0] redist13_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_2_delay_0;
    reg [17:0] redist14_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_3_q;
    reg [17:0] redist15_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c_3_q;
    reg [17:0] redist15_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c_3_delay_0;
    reg [17:0] redist15_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c_3_delay_1;
    reg [17:0] redist16_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_1_q;
    reg [17:0] redist17_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_3_q;
    reg [17:0] redist17_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_3_delay_0;
    reg [9:0] redist18_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e_3_q;
    reg [9:0] redist18_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e_3_delay_0;
    reg [9:0] redist18_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e_3_delay_1;
    reg [1:0] redist19_rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_c_1_q;
    reg [1:0] redist20_rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_d_1_q;
    reg [1:0] redist21_rightShiftStageSel2Dto2_uid2308_i_shr110_i_const_lambda_2_3449_0gr_shift_x_bit_select_merged_c_1_q;
    reg [1:0] redist22_leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged_d_1_q;
    reg [17:0] redist23_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_2_q;
    reg [17:0] redist23_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_2_delay_0;
    reg [17:0] redist24_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_3_q;
    reg [17:0] redist25_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c_3_q;
    reg [17:0] redist25_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c_3_delay_0;
    reg [17:0] redist25_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c_3_delay_1;
    reg [17:0] redist26_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_1_q;
    reg [17:0] redist27_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_3_q;
    reg [17:0] redist27_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_3_delay_0;
    reg [9:0] redist28_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e_3_q;
    reg [9:0] redist28_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e_3_delay_0;
    reg [9:0] redist28_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e_3_delay_1;
    reg [17:0] redist29_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b_3_q;
    reg [17:0] redist29_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b_3_delay_0;
    reg [17:0] redist29_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b_3_delay_1;
    reg [17:0] redist30_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_1_q;
    reg [17:0] redist31_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_3_q;
    reg [17:0] redist31_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_3_delay_0;
    reg [17:0] redist32_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d_3_q;
    reg [17:0] redist32_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d_3_delay_0;
    reg [17:0] redist32_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d_3_delay_1;
    reg [9:0] redist33_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_2_q;
    reg [9:0] redist33_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_2_delay_0;
    reg [9:0] redist34_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_3_q;
    reg [17:0] redist35_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_2_q;
    reg [17:0] redist35_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_2_delay_0;
    reg [17:0] redist36_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_3_q;
    reg [17:0] redist37_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c_3_q;
    reg [17:0] redist37_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c_3_delay_0;
    reg [17:0] redist37_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c_3_delay_1;
    reg [17:0] redist38_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_1_q;
    reg [17:0] redist39_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_3_q;
    reg [17:0] redist39_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_3_delay_0;
    reg [9:0] redist40_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e_3_q;
    reg [9:0] redist40_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e_3_delay_0;
    reg [9:0] redist40_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e_3_delay_1;
    reg [17:0] redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_q;
    reg [17:0] redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_delay_0;
    reg [17:0] redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_delay_1;
    reg [17:0] redist42_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_1_q;
    reg [17:0] redist43_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_3_q;
    reg [17:0] redist43_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_3_delay_0;
    reg [17:0] redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_q;
    reg [17:0] redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_delay_0;
    reg [17:0] redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_delay_1;
    reg [9:0] redist45_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_2_q;
    reg [9:0] redist45_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_2_delay_0;
    reg [9:0] redist46_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_3_q;
    reg [0:0] redist47_i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_d_1_q;
    reg [51:0] redist48_i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_b_1_q;
    reg [0:0] redist49_i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_c_1_q;
    reg [36:0] redist50_postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_q_1_q;
    reg [0:0] redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_q;
    reg [0:0] redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_delay_0;
    reg [0:0] redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_delay_1;
    reg [0:0] redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_delay_2;
    reg [0:0] redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_delay_3;
    reg [0:0] redist52_i_shl14_i_i_const_lambda_2_3059_48_BitSelect_for_a_b_1_q;
    reg [26:0] redist53_i_conv_i_i38_const_lambda_2_3059_74_BitSelect_for_a_b_1_q;
    reg [11:0] redist54_i_conv50_i_i_const_lambda_2_3059_281_BitSelect_for_a_b_2_q;
    reg [11:0] redist54_i_conv50_i_i_const_lambda_2_3059_281_BitSelect_for_a_b_2_delay_0;
    reg [0:0] redist55_i_and6_i_const_lambda_2_3059_52_BitSelect_for_a_b_3_q;
    reg [0:0] redist55_i_and6_i_const_lambda_2_3059_52_BitSelect_for_a_b_3_delay_0;
    reg [0:0] redist55_i_and6_i_const_lambda_2_3059_52_BitSelect_for_a_b_3_delay_1;
    reg [52:0] redist56_i_and44_i_i_const_lambda_2_3059_275_BitSelect_for_a_b_1_q;
    reg [0:0] redist57_i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b_4_q;
    reg [0:0] redist57_i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b_4_delay_0;
    reg [0:0] redist57_i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b_4_delay_1;
    reg [0:0] redist57_i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b_4_delay_2;
    reg [50:0] redist58_os_uid1702_pT4_uid1557_invPolyEval_b_1_q;
    reg [39:0] redist59_os_uid1667_pT3_uid1551_invPolyEval_b_1_q;
    reg [28:0] redist60_os_uid1632_pT2_uid1545_invPolyEval_b_1_q;
    reg [19:0] redist61_lowRangeA_uid1624_pT2_uid1545_invPolyEval_b_1_q;
    reg [26:0] redist62_topRangeY_uid1620_pT2_uid1545_invPolyEval_b_1_q;
    reg [5:0] redist63_rightBottomY_uid1618_pT2_uid1545_invPolyEval_b_8_q;
    reg [0:0] redist64_rightBottomX_uid1617_pT2_uid1545_invPolyEval_b_7_q;
    reg [2:0] redist65_aboveLeftY_uid1616_pT2_uid1545_invPolyEval_b_7_q;
    reg [3:0] redist66_aboveLeftX_uid1615_pT2_uid1545_invPolyEval_b_6_q;
    reg [6:0] redist67_r_uid1604_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q;
    reg [0:0] redist68_vCount_uid1585_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q;
    reg [0:0] redist69_vCount_uid1579_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q;
    reg [0:0] redist70_vCount_uid1573_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q;
    reg [0:0] redist70_vCount_uid1573_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_delay_0;
    reg [56:0] redist71_vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2_q;
    reg [56:0] redist71_vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2_delay_0;
    reg [0:0] redist72_vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_3_q;
    reg [0:0] redist72_vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_3_delay_0;
    reg [63:0] redist73_rVStage_uid1564_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q;
    reg [0:0] redist74_lowRangeB_uid1552_invPolyEval_b_1_q;
    reg [0:0] redist75_lowRangeB_uid1546_invPolyEval_b_1_q;
    reg [66:0] redist76_sOuputFormat_uid1501_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q;
    reg [4:0] redist77_xv0_uid1493_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q;
    reg [5:0] redist78_r_uid1234_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q;
    reg [0:0] redist79_vCount_uid1221_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q;
    reg [0:0] redist80_vCount_uid1215_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q;
    reg [0:0] redist81_vCount_uid1209_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q;
    reg [0:0] redist81_vCount_uid1209_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_delay_0;
    reg [0:0] redist82_vCount_uid1201_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q;
    reg [0:0] redist82_vCount_uid1201_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_delay_0;
    reg [0:0] redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_q;
    reg [0:0] redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_delay_0;
    reg [0:0] redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_delay_1;
    reg [0:0] redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_delay_2;
    reg [0:0] redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_delay_3;
    reg [52:0] redist84_fracR_uid1154_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q;
    reg [120:0] redist85_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q;
    reg [120:0] redist86_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_4_q;
    reg [120:0] redist86_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_4_delay_0;
    reg [56:0] redist87_highBBits_uid1143_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q;
    reg [51:0] redist88_lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2_q;
    reg [51:0] redist88_lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2_delay_0;
    reg [54:0] redist89_peOR_uid1131_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q;
    reg [0:0] redist97_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_35_q;
    reg [0:0] redist98_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_44_q;
    reg [0:0] redist99_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_45_q;
    reg [51:0] redist101_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q;
    reg [51:0] redist102_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_3_q;
    reg [51:0] redist102_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_3_delay_0;
    reg [52:0] redist104_oFracX_uid1117_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q;
    reg [52:0] redist104_oFracX_uid1117_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_delay_0;
    reg [0:0] redist108_sync_together_3059_397_aunroll_x_in_i_valid_58_q;
    reg [0:0] redist109_sync_together_3059_397_aunroll_x_in_i_valid_59_q;
    reg [0:0] redist110_sync_together_3059_397_aunroll_x_in_i_valid_69_q;
    reg [0:0] redist111_sync_together_3059_397_aunroll_x_in_i_valid_70_q;
    reg [0:0] redist112_sync_together_3059_397_aunroll_x_in_i_valid_71_q;
    reg [61:0] redist115_i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_narrow_x_b_2_q;
    reg [61:0] redist115_i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_narrow_x_b_2_delay_0;
    reg [63:0] redist116_i_add_ptr_i_const_lambda_2_3155_0gr_dupName_0_trunc_sel_x_b_1_q;
    reg [61:0] redist117_i_add_ptr_i_const_lambda_2_3155_0gr_narrow_x_b_1_q;
    reg [61:0] redist118_i_add_ptr_i328_const_lambda_2_3252_0gr_narrow_x_b_1_q;
    reg [63:0] redist119_bgTrunc_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sel_x_b_1_q;
    reg [63:0] redist120_bgTrunc_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sel_x_b_1_q;
    reg [63:0] redist121_bgTrunc_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sel_x_b_1_q;
    reg [31:0] redist122_bgTrunc_i_add_i_i_i_const_lambda_2_3059_210_sel_x_b_1_q;
    reg [31:0] redist123_bgTrunc_i_add_i_i44_const_lambda_2_3059_92_sel_x_b_1_q;
    reg [31:0] redist124_bgTrunc_i_add55_i_const_lambda_2_3059_71_sel_x_b_1_q;
    reg [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_q;
    reg [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_delay_0;
    reg [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_delay_1;
    reg [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_delay_2;
    reg [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_delay_3;
    reg [0:0] redist126_i_unnamed_const_lambda_2_3059_269_vt_select_12_b_4_q;
    reg [0:0] redist126_i_unnamed_const_lambda_2_3059_269_vt_select_12_b_4_delay_0;
    reg [0:0] redist126_i_unnamed_const_lambda_2_3059_269_vt_select_12_b_4_delay_1;
    reg [0:0] redist126_i_unnamed_const_lambda_2_3059_269_vt_select_12_b_4_delay_2;
    reg [0:0] redist127_i_tobool40_not_i_i_const_lambda_2_3059_272_q_2_q;
    reg [0:0] redist128_i_tobool40_not_i_i_const_lambda_2_3059_272_q_3_q;
    reg [0:0] redist129_i_tobool11_i_i_const_lambda_2_3059_178_q_1_q;
    reg [11:0] redist130_i_sub55_op_i_i_const_lambda_2_3059_256_vt_select_11_b_1_q;
    reg [63:0] redist131_i_shl54_i_i_const_lambda_2_3059_240_vt_join_q_1_q;
    reg [60:0] redist132_i_shl33_i_const_lambda_2_3059_99_vt_select_63_b_1_q;
    reg [1:0] redist133_i_sh_prom35_i_const_lambda_2_3059_101_vt_select_1_b_1_q;
    reg [0:0] redist134_i_reduction_1_i65_const_lambda_2_3059_158_vt_select_0_b_1_q;
    reg [0:0] redist135_i_phitmp3_i_i_const_lambda_2_3059_217_q_2_q;
    reg [31:0] redist136_i_or143_i_const_lambda_2_3059_174_vt_select_31_b_1_q;
    reg [5:0] redist137_i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_select_5_b_1_q;
    reg [11:0] redist138_i_i_i_const_lambda_2_3059_41_vt_select_11_b_1_q;
    reg [5:0] redist139_i_i10_i_const_lambda_2_3059_194_vt_select_5_b_3_q;
    reg [5:0] redist139_i_i10_i_const_lambda_2_3059_194_vt_select_5_b_3_delay_0;
    reg [5:0] redist139_i_i10_i_const_lambda_2_3059_194_vt_select_5_b_3_delay_1;
    reg [10:0] redist140_i_exponent_0_i_i_const_lambda_2_3059_315_vt_select_62_b_1_q;
    reg [31:0] redist141_i_conv_i27_const_lambda_2_3059_51_vt_join_q_3_q;
    reg [31:0] redist141_i_conv_i27_const_lambda_2_3059_51_vt_join_q_3_delay_0;
    reg [31:0] redist141_i_conv_i27_const_lambda_2_3059_51_vt_join_q_3_delay_1;
    reg [12:0] redist142_i_conv83_i_i_const_lambda_2_3059_304_vt_select_12_b_1_q;
    reg [12:0] redist143_i_conv82_i_i_const_lambda_2_3059_261_vt_select_12_b_1_q;
    reg [0:0] redist144_i_cond90_i_const_lambda_2_3059_126_vt_select_0_b_1_q;
    reg [0:0] redist145_i_cond130_i_const_lambda_2_3059_154_vt_select_0_b_1_q;
    reg [0:0] redist146_i_cmp_i_not_const_lambda_2_3059_27_c_13_q;
    reg [0:0] redist147_i_cmp_i_i30_const_lambda_2_3059_61_q_1_q;
    reg [0:0] redist148_i_cmp9_i_const_lambda_2_3059_55_q_3_q;
    reg [0:0] redist148_i_cmp9_i_const_lambda_2_3059_55_q_3_delay_0;
    reg [0:0] redist149_i_cmp9_i_const_lambda_2_3059_55_q_4_q;
    reg [0:0] redist150_i_cmp7_i_const_lambda_2_3059_53_q_1_q;
    reg [0:0] redist151_i_cmp49_i_const_lambda_2_3059_66_c_3_q;
    reg [0:0] redist151_i_cmp49_i_const_lambda_2_3059_66_c_3_delay_0;
    reg [0:0] redist152_i_cmp3_i_i32_const_lambda_2_3059_64_q_1_q;
    reg [0:0] redist153_i_and98_i_const_lambda_2_3059_130_vt_select_2_b_1_q;
    reg [0:0] redist154_i_and85_i_const_lambda_2_3059_120_vt_select_3_b_1_q;
    reg [0:0] redist155_i_and73_i_const_lambda_2_3059_106_vt_select_4_b_1_q;
    reg [51:0] redist156_i_and4_i_i_const_lambda_2_3059_311_vt_select_51_b_1_q;
    reg [55:0] redist157_i_and45_i_i_const_lambda_2_3059_229_vt_select_55_b_3_q;
    reg [55:0] redist157_i_and45_i_i_const_lambda_2_3059_229_vt_select_55_b_3_delay_0;
    reg [55:0] redist157_i_and45_i_i_const_lambda_2_3059_229_vt_select_55_b_3_delay_1;
    reg [11:0] redist158_i_and3_i6_i_const_lambda_2_3059_176_vt_select_11_b_2_q;
    reg [11:0] redist158_i_and3_i6_i_const_lambda_2_3059_176_vt_select_11_b_2_delay_0;
    reg [31:0] redist159_i_and3_i6_i_const_lambda_2_3059_176_vt_join_q_1_q;
    reg [52:0] redist160_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_select_55_b_1_q;
    reg [63:0] redist161_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_1_q;
    reg [63:0] redist162_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_2_q;
    reg [63:0] redist163_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_3_q;
    reg [51:0] redist164_i_and2_i2_i_const_lambda_2_3059_35_vt_select_51_b_1_q;
    reg [0:0] redist165_i_and124_i_const_lambda_2_3059_150_vt_select_0_b_2_q;
    reg [0:0] redist165_i_and124_i_const_lambda_2_3059_150_vt_select_0_b_2_delay_0;
    reg [0:0] redist166_i_and111_i58_const_lambda_2_3059_140_vt_select_1_b_2_q;
    reg [0:0] redist166_i_and111_i58_const_lambda_2_3059_140_vt_select_1_b_2_delay_0;
    reg [3:0] redist167_i_and101_i_const_lambda_2_3059_133_vt_select_3_b_1_q;
    reg [53:0] redist168_i_add_i15_i_const_lambda_2_3059_276_vt_select_56_b_1_q;
    reg [63:0] redist169_i_add_i15_i_const_lambda_2_3059_276_vt_join_q_1_q;
    reg [12:0] redist170_i_add_i12_i_const_lambda_2_3059_241_vt_select_12_b_1_q;
    reg [0:0] redist171_i_acl_8_i48_const_lambda_2_3059_103_vt_select_0_b_2_q;
    reg [0:0] redist171_i_acl_8_i48_const_lambda_2_3059_103_vt_select_0_b_2_delay_0;
    reg [11:0] redist172_i_acl_63_i_i_const_lambda_2_3059_291_vt_select_11_b_1_q;
    reg [0:0] redist173_i_acl_20_i73_const_lambda_2_3059_167_q_1_q;
    reg [0:0] redist174_i_acl_16_i69_const_lambda_2_3059_163_q_1_q;
    reg [0:0] redist175_i_acl_15_i63_const_lambda_2_3059_147_vt_select_0_b_1_q;
    reg [0:0] redist176_i_acl_14_i_i_const_lambda_2_3059_250_q_1_q;
    reg [0:0] redist177_i_acl_14_i57_const_lambda_2_3059_137_vt_select_0_b_1_q;
    reg [0:0] redist178_i_acl_12_i55_const_lambda_2_3059_117_vt_select_0_b_1_q;
    reg [0:0] redist179_i_acl_12_demorgan_i_i_const_lambda_2_3059_248_q_1_q;
    reg [0:0] redist180_i_acl_11_i_i_const_lambda_2_3059_222_q_3_q;
    reg [0:0] redist180_i_acl_11_i_i_const_lambda_2_3059_222_q_3_delay_0;
    reg [0:0] redist181_i_acl_11_i_i_const_lambda_2_3059_222_q_4_q;
    reg [1:0] redist182_i_acl_10_i_i_const_lambda_2_3059_221_vt_select_1_b_1_q;
    reg [11:0] redist183_i_acl_10_i50_const_lambda_2_3059_110_vt_select_11_b_1_q;
    reg [5:0] redist63_rightBottomY_uid1618_pT2_uid1545_invPolyEval_b_8_inputreg0_q;
    wire redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_reset0;
    wire [41:0] redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_ia;
    wire [2:0] redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_aa;
    wire [2:0] redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_ab;
    wire [41:0] redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_iq;
    wire [41:0] redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_q;
    wire [2:0] redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_wraddr_i = 3'b111;
    wire [2:0] redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_offset_q;
    wire [3:0] redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_rdcnt_a;
    wire [3:0] redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_rdcnt_b;
    logic [3:0] redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_rdcnt_o;
    wire [3:0] redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_rdcnt_q;
    reg [41:0] redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_inputreg0_q;
    wire redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_reset0;
    wire [41:0] redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_ia;
    wire [2:0] redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_aa;
    wire [2:0] redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_ab;
    wire [41:0] redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_iq;
    wire [41:0] redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_q;
    wire [2:0] redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_wraddr_i = 3'b111;
    wire [2:0] redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_offset_q;
    wire [3:0] redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_rdcnt_a;
    wire [3:0] redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_rdcnt_b;
    logic [3:0] redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_rdcnt_o;
    wire [3:0] redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_rdcnt_q;
    reg [41:0] redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_inputreg0_q;
    wire redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_reset0;
    wire [41:0] redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_ia;
    wire [2:0] redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_aa;
    wire [2:0] redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_ab;
    wire [41:0] redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_iq;
    wire [41:0] redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_q;
    wire [2:0] redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_wraddr_i = 3'b111;
    wire [3:0] redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_rdcnt_a;
    wire [3:0] redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_rdcnt_b;
    logic [3:0] redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_rdcnt_o;
    wire [3:0] redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_rdcnt_q;
    wire redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_reset0;
    wire [10:0] redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_ia;
    wire [2:0] redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_aa;
    wire [2:0] redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_ab;
    wire [10:0] redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_iq;
    wire [10:0] redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_q;
    wire [2:0] redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_wraddr_i = 3'b111;
    wire [2:0] redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_offset_q;
    wire [3:0] redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_rdcnt_a;
    wire [3:0] redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_rdcnt_b;
    logic [3:0] redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_rdcnt_o;
    wire [3:0] redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_rdcnt_q;
    reg [10:0] redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_inputreg0_q;
    wire redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_reset0;
    wire [10:0] redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_ia;
    wire [2:0] redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_aa;
    wire [2:0] redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_ab;
    wire [10:0] redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_iq;
    wire [10:0] redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_q;
    wire [2:0] redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_wraddr_i = 3'b111;
    wire [3:0] redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_rdcnt_a;
    wire [3:0] redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_rdcnt_b;
    logic [3:0] redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_rdcnt_o;
    wire [3:0] redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_rdcnt_q;
    reg [10:0] redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_inputreg0_q;
    wire redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_reset0;
    wire [10:0] redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_ia;
    wire [2:0] redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_aa;
    wire [2:0] redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_ab;
    wire [10:0] redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_iq;
    wire [10:0] redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_q;
    wire [2:0] redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_wraddr_i = 3'b111;
    wire [3:0] redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_rdcnt_a;
    wire [3:0] redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_rdcnt_b;
    logic [3:0] redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_rdcnt_o;
    wire [3:0] redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_rdcnt_q;
    reg [10:0] redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_inputreg0_q;
    wire redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_reset0;
    wire [10:0] redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_ia;
    wire [2:0] redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_aa;
    wire [2:0] redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_ab;
    wire [10:0] redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_iq;
    wire [10:0] redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_q;
    wire [2:0] redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_wraddr_i = 3'b111;
    wire [3:0] redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_rdcnt_a;
    wire [3:0] redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_rdcnt_b;
    logic [3:0] redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_rdcnt_o;
    wire [3:0] redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_rdcnt_q;
    reg [12:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_inputreg0_q;
    wire redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_reset0;
    wire [12:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_ia;
    wire [2:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_aa;
    wire [2:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_ab;
    wire [12:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_iq;
    wire [12:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_q;
    wire [2:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_wraddr_i = 3'b111;
    wire [3:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_rdcnt_a;
    wire [3:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_rdcnt_b;
    logic [3:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_rdcnt_o;
    wire [3:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_rdcnt_q;
    wire redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_reset0;
    wire [51:0] redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_ia;
    wire [4:0] redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_aa;
    wire [4:0] redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_ab;
    wire [51:0] redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_iq;
    wire [51:0] redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_q;
    wire [4:0] redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_wraddr_i = 5'b11111;
    wire [4:0] redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_offset_q;
    wire [5:0] redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_rdcnt_a;
    wire [5:0] redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_rdcnt_b;
    logic [5:0] redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_rdcnt_o;
    wire [5:0] redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_rdcnt_q;
    reg [63:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_inputreg0_q;
    reg [63:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_outputreg0_q;
    wire redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_reset0;
    wire [63:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_ia;
    wire [5:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_aa;
    wire [5:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_ab;
    wire [63:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_iq;
    wire [63:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_q;
    wire [5:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_wraddr_i = 6'b111111;
    wire [5:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_offset_q;
    wire [6:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_rdcnt_a;
    wire [6:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_rdcnt_b;
    logic [6:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_rdcnt_o;
    wire [6:0] redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_rdcnt_q;
    reg [63:0] redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_inputreg0_q;
    reg [63:0] redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_outputreg0_q;
    wire redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_reset0;
    wire [63:0] redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_ia;
    wire [5:0] redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_aa;
    wire [5:0] redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_ab;
    wire [63:0] redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_iq;
    wire [63:0] redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_q;
    wire [5:0] redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [5:0] redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_wraddr_i = 6'b111111;
    wire [6:0] redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_rdcnt_a;
    wire [6:0] redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_rdcnt_b;
    logic [6:0] redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_rdcnt_o;
    wire [6:0] redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_rdcnt_q;
    reg [63:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_inputreg0_q;
    reg [63:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_outputreg0_q;
    wire redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_reset0;
    wire [63:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_ia;
    wire [2:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_aa;
    wire [2:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_ab;
    wire [63:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_iq;
    wire [63:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_q;
    wire [2:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [2:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_wraddr_i = 3'b111;
    wire [2:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_offset_q;
    wire [3:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_rdcnt_a;
    wire [3:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_rdcnt_b;
    logic [3:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_rdcnt_o;
    wire [3:0] redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_rdcnt_q;
    reg [63:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_inputreg0_q;
    reg [63:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_outputreg0_q;
    wire redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_reset0;
    wire [63:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_ia;
    wire [3:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_aa;
    wire [3:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_ab;
    wire [63:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_iq;
    wire [63:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_q;
    wire [3:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_wraddr_i = 4'b1111;
    wire [3:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_offset_q;
    wire [4:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_rdcnt_a;
    wire [4:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_rdcnt_b;
    logic [4:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_rdcnt_o;
    wire [4:0] redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_rdcnt_q;
    reg [63:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_inputreg0_q;
    reg [63:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_outputreg0_q;
    wire redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_reset0;
    wire [63:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_ia;
    wire [3:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_aa;
    wire [3:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_ab;
    wire [63:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_iq;
    wire [63:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_q;
    wire [3:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [3:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_wraddr_i = 4'b1111;
    wire [3:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_offset_q;
    wire [4:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_rdcnt_a;
    wire [4:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_rdcnt_b;
    logic [4:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_rdcnt_o;
    wire [4:0] redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_rdcnt_q;
    reg [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_inputreg0_q;
    reg [12:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_inputreg0_q;
    wire redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_reset0;
    wire [12:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_ia;
    wire [4:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_aa;
    wire [4:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_ab;
    wire [12:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_iq;
    wire [12:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_q;
    wire [4:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_wraddr_i = 5'b11111;
    wire [4:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_offset_q;
    wire [5:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_rdcnt_a;
    wire [5:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_rdcnt_b;
    logic [5:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_rdcnt_o;
    wire [5:0] redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_rdcnt_q;
    reg [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_inputreg0_q;
    reg [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_outputreg0_q;
    wire redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_reset0;
    wire [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_ia;
    wire [4:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_aa;
    wire [4:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_ab;
    wire [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_iq;
    wire [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_q;
    wire [4:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_wraddr_q;
    // Initial-value here is arbitrary, but a resolved value is necessary for simulation.
    (* preserve_syn_only *) reg [4:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_wraddr_i = 5'b11111;
    wire [4:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_offset_q;
    wire [5:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt_a;
    wire [5:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt_b;
    logic [5:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt_o;
    wire [5:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt_q;
    reg [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_inputreg0_q;
    reg [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_outputreg0_q;
    wire redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_reset0;
    wire [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_ia;
    wire [4:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_aa;
    wire [4:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_ab;
    wire [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_iq;
    wire [8:0] redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_q;


    // VCC(CONSTANT,1)
    assign VCC_q = 1'b1;

    // redist108_sync_together_3059_397_aunroll_x_in_i_valid_58(DELAY,2810)
    dspba_delay_ver #( .width(1), .depth(58), .reset_kind("SYNC"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist108_sync_together_3059_397_aunroll_x_in_i_valid_58 ( .xin(in_i_valid), .xout(redist108_sync_together_3059_397_aunroll_x_in_i_valid_58_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist109_sync_together_3059_397_aunroll_x_in_i_valid_59(DELAY,2811)
    always_ff @ (posedge clock)
    begin
        if (!resetn)
        begin
            redist109_sync_together_3059_397_aunroll_x_in_i_valid_59_q <= '0;
        end
        else
        begin
            redist109_sync_together_3059_397_aunroll_x_in_i_valid_59_q <= redist108_sync_together_3059_397_aunroll_x_in_i_valid_58_q;
        end
    end

    // redist110_sync_together_3059_397_aunroll_x_in_i_valid_69(DELAY,2812)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("SYNC"), .phase(59), .modulus(2), .reset_high(1'b0) )
    redist110_sync_together_3059_397_aunroll_x_in_i_valid_69 ( .xin(redist109_sync_together_3059_397_aunroll_x_in_i_valid_59_q), .xout(redist110_sync_together_3059_397_aunroll_x_in_i_valid_69_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist111_sync_together_3059_397_aunroll_x_in_i_valid_70(DELAY,2813)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist111_sync_together_3059_397_aunroll_x_in_i_valid_70_q <= redist110_sync_together_3059_397_aunroll_x_in_i_valid_69_q;
        end
    end

    // redist112_sync_together_3059_397_aunroll_x_in_i_valid_71(DELAY,2814)
    always_ff @ (posedge clock)
    begin
        if (!resetn)
        begin
            redist112_sync_together_3059_397_aunroll_x_in_i_valid_71_q <= '0;
        end
        else
        begin
            redist112_sync_together_3059_397_aunroll_x_in_i_valid_71_q <= redist111_sync_together_3059_397_aunroll_x_in_i_valid_70_q;
        end
    end

    // valid_fanout_reg0(REG,1188)@72 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg0_q <= redist112_sync_together_3059_397_aunroll_x_in_i_valid_71_q;
        end
    end

    // i_and76_i_const_lambda_2_3059_113_vt_const_63(CONSTANT,403)
    assign i_and76_i_const_lambda_2_3059_113_vt_const_63_q = 48'b000000000000000000000000000000000000000000000000;

    // i_and141_i_const_lambda_2_3059_172_vt_const_63(CONSTANT,253)
    assign i_and141_i_const_lambda_2_3059_172_vt_const_63_q = 51'b000000000000000000000000000000000000000000000000000;

    // i_add_i12_i_const_lambda_2_3059_241_vt_const_31(CONSTANT,206)
    assign i_add_i12_i_const_lambda_2_3059_241_vt_const_31_q = 19'b0000000000000000000;

    // c_i32_0_3059_343(CONSTANT,33)
    assign c_i32_0_3059_343_q = 32'b00000000000000000000000000000000;

    // redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_offset(CONSTANT,2892)
    assign redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_offset_q = 3'b100;

    // redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_rdcnt(ADD,2903)
    assign redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_rdcnt_a = {1'b0, redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_wraddr_q};
    assign redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_rdcnt_b = {1'b0, redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_rdcnt_o <= $unsigned(redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_rdcnt_a) + $unsigned(redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_rdcnt_b);
        end
    end
    assign redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_rdcnt_q = redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_rdcnt_o[3:0];

    // redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_offset(CONSTANT,2897)
    assign redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_offset_q = 3'b011;

    // redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_rdcnt(ADD,2898)
    assign redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_rdcnt_a = {1'b0, redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_wraddr_q};
    assign redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_rdcnt_b = {1'b0, redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_rdcnt_o <= $unsigned(redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_rdcnt_a) + $unsigned(redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_rdcnt_b);
        end
    end
    assign redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_rdcnt_q = redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_rdcnt_o[3:0];

    // redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_rdcnt(ADD,2893)
    assign redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_rdcnt_a = {1'b0, redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_wraddr_q};
    assign redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_rdcnt_b = {1'b0, redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_rdcnt_o <= $unsigned(redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_rdcnt_a) + $unsigned(redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_rdcnt_b);
        end
    end
    assign redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_rdcnt_q = redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_rdcnt_o[3:0];

    // leftShiftStage2Idx3Rng3_uid2469_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2468)@3
    assign leftShiftStage2Idx3Rng3_uid2469_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[49:0];
    assign leftShiftStage2Idx3Rng3_uid2469_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage2Idx3Rng3_uid2469_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[49:0]);

    // i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2(CONSTANT,138)
    assign i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q = 3'b000;

    // leftShiftStage2Idx3_uid2470_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2469)@3
    assign leftShiftStage2Idx3_uid2470_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage2Idx3Rng3_uid2469_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // leftShiftStage2Idx2Rng2_uid2466_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2465)@3
    assign leftShiftStage2Idx2Rng2_uid2466_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[50:0];
    assign leftShiftStage2Idx2Rng2_uid2466_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage2Idx2Rng2_uid2466_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[50:0]);

    // i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1(CONSTANT,164)
    assign i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q = 2'b00;

    // leftShiftStage2Idx2_uid2467_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2466)@3
    assign leftShiftStage2Idx2_uid2467_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage2Idx2Rng2_uid2466_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // leftShiftStage2Idx1Rng1_uid2463_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2462)@3
    assign leftShiftStage2Idx1Rng1_uid2463_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[51:0];
    assign leftShiftStage2Idx1Rng1_uid2463_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage2Idx1Rng1_uid2463_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[51:0]);

    // leftShiftStage2Idx1_uid2464_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2463)@3
    assign leftShiftStage2Idx1_uid2464_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage2Idx1Rng1_uid2463_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, GND_q};

    // leftShiftStage1Idx3Rng12_uid2458_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2457)@3
    assign leftShiftStage1Idx3Rng12_uid2458_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[40:0];
    assign leftShiftStage1Idx3Rng12_uid2458_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage1Idx3Rng12_uid2458_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[40:0]);

    // leftShiftStage1Idx3_uid2459_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2458)@3
    assign leftShiftStage1Idx3_uid2459_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage1Idx3Rng12_uid2458_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, i_and141_i_const_lambda_2_3059_172_vt_const_11_q};

    // leftShiftStage1Idx2Rng8_uid2455_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2454)@3
    assign leftShiftStage1Idx2Rng8_uid2455_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[44:0];
    assign leftShiftStage1Idx2Rng8_uid2455_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage1Idx2Rng8_uid2455_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[44:0]);

    // i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63(CONSTANT,290)
    assign i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q = 8'b00000000;

    // leftShiftStage1Idx2_uid2456_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2455)@3
    assign leftShiftStage1Idx2_uid2456_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage1Idx2Rng8_uid2455_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q};

    // leftShiftStage1Idx1Rng4_uid2452_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2451)@3
    assign leftShiftStage1Idx1Rng4_uid2452_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[48:0];
    assign leftShiftStage1Idx1Rng4_uid2452_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage1Idx1Rng4_uid2452_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[48:0]);

    // i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15(CONSTANT,156)
    assign i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q = 4'b0000;

    // leftShiftStage1Idx1_uid2453_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2452)@3
    assign leftShiftStage1Idx1_uid2453_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage1Idx1Rng4_uid2452_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q};

    // leftShiftStage0Idx3_uid2448_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const(CONSTANT,2686)
    assign leftShiftStage0Idx3_uid2448_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q = 53'b11000000000000000000000000000000000000000000000000000;

    // leftShiftStage0Idx2_uid2445_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const(CONSTANT,2684)
    assign leftShiftStage0Idx2_uid2445_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q = 53'b00100001011010001100000000000000000000000000000000000;

    // leftShiftStage0Idx1_uid2442_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const(CONSTANT,2682)
    assign leftShiftStage0Idx1_uid2442_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q = 53'b11011010101000100010000101101000110000000000000000000;

    // logic_gate_invConst_uid2596_invExcXSubnorm_uid1116_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(CONSTANT,2595)
    assign logic_gate_invConst_uid2596_invExcXSubnorm_uid1116_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 1'b1;

    // fracX_uid1115_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_const(CONSTANT,1727)
    assign fracX_uid1115_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_const_q = 52'b1001001000011111101101010100010001000010110100011000;

    // oFracX_uid1117_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,1116)@1
    assign oFracX_uid1117_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {logic_gate_invConst_uid2596_invExcXSubnorm_uid1116_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q, fracX_uid1115_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_const_q};

    // redist104_oFracX_uid1117_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2(DELAY,2806)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist104_oFracX_uid1117_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_delay_0 <= $unsigned(oFracX_uid1117_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q);
            redist104_oFracX_uid1117_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q <= $signed(redist104_oFracX_uid1117_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_delay_0);
        end
    end

    // leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,2449)@3
    assign leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = leftShiftStageSel0Dto4_uid2449_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            2'b00 : leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = redist104_oFracX_uid1117_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q;
            2'b01 : leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage0Idx1_uid2442_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q;
            2'b10 : leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage0Idx2_uid2445_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q;
            2'b11 : leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage0Idx3_uid2448_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q;
            default : leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 53'b0;
        endcase
    end

    // leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,2460)@3
    assign leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = leftShiftStageSel0Dto4_uid2449_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
    always_comb 
    begin
        unique case (leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            2'b00 : leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage0_uid2450_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            2'b01 : leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage1Idx1_uid2453_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            2'b10 : leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage1Idx2_uid2456_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            2'b11 : leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage1Idx3_uid2459_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            default : leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 53'b0;
        endcase
    end

    // rVStage_uid1200_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1199)@1
    assign rVStage_uid1200_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(oFracX_uid1117_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[52:21]);

    // vCount_uid1201_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1200)@1
    assign vCount_uid1201_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1200_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b == c_i32_0_3059_343_q ? 1'b1 : 1'b0;

    // redist82_vCount_uid1201_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2(DELAY,2784)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist82_vCount_uid1201_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_delay_0 <= $unsigned(vCount_uid1201_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q);
            redist82_vCount_uid1201_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q <= $signed(redist82_vCount_uid1201_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_delay_0);
        end
    end

    // c_i16_0_3059_381(CONSTANT,20)
    assign c_i16_0_3059_381_q = 16'b0000000000000000;

    // cStage_uid1204_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const(CONSTANT,1734)
    assign cStage_uid1204_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q = 32'b00100001011010001100011111111111;

    // vStagei_uid1206_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1205)@1
    assign vStagei_uid1206_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = vCount_uid1201_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    always_comb 
    begin
        unique case (vStagei_uid1206_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            1'b0 : vStagei_uid1206_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1200_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
            1'b1 : vStagei_uid1206_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = cStage_uid1204_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q;
            default : vStagei_uid1206_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 32'b0;
        endcase
    end

    // rVStage_uid1208_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged(BITSELECT,2667)@1
    assign rVStage_uid1208_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b = $signed(vStagei_uid1206_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[31:16]);
    assign rVStage_uid1208_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c = $signed(vStagei_uid1206_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[15:0]);

    // vCount_uid1209_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1208)@1
    assign vCount_uid1209_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1208_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b == c_i16_0_3059_381_q ? 1'b1 : 1'b0;

    // redist81_vCount_uid1209_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2(DELAY,2783)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist81_vCount_uid1209_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_delay_0 <= $unsigned(vCount_uid1209_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q);
            redist81_vCount_uid1209_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q <= $signed(redist81_vCount_uid1209_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_delay_0);
        end
    end

    // vStagei_uid1212_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1211)@1 + 1
    assign vStagei_uid1212_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = vCount_uid1209_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (vStagei_uid1212_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
                1'b0 : vStagei_uid1212_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= rVStage_uid1208_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
                1'b1 : vStagei_uid1212_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= rVStage_uid1208_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
                default : vStagei_uid1212_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= 16'b0;
            endcase
        end
    end

    // rVStage_uid1214_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged(BITSELECT,2668)@2
    assign rVStage_uid1214_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b = $signed(vStagei_uid1212_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[15:8]);
    assign rVStage_uid1214_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c = $signed(vStagei_uid1212_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[7:0]);

    // vCount_uid1215_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1214)@2
    assign vCount_uid1215_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1214_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b == i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q ? 1'b1 : 1'b0;

    // redist80_vCount_uid1215_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1(DELAY,2782)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist80_vCount_uid1215_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q <= vCount_uid1215_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
        end
    end

    // vStagei_uid1218_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1217)@2
    assign vStagei_uid1218_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = vCount_uid1215_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    always_comb 
    begin
        unique case (vStagei_uid1218_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            1'b0 : vStagei_uid1218_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1214_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
            1'b1 : vStagei_uid1218_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1214_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
            default : vStagei_uid1218_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 8'b0;
        endcase
    end

    // rVStage_uid1220_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged(BITSELECT,2669)@2
    assign rVStage_uid1220_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b = $signed(vStagei_uid1218_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[7:4]);
    assign rVStage_uid1220_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c = $signed(vStagei_uid1218_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[3:0]);

    // vCount_uid1221_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1220)@2
    assign vCount_uid1221_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1220_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b == i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q ? 1'b1 : 1'b0;

    // redist79_vCount_uid1221_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1(DELAY,2781)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist79_vCount_uid1221_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q <= vCount_uid1221_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
        end
    end

    // vStagei_uid1224_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1223)@2 + 1
    assign vStagei_uid1224_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = vCount_uid1221_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (vStagei_uid1224_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
                1'b0 : vStagei_uid1224_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= rVStage_uid1220_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
                1'b1 : vStagei_uid1224_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= rVStage_uid1220_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
                default : vStagei_uid1224_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= 4'b0;
            endcase
        end
    end

    // rVStage_uid1226_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged(BITSELECT,2670)@3
    assign rVStage_uid1226_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b = $signed(vStagei_uid1224_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[3:2]);
    assign rVStage_uid1226_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c = $signed(vStagei_uid1224_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[1:0]);

    // vCount_uid1227_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1226)@3
    assign vCount_uid1227_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1226_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b == i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q ? 1'b1 : 1'b0;

    // vStagei_uid1230_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1229)@3
    assign vStagei_uid1230_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = vCount_uid1227_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    always_comb 
    begin
        unique case (vStagei_uid1230_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            1'b0 : vStagei_uid1230_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1226_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
            1'b1 : vStagei_uid1230_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1226_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
            default : vStagei_uid1230_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 2'b0;
        endcase
    end

    // rVStage_uid1232_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1231)@3
    assign rVStage_uid1232_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(vStagei_uid1230_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[1:1]);

    // vCount_uid1233_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1232)@3
    assign vCount_uid1233_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1232_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b == GND_q ? 1'b1 : 1'b0;

    // r_uid1234_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,1233)@3
    assign r_uid1234_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {redist82_vCount_uid1201_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q, redist81_vCount_uid1209_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q, redist80_vCount_uid1215_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q, redist79_vCount_uid1221_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q, vCount_uid1227_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q, vCount_uid1233_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q};

    // leftShiftStageSel0Dto4_uid2449_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged(BITSELECT,2671)@3
    assign leftShiftStageSel0Dto4_uid2449_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b = $signed(r_uid1234_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[5:4]);
    assign leftShiftStageSel0Dto4_uid2449_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c = $signed(r_uid1234_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[3:2]);
    assign leftShiftStageSel0Dto4_uid2449_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_d = $signed(r_uid1234_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[1:0]);

    // leftShiftStage2_uid2472_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,2471)@3
    assign leftShiftStage2_uid2472_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = leftShiftStageSel0Dto4_uid2449_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_d;
    always_comb 
    begin
        unique case (leftShiftStage2_uid2472_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            2'b00 : leftShiftStage2_uid2472_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage1_uid2461_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            2'b01 : leftShiftStage2_uid2472_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage2Idx1_uid2464_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            2'b10 : leftShiftStage2_uid2472_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage2Idx2_uid2467_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            2'b11 : leftShiftStage2_uid2472_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage2Idx3_uid2470_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            default : leftShiftStage2_uid2472_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 53'b0;
        endcase
    end

    // z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1119)@3
    assign z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage2_uid2472_aligX_uid1119_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[51:0];
    assign z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[51:0]);

    // redist101_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1(DELAY,2803)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist101_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q <= z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
        end
    end

    // redist102_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_3(DELAY,2804)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist102_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_3_delay_0 <= $unsigned(redist101_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q);
            redist102_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_3_q <= $signed(redist102_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_3_delay_0);
        end
    end

    // zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1128)@6
    assign zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = redist102_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_3_q[41:0];
    assign zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[41:0]);

    // redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_wraddr(COUNTER,2891)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_wraddr_i <= $unsigned(redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_wraddr_q = $signed(redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_wraddr_i[2:0]);

    // redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem(DUALMEM,2890)
    assign redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_ia = $unsigned(zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b);
    assign redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_aa = redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_wraddr_q;
    assign redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_ab = redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(42),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(42),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_aa),
        .data_a(redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_ab),
        .q_b(redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_q = $signed(redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_iq[41:0]);

    // redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_inputreg0(DELAY,2894)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_inputreg0_q <= redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_q;
        end
    end

    // redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_wraddr(COUNTER,2896)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_wraddr_i <= $unsigned(redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_wraddr_q = $signed(redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_wraddr_i[2:0]);

    // redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem(DUALMEM,2895)
    assign redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_ia = $unsigned(redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_inputreg0_q);
    assign redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_aa = redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_wraddr_q;
    assign redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_ab = redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(42),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(42),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_aa),
        .data_a(redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_ab),
        .q_b(redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_q = $signed(redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_iq[41:0]);

    // redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_inputreg0(DELAY,2899)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_inputreg0_q <= redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_q;
        end
    end

    // redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_wraddr(COUNTER,2901)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_wraddr_i <= $unsigned(redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_wraddr_q = $signed(redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_wraddr_i[2:0]);

    // redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem(DUALMEM,2900)
    assign redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_ia = $unsigned(redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_inputreg0_q);
    assign redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_aa = redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_wraddr_q;
    assign redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_ab = redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(42),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(42),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_aa),
        .data_a(redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_ab),
        .q_b(redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_q = $signed(redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_iq[41:0]);

    // nx_mergedSignalTM_uid1681_pT4_uid1557_invPolyEval(BITJOIN,1680)@30
    assign nx_mergedSignalTM_uid1681_pT4_uid1557_invPolyEval_q = {GND_q, redist92_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_24_mem_q};

    // topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged(BITSELECT,2679)@30
    assign topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_b = nx_mergedSignalTM_uid1681_pT4_uid1557_invPolyEval_q[42:16];
    assign topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_c = nx_mergedSignalTM_uid1681_pT4_uid1557_invPolyEval_q[15:0];

    // yT3_uid1550_invPolyEval(BITSELECT,1549)@22
    assign yT3_uid1550_invPolyEval_b = $signed(redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_mem_q[41:4]);

    // nx_mergedSignalTM_uid1646_pT3_uid1551_invPolyEval(BITJOIN,1645)@22
    assign nx_mergedSignalTM_uid1646_pT3_uid1551_invPolyEval_q = {GND_q, yT3_uid1550_invPolyEval_b};

    // aboveLeftX_uid1650_pT3_uid1551_invPolyEval(BITSELECT,1649)@22
    assign aboveLeftX_uid1650_pT3_uid1551_invPolyEval_b = nx_mergedSignalTM_uid1646_pT3_uid1551_invPolyEval_q[38:21];

    // cstBiasMO_uid1095_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(CONSTANT,1094)
    assign cstBiasMO_uid1095_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 11'b01111111110;

    // redist78_r_uid1234_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1(DELAY,2780)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist78_r_uid1234_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q <= r_uid1234_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
        end
    end

    // expXPostSubnormPostSubnormOffset_uid1121_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_b_const(CONSTANT,2687)
    assign expXPostSubnormPostSubnormOffset_uid1121_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_b_const_q = 12'b010000000001;

    // expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(SUB,1121)@4
    assign expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a = $unsigned({1'b0, expXPostSubnormPostSubnormOffset_uid1121_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_b_const_q});
    assign expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $unsigned({7'b0000000, redist78_r_uid1234_lzx_uid1118_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q});
    assign expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o = $unsigned($signed(expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a) - $signed(expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b));
    assign expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = $signed(expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o[12:0]);

    // c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1124)@4
    assign c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = {2'b00, cstBiasMO_uid1095_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q};
    assign c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q == c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b ? 1'b1 : 1'b0;

    // addrFull_uid1126_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,1125)@4
    assign addrFull_uid1126_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q, redist101_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q};

    // yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1127)@4
    assign yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(addrFull_uid1126_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[52:42]);

    // memoryC4_uid1530_lnTables_lutmem(DUALMEM,2586)@4 + 2
    assign memoryC4_uid1530_lnTables_lutmem_aa = yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(7),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001530_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC4_uid1530_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC4_uid1530_lnTables_lutmem_aa),
        .q_a(memoryC4_uid1530_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC4_uid1530_lnTables_lutmem_r = $signed(memoryC4_uid1530_lnTables_lutmem_ir[6:0]);

    // memoryC4_uid1529_lnTables_lutmem(DUALMEM,2585)@4 + 2
    assign memoryC4_uid1529_lnTables_lutmem_aa = yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001529_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC4_uid1529_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC4_uid1529_lnTables_lutmem_aa),
        .q_a(memoryC4_uid1529_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC4_uid1529_lnTables_lutmem_r = $signed(memoryC4_uid1529_lnTables_lutmem_ir[9:0]);

    // os_uid1531_lnTables(BITJOIN,1530)@6
    assign os_uid1531_lnTables_q = {memoryC4_uid1530_lnTables_lutmem_r, memoryC4_uid1529_lnTables_lutmem_r};

    // yT1_uid1538_invPolyEval(BITSELECT,1537)@6
    assign yT1_uid1538_invPolyEval_b = $signed(zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b[41:25]);

    // prodXY_uid1606_pT1_uid1539_invPolyEval_cma(CHAINMULTADD,2597)@6 + 5
    // out q@12
    assign prodXY_uid1606_pT1_uid1539_invPolyEval_cma_reset = ~ (resetn);
    assign prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ena0 = 1'b1;
    assign prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ena1 = prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ena0;
    assign prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ena2 = prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ah[0] <= yT1_uid1538_invPolyEval_b;
            prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ch[0] <= os_uid1531_lnTables_q;
        end
    end

    assign prodXY_uid1606_pT1_uid1539_invPolyEval_cma_a0 = prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ah[0];
    assign prodXY_uid1606_pT1_uid1539_invPolyEval_cma_c0 = $unsigned(prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(17),
        .ax_clken("0"),
        .ax_width(17),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(34)
    ) prodXY_uid1606_pT1_uid1539_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ena2, prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ena1, prodXY_uid1606_pT1_uid1539_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(prodXY_uid1606_pT1_uid1539_invPolyEval_cma_a0),
        .ax(prodXY_uid1606_pT1_uid1539_invPolyEval_cma_c0),
        .resulta(prodXY_uid1606_pT1_uid1539_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(34), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    prodXY_uid1606_pT1_uid1539_invPolyEval_cma_delay0 ( .xin(prodXY_uid1606_pT1_uid1539_invPolyEval_cma_s0), .xout(prodXY_uid1606_pT1_uid1539_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign prodXY_uid1606_pT1_uid1539_invPolyEval_cma_q = $unsigned(prodXY_uid1606_pT1_uid1539_invPolyEval_cma_qq0[33:0]);

    // osig_uid1607_pT1_uid1539_invPolyEval(BITSELECT,1606)@12
    assign osig_uid1607_pT1_uid1539_invPolyEval_b = prodXY_uid1606_pT1_uid1539_invPolyEval_cma_q[33:15];

    // highBBits_uid1541_invPolyEval(BITSELECT,1540)@12
    assign highBBits_uid1541_invPolyEval_b = osig_uid1607_pT1_uid1539_invPolyEval_b[18:1];

    // redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_offset(CONSTANT,2906)
    assign redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_offset_q = 3'b101;

    // redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_rdcnt(ADD,2907)
    assign redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_rdcnt_a = {1'b0, redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_wraddr_q};
    assign redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_rdcnt_b = {1'b0, redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_rdcnt_o <= $unsigned(redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_rdcnt_a) + $unsigned(redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_rdcnt_b);
        end
    end
    assign redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_rdcnt_q = redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_rdcnt_o[3:0];

    // redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_wraddr(COUNTER,2905)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_wraddr_i <= $unsigned(redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_wraddr_q = $signed(redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_wraddr_i[2:0]);

    // redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem(DUALMEM,2904)
    assign redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_ia = $unsigned(yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b);
    assign redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_aa = redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_wraddr_q;
    assign redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_ab = redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(11),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(11),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_aa),
        .data_a(redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_ab),
        .q_b(redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_q = $signed(redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_iq[10:0]);

    // memoryC3_uid1526_lnTables_lutmem(DUALMEM,2584)@10 + 2
    assign memoryC3_uid1526_lnTables_lutmem_aa = redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(8),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001526_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC3_uid1526_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC3_uid1526_lnTables_lutmem_aa),
        .q_a(memoryC3_uid1526_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC3_uid1526_lnTables_lutmem_r = $signed(memoryC3_uid1526_lnTables_lutmem_ir[7:0]);

    // memoryC3_uid1525_lnTables_lutmem(DUALMEM,2583)@10 + 2
    assign memoryC3_uid1525_lnTables_lutmem_aa = redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001525_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC3_uid1525_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC3_uid1525_lnTables_lutmem_aa),
        .q_a(memoryC3_uid1525_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC3_uid1525_lnTables_lutmem_r = $signed(memoryC3_uid1525_lnTables_lutmem_ir[9:0]);

    // memoryC3_uid1524_lnTables_lutmem(DUALMEM,2582)@10 + 2
    assign memoryC3_uid1524_lnTables_lutmem_aa = redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001524_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC3_uid1524_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC3_uid1524_lnTables_lutmem_aa),
        .q_a(memoryC3_uid1524_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC3_uid1524_lnTables_lutmem_r = $signed(memoryC3_uid1524_lnTables_lutmem_ir[9:0]);

    // os_uid1527_lnTables(BITJOIN,1526)@12
    assign os_uid1527_lnTables_q = {memoryC3_uid1526_lnTables_lutmem_r, memoryC3_uid1525_lnTables_lutmem_r, memoryC3_uid1524_lnTables_lutmem_r};

    // s1sumAHighB_uid1542_invPolyEval(ADD,1541)@12
    assign s1sumAHighB_uid1542_invPolyEval_a = $unsigned({{1{os_uid1527_lnTables_q[27]}}, os_uid1527_lnTables_q});
    assign s1sumAHighB_uid1542_invPolyEval_b = $unsigned({{11{highBBits_uid1541_invPolyEval_b[17]}}, highBBits_uid1541_invPolyEval_b});
    assign s1sumAHighB_uid1542_invPolyEval_o = $unsigned($signed(s1sumAHighB_uid1542_invPolyEval_a) + $signed(s1sumAHighB_uid1542_invPolyEval_b));
    assign s1sumAHighB_uid1542_invPolyEval_q = $signed(s1sumAHighB_uid1542_invPolyEval_o[28:0]);

    // lowRangeB_uid1540_invPolyEval(BITSELECT,1539)@12
    assign lowRangeB_uid1540_invPolyEval_in = osig_uid1607_pT1_uid1539_invPolyEval_b[0:0];
    assign lowRangeB_uid1540_invPolyEval_b = $signed(lowRangeB_uid1540_invPolyEval_in[0:0]);

    // s1_uid1543_invPolyEval(BITJOIN,1542)@12
    assign s1_uid1543_invPolyEval_q = {s1sumAHighB_uid1542_invPolyEval_q, lowRangeB_uid1540_invPolyEval_b};

    // rightBottomY_uid1618_pT2_uid1545_invPolyEval(BITSELECT,1617)@12
    assign rightBottomY_uid1618_pT2_uid1545_invPolyEval_b = s1_uid1543_invPolyEval_q[29:24];

    // redist63_rightBottomY_uid1618_pT2_uid1545_invPolyEval_b_8_inputreg0(DELAY,2889)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist63_rightBottomY_uid1618_pT2_uid1545_invPolyEval_b_8_inputreg0_q <= rightBottomY_uid1618_pT2_uid1545_invPolyEval_b;
        end
    end

    // redist63_rightBottomY_uid1618_pT2_uid1545_invPolyEval_b_8(DELAY,2765)
    dspba_delay_ver #( .width(6), .depth(7), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist63_rightBottomY_uid1618_pT2_uid1545_invPolyEval_b_8 ( .xin(redist63_rightBottomY_uid1618_pT2_uid1545_invPolyEval_b_8_inputreg0_q), .xout(redist63_rightBottomY_uid1618_pT2_uid1545_invPolyEval_b_8_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // yT2_uid1544_invPolyEval(BITSELECT,1543)@13
    assign yT2_uid1544_invPolyEval_b = $signed(redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_mem_q[41:14]);

    // rightBottomX_uid1617_pT2_uid1545_invPolyEval(BITSELECT,1616)@13
    assign rightBottomX_uid1617_pT2_uid1545_invPolyEval_in = yT2_uid1544_invPolyEval_b[0:0];
    assign rightBottomX_uid1617_pT2_uid1545_invPolyEval_b = $signed(rightBottomX_uid1617_pT2_uid1545_invPolyEval_in[0:0]);

    // redist64_rightBottomX_uid1617_pT2_uid1545_invPolyEval_b_7(DELAY,2766)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist64_rightBottomX_uid1617_pT2_uid1545_invPolyEval_b_7 ( .xin(rightBottomX_uid1617_pT2_uid1545_invPolyEval_b), .xout(redist64_rightBottomX_uid1617_pT2_uid1545_invPolyEval_b_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // sm0_uid1623_pT2_uid1545_invPolyEval(MULT,1622)@20
    assign sm0_uid1623_pT2_uid1545_invPolyEval_pr = signed'({1'b0, sm0_uid1623_pT2_uid1545_invPolyEval_a0[0:0]}) * signed'(sm0_uid1623_pT2_uid1545_invPolyEval_b0);
    assign sm0_uid1623_pT2_uid1545_invPolyEval_a0 = redist64_rightBottomX_uid1617_pT2_uid1545_invPolyEval_b_7_q;
    assign sm0_uid1623_pT2_uid1545_invPolyEval_b0 = $unsigned(redist63_rightBottomY_uid1618_pT2_uid1545_invPolyEval_b_8_q);
    assign sm0_uid1623_pT2_uid1545_invPolyEval_s1 = $unsigned(sm0_uid1623_pT2_uid1545_invPolyEval_pr[6:0]);
    assign sm0_uid1623_pT2_uid1545_invPolyEval_q = sm0_uid1623_pT2_uid1545_invPolyEval_s1[6:0];

    // aboveLeftY_uid1616_pT2_uid1545_invPolyEval(BITSELECT,1615)@12
    assign aboveLeftY_uid1616_pT2_uid1545_invPolyEval_in = s1_uid1543_invPolyEval_q[2:0];
    assign aboveLeftY_uid1616_pT2_uid1545_invPolyEval_b = $signed(aboveLeftY_uid1616_pT2_uid1545_invPolyEval_in[2:0]);

    // redist65_aboveLeftY_uid1616_pT2_uid1545_invPolyEval_b_7(DELAY,2767)
    dspba_delay_ver #( .width(3), .depth(7), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist65_aboveLeftY_uid1616_pT2_uid1545_invPolyEval_b_7 ( .xin(aboveLeftY_uid1616_pT2_uid1545_invPolyEval_b), .xout(redist65_aboveLeftY_uid1616_pT2_uid1545_invPolyEval_b_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // aboveLeftX_uid1615_pT2_uid1545_invPolyEval(BITSELECT,1614)@13
    assign aboveLeftX_uid1615_pT2_uid1545_invPolyEval_b = $signed(yT2_uid1544_invPolyEval_b[27:24]);

    // redist66_aboveLeftX_uid1615_pT2_uid1545_invPolyEval_b_6(DELAY,2768)
    dspba_delay_ver #( .width(4), .depth(6), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist66_aboveLeftX_uid1615_pT2_uid1545_invPolyEval_b_6 ( .xin(aboveLeftX_uid1615_pT2_uid1545_invPolyEval_b), .xout(redist66_aboveLeftX_uid1615_pT2_uid1545_invPolyEval_b_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // sm0_uid1622_pT2_uid1545_invPolyEval(MULT,1621)@19
    assign sm0_uid1622_pT2_uid1545_invPolyEval_pr = $unsigned(sm0_uid1622_pT2_uid1545_invPolyEval_a0) * $unsigned(sm0_uid1622_pT2_uid1545_invPolyEval_b0);
    assign sm0_uid1622_pT2_uid1545_invPolyEval_a0 = redist66_aboveLeftX_uid1615_pT2_uid1545_invPolyEval_b_6_q;
    assign sm0_uid1622_pT2_uid1545_invPolyEval_b0 = redist65_aboveLeftY_uid1616_pT2_uid1545_invPolyEval_b_7_q;
    assign sm0_uid1622_pT2_uid1545_invPolyEval_s1 = sm0_uid1622_pT2_uid1545_invPolyEval_pr;
    assign sm0_uid1622_pT2_uid1545_invPolyEval_q = sm0_uid1622_pT2_uid1545_invPolyEval_s1[6:0];

    // topRangeY_uid1620_pT2_uid1545_invPolyEval(BITSELECT,1619)@12
    assign topRangeY_uid1620_pT2_uid1545_invPolyEval_b = s1_uid1543_invPolyEval_q[29:3];

    // redist62_topRangeY_uid1620_pT2_uid1545_invPolyEval_b_1(DELAY,2764)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist62_topRangeY_uid1620_pT2_uid1545_invPolyEval_b_1_q <= topRangeY_uid1620_pT2_uid1545_invPolyEval_b;
        end
    end

    // topRangeX_uid1619_pT2_uid1545_invPolyEval(BITSELECT,1618)@13
    assign topRangeX_uid1619_pT2_uid1545_invPolyEval_b = $signed(yT2_uid1544_invPolyEval_b[27:1]);

    // sm0_uid1621_pT2_uid1545_invPolyEval_cma(CHAINMULTADD,2598)@13 + 5
    // out q@19
    assign sm0_uid1621_pT2_uid1545_invPolyEval_cma_reset = ~ (resetn);
    assign sm0_uid1621_pT2_uid1545_invPolyEval_cma_ena0 = 1'b1;
    assign sm0_uid1621_pT2_uid1545_invPolyEval_cma_ena1 = sm0_uid1621_pT2_uid1545_invPolyEval_cma_ena0;
    assign sm0_uid1621_pT2_uid1545_invPolyEval_cma_ena2 = sm0_uid1621_pT2_uid1545_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            sm0_uid1621_pT2_uid1545_invPolyEval_cma_ah[0] <= topRangeX_uid1619_pT2_uid1545_invPolyEval_b;
            sm0_uid1621_pT2_uid1545_invPolyEval_cma_ch[0] <= redist62_topRangeY_uid1620_pT2_uid1545_invPolyEval_b_1_q;
        end
    end

    assign sm0_uid1621_pT2_uid1545_invPolyEval_cma_a0 = sm0_uid1621_pT2_uid1545_invPolyEval_cma_ah[0];
    assign sm0_uid1621_pT2_uid1545_invPolyEval_cma_c0 = $unsigned(sm0_uid1621_pT2_uid1545_invPolyEval_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(27),
        .ax_clken("0"),
        .ax_width(27),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(54)
    ) sm0_uid1621_pT2_uid1545_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ sm0_uid1621_pT2_uid1545_invPolyEval_cma_ena2, sm0_uid1621_pT2_uid1545_invPolyEval_cma_ena1, sm0_uid1621_pT2_uid1545_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(sm0_uid1621_pT2_uid1545_invPolyEval_cma_a0),
        .ax(sm0_uid1621_pT2_uid1545_invPolyEval_cma_c0),
        .resulta(sm0_uid1621_pT2_uid1545_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(54), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    sm0_uid1621_pT2_uid1545_invPolyEval_cma_delay0 ( .xin(sm0_uid1621_pT2_uid1545_invPolyEval_cma_s0), .xout(sm0_uid1621_pT2_uid1545_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign sm0_uid1621_pT2_uid1545_invPolyEval_cma_q = $unsigned(sm0_uid1621_pT2_uid1545_invPolyEval_cma_qq0[53:0]);

    // highABits_uid1625_pT2_uid1545_invPolyEval(BITSELECT,1624)@19
    assign highABits_uid1625_pT2_uid1545_invPolyEval_b = sm0_uid1621_pT2_uid1545_invPolyEval_cma_q[53:20];

    // lev1_a0high_uid1626_pT2_uid1545_invPolyEval(ADD,1625)@19 + 1
    assign lev1_a0high_uid1626_pT2_uid1545_invPolyEval_a = $unsigned({{2{highABits_uid1625_pT2_uid1545_invPolyEval_b[33]}}, highABits_uid1625_pT2_uid1545_invPolyEval_b});
    assign lev1_a0high_uid1626_pT2_uid1545_invPolyEval_b = $unsigned({29'b00000000000000000000000000000, sm0_uid1622_pT2_uid1545_invPolyEval_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            lev1_a0high_uid1626_pT2_uid1545_invPolyEval_o <= $unsigned($signed(lev1_a0high_uid1626_pT2_uid1545_invPolyEval_a) + $signed(lev1_a0high_uid1626_pT2_uid1545_invPolyEval_b));
        end
    end
    assign lev1_a0high_uid1626_pT2_uid1545_invPolyEval_q = $signed(lev1_a0high_uid1626_pT2_uid1545_invPolyEval_o[34:0]);

    // lowRangeA_uid1624_pT2_uid1545_invPolyEval(BITSELECT,1623)@19
    assign lowRangeA_uid1624_pT2_uid1545_invPolyEval_in = sm0_uid1621_pT2_uid1545_invPolyEval_cma_q[19:0];
    assign lowRangeA_uid1624_pT2_uid1545_invPolyEval_b = $signed(lowRangeA_uid1624_pT2_uid1545_invPolyEval_in[19:0]);

    // redist61_lowRangeA_uid1624_pT2_uid1545_invPolyEval_b_1(DELAY,2763)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist61_lowRangeA_uid1624_pT2_uid1545_invPolyEval_b_1_q <= lowRangeA_uid1624_pT2_uid1545_invPolyEval_b;
        end
    end

    // lev1_a0_uid1627_pT2_uid1545_invPolyEval(BITJOIN,1626)@20
    assign lev1_a0_uid1627_pT2_uid1545_invPolyEval_q = {lev1_a0high_uid1626_pT2_uid1545_invPolyEval_q, redist61_lowRangeA_uid1624_pT2_uid1545_invPolyEval_b_1_q};

    // highABits_uid1629_pT2_uid1545_invPolyEval(BITSELECT,1628)@20
    assign highABits_uid1629_pT2_uid1545_invPolyEval_b = lev1_a0_uid1627_pT2_uid1545_invPolyEval_q[54:20];

    // lev2_a0high_uid1630_pT2_uid1545_invPolyEval(ADD,1629)@20
    assign lev2_a0high_uid1630_pT2_uid1545_invPolyEval_a = $unsigned({{1{highABits_uid1629_pT2_uid1545_invPolyEval_b[34]}}, highABits_uid1629_pT2_uid1545_invPolyEval_b});
    assign lev2_a0high_uid1630_pT2_uid1545_invPolyEval_b = $unsigned({{29{sm0_uid1623_pT2_uid1545_invPolyEval_q[6]}}, sm0_uid1623_pT2_uid1545_invPolyEval_q});
    assign lev2_a0high_uid1630_pT2_uid1545_invPolyEval_o = $unsigned($signed(lev2_a0high_uid1630_pT2_uid1545_invPolyEval_a) + $signed(lev2_a0high_uid1630_pT2_uid1545_invPolyEval_b));
    assign lev2_a0high_uid1630_pT2_uid1545_invPolyEval_q = $signed(lev2_a0high_uid1630_pT2_uid1545_invPolyEval_o[35:0]);

    // lowRangeA_uid1628_pT2_uid1545_invPolyEval(BITSELECT,1627)@20
    assign lowRangeA_uid1628_pT2_uid1545_invPolyEval_in = lev1_a0_uid1627_pT2_uid1545_invPolyEval_q[19:0];
    assign lowRangeA_uid1628_pT2_uid1545_invPolyEval_b = $signed(lowRangeA_uid1628_pT2_uid1545_invPolyEval_in[19:0]);

    // lev2_a0_uid1631_pT2_uid1545_invPolyEval(BITJOIN,1630)@20
    assign lev2_a0_uid1631_pT2_uid1545_invPolyEval_q = {lev2_a0high_uid1630_pT2_uid1545_invPolyEval_q, lowRangeA_uid1628_pT2_uid1545_invPolyEval_b};

    // os_uid1632_pT2_uid1545_invPolyEval(BITSELECT,1631)@20
    assign os_uid1632_pT2_uid1545_invPolyEval_in = $unsigned(lev2_a0_uid1631_pT2_uid1545_invPolyEval_q[53:0]);
    assign os_uid1632_pT2_uid1545_invPolyEval_b = os_uid1632_pT2_uid1545_invPolyEval_in[53:25];

    // redist60_os_uid1632_pT2_uid1545_invPolyEval_b_1(DELAY,2762)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist60_os_uid1632_pT2_uid1545_invPolyEval_b_1_q <= os_uid1632_pT2_uid1545_invPolyEval_b;
        end
    end

    // highBBits_uid1547_invPolyEval(BITSELECT,1546)@21
    assign highBBits_uid1547_invPolyEval_b = redist60_os_uid1632_pT2_uid1545_invPolyEval_b_1_q[28:1];

    // redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_rdcnt(ADD,2912)
    assign redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_rdcnt_a = {1'b0, redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_wraddr_q};
    assign redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_rdcnt_b = {1'b0, redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_rdcnt_o <= $unsigned(redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_rdcnt_a) + $unsigned(redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_rdcnt_b);
        end
    end
    assign redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_rdcnt_q = redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_rdcnt_o[3:0];

    // redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_inputreg0(DELAY,2908)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_inputreg0_q <= redist93_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_6_mem_q;
        end
    end

    // redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_wraddr(COUNTER,2910)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_wraddr_i <= $unsigned(redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_wraddr_q = $signed(redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_wraddr_i[2:0]);

    // redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem(DUALMEM,2909)
    assign redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_ia = $unsigned(redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_inputreg0_q);
    assign redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_aa = redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_wraddr_q;
    assign redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_ab = redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(11),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(11),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_aa),
        .data_a(redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_ab),
        .q_b(redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_q = $signed(redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_iq[10:0]);

    // memoryC2_uid1521_lnTables_lutmem(DUALMEM,2581)@19 + 2
    assign memoryC2_uid1521_lnTables_lutmem_aa = redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(8),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001521_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC2_uid1521_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC2_uid1521_lnTables_lutmem_aa),
        .q_a(memoryC2_uid1521_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC2_uid1521_lnTables_lutmem_r = $signed(memoryC2_uid1521_lnTables_lutmem_ir[7:0]);

    // memoryC2_uid1520_lnTables_lutmem(DUALMEM,2580)@19 + 2
    assign memoryC2_uid1520_lnTables_lutmem_aa = redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001520_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC2_uid1520_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC2_uid1520_lnTables_lutmem_aa),
        .q_a(memoryC2_uid1520_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC2_uid1520_lnTables_lutmem_r = $signed(memoryC2_uid1520_lnTables_lutmem_ir[9:0]);

    // memoryC2_uid1519_lnTables_lutmem(DUALMEM,2579)@19 + 2
    assign memoryC2_uid1519_lnTables_lutmem_aa = redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001519_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC2_uid1519_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC2_uid1519_lnTables_lutmem_aa),
        .q_a(memoryC2_uid1519_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC2_uid1519_lnTables_lutmem_r = $signed(memoryC2_uid1519_lnTables_lutmem_ir[9:0]);

    // memoryC2_uid1518_lnTables_lutmem(DUALMEM,2578)@19 + 2
    assign memoryC2_uid1518_lnTables_lutmem_aa = redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001518_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC2_uid1518_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC2_uid1518_lnTables_lutmem_aa),
        .q_a(memoryC2_uid1518_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC2_uid1518_lnTables_lutmem_r = $signed(memoryC2_uid1518_lnTables_lutmem_ir[9:0]);

    // os_uid1522_lnTables(BITJOIN,1521)@21
    assign os_uid1522_lnTables_q = {memoryC2_uid1521_lnTables_lutmem_r, memoryC2_uid1520_lnTables_lutmem_r, memoryC2_uid1519_lnTables_lutmem_r, memoryC2_uid1518_lnTables_lutmem_r};

    // s2sumAHighB_uid1548_invPolyEval(ADD,1547)@21 + 1
    assign s2sumAHighB_uid1548_invPolyEval_a = $unsigned({{1{os_uid1522_lnTables_q[37]}}, os_uid1522_lnTables_q});
    assign s2sumAHighB_uid1548_invPolyEval_b = $unsigned({{11{highBBits_uid1547_invPolyEval_b[27]}}, highBBits_uid1547_invPolyEval_b});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            s2sumAHighB_uid1548_invPolyEval_o <= $unsigned($signed(s2sumAHighB_uid1548_invPolyEval_a) + $signed(s2sumAHighB_uid1548_invPolyEval_b));
        end
    end
    assign s2sumAHighB_uid1548_invPolyEval_q = $signed(s2sumAHighB_uid1548_invPolyEval_o[38:0]);

    // lowRangeB_uid1546_invPolyEval(BITSELECT,1545)@21
    assign lowRangeB_uid1546_invPolyEval_in = redist60_os_uid1632_pT2_uid1545_invPolyEval_b_1_q[0:0];
    assign lowRangeB_uid1546_invPolyEval_b = $signed(lowRangeB_uid1546_invPolyEval_in[0:0]);

    // redist75_lowRangeB_uid1546_invPolyEval_b_1(DELAY,2777)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist75_lowRangeB_uid1546_invPolyEval_b_1_q <= lowRangeB_uid1546_invPolyEval_b;
        end
    end

    // s2_uid1549_invPolyEval(BITJOIN,1548)@22
    assign s2_uid1549_invPolyEval_q = {s2sumAHighB_uid1548_invPolyEval_q, redist75_lowRangeB_uid1546_invPolyEval_b_1_q};

    // aboveLeftY_bottomRange_uid1652_pT3_uid1551_invPolyEval(BITSELECT,1651)@22
    assign aboveLeftY_bottomRange_uid1652_pT3_uid1551_invPolyEval_in = $unsigned(s2_uid1549_invPolyEval_q[12:0]);
    assign aboveLeftY_bottomRange_uid1652_pT3_uid1551_invPolyEval_b = aboveLeftY_bottomRange_uid1652_pT3_uid1551_invPolyEval_in[12:0];

    // i_acl_17_i_i_const_lambda_2_3059_253_vt_const_63(CONSTANT,124)
    assign i_acl_17_i_i_const_lambda_2_3059_253_vt_const_63_q = 5'b00000;

    // aboveLeftY_mergedSignalTM_uid1653_pT3_uid1551_invPolyEval(BITJOIN,1652)@22
    assign aboveLeftY_mergedSignalTM_uid1653_pT3_uid1551_invPolyEval_q = {aboveLeftY_bottomRange_uid1652_pT3_uid1551_invPolyEval_b, i_acl_17_i_i_const_lambda_2_3059_253_vt_const_63_q};

    // rightBottomY_uid1659_pT3_uid1551_invPolyEval(BITSELECT,1658)@22
    assign rightBottomY_uid1659_pT3_uid1551_invPolyEval_b = s2_uid1549_invPolyEval_q[39:22];

    // rightBottomX_bottomRange_uid1656_pT3_uid1551_invPolyEval(BITSELECT,1655)@22
    assign rightBottomX_bottomRange_uid1656_pT3_uid1551_invPolyEval_in = $unsigned(nx_mergedSignalTM_uid1646_pT3_uid1551_invPolyEval_q[11:0]);
    assign rightBottomX_bottomRange_uid1656_pT3_uid1551_invPolyEval_b = rightBottomX_bottomRange_uid1656_pT3_uid1551_invPolyEval_in[11:0];

    // i_and37_i_i_const_lambda_2_3059_223_vt_const_5(CONSTANT,313)
    assign i_and37_i_i_const_lambda_2_3059_223_vt_const_5_q = 6'b000000;

    // rightBottomX_mergedSignalTM_uid1657_pT3_uid1551_invPolyEval(BITJOIN,1656)@22
    assign rightBottomX_mergedSignalTM_uid1657_pT3_uid1551_invPolyEval_q = {rightBottomX_bottomRange_uid1656_pT3_uid1551_invPolyEval_b, i_and37_i_i_const_lambda_2_3059_223_vt_const_5_q};

    // multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma(CHAINMULTADD,2620)@22 + 5
    // out q@28
    assign multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_reset = ~ (resetn);
    assign multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ena0 = 1'b1;
    assign multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ena1 = multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ena0;
    assign multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ena2 = multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ah[0] <= rightBottomX_mergedSignalTM_uid1657_pT3_uid1551_invPolyEval_q;
            multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ah[1] <= aboveLeftY_mergedSignalTM_uid1653_pT3_uid1551_invPolyEval_q;
            multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ch[0] <= rightBottomY_uid1659_pT3_uid1551_invPolyEval_b;
            multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ch[1] <= aboveLeftX_uid1650_pT3_uid1551_invPolyEval_b;
        end
    end

    assign multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_a0 = multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ah[0];
    assign multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_c0 = $unsigned(multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ch[0]);
    assign multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_a1 = multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ah[1];
    assign multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_c1 = $unsigned(multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ch[1]);
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("true"),
        .signed_mbx("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ena2, multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ena1, multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_a1),
        .by(multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_a0),
        .ax(multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_c1),
        .bx(multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_c0),
        .resulta(multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_delay0 ( .xin(multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_s0), .xout(multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_q = $unsigned(multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_qq0[36:0]);

    // highBBits_uid1664_pT3_uid1551_invPolyEval(BITSELECT,1663)@28
    assign highBBits_uid1664_pT3_uid1551_invPolyEval_b = multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_q[36:9];

    // topRangeY_uid1649_pT3_uid1551_invPolyEval(BITSELECT,1648)@22
    assign topRangeY_uid1649_pT3_uid1551_invPolyEval_b = s2_uid1549_invPolyEval_q[39:13];

    // topRangeX_uid1648_pT3_uid1551_invPolyEval(BITSELECT,1647)@22
    assign topRangeX_uid1648_pT3_uid1551_invPolyEval_b = nx_mergedSignalTM_uid1646_pT3_uid1551_invPolyEval_q[38:12];

    // sm0_uid1660_pT3_uid1551_invPolyEval_cma(CHAINMULTADD,2599)@22 + 5
    // out q@28
    assign sm0_uid1660_pT3_uid1551_invPolyEval_cma_reset = ~ (resetn);
    assign sm0_uid1660_pT3_uid1551_invPolyEval_cma_ena0 = 1'b1;
    assign sm0_uid1660_pT3_uid1551_invPolyEval_cma_ena1 = sm0_uid1660_pT3_uid1551_invPolyEval_cma_ena0;
    assign sm0_uid1660_pT3_uid1551_invPolyEval_cma_ena2 = sm0_uid1660_pT3_uid1551_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            sm0_uid1660_pT3_uid1551_invPolyEval_cma_ah[0] <= topRangeX_uid1648_pT3_uid1551_invPolyEval_b;
            sm0_uid1660_pT3_uid1551_invPolyEval_cma_ch[0] <= topRangeY_uid1649_pT3_uid1551_invPolyEval_b;
        end
    end

    assign sm0_uid1660_pT3_uid1551_invPolyEval_cma_a0 = $unsigned(sm0_uid1660_pT3_uid1551_invPolyEval_cma_ah[0]);
    assign sm0_uid1660_pT3_uid1551_invPolyEval_cma_c0 = $unsigned(sm0_uid1660_pT3_uid1551_invPolyEval_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(27),
        .ax_clken("0"),
        .ax_width(27),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(54)
    ) sm0_uid1660_pT3_uid1551_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ sm0_uid1660_pT3_uid1551_invPolyEval_cma_ena2, sm0_uid1660_pT3_uid1551_invPolyEval_cma_ena1, sm0_uid1660_pT3_uid1551_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(sm0_uid1660_pT3_uid1551_invPolyEval_cma_a0),
        .ax(sm0_uid1660_pT3_uid1551_invPolyEval_cma_c0),
        .resulta(sm0_uid1660_pT3_uid1551_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(54), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    sm0_uid1660_pT3_uid1551_invPolyEval_cma_delay0 ( .xin(sm0_uid1660_pT3_uid1551_invPolyEval_cma_s0), .xout(sm0_uid1660_pT3_uid1551_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign sm0_uid1660_pT3_uid1551_invPolyEval_cma_q = $unsigned(sm0_uid1660_pT3_uid1551_invPolyEval_cma_qq0[53:0]);

    // lev1_a0sumAHighB_uid1665_pT3_uid1551_invPolyEval(ADD,1664)@28
    assign lev1_a0sumAHighB_uid1665_pT3_uid1551_invPolyEval_a = $unsigned({{1{sm0_uid1660_pT3_uid1551_invPolyEval_cma_q[53]}}, sm0_uid1660_pT3_uid1551_invPolyEval_cma_q});
    assign lev1_a0sumAHighB_uid1665_pT3_uid1551_invPolyEval_b = $unsigned({{27{highBBits_uid1664_pT3_uid1551_invPolyEval_b[27]}}, highBBits_uid1664_pT3_uid1551_invPolyEval_b});
    assign lev1_a0sumAHighB_uid1665_pT3_uid1551_invPolyEval_o = $unsigned($signed(lev1_a0sumAHighB_uid1665_pT3_uid1551_invPolyEval_a) + $signed(lev1_a0sumAHighB_uid1665_pT3_uid1551_invPolyEval_b));
    assign lev1_a0sumAHighB_uid1665_pT3_uid1551_invPolyEval_q = $signed(lev1_a0sumAHighB_uid1665_pT3_uid1551_invPolyEval_o[54:0]);

    // lowRangeB_uid1663_pT3_uid1551_invPolyEval(BITSELECT,1662)@28
    assign lowRangeB_uid1663_pT3_uid1551_invPolyEval_in = multSumOfTwoTS_uid1661_pT3_uid1551_invPolyEval_cma_q[8:0];
    assign lowRangeB_uid1663_pT3_uid1551_invPolyEval_b = $signed(lowRangeB_uid1663_pT3_uid1551_invPolyEval_in[8:0]);

    // lev1_a0_uid1666_pT3_uid1551_invPolyEval(BITJOIN,1665)@28
    assign lev1_a0_uid1666_pT3_uid1551_invPolyEval_q = {lev1_a0sumAHighB_uid1665_pT3_uid1551_invPolyEval_q, lowRangeB_uid1663_pT3_uid1551_invPolyEval_b};

    // os_uid1667_pT3_uid1551_invPolyEval(BITSELECT,1666)@28
    assign os_uid1667_pT3_uid1551_invPolyEval_in = $unsigned(lev1_a0_uid1666_pT3_uid1551_invPolyEval_q[61:0]);
    assign os_uid1667_pT3_uid1551_invPolyEval_b = os_uid1667_pT3_uid1551_invPolyEval_in[61:22];

    // redist59_os_uid1667_pT3_uid1551_invPolyEval_b_1(DELAY,2761)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist59_os_uid1667_pT3_uid1551_invPolyEval_b_1_q <= os_uid1667_pT3_uid1551_invPolyEval_b;
        end
    end

    // highBBits_uid1553_invPolyEval(BITSELECT,1552)@29
    assign highBBits_uid1553_invPolyEval_b = redist59_os_uid1667_pT3_uid1551_invPolyEval_b_1_q[39:1];

    // redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_rdcnt(ADD,2917)
    assign redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_rdcnt_a = {1'b0, redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_wraddr_q};
    assign redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_rdcnt_b = {1'b0, redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_rdcnt_o <= $unsigned(redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_rdcnt_a) + $unsigned(redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_rdcnt_b);
        end
    end
    assign redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_rdcnt_q = redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_rdcnt_o[3:0];

    // redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_inputreg0(DELAY,2913)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_inputreg0_q <= redist94_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_15_mem_q;
        end
    end

    // redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_wraddr(COUNTER,2915)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_wraddr_i <= $unsigned(redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_wraddr_q = $signed(redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_wraddr_i[2:0]);

    // redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem(DUALMEM,2914)
    assign redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_ia = $unsigned(redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_inputreg0_q);
    assign redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_aa = redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_wraddr_q;
    assign redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_ab = redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(11),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(11),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_aa),
        .data_a(redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_ab),
        .q_b(redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_q = $signed(redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_iq[10:0]);

    // memoryC1_uid1515_lnTables_lutmem(DUALMEM,2577)@27 + 2
    assign memoryC1_uid1515_lnTables_lutmem_aa = redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(8),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001515_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC1_uid1515_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC1_uid1515_lnTables_lutmem_aa),
        .q_a(memoryC1_uid1515_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC1_uid1515_lnTables_lutmem_r = $signed(memoryC1_uid1515_lnTables_lutmem_ir[7:0]);

    // memoryC1_uid1514_lnTables_lutmem(DUALMEM,2576)@27 + 2
    assign memoryC1_uid1514_lnTables_lutmem_aa = redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001514_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC1_uid1514_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC1_uid1514_lnTables_lutmem_aa),
        .q_a(memoryC1_uid1514_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC1_uid1514_lnTables_lutmem_r = $signed(memoryC1_uid1514_lnTables_lutmem_ir[9:0]);

    // memoryC1_uid1513_lnTables_lutmem(DUALMEM,2575)@27 + 2
    assign memoryC1_uid1513_lnTables_lutmem_aa = redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001513_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC1_uid1513_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC1_uid1513_lnTables_lutmem_aa),
        .q_a(memoryC1_uid1513_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC1_uid1513_lnTables_lutmem_r = $signed(memoryC1_uid1513_lnTables_lutmem_ir[9:0]);

    // memoryC1_uid1512_lnTables_lutmem(DUALMEM,2574)@27 + 2
    assign memoryC1_uid1512_lnTables_lutmem_aa = redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001512_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC1_uid1512_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC1_uid1512_lnTables_lutmem_aa),
        .q_a(memoryC1_uid1512_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC1_uid1512_lnTables_lutmem_r = $signed(memoryC1_uid1512_lnTables_lutmem_ir[9:0]);

    // memoryC1_uid1511_lnTables_lutmem(DUALMEM,2573)@27 + 2
    assign memoryC1_uid1511_lnTables_lutmem_aa = redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001511_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC1_uid1511_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC1_uid1511_lnTables_lutmem_aa),
        .q_a(memoryC1_uid1511_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC1_uid1511_lnTables_lutmem_r = $signed(memoryC1_uid1511_lnTables_lutmem_ir[9:0]);

    // os_uid1516_lnTables(BITJOIN,1515)@29
    assign os_uid1516_lnTables_q = {memoryC1_uid1515_lnTables_lutmem_r, memoryC1_uid1514_lnTables_lutmem_r, memoryC1_uid1513_lnTables_lutmem_r, memoryC1_uid1512_lnTables_lutmem_r, memoryC1_uid1511_lnTables_lutmem_r};

    // s3sumAHighB_uid1554_invPolyEval(ADD,1553)@29 + 1
    assign s3sumAHighB_uid1554_invPolyEval_a = $unsigned({{1{os_uid1516_lnTables_q[47]}}, os_uid1516_lnTables_q});
    assign s3sumAHighB_uid1554_invPolyEval_b = $unsigned({{10{highBBits_uid1553_invPolyEval_b[38]}}, highBBits_uid1553_invPolyEval_b});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            s3sumAHighB_uid1554_invPolyEval_o <= $unsigned($signed(s3sumAHighB_uid1554_invPolyEval_a) + $signed(s3sumAHighB_uid1554_invPolyEval_b));
        end
    end
    assign s3sumAHighB_uid1554_invPolyEval_q = $signed(s3sumAHighB_uid1554_invPolyEval_o[48:0]);

    // lowRangeB_uid1552_invPolyEval(BITSELECT,1551)@29
    assign lowRangeB_uid1552_invPolyEval_in = redist59_os_uid1667_pT3_uid1551_invPolyEval_b_1_q[0:0];
    assign lowRangeB_uid1552_invPolyEval_b = $signed(lowRangeB_uid1552_invPolyEval_in[0:0]);

    // redist74_lowRangeB_uid1552_invPolyEval_b_1(DELAY,2776)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist74_lowRangeB_uid1552_invPolyEval_b_1_q <= lowRangeB_uid1552_invPolyEval_b;
        end
    end

    // s3_uid1555_invPolyEval(BITJOIN,1554)@30
    assign s3_uid1555_invPolyEval_q = {s3sumAHighB_uid1554_invPolyEval_q, redist74_lowRangeB_uid1552_invPolyEval_b_1_q};

    // topRangeY_uid1684_pT4_uid1557_invPolyEval_bit_select_merged(BITSELECT,2672)@30
    assign topRangeY_uid1684_pT4_uid1557_invPolyEval_bit_select_merged_b = s3_uid1555_invPolyEval_q[49:23];
    assign topRangeY_uid1684_pT4_uid1557_invPolyEval_bit_select_merged_c = s3_uid1555_invPolyEval_q[22:0];

    // aboveLeftY_mergedSignalTM_uid1688_pT4_uid1557_invPolyEval(BITJOIN,1687)@30
    assign aboveLeftY_mergedSignalTM_uid1688_pT4_uid1557_invPolyEval_q = {topRangeY_uid1684_pT4_uid1557_invPolyEval_bit_select_merged_c, i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q};

    // redist10_topRangeY_uid1684_pT4_uid1557_invPolyEval_bit_select_merged_b_1(DELAY,2712)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist10_topRangeY_uid1684_pT4_uid1557_invPolyEval_bit_select_merged_b_1_q <= topRangeY_uid1684_pT4_uid1557_invPolyEval_bit_select_merged_b;
        end
    end

    // redist2_topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_c_1(DELAY,2704)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist2_topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_c_1_q <= topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_c;
        end
    end

    // i_and13_i_i_const_lambda_2_3059_180_vt_const_10(CONSTANT,247)
    assign i_and13_i_i_const_lambda_2_3059_180_vt_const_10_q = 11'b00000000000;

    // rightBottomX_mergedSignalTM_uid1692_pT4_uid1557_invPolyEval(BITJOIN,1691)@31
    assign rightBottomX_mergedSignalTM_uid1692_pT4_uid1557_invPolyEval_q = {redist2_topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_c_1_q, i_and13_i_i_const_lambda_2_3059_180_vt_const_10_q};

    // multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma(CHAINMULTADD,2621)@30 + 5
    // in h@31
    // in j@31
    // out q@37
    assign multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_reset = ~ (resetn);
    assign multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena0 = 1'b1;
    assign multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena1 = multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena0;
    assign multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena2 = multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ah[0] <= rightBottomX_mergedSignalTM_uid1692_pT4_uid1557_invPolyEval_q;
            multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ah[1] <= aboveLeftY_mergedSignalTM_uid1688_pT4_uid1557_invPolyEval_q;
            multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ch[0] <= redist10_topRangeY_uid1684_pT4_uid1557_invPolyEval_bit_select_merged_b_1_q;
            multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ch[1] <= topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_b;
        end
    end

    assign multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_a0 = multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ah[0];
    assign multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_c0 = $unsigned(multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ch[0]);
    assign multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_a1 = multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ah[1];
    assign multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_c1 = $unsigned(multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ch[1]);
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(27),
        .ax_clken("0"),
        .ax_width(27),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1")
    ) multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_DSP1 (
        .clk(clock),
        .ena({ multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena2, multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena1, multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_a1),
        .ax(multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_c1),
        .chainout(multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_s1),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .disable_scanin(),
        .disable_chainout(),
        .resulta(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    tennm_mac #(
        .operation_mode("m27x27"),
        .chain_inout_width(64),
        .clear_type("none"),
        .use_chainadder("true"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(27),
        .ax_clken("0"),
        .ax_width(27),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(55)
    ) multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena2, multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena1, multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_a0),
        .ax(multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_c0),
        .chainin(multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_s1),
        .resulta(multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(55), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_delay0 ( .xin(multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_s0), .xout(multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_q = $unsigned(multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_qq0[54:0]);

    // highBBits_uid1699_pT4_uid1557_invPolyEval(BITSELECT,1698)@37
    assign highBBits_uid1699_pT4_uid1557_invPolyEval_b = multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_q[54:27];

    // redist1_topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_b_1(DELAY,2703)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist1_topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_b_1_q <= topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_b;
        end
    end

    // sm0_uid1695_pT4_uid1557_invPolyEval_cma(CHAINMULTADD,2600)@31 + 5
    // out q@37
    assign sm0_uid1695_pT4_uid1557_invPolyEval_cma_reset = ~ (resetn);
    assign sm0_uid1695_pT4_uid1557_invPolyEval_cma_ena0 = 1'b1;
    assign sm0_uid1695_pT4_uid1557_invPolyEval_cma_ena1 = sm0_uid1695_pT4_uid1557_invPolyEval_cma_ena0;
    assign sm0_uid1695_pT4_uid1557_invPolyEval_cma_ena2 = sm0_uid1695_pT4_uid1557_invPolyEval_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            sm0_uid1695_pT4_uid1557_invPolyEval_cma_ah[0] <= redist1_topRangeX_uid1683_pT4_uid1557_invPolyEval_bit_select_merged_b_1_q;
            sm0_uid1695_pT4_uid1557_invPolyEval_cma_ch[0] <= redist10_topRangeY_uid1684_pT4_uid1557_invPolyEval_bit_select_merged_b_1_q;
        end
    end

    assign sm0_uid1695_pT4_uid1557_invPolyEval_cma_a0 = $unsigned(sm0_uid1695_pT4_uid1557_invPolyEval_cma_ah[0]);
    assign sm0_uid1695_pT4_uid1557_invPolyEval_cma_c0 = $unsigned(sm0_uid1695_pT4_uid1557_invPolyEval_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(27),
        .ax_clken("0"),
        .ax_width(27),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(54)
    ) sm0_uid1695_pT4_uid1557_invPolyEval_cma_DSP0 (
        .clk(clock),
        .ena({ sm0_uid1695_pT4_uid1557_invPolyEval_cma_ena2, sm0_uid1695_pT4_uid1557_invPolyEval_cma_ena1, sm0_uid1695_pT4_uid1557_invPolyEval_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(sm0_uid1695_pT4_uid1557_invPolyEval_cma_a0),
        .ax(sm0_uid1695_pT4_uid1557_invPolyEval_cma_c0),
        .resulta(sm0_uid1695_pT4_uid1557_invPolyEval_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(54), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    sm0_uid1695_pT4_uid1557_invPolyEval_cma_delay0 ( .xin(sm0_uid1695_pT4_uid1557_invPolyEval_cma_s0), .xout(sm0_uid1695_pT4_uid1557_invPolyEval_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign sm0_uid1695_pT4_uid1557_invPolyEval_cma_q = $unsigned(sm0_uid1695_pT4_uid1557_invPolyEval_cma_qq0[53:0]);

    // lev1_a0sumAHighB_uid1700_pT4_uid1557_invPolyEval(ADD,1699)@37
    assign lev1_a0sumAHighB_uid1700_pT4_uid1557_invPolyEval_a = $unsigned({{1{sm0_uid1695_pT4_uid1557_invPolyEval_cma_q[53]}}, sm0_uid1695_pT4_uid1557_invPolyEval_cma_q});
    assign lev1_a0sumAHighB_uid1700_pT4_uid1557_invPolyEval_b = $unsigned({{27{highBBits_uid1699_pT4_uid1557_invPolyEval_b[27]}}, highBBits_uid1699_pT4_uid1557_invPolyEval_b});
    assign lev1_a0sumAHighB_uid1700_pT4_uid1557_invPolyEval_o = $unsigned($signed(lev1_a0sumAHighB_uid1700_pT4_uid1557_invPolyEval_a) + $signed(lev1_a0sumAHighB_uid1700_pT4_uid1557_invPolyEval_b));
    assign lev1_a0sumAHighB_uid1700_pT4_uid1557_invPolyEval_q = $signed(lev1_a0sumAHighB_uid1700_pT4_uid1557_invPolyEval_o[54:0]);

    // lowRangeB_uid1698_pT4_uid1557_invPolyEval(BITSELECT,1697)@37
    assign lowRangeB_uid1698_pT4_uid1557_invPolyEval_in = multSumOfTwoTS_uid1696_pT4_uid1557_invPolyEval_cma_q[26:0];
    assign lowRangeB_uid1698_pT4_uid1557_invPolyEval_b = $signed(lowRangeB_uid1698_pT4_uid1557_invPolyEval_in[26:0]);

    // lev1_a0_uid1701_pT4_uid1557_invPolyEval(BITJOIN,1700)@37
    assign lev1_a0_uid1701_pT4_uid1557_invPolyEval_q = {lev1_a0sumAHighB_uid1700_pT4_uid1557_invPolyEval_q, lowRangeB_uid1698_pT4_uid1557_invPolyEval_b};

    // os_uid1702_pT4_uid1557_invPolyEval(BITSELECT,1701)@37
    assign os_uid1702_pT4_uid1557_invPolyEval_in = $unsigned(lev1_a0_uid1701_pT4_uid1557_invPolyEval_q[79:0]);
    assign os_uid1702_pT4_uid1557_invPolyEval_b = os_uid1702_pT4_uid1557_invPolyEval_in[79:29];

    // redist58_os_uid1702_pT4_uid1557_invPolyEval_b_1(DELAY,2760)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist58_os_uid1702_pT4_uid1557_invPolyEval_b_1_q <= os_uid1702_pT4_uid1557_invPolyEval_b;
        end
    end

    // highBBits_uid1559_invPolyEval(BITSELECT,1558)@38
    assign highBBits_uid1559_invPolyEval_b = redist58_os_uid1702_pT4_uid1557_invPolyEval_b_1_q[50:2];

    // redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_rdcnt(ADD,2922)
    assign redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_rdcnt_a = {1'b0, redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_wraddr_q};
    assign redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_rdcnt_b = {1'b0, redist91_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_16_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_rdcnt_o <= $unsigned(redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_rdcnt_a) + $unsigned(redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_rdcnt_b);
        end
    end
    assign redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_rdcnt_q = redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_rdcnt_o[3:0];

    // redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_inputreg0(DELAY,2918)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_inputreg0_q <= redist95_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_23_mem_q;
        end
    end

    // redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_wraddr(COUNTER,2920)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_wraddr_i <= $unsigned(redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_wraddr_q = $signed(redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_wraddr_i[2:0]);

    // redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem(DUALMEM,2919)
    assign redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_ia = $unsigned(redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_inputreg0_q);
    assign redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_aa = redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_wraddr_q;
    assign redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_ab = redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(11),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(11),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_aa),
        .data_a(redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_ab),
        .q_b(redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_q = $signed(redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_iq[10:0]);

    // memoryC0_uid1508_lnTables_lutmem(DUALMEM,2572)@36 + 2
    assign memoryC0_uid1508_lnTables_lutmem_aa = redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001508_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC0_uid1508_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC0_uid1508_lnTables_lutmem_aa),
        .q_a(memoryC0_uid1508_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC0_uid1508_lnTables_lutmem_r = $signed(memoryC0_uid1508_lnTables_lutmem_ir[9:0]);

    // memoryC0_uid1507_lnTables_lutmem(DUALMEM,2571)@36 + 2
    assign memoryC0_uid1507_lnTables_lutmem_aa = redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001507_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC0_uid1507_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC0_uid1507_lnTables_lutmem_aa),
        .q_a(memoryC0_uid1507_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC0_uid1507_lnTables_lutmem_r = $signed(memoryC0_uid1507_lnTables_lutmem_ir[9:0]);

    // memoryC0_uid1506_lnTables_lutmem(DUALMEM,2570)@36 + 2
    assign memoryC0_uid1506_lnTables_lutmem_aa = redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001506_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC0_uid1506_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC0_uid1506_lnTables_lutmem_aa),
        .q_a(memoryC0_uid1506_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC0_uid1506_lnTables_lutmem_r = $signed(memoryC0_uid1506_lnTables_lutmem_ir[9:0]);

    // memoryC0_uid1505_lnTables_lutmem(DUALMEM,2569)@36 + 2
    assign memoryC0_uid1505_lnTables_lutmem_aa = redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001505_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC0_uid1505_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC0_uid1505_lnTables_lutmem_aa),
        .q_a(memoryC0_uid1505_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC0_uid1505_lnTables_lutmem_r = $signed(memoryC0_uid1505_lnTables_lutmem_ir[9:0]);

    // memoryC0_uid1504_lnTables_lutmem(DUALMEM,2568)@36 + 2
    assign memoryC0_uid1504_lnTables_lutmem_aa = redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001504_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC0_uid1504_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC0_uid1504_lnTables_lutmem_aa),
        .q_a(memoryC0_uid1504_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC0_uid1504_lnTables_lutmem_r = $signed(memoryC0_uid1504_lnTables_lutmem_ir[9:0]);

    // memoryC0_uid1503_lnTables_lutmem(DUALMEM,2567)@36 + 2
    assign memoryC0_uid1503_lnTables_lutmem_aa = redist96_yAddr_uid1128_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_32_mem_q;
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("ROM"),
        .width_a(10),
        .widthad_a(11),
        .numwords_a(2048),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .outdata_reg_a("CLOCK0"),
        .outdata_sclr_a("NONE"),
        .clock_enable_input_a("NORMAL"),
        .power_up_uninitialized("FALSE"),
        .init_file("const_lambda_2_i_sfc_logic_s_c0_in_entry00001503_lnTables_lutmem.hex"),
        .init_file_layout("PORT_A"),
        .intended_device_family("Agilex 7")
    ) memoryC0_uid1503_lnTables_lutmem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(memoryC0_uid1503_lnTables_lutmem_aa),
        .q_a(memoryC0_uid1503_lnTables_lutmem_ir),
        .wren_a(),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_a(),
        .data_b(),
        .address_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_b(),
        .eccstatus()
    );
    assign memoryC0_uid1503_lnTables_lutmem_r = $signed(memoryC0_uid1503_lnTables_lutmem_ir[9:0]);

    // os_uid1509_lnTables(BITJOIN,1508)@38
    assign os_uid1509_lnTables_q = {memoryC0_uid1508_lnTables_lutmem_r, memoryC0_uid1507_lnTables_lutmem_r, memoryC0_uid1506_lnTables_lutmem_r, memoryC0_uid1505_lnTables_lutmem_r, memoryC0_uid1504_lnTables_lutmem_r, memoryC0_uid1503_lnTables_lutmem_r};

    // s4sumAHighB_uid1560_invPolyEval(ADD,1559)@38
    assign s4sumAHighB_uid1560_invPolyEval_a = $unsigned({{1{os_uid1509_lnTables_q[59]}}, os_uid1509_lnTables_q});
    assign s4sumAHighB_uid1560_invPolyEval_b = $unsigned({{12{highBBits_uid1559_invPolyEval_b[48]}}, highBBits_uid1559_invPolyEval_b});
    assign s4sumAHighB_uid1560_invPolyEval_o = $unsigned($signed(s4sumAHighB_uid1560_invPolyEval_a) + $signed(s4sumAHighB_uid1560_invPolyEval_b));
    assign s4sumAHighB_uid1560_invPolyEval_q = $signed(s4sumAHighB_uid1560_invPolyEval_o[60:0]);

    // lowRangeB_uid1558_invPolyEval(BITSELECT,1557)@38
    assign lowRangeB_uid1558_invPolyEval_in = redist58_os_uid1702_pT4_uid1557_invPolyEval_b_1_q[1:0];
    assign lowRangeB_uid1558_invPolyEval_b = $signed(lowRangeB_uid1558_invPolyEval_in[1:0]);

    // s4_uid1561_invPolyEval(BITJOIN,1560)@38
    assign s4_uid1561_invPolyEval_q = {s4sumAHighB_uid1560_invPolyEval_q, lowRangeB_uid1558_invPolyEval_b};

    // peOR_uid1131_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1130)@38
    assign peOR_uid1131_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = $unsigned(s4_uid1561_invPolyEval_q[61:0]);
    assign peOR_uid1131_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = peOR_uid1131_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[61:7];

    // redist89_peOR_uid1131_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1(DELAY,2791)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist89_peOR_uid1131_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q <= peOR_uid1131_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
        end
    end

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged(BITSELECT,2664)@39
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_b = redist89_peOR_uid1131_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q[17:0];
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_c = redist89_peOR_uid1131_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q[35:18];
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_d = redist89_peOR_uid1131_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q[54:36];

    // redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_offset(CONSTANT,2930)
    assign redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_offset_q = 5'b00010;

    // redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_rdcnt(ADD,2931)
    assign redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_rdcnt_a = {1'b0, redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_wraddr_q};
    assign redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_rdcnt_b = {1'b0, redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_rdcnt_o <= $unsigned(redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_rdcnt_a) + $unsigned(redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_rdcnt_b);
        end
    end
    assign redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_rdcnt_q = redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_rdcnt_o[5:0];

    // redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_wraddr(COUNTER,2929)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_wraddr_i <= $unsigned(redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_wraddr_q = $signed(redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_wraddr_i[4:0]);

    // redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem(DUALMEM,2928)
    assign redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_ia = $unsigned(redist102_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_3_q);
    assign redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_aa = redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_wraddr_q;
    assign redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_ab = redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(52),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(52),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_aa),
        .data_a(redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_ab),
        .q_b(redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_q = $signed(redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_iq[51:0]);

    // aPostPad_uid1133_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const(CONSTANT,1728)
    assign aPostPad_uid1133_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q = 53'b10000000000000000000000000000000000000000000000000000;

    // oMz_uid1134_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(SUB,1133)@39
    assign oMz_uid1134_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a = $unsigned({1'b0, aPostPad_uid1133_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_const_q});
    assign oMz_uid1134_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $unsigned({2'b00, redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_q});
    assign oMz_uid1134_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o = $unsigned($signed(oMz_uid1134_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a) - $signed(oMz_uid1134_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b));
    assign oMz_uid1134_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = $signed(oMz_uid1134_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o[53:0]);

    // sEz_uid1136_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,1135)@39
    assign sEz_uid1136_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q, redist103_z_uid1120_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_36_mem_q};

    // redist97_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_35(DELAY,2799)
    dspba_delay_ver #( .width(1), .depth(35), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist97_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_35 ( .xin(c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q), .xout(redist97_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_35_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // multTermOne_uid1138_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1137)@39
    assign multTermOne_uid1138_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = redist97_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_35_q;
    always_comb 
    begin
        unique case (multTermOne_uid1138_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            1'b0 : multTermOne_uid1138_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = sEz_uid1136_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            1'b1 : multTermOne_uid1138_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = oMz_uid1134_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            default : multTermOne_uid1138_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 54'b0;
        endcase
    end

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged(BITSELECT,2665)@39
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_b = multTermOne_uid1138_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[17:0];
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_c = multTermOne_uid1138_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[35:18];
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_d = multTermOne_uid1138_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[53:36];

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma(CHAINMULTADD,2618)@39 + 5
    // out q@45
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_reset = ~ (resetn);
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ena0 = 1'b1;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ena1 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ena0;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ena2 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ah[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_c;
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ch[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_d;
        end
    end

    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_a0 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ah[0];
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_c0 = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .ax_clken("0"),
        .ax_width(19),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_DSP0 (
        .clk(clock),
        .ena({ postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ena2, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ena1, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_a0),
        .ax(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_c0),
        .resulta(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_delay0 ( .xin(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_s0), .xout(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_q = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_qq0[36:0]);

    // redist50_postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_q_1(DELAY,2752)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist50_postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_q_1_q <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_q;
        end
    end

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_10(BITSHIFT,2511)@46
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_10_qint = { redist50_postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im22_cma_q_1_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_10_q = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_10_qint[90:0];

    // redist11_postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_d_1(DELAY,2713)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist11_postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_d_1_q <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_d;
        end
    end

    // redist12_postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_c_1(DELAY,2714)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist12_postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_c_1_q <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_c;
        end
    end

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bjB21(BITJOIN,2494)@40
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bjB21_q = {GND_q, redist12_postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_c_1_q};

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma(CHAINMULTADD,2617)@40 + 5
    // out q@46
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_reset = ~ (resetn);
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ena0 = 1'b1;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ena1 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ena0;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ena2 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ah[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bjB21_q;
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ch[0] <= redist11_postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_d_1_q;
        end
    end

    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_a0 = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ah[0]);
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_c0 = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(19),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_DSP0 (
        .clk(clock),
        .ena({ postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ena2, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ena1, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_a0),
        .ax(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_c0),
        .resulta(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_delay0 ( .xin(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_s0), .xout(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_q = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_qq0[36:0]);

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_8(BITSHIFT,2509)@46
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_8_qint = { postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im18_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_8_q = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_8_qint[90:0];

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2(ADD,2515)@46 + 1
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2_a = $unsigned({{1{postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_8_q[90]}}, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_8_q});
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2_b = $unsigned({{1{postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_10_q[90]}}, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_10_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2_o <= $unsigned($signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2_a) + $signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2_b));
        end
    end
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2_q = $signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2_o[91:0]);

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma(CHAINMULTADD,2616)@39 + 5
    // out q@45
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_reset = ~ (resetn);
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ena0 = 1'b1;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ena1 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ena0;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ena2 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ah[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_b;
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ch[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_d;
        end
    end

    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_a0 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ah[0];
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_c0 = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m27x27"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .ax_clken("0"),
        .ax_width(19),
        .signed_may("false"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_DSP0 (
        .clk(clock),
        .ena({ postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ena2, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ena1, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_a0),
        .ax(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_c0),
        .resulta(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_delay0 ( .xin(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_s0), .xout(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_q = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_qq0[36:0]);

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_6(BITSHIFT,2507)@45
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_6_qint = { postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im15_cma_q, 36'b000000000000000000000000000000000000 };
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_6_q = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_6_qint[72:0];

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma(CHAINMULTADD,2615)@39 + 5
    // out q@45
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_reset = ~ (resetn);
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ena0 = 1'b1;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ena1 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ena0;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ena2 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ah[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_c;
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ch[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_c;
        end
    end

    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_a0 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ah[0];
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_c0 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ch[0];
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(36)
    ) postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_DSP0 (
        .clk(clock),
        .ena({ postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ena2, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ena1, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_a0),
        .ax(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_c0),
        .resulta(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(36), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_delay0 ( .xin(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_s0), .xout(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_q = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_qq0[35:0]);

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_4(BITSHIFT,2505)@45
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_4_qint = { postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im12_cma_q, 36'b000000000000000000000000000000000000 };
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_4_q = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_4_qint[71:0];

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1(ADD,2514)@45 + 1
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1_a = $unsigned({3'b000, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_4_q});
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1_b = $unsigned({{2{postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_6_q[72]}}, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_6_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1_o <= $unsigned($signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1_a) + $signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1_b));
        end
    end
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1_q = $signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1_o[73:0]);

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma(CHAINMULTADD,2619)@39 + 5
    // out q@45
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_reset = ~ (resetn);
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ena0 = 1'b1;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ena1 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ena0;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ena2 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ah[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_d;
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ch[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_d;
        end
    end

    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_a0 = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ah[0]);
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_c0 = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(19),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_DSP0 (
        .clk(clock),
        .ena({ postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ena2, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ena1, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_a0),
        .ax(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_c0),
        .resulta(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_delay0 ( .xin(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_s0), .xout(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_q = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_qq0[36:0]);

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_2(BITSHIFT,2503)@45
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_2_qint = { postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im25_cma_q, 17'b00000000000000000 };
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_2_q = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_2_qint[53:0];

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma(CHAINMULTADD,2637)@39 + 5
    // out q@45
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_reset = ~ (resetn);
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ena0 = 1'b1;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ena1 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ena0;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ena2 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ah[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_b;
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ah[1] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_c;
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ch[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_c;
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ch[1] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_b;
        end
    end

    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_a0 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ah[0];
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_c0 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ch[0];
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_a1 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ah[1];
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_c1 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ch[1];
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_DSP0 (
        .clk(clock),
        .ena({ postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ena2, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ena1, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_a1),
        .by(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_a0),
        .ax(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_c1),
        .bx(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_c0),
        .resulta(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_delay0 ( .xin(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_s0), .xout(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_q = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_qq0[36:0]);

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_1(BITSHIFT,2502)@45
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_1_qint = { postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_ma3_cma_q, 18'b000000000000000000 };
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_1_q = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_1_qint[54:0];

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_join_3(BITJOIN,2504)@45
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_join_3_q = {postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_2_q, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_align_1_q};

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bjB11(BITJOIN,2484)@39
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bjB11_q = {GND_q, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_b};

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma(CHAINMULTADD,2614)@39 + 5
    // out q@45
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_reset = ~ (resetn);
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ena0 = 1'b1;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ena1 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ena0;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ena2 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ah[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bjB11_q;
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ch[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_d;
        end
    end

    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_a0 = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ah[0]);
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_c0 = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(19),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_DSP0 (
        .clk(clock),
        .ena({ postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ena2, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ena1, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_a0),
        .ax(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_c0),
        .resulta(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_delay0 ( .xin(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_s0), .xout(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_q = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_qq0[36:0]);

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma(CHAINMULTADD,2613)@39 + 5
    // out q@45
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_reset = ~ (resetn);
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ena0 = 1'b1;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ena1 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ena0;
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ena2 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ah[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs1_bit_select_merged_b;
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ch[0] <= postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bs2_bit_select_merged_b;
        end
    end

    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_a0 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ah[0];
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_c0 = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ch[0];
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(36)
    ) postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_DSP0 (
        .clk(clock),
        .ena({ postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ena2, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ena1, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_a0),
        .ax(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_c0),
        .resulta(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(36), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_delay0 ( .xin(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_s0), .xout(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_q = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_qq0[35:0]);

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_join_0(BITJOIN,2501)@45
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_join_0_q = {postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im8_cma_q, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_im0_cma_q};

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0(ADD,2513)@45 + 1
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0_a = $unsigned({{37{postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_join_0_q[72]}}, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_join_0_q});
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0_b = $unsigned({{1{postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_join_3_q[108]}}, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_join_3_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0_o <= $unsigned($signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0_a) + $signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0_b));
        end
    end
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0_q = $signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0_o[109:0]);

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0(ADD,2516)@46 + 1
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0_a = $unsigned({{1{postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0_q[109]}}, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_0_q});
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0_b = $unsigned({{37{postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1_q[73]}}, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_1_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0_o <= $unsigned($signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0_a) + $signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0_b));
        end
    end
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0_q = $signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0_o[110:0]);

    // postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0(ADD,2517)@47
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0_a = $unsigned({{1{postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0_q[110]}}, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_1_0_q});
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0_b = $unsigned({{20{postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2_q[91]}}, postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_0_2_q});
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0_o = $unsigned($signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0_a) + $signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0_b));
    assign postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0_q = $signed(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0_o[111:0]);

    // highBBits_uid1143_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1142)@47
    assign highBBits_uid1143_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = $unsigned(postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0_q[108:0]);
    assign highBBits_uid1143_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = highBBits_uid1143_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[108:52];

    // redist87_highBBits_uid1143_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1(DELAY,2789)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist87_highBBits_uid1143_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q <= highBBits_uid1143_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
        end
    end

    // wideZero_uid1140_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(CONSTANT,1139)
    assign wideZero_uid1140_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 67'b0000000000000000000000000000000000000000000000000000000000000000000;

    // cstBias_uid1094_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(CONSTANT,1093)
    assign cstBias_uid1094_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 11'b01111111111;

    // redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_rdcnt(ADD,2927)
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_rdcnt_a = {1'b0, redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_wraddr_q};
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_rdcnt_b = {1'b0, redist90_zPPolyEval_uid1129_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_7_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_rdcnt_o <= $unsigned(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_rdcnt_a) + $unsigned(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_rdcnt_b);
        end
    end
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_rdcnt_q = redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_rdcnt_o[3:0];

    // redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_offset(CONSTANT,2966)
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_offset_q = 5'b00011;

    // redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_rdcnt(ADD,2967)
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_rdcnt_a = {1'b0, redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_wraddr_q};
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_rdcnt_b = {1'b0, redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_rdcnt_o <= $unsigned(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_rdcnt_a) + $unsigned(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_rdcnt_b);
        end
    end
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_rdcnt_q = redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_rdcnt_o[5:0];

    // redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_inputreg0(DELAY,2963)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_inputreg0_q <= expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
        end
    end

    // redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_wraddr(COUNTER,2965)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_wraddr_i <= $unsigned(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_wraddr_q = $signed(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_wraddr_i[4:0]);

    // redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem(DUALMEM,2964)
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_ia = $unsigned(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_inputreg0_q);
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_aa = redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_wraddr_q;
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_ab = redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(13),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(13),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_aa),
        .data_a(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_ab),
        .q_b(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_q = $signed(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_iq[12:0]);

    // redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_inputreg0(DELAY,2923)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_inputreg0_q <= redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_split_0_mem_q;
        end
    end

    // redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_wraddr(COUNTER,2925)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_wraddr_i <= $unsigned(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_wraddr_q = $signed(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_wraddr_i[2:0]);

    // redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem(DUALMEM,2924)
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_ia = $unsigned(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_inputreg0_q);
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_aa = redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_wraddr_q;
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_ab = redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(13),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(13),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_aa),
        .data_a(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_ab),
        .q_b(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_q = $signed(redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_iq[12:0]);

    // e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(SUB,1122)@45 + 1
    assign e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a = $unsigned({{2{redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_q[12]}}, redist100_expXPostSubnorm_uid1122_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_41_mem_q});
    assign e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $unsigned({4'b0000, cstBias_uid1094_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o <= $unsigned($signed(e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a) - $signed(e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b));
        end
    end
    assign e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = $signed(e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o[13:0]);

    // xv0_uid1493_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1492)@46
    assign xv0_uid1493_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[4:0];
    assign xv0_uid1493_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(xv0_uid1493_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[4:0]);

    // redist77_xv0_uid1493_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1(DELAY,2779)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist77_xv0_uid1493_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q <= xv0_uid1493_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
        end
    end

    // p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOOKUP,1497)@47
    always_comb 
    begin
        // Begin reserved scope level
        unique case (redist77_xv0_uid1493_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q)
            5'b00000 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b000000000000000000000000000000000000000000000000000000000000;
            5'b00001 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b000001011000101110010000101111111011111010001110011110111100;
            5'b00010 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b000010110001011100100001011111110111110100011100111101111001;
            5'b00011 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b000100001010001010110010001111110011101110101011011100110110;
            5'b00100 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b000101100010111001000010111111101111101000111001111011110011;
            5'b00101 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b000110111011100111010011101111101011100011001000011010110000;
            5'b00110 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b001000010100010101100100011111100111011101010110111001101101;
            5'b00111 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b001001101101000011110101001111100011010111100101011000101001;
            5'b01000 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b001011000101110010000101111111011111010001110011110111100110;
            5'b01001 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b001100011110100000010110101111011011001100000010010110100011;
            5'b01010 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b001101110111001110100111011111010111000110010000110101100000;
            5'b01011 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b001111001111111100111000001111010011000000011111010100011101;
            5'b01100 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b010000101000101011001000111111001110111010101101110011011010;
            5'b01101 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b010010000001011001011001101111001010110100111100010010010110;
            5'b01110 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b010011011010000111101010011111000110101111001010110001010011;
            5'b01111 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b010100110010110101111011001111000010101001011001010000010000;
            5'b10000 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b010110001011100100001011111110111110100011100111101111001101;
            5'b10001 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b010111100100010010011100101110111010011101110110001110001010;
            5'b10010 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b011000111101000000101101011110110110011000000100101101000111;
            5'b10011 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b011010010101101110111110001110110010010010010011001100000011;
            5'b10100 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b011011101110011101001110111110101110001100100001101011000000;
            5'b10101 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b011101000111001011011111101110101010000110110000001001111101;
            5'b10110 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b011110011111111001110000011110100110000000111110101000111010;
            5'b10111 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b011111111000101000000001001110100001111011001101000111110111;
            5'b11000 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b100001010001010110010001111110011101110101011011100110110100;
            5'b11001 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b100010101010000100100010101110011001101111101010000101110000;
            5'b11010 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b100100000010110010110011011110010101101001111000100100101101;
            5'b11011 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b100101011011100001000100001110010001100100000111000011101010;
            5'b11100 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b100110110100001111010100111110001101011110010101100010100111;
            5'b11101 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b101000001100111101100101101110001001011000100100000001100100;
            5'b11110 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b101001100101101011110110011110000101010010110010100000100001;
            5'b11111 : p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'b101010111110011010000111001110000001001101000000111111011101;
            default : begin
                          // unreachable
                          p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 60'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // xv1_uid1494_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1493)@46
    assign xv1_uid1494_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[9:0];
    assign xv1_uid1494_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(xv1_uid1494_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[9:5]);

    // p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOOKUP,1496)@46
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv1_uid1494_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b)
            5'b00000 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b00000000000000000000000000000000000000000000000000000000000000000;
            5'b00001 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b00000101100010111001000010111111101111101000111001111011110011010;
            5'b00010 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b00001011000101110010000101111111011111010001110011110111100110101;
            5'b00011 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b00010000101000101011001000111111001110111010101101110011011010000;
            5'b00100 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b00010110001011100100001011111110111110100011100111101111001101010;
            5'b00101 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b00011011101110011101001110111110101110001100100001101011000000101;
            5'b00110 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b00100001010001010110010001111110011101110101011011100110110100000;
            5'b00111 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b00100110110100001111010100111110001101011110010101100010100111011;
            5'b01000 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b00101100010111001000010111111101111101000111001111011110011010101;
            5'b01001 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b00110001111010000001011010111101101100110000001001011010001110000;
            5'b01010 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b00110111011100111010011101111101011100011001000011010110000001011;
            5'b01011 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b00111100111111110011100000111101001100000001111101010001110100110;
            5'b01100 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b01000010100010101100100011111100111011101010110111001101101000000;
            5'b01101 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b01001000000101100101100110111100101011010011110001001001011011011;
            5'b01110 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b01001101101000011110101001111100011010111100101011000101001110110;
            5'b01111 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b01010011001011010111101100111100001010100101100101000001000010001;
            5'b10000 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b01011000101110010000101111111011111010001110011110111100110101011;
            5'b10001 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b01011110010001001001110010111011101001110111011000111000101000110;
            5'b10010 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b01100011110100000010110101111011011001100000010010110100011100001;
            5'b10011 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b01101001010110111011111000111011001001001001001100110000001111011;
            5'b10100 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b01101110111001110100111011111010111000110010000110101100000010110;
            5'b10101 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b01110100011100101101111110111010101000011011000000100111110110001;
            5'b10110 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b01111001111111100111000001111010011000000011111010100011101001100;
            5'b10111 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b01111111100010100000000100111010000111101100110100011111011100110;
            5'b11000 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b10000101000101011001000111111001110111010101101110011011010000001;
            5'b11001 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b10001010101000010010001010111001100110111110101000010111000011100;
            5'b11010 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b10010000001011001011001101111001010110100111100010010010110110111;
            5'b11011 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b10010101101110000100010000111001000110010000011100001110101010001;
            5'b11100 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b10011011010000111101010011111000110101111001010110001010011101100;
            5'b11101 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b10100000110011110110010110111000100101100010010000000110010000111;
            5'b11110 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b10100110010110101111011001111000010101001011001010000010000100010;
            5'b11111 : p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'b10101011111001101000011100111000000100110100000011111101110111100;
            default : begin
                          // unreachable
                          p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 65'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // xv2_uid1495_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1494)@46
    assign xv2_uid1495_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = e_uid1123_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[13:10];

    // p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOOKUP,1495)@46
    always_comb 
    begin
        // Begin reserved scope level
        unique case (xv2_uid1495_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b)
            4'b0000 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b0000000000000000000000000000000000000000000000000000000000000000000010;
            4'b0001 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b0000010110001011100100001011111110111110100011100111101111001101011001;
            4'b0010 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b0000101100010111001000010111111101111101000111001111011110011010110001;
            4'b0011 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b0001000010100010101100100011111100111011101010110111001101101000001000;
            4'b0100 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b0001011000101110010000101111111011111010001110011110111100110101100000;
            4'b0101 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b0001101110111001110100111011111010111000110010000110101100000010110111;
            4'b0110 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b0010000101000101011001000111111001110111010101101110011011010000001111;
            4'b0111 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b0010011011010000111101010011111000110101111001010110001010011101100111;
            4'b1000 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b1101001110100011011110100000001000001011100011000010000110010101000101;
            4'b1001 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b1101100100101111000010101100000111001010000110101001110101100010011100;
            4'b1010 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b1101111010111010100110111000000110001000101010010001100100101111110100;
            4'b1011 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b1110010001000110001011000100000101000111001101111001010011111101001100;
            4'b1100 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b1110100111010001101111010000000100000101110001100001000011001010100011;
            4'b1101 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b1110111101011101010011011100000011000100010101001000110010010111111011;
            4'b1110 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b1111010011101000110111101000000010000010111000110000100001100101010010;
            4'b1111 : p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'b1111101001110100011011110100000001000001011100011000010000110010101010;
            default : begin
                          // unreachable
                          p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 70'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
                      end
        endcase
        // End reserved scope level
    end

    // lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(ADD,1498)@46 + 1
    assign lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a = $unsigned({{2{p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[69]}}, p2_uid1496_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q});
    assign lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $unsigned({7'b0000000, p1_uid1497_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o <= $unsigned($signed(lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a) + $signed(lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b));
        end
    end
    assign lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = $signed(lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o[70:0]);

    // lev2_a0_uid1500_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(ADD,1499)@47
    assign lev2_a0_uid1500_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a = $unsigned({{2{lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[70]}}, lev1_a0_uid1499_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q});
    assign lev2_a0_uid1500_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $unsigned({13'b0000000000000, p0_uid1498_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q});
    assign lev2_a0_uid1500_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o = $unsigned($signed(lev2_a0_uid1500_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a) + $signed(lev2_a0_uid1500_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b));
    assign lev2_a0_uid1500_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = $signed(lev2_a0_uid1500_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o[71:0]);

    // sOuputFormat_uid1501_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1500)@47
    assign sOuputFormat_uid1501_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = $unsigned(lev2_a0_uid1500_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[68:0]);
    assign sOuputFormat_uid1501_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = sOuputFormat_uid1501_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[68:2];

    // redist76_sOuputFormat_uid1501_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1(DELAY,2778)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist76_sOuputFormat_uid1501_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q <= sOuputFormat_uid1501_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
        end
    end

    // redist98_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_44(DELAY,2800)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist98_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_44 ( .xin(redist97_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_35_q), .xout(redist98_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_44_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // addTermOne_uid1141_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1140)@48
    assign addTermOne_uid1141_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = redist98_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_44_q;
    always_comb 
    begin
        unique case (addTermOne_uid1141_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            1'b0 : addTermOne_uid1141_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = redist76_sOuputFormat_uid1501_eLn2_uid1124_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q;
            1'b1 : addTermOne_uid1141_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = wideZero_uid1140_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            default : addTermOne_uid1141_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 67'b0;
        endcase
    end

    // finalSumsumAHighB_uid1144_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(ADD,1143)@48 + 1
    assign finalSumsumAHighB_uid1144_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a = $unsigned({{1{addTermOne_uid1141_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[66]}}, addTermOne_uid1141_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q});
    assign finalSumsumAHighB_uid1144_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $unsigned({{11{redist87_highBBits_uid1143_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q[56]}}, redist87_highBBits_uid1143_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            finalSumsumAHighB_uid1144_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o <= $unsigned($signed(finalSumsumAHighB_uid1144_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a) + $signed(finalSumsumAHighB_uid1144_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b));
        end
    end
    assign finalSumsumAHighB_uid1144_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = $signed(finalSumsumAHighB_uid1144_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o[67:0]);

    // lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1141)@47
    assign lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = postPEMul_uid1139_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_sums_result_add_2_0_q[51:0];
    assign lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[51:0]);

    // redist88_lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2(DELAY,2790)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist88_lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2_delay_0 <= $unsigned(lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b);
            redist88_lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2_q <= $signed(redist88_lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2_delay_0);
        end
    end

    // finalSum_uid1145_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,1144)@49
    assign finalSum_uid1145_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {finalSumsumAHighB_uid1144_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q, redist88_lowRangeB_uid1142_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2_q};

    // msbUFinalSum_uid1146_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1145)@49
    assign msbUFinalSum_uid1146_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = finalSum_uid1145_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[119:119];

    // notC_uid1170_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1169)@49
    assign notC_uid1170_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = $signed(~ (redist99_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_45_q));

    // signTerm2_uid1171_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1170)@49
    assign signTerm2_uid1171_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = $signed(notC_uid1170_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q & msbUFinalSum_uid1146_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b);

    // redist99_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_45(DELAY,2801)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist99_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_45_q <= redist98_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_44_q;
        end
    end

    // signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1171)@49 + 1
    assign signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi = redist99_c_uid1125_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_45_q | signTerm2_uid1171_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_delay ( .xin(signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi), .xout(signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6(DELAY,2785)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_delay_0 <= $unsigned(signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q);
            redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_delay_1 <= redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_delay_0;
            redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_delay_2 <= redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_delay_1;
            redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_delay_3 <= redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_delay_2;
            redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_q <= $signed(redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_delay_3);
        end
    end

    // c_double_0x401921FB54442D18_3059_332(FLOATCONSTANT,19)
    assign c_double_0x401921FB54442D18_3059_332_q = 64'b0100000000011001001000011111101101010100010001000010110100011000;

    // signX_uid1091_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1090)@55
    assign signX_uid1091_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = c_double_0x401921FB54442D18_3059_332_q[63:63];

    // invExcRNaN_uid1175_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1174)@55
    assign invExcRNaN_uid1175_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = $signed(~ (signX_uid1091_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b));

    // signRFull_uid1176_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1175)@55 + 1
    assign signRFull_uid1176_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi = invExcRNaN_uid1175_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q & redist83_signRC1_uid1172_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_6_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    signRFull_uid1176_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_delay ( .xin(signRFull_uid1176_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi), .xout(signRFull_uid1176_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // oneExpRPostExc2_uid1183_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(CONSTANT,1182)
    assign oneExpRPostExc2_uid1183_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 11'b11111111111;

    // c_i64_0_3059_331(CONSTANT,54)
    assign c_i64_0_3059_331_q = 64'b0000000000000000000000000000000000000000000000000000000000000000;

    // finalSumOneComp_uid1148_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1147)@49
    assign finalSumOneComp_uid1148_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $unsigned({{119{msbUFinalSum_uid1146_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b[0]}}, msbUFinalSum_uid1146_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b});
    assign finalSumOneComp_uid1148_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = $signed(finalSum_uid1145_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q ^ finalSumOneComp_uid1148_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b);

    // finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(ADD,1148)@49 + 1
    assign finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a = {1'b0, finalSumOneComp_uid1148_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q};
    assign finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = {120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, msbUFinalSum_uid1146_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o <= $unsigned(finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a) + $unsigned(finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b);
        end
    end
    assign finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = $signed(finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o[120:0]);

    // rVStage_uid1564_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1563)@50
    assign rVStage_uid1564_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[120:57]);

    // vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1564)@50 + 1
    assign vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi = $unsigned(rVStage_uid1564_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b == c_i64_0_3059_331_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_delay ( .xin(vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi), .xout(vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist72_vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_3(DELAY,2774)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist72_vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_3_delay_0 <= $unsigned(vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q);
            redist72_vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_3_q <= $signed(redist72_vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_3_delay_0);
        end
    end

    // redist85_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2(DELAY,2787)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist85_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q <= finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
        end
    end

    // vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1566)@51
    assign vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = redist85_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q[56:0];
    assign vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[56:0]);

    // mO_uid1566_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(CONSTANT,1565)
    assign mO_uid1566_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 7'b1111111;

    // cStage_uid1568_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,1567)@51
    assign cStage_uid1568_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, mO_uid1566_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q};

    // redist73_rVStage_uid1564_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1(DELAY,2775)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist73_rVStage_uid1564_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q <= rVStage_uid1564_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
        end
    end

    // vStagei_uid1570_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1569)@51
    assign vStagei_uid1570_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    always_comb 
    begin
        unique case (vStagei_uid1570_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            1'b0 : vStagei_uid1570_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = redist73_rVStage_uid1564_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q;
            1'b1 : vStagei_uid1570_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = cStage_uid1568_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            default : vStagei_uid1570_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 64'b0;
        endcase
    end

    // rVStage_uid1572_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged(BITSELECT,2673)@51
    assign rVStage_uid1572_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b = $signed(vStagei_uid1570_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[63:32]);
    assign rVStage_uid1572_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c = $signed(vStagei_uid1570_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[31:0]);

    // vCount_uid1573_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1572)@51
    assign vCount_uid1573_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1572_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b == c_i32_0_3059_343_q ? 1'b1 : 1'b0;

    // redist70_vCount_uid1573_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2(DELAY,2772)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist70_vCount_uid1573_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_delay_0 <= $unsigned(vCount_uid1573_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q);
            redist70_vCount_uid1573_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q <= $signed(redist70_vCount_uid1573_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_delay_0);
        end
    end

    // vStagei_uid1576_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1575)@51
    assign vStagei_uid1576_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = vCount_uid1573_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    always_comb 
    begin
        unique case (vStagei_uid1576_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            1'b0 : vStagei_uid1576_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1572_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
            1'b1 : vStagei_uid1576_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1572_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
            default : vStagei_uid1576_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 32'b0;
        endcase
    end

    // rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged(BITSELECT,2674)@51
    assign rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b = $signed(vStagei_uid1576_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[31:16]);
    assign rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c = $signed(vStagei_uid1576_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[15:0]);

    // vCount_uid1579_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1578)@51 + 1
    assign vCount_uid1579_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi = $unsigned(rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b == c_i16_0_3059_381_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    vCount_uid1579_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_delay ( .xin(vCount_uid1579_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi), .xout(vCount_uid1579_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist69_vCount_uid1579_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2(DELAY,2771)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist69_vCount_uid1579_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q <= vCount_uid1579_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
        end
    end

    // redist9_rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c_1(DELAY,2711)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist9_rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c_1_q <= rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
        end
    end

    // redist8_rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b_1(DELAY,2710)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist8_rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b_1_q <= rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
        end
    end

    // vStagei_uid1582_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1581)@52
    assign vStagei_uid1582_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = vCount_uid1579_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    always_comb 
    begin
        unique case (vStagei_uid1582_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            1'b0 : vStagei_uid1582_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = redist8_rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b_1_q;
            1'b1 : vStagei_uid1582_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = redist9_rVStage_uid1578_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c_1_q;
            default : vStagei_uid1582_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 16'b0;
        endcase
    end

    // rVStage_uid1584_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged(BITSELECT,2675)@52
    assign rVStage_uid1584_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b = $signed(vStagei_uid1582_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[15:8]);
    assign rVStage_uid1584_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c = $signed(vStagei_uid1582_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[7:0]);

    // vCount_uid1585_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1584)@52
    assign vCount_uid1585_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1584_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b == i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q ? 1'b1 : 1'b0;

    // redist68_vCount_uid1585_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1(DELAY,2770)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist68_vCount_uid1585_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q <= vCount_uid1585_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
        end
    end

    // vStagei_uid1588_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1587)@52
    assign vStagei_uid1588_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = vCount_uid1585_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    always_comb 
    begin
        unique case (vStagei_uid1588_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            1'b0 : vStagei_uid1588_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1584_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
            1'b1 : vStagei_uid1588_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1584_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
            default : vStagei_uid1588_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 8'b0;
        endcase
    end

    // rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged(BITSELECT,2676)@52
    assign rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b = $signed(vStagei_uid1588_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[7:4]);
    assign rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c = $signed(vStagei_uid1588_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[3:0]);

    // vCount_uid1591_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1590)@52 + 1
    assign vCount_uid1591_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi = $unsigned(rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b == i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    vCount_uid1591_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_delay ( .xin(vCount_uid1591_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_qi), .xout(vCount_uid1591_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist7_rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c_1(DELAY,2709)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist7_rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c_1_q <= rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
        end
    end

    // redist6_rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b_1(DELAY,2708)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist6_rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b_1_q <= rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
        end
    end

    // vStagei_uid1594_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1593)@53
    assign vStagei_uid1594_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = vCount_uid1591_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    always_comb 
    begin
        unique case (vStagei_uid1594_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            1'b0 : vStagei_uid1594_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = redist6_rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b_1_q;
            1'b1 : vStagei_uid1594_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = redist7_rVStage_uid1590_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c_1_q;
            default : vStagei_uid1594_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 4'b0;
        endcase
    end

    // rVStage_uid1596_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged(BITSELECT,2677)@53
    assign rVStage_uid1596_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b = $signed(vStagei_uid1594_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[3:2]);
    assign rVStage_uid1596_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c = $signed(vStagei_uid1594_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[1:0]);

    // vCount_uid1597_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1596)@53
    assign vCount_uid1597_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1596_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b == i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q ? 1'b1 : 1'b0;

    // vStagei_uid1600_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1599)@53
    assign vStagei_uid1600_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = vCount_uid1597_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    always_comb 
    begin
        unique case (vStagei_uid1600_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            1'b0 : vStagei_uid1600_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1596_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
            1'b1 : vStagei_uid1600_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1596_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
            default : vStagei_uid1600_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 2'b0;
        endcase
    end

    // rVStage_uid1602_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1601)@53
    assign rVStage_uid1602_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(vStagei_uid1600_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[1:1]);

    // vCount_uid1603_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1602)@53
    assign vCount_uid1603_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = rVStage_uid1602_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b == GND_q ? 1'b1 : 1'b0;

    // r_uid1604_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,1603)@53
    assign r_uid1604_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {redist72_vCount_uid1565_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_3_q, redist70_vCount_uid1573_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q, redist69_vCount_uid1579_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q, redist68_vCount_uid1585_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q, vCount_uid1591_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q, vCount_uid1597_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q, vCount_uid1603_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q};

    // redist67_r_uid1604_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1(DELAY,2769)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist67_r_uid1604_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q <= r_uid1604_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
        end
    end

    // cstMSBFinalSumPBias_uid1152_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(CONSTANT,1151)
    assign cstMSBFinalSumPBias_uid1152_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 12'b010000001110;

    // expRExt_uid1153_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(SUB,1152)@54 + 1
    assign expRExt_uid1153_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a = $unsigned({1'b0, cstMSBFinalSumPBias_uid1152_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q});
    assign expRExt_uid1153_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $unsigned({6'b000000, redist67_r_uid1604_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_1_q});
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            expRExt_uid1153_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o <= $unsigned($signed(expRExt_uid1153_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a) - $signed(expRExt_uid1153_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b));
        end
    end
    assign expRExt_uid1153_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = $signed(expRExt_uid1153_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o[12:0]);

    // leftShiftStage3Idx1Rng1_uid2555_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2554)@54
    assign leftShiftStage3Idx1Rng1_uid2555_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage2_uid2553_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[119:0];
    assign leftShiftStage3Idx1Rng1_uid2555_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage3Idx1Rng1_uid2555_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[119:0]);

    // leftShiftStage3Idx1_uid2556_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2555)@54
    assign leftShiftStage3Idx1_uid2556_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage3Idx1Rng1_uid2555_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, GND_q};

    // leftShiftStage2Idx3Rng6_uid2550_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2549)@54
    assign leftShiftStage2Idx3Rng6_uid2550_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[114:0];
    assign leftShiftStage2Idx3Rng6_uid2550_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage2Idx3Rng6_uid2550_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[114:0]);

    // leftShiftStage2Idx3_uid2551_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2550)@54
    assign leftShiftStage2Idx3_uid2551_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage2Idx3Rng6_uid2550_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, i_and37_i_i_const_lambda_2_3059_223_vt_const_5_q};

    // leftShiftStage2Idx2Rng4_uid2547_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2546)@54
    assign leftShiftStage2Idx2Rng4_uid2547_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[116:0];
    assign leftShiftStage2Idx2Rng4_uid2547_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage2Idx2Rng4_uid2547_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[116:0]);

    // leftShiftStage2Idx2_uid2548_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2547)@54
    assign leftShiftStage2Idx2_uid2548_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage2Idx2Rng4_uid2547_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q};

    // leftShiftStage2Idx1Rng2_uid2544_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2543)@54
    assign leftShiftStage2Idx1Rng2_uid2544_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[118:0];
    assign leftShiftStage2Idx1Rng2_uid2544_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage2Idx1Rng2_uid2544_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[118:0]);

    // leftShiftStage2Idx1_uid2545_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2544)@54
    assign leftShiftStage2Idx1_uid2545_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage2Idx1Rng2_uid2544_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // leftShiftStage1Idx3Rng24_uid2539_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2538)@54
    assign leftShiftStage1Idx3Rng24_uid2539_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[96:0];
    assign leftShiftStage1Idx3Rng24_uid2539_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage1Idx3Rng24_uid2539_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[96:0]);

    // i_and2_i_i31_const_lambda_2_3059_63_vt_const_23(CONSTANT,276)
    assign i_and2_i_i31_const_lambda_2_3059_63_vt_const_23_q = 24'b000000000000000000000000;

    // leftShiftStage1Idx3_uid2540_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2539)@54
    assign leftShiftStage1Idx3_uid2540_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage1Idx3Rng24_uid2539_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, i_and2_i_i31_const_lambda_2_3059_63_vt_const_23_q};

    // leftShiftStage1Idx2Rng16_uid2536_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2535)@54
    assign leftShiftStage1Idx2Rng16_uid2536_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[104:0];
    assign leftShiftStage1Idx2Rng16_uid2536_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage1Idx2Rng16_uid2536_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[104:0]);

    // leftShiftStage1Idx2_uid2537_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2536)@54
    assign leftShiftStage1Idx2_uid2537_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage1Idx2Rng16_uid2536_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, c_i16_0_3059_381_q};

    // leftShiftStage1Idx1Rng8_uid2533_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2532)@54
    assign leftShiftStage1Idx1Rng8_uid2533_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[112:0];
    assign leftShiftStage1Idx1Rng8_uid2533_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage1Idx1Rng8_uid2533_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[112:0]);

    // leftShiftStage1Idx1_uid2534_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2533)@54
    assign leftShiftStage1Idx1_uid2534_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage1Idx1Rng8_uid2533_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q};

    // leftShiftStage0Idx3Rng96_uid2528_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2527)@53
    assign leftShiftStage0Idx3Rng96_uid2528_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = redist86_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_4_q[24:0];
    assign leftShiftStage0Idx3Rng96_uid2528_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage0Idx3Rng96_uid2528_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[24:0]);

    // leftShiftStage0Idx3Pad96_uid2527_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(CONSTANT,2526)
    assign leftShiftStage0Idx3Pad96_uid2527_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;

    // leftShiftStage0Idx3_uid2529_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2528)@53
    assign leftShiftStage0Idx3_uid2529_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage0Idx3Rng96_uid2528_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, leftShiftStage0Idx3Pad96_uid2527_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q};

    // redist71_vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2(DELAY,2773)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist71_vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2_delay_0 <= $unsigned(vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b);
            redist71_vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2_q <= $signed(redist71_vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2_delay_0);
        end
    end

    // leftShiftStage0Idx2_uid2526_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2525)@53
    assign leftShiftStage0Idx2_uid2526_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {redist71_vStage_uid1567_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_2_q, c_i64_0_3059_331_q};

    // leftShiftStage0Idx1Rng32_uid2522_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,2521)@53
    assign leftShiftStage0Idx1Rng32_uid2522_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = redist86_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_4_q[88:0];
    assign leftShiftStage0Idx1Rng32_uid2522_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(leftShiftStage0Idx1Rng32_uid2522_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[88:0]);

    // leftShiftStage0Idx1_uid2523_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,2522)@53
    assign leftShiftStage0Idx1_uid2523_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {leftShiftStage0Idx1Rng32_uid2522_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, c_i32_0_3059_343_q};

    // redist86_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_4(DELAY,2788)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist86_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_4_delay_0 <= $unsigned(redist85_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_2_q);
            redist86_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_4_q <= $signed(redist86_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_4_delay_0);
        end
    end

    // leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged(BITSELECT,2678)@53
    assign leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b = $signed(r_uid1604_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[6:5]);
    assign leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c = $signed(r_uid1604_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[4:3]);
    assign leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_d = $signed(r_uid1604_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[2:1]);
    assign leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_e = $signed(r_uid1604_countZ_uid1150_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[0:0]);

    // leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,2530)@53 + 1
    assign leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
                2'b00 : leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= redist86_finalSumAbs_uid1149_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q_4_q;
                2'b01 : leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= leftShiftStage0Idx1_uid2523_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
                2'b10 : leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= leftShiftStage0Idx2_uid2526_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
                2'b11 : leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= leftShiftStage0Idx3_uid2529_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
                default : leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= 121'b0;
            endcase
        end
    end

    // redist3_leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c_1(DELAY,2705)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist3_leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c_1_q <= leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
        end
    end

    // leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,2541)@54
    assign leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = redist3_leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c_1_q;
    always_comb 
    begin
        unique case (leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            2'b00 : leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage0_uid2531_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            2'b01 : leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage1Idx1_uid2534_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            2'b10 : leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage1Idx2_uid2537_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            2'b11 : leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage1Idx3_uid2540_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            default : leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 121'b0;
        endcase
    end

    // redist4_leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_d_1(DELAY,2706)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist4_leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_d_1_q <= leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_d;
        end
    end

    // leftShiftStage2_uid2553_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,2552)@54
    assign leftShiftStage2_uid2553_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = redist4_leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_d_1_q;
    always_comb 
    begin
        unique case (leftShiftStage2_uid2553_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            2'b00 : leftShiftStage2_uid2553_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage1_uid2542_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            2'b01 : leftShiftStage2_uid2553_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage2Idx1_uid2545_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            2'b10 : leftShiftStage2_uid2553_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage2Idx2_uid2548_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            2'b11 : leftShiftStage2_uid2553_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage2Idx3_uid2551_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            default : leftShiftStage2_uid2553_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 121'b0;
        endcase
    end

    // redist5_leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_e_1(DELAY,2707)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist5_leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_e_1_q <= leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_e;
        end
    end

    // leftShiftStage3_uid2558_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,2557)@54
    assign leftShiftStage3_uid2558_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = redist5_leftShiftStageSel0Dto5_uid2530_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_e_1_q;
    always_comb 
    begin
        unique case (leftShiftStage3_uid2558_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
            1'b0 : leftShiftStage3_uid2558_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage2_uid2553_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            1'b1 : leftShiftStage3_uid2558_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = leftShiftStage3Idx1_uid2556_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
            default : leftShiftStage3_uid2558_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 121'b0;
        endcase
    end

    // fracR_uid1154_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITSELECT,1153)@54
    assign fracR_uid1154_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in = leftShiftStage3_uid2558_normVal_uid1151_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[119:0];
    assign fracR_uid1154_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = $signed(fracR_uid1154_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_in[119:67]);

    // redist84_fracR_uid1154_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1(DELAY,2786)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist84_fracR_uid1154_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q <= fracR_uid1154_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b;
        end
    end

    // expFracConc_uid1155_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,1154)@55
    assign expFracConc_uid1155_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {expRExt_uid1153_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q, redist84_fracR_uid1154_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b_1_q};

    // expFracPostRnd_uid1157_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(ADD,1156)@55
    assign expFracPostRnd_uid1157_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a = {1'b0, expFracConc_uid1155_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q};
    assign expFracPostRnd_uid1157_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b = {66'b000000000000000000000000000000000000000000000000000000000000000000, VCC_q};
    assign expFracPostRnd_uid1157_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o = $unsigned(expFracPostRnd_uid1157_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_a) + $unsigned(expFracPostRnd_uid1157_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b);
    assign expFracPostRnd_uid1157_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = $signed(expFracPostRnd_uid1157_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_o[66:0]);

    // fracR_uid1158_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged(BITSELECT,2666)@55
    assign fracR_uid1158_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_in = expFracPostRnd_uid1157_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q[63:0];
    assign fracR_uid1158_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b = $signed(fracR_uid1158_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_in[52:1]);
    assign fracR_uid1158_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c = $signed(fracR_uid1158_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_in[63:53]);

    // FPOne_uid1160_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,1159)@55
    assign FPOne_uid1160_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {GND_q, cstBias_uid1094_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q, i_and1_i_i_const_lambda_2_3059_308_vt_const_51_q};

    // excRZero_uid1162_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOGICAL,1161)@55
    assign excRZero_uid1162_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = c_double_0x401921FB54442D18_3059_332_q == FPOne_uid1160_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q ? 1'b1 : 1'b0;

    // concExc_uid1177_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,1176)@55
    assign concExc_uid1177_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {signX_uid1091_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_b, GND_q, excRZero_uid1162_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q};

    // excREnc_uid1178_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(LOOKUP,1177)@55
    always_comb 
    begin
        // Begin reserved scope level
        unique case (concExc_uid1177_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q)
            3'b000 : excREnc_uid1178_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 2'b01;
            3'b001 : excREnc_uid1178_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 2'b00;
            3'b010 : excREnc_uid1178_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 2'b10;
            3'b011 : excREnc_uid1178_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 2'b00;
            3'b100 : excREnc_uid1178_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 2'b11;
            3'b101 : excREnc_uid1178_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 2'b00;
            3'b110 : excREnc_uid1178_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 2'b00;
            3'b111 : excREnc_uid1178_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 2'b00;
            default : begin
                          // unreachable
                          excREnc_uid1178_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 2'bxx;
                      end
        endcase
        // End reserved scope level
    end

    // expRPostExc_uid1186_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1185)@55 + 1
    assign expRPostExc_uid1186_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = excREnc_uid1178_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (expRPostExc_uid1186_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
                2'b00 : expRPostExc_uid1186_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= i_and13_i_i_const_lambda_2_3059_180_vt_const_10_q;
                2'b01 : expRPostExc_uid1186_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= fracR_uid1158_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_c;
                2'b10 : expRPostExc_uid1186_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= oneExpRPostExc2_uid1183_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
                2'b11 : expRPostExc_uid1186_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= oneExpRPostExc2_uid1183_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
                default : expRPostExc_uid1186_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= 11'b0;
            endcase
        end
    end

    // oneFracRPostExc2_uid1179_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(CONSTANT,1178)
    assign oneFracRPostExc2_uid1179_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = 52'b0000000000000000000000000000000000000000000000000001;

    // fracRPostExc_uid1182_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(MUX,1181)@55 + 1
    assign fracRPostExc_uid1182_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s = excREnc_uid1178_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (fracRPostExc_uid1182_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_s)
                2'b00 : fracRPostExc_uid1182_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= i_and1_i_i_const_lambda_2_3059_308_vt_const_51_q;
                2'b01 : fracRPostExc_uid1182_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= fracR_uid1158_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_bit_select_merged_b;
                2'b10 : fracRPostExc_uid1182_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= i_and1_i_i_const_lambda_2_3059_308_vt_const_51_q;
                2'b11 : fracRPostExc_uid1182_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= oneFracRPostExc2_uid1179_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
                default : fracRPostExc_uid1182_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q <= 52'b0;
            endcase
        end
    end

    // RLn_uid1187_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33(BITJOIN,1186)@56
    assign RLn_uid1187_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q = {signRFull_uid1176_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q, expRPostExc_uid1186_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q, fracRPostExc_uid1182_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q};

    // i_unnamed_const_lambda_2_3307_0gr_shift_x_fs(BITSHIFT,2434)@56
    assign i_unnamed_const_lambda_2_3307_0gr_shift_x_fs_qint = RLn_uid1187_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    assign i_unnamed_const_lambda_2_3307_0gr_shift_x_fs_q = i_unnamed_const_lambda_2_3307_0gr_shift_x_fs_qint[63:51];

    // i_unnamed_const_lambda_2_3059_47_vt_select_12(BITSELECT,835)@56
    assign i_unnamed_const_lambda_2_3059_47_vt_select_12_in = {51'b000000000000000000000000000000000000000000000000000, i_unnamed_const_lambda_2_3307_0gr_shift_x_fs_q};
    assign i_unnamed_const_lambda_2_3059_47_vt_select_12_b = i_unnamed_const_lambda_2_3059_47_vt_select_12_in[12:0];

    // i_unnamed_const_lambda_2_3059_47_vt_join(BITJOIN,834)@56
    assign i_unnamed_const_lambda_2_3059_47_vt_join_q = {i_and141_i_const_lambda_2_3059_172_vt_const_63_q, i_unnamed_const_lambda_2_3059_47_vt_select_12_b};

    // i_shl14_i_i_const_lambda_2_3059_48_BitSelect_for_a(BITSELECT,2078)@56
    assign i_shl14_i_i_const_lambda_2_3059_48_BitSelect_for_a_b = $signed(i_unnamed_const_lambda_2_3059_47_vt_join_q[12:12]);

    // redist52_i_shl14_i_i_const_lambda_2_3059_48_BitSelect_for_a_b_1(DELAY,2754)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist52_i_shl14_i_i_const_lambda_2_3059_48_BitSelect_for_a_b_1_q <= i_shl14_i_i_const_lambda_2_3059_48_BitSelect_for_a_b;
        end
    end

    // i_shl14_i_i_const_lambda_2_3059_48_join(BITJOIN,2079)@57
    assign i_shl14_i_i_const_lambda_2_3059_48_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, redist52_i_shl14_i_i_const_lambda_2_3059_48_BitSelect_for_a_b_1_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_shl14_i_i_const_lambda_2_3059_48_vt_select_12(BITSELECT,707)@57
    assign i_shl14_i_i_const_lambda_2_3059_48_vt_select_12_b = i_shl14_i_i_const_lambda_2_3059_48_join_q[12:12];

    // i_shl14_i_i_const_lambda_2_3059_48_vt_join(BITJOIN,706)@57
    assign i_shl14_i_i_const_lambda_2_3059_48_vt_join_q = {i_and141_i_const_lambda_2_3059_172_vt_const_63_q, i_shl14_i_i_const_lambda_2_3059_48_vt_select_12_b, i_and141_i_const_lambda_2_3059_172_vt_const_11_q};

    // i_or_i4_i_const_lambda_2_3059_40_vt_const_63(CONSTANT,609)
    assign i_or_i4_i_const_lambda_2_3059_40_vt_const_63_q = 53'b00000000000000000000000000000000000000000000000000001;

    // i_and3_i_i_const_lambda_2_3286_0gr_shift_x_fs(BITSHIFT,2140)@56
    assign i_and3_i_i_const_lambda_2_3286_0gr_shift_x_fs_qint = RLn_uid1187_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q;
    assign i_and3_i_i_const_lambda_2_3286_0gr_shift_x_fs_q = i_and3_i_i_const_lambda_2_3286_0gr_shift_x_fs_qint[63:52];

    // i_and3_i_i_const_lambda_2_3059_36_vt_select_11(BITSELECT,322)@56
    assign i_and3_i_i_const_lambda_2_3059_36_vt_select_11_in = {52'b0000000000000000000000000000000000000000000000000000, i_and3_i_i_const_lambda_2_3286_0gr_shift_x_fs_q};
    assign i_and3_i_i_const_lambda_2_3059_36_vt_select_11_b = i_and3_i_i_const_lambda_2_3059_36_vt_select_11_in[11:0];

    // i_and3_i_i_const_lambda_2_3059_36_vt_join(BITJOIN,321)@56
    assign i_and3_i_i_const_lambda_2_3059_36_vt_join_q = {i_and1_i_i_const_lambda_2_3059_308_vt_const_51_q, i_and3_i_i_const_lambda_2_3059_36_vt_select_11_b};

    // i_or_i4_i_const_lambda_2_3059_40_BitSelect_for_a(BITSELECT,2076)@56
    assign i_or_i4_i_const_lambda_2_3059_40_BitSelect_for_a_b = $signed(i_and3_i_i_const_lambda_2_3059_36_vt_join_q[10:0]);
    assign i_or_i4_i_const_lambda_2_3059_40_BitSelect_for_a_c = $signed(i_and3_i_i_const_lambda_2_3059_36_vt_join_q[63:12]);

    // i_or_i4_i_const_lambda_2_3059_40_join(BITJOIN,2077)@56
    assign i_or_i4_i_const_lambda_2_3059_40_join_q = {i_or_i4_i_const_lambda_2_3059_40_BitSelect_for_a_c, VCC_q, i_or_i4_i_const_lambda_2_3059_40_BitSelect_for_a_b};

    // i_or_i4_i_const_lambda_2_3059_40_vt_select_10(BITSELECT,611)@56
    assign i_or_i4_i_const_lambda_2_3059_40_vt_select_10_b = i_or_i4_i_const_lambda_2_3059_40_join_q[10:0];

    // i_or_i4_i_const_lambda_2_3059_40_vt_join(BITJOIN,610)@56
    assign i_or_i4_i_const_lambda_2_3059_40_vt_join_q = {i_or_i4_i_const_lambda_2_3059_40_vt_const_63_q, i_or_i4_i_const_lambda_2_3059_40_vt_select_10_b};

    // i_shr4_i_i_const_lambda_2_3059_37_vt_const_63(CONSTANT,741)
    assign i_shr4_i_i_const_lambda_2_3059_37_vt_const_63_q = 53'b00000000000000000000000000000000000000000000000000000;

    // i_shr4_i_i_const_lambda_2_3059_37_BitSelect_for_a(BITSELECT,2084)@56
    assign i_shr4_i_i_const_lambda_2_3059_37_BitSelect_for_a_b = $signed(i_and3_i_i_const_lambda_2_3059_36_vt_join_q[10:0]);

    // i_shr4_i_i_const_lambda_2_3059_37_join(BITJOIN,2085)@56
    assign i_shr4_i_i_const_lambda_2_3059_37_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_shr4_i_i_const_lambda_2_3059_37_BitSelect_for_a_b};

    // i_shr4_i_i_const_lambda_2_3059_37_vt_select_10(BITSELECT,743)@56
    assign i_shr4_i_i_const_lambda_2_3059_37_vt_select_10_b = i_shr4_i_i_const_lambda_2_3059_37_join_q[10:0];

    // i_shr4_i_i_const_lambda_2_3059_37_vt_join(BITJOIN,742)@56
    assign i_shr4_i_i_const_lambda_2_3059_37_vt_join_q = {i_shr4_i_i_const_lambda_2_3059_37_vt_const_63_q, i_shr4_i_i_const_lambda_2_3059_37_vt_select_10_b};

    // c_i64_2047_3059_335_recast_x(CONSTANT,903)
    assign c_i64_2047_3059_335_recast_x_q = 64'b0000000000000000000000000000000000000000000000000000011111111111;

    // i_cmp_i3_i_const_lambda_2_3059_38(LOGICAL,462)@56
    assign i_cmp_i3_i_const_lambda_2_3059_38_q = $unsigned(i_shr4_i_i_const_lambda_2_3059_37_vt_join_q == c_i64_2047_3059_335_recast_x_q ? 1'b1 : 1'b0);

    // i_i_i_const_lambda_2_3059_41(MUX,560)@56
    assign i_i_i_const_lambda_2_3059_41_s = i_cmp_i3_i_const_lambda_2_3059_38_q;
    always_comb 
    begin
        unique case (i_i_i_const_lambda_2_3059_41_s)
            1'b0 : i_i_i_const_lambda_2_3059_41_q = i_shr4_i_i_const_lambda_2_3059_37_vt_join_q;
            1'b1 : i_i_i_const_lambda_2_3059_41_q = i_or_i4_i_const_lambda_2_3059_40_vt_join_q;
            default : i_i_i_const_lambda_2_3059_41_q = 64'b0;
        endcase
    end

    // i_i_i_const_lambda_2_3059_41_vt_select_11(BITSELECT,563)@56
    assign i_i_i_const_lambda_2_3059_41_vt_select_11_b = i_i_i_const_lambda_2_3059_41_q[11:0];

    // redist138_i_i_i_const_lambda_2_3059_41_vt_select_11_b_1(DELAY,2840)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist138_i_i_i_const_lambda_2_3059_41_vt_select_11_b_1_q <= i_i_i_const_lambda_2_3059_41_vt_select_11_b;
        end
    end

    // i_i_i_const_lambda_2_3059_41_vt_join(BITJOIN,562)@57
    assign i_i_i_const_lambda_2_3059_41_vt_join_q = {i_and1_i_i_const_lambda_2_3059_308_vt_const_51_q, redist138_i_i_i_const_lambda_2_3059_41_vt_select_11_b_1_q};

    // i_or15_i_i_const_lambda_2_3059_49(LOGICAL,588)@57
    assign i_or15_i_i_const_lambda_2_3059_49_q = i_i_i_const_lambda_2_3059_41_vt_join_q | i_shl14_i_i_const_lambda_2_3059_48_vt_join_q;

    // i_or15_i_i_const_lambda_2_3059_49_vt_select_12(BITSELECT,591)@57
    assign i_or15_i_i_const_lambda_2_3059_49_vt_select_12_b = i_or15_i_i_const_lambda_2_3059_49_q[12:0];

    // i_or15_i_i_const_lambda_2_3059_49_vt_join(BITJOIN,590)@57
    assign i_or15_i_i_const_lambda_2_3059_49_vt_join_q = {i_and141_i_const_lambda_2_3059_172_vt_const_63_q, i_or15_i_i_const_lambda_2_3059_49_vt_select_12_b};

    // i_and141_i_const_lambda_2_3059_172_BitSelect_for_a(BITSELECT,1816)@57
    assign i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b = $signed(i_or15_i_i_const_lambda_2_3059_49_vt_join_q[12:12]);

    // redist57_i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b_4(DELAY,2759)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist57_i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b_4_delay_0 <= $unsigned(i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b);
            redist57_i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b_4_delay_1 <= redist57_i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b_4_delay_0;
            redist57_i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b_4_delay_2 <= redist57_i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b_4_delay_1;
            redist57_i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b_4_q <= $signed(redist57_i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b_4_delay_2);
        end
    end

    // i_and141_i_const_lambda_2_3059_172_join(BITJOIN,1817)@61
    assign i_and141_i_const_lambda_2_3059_172_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, redist57_i_and141_i_const_lambda_2_3059_172_BitSelect_for_a_b_4_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and141_i_const_lambda_2_3059_172_vt_select_12(BITSELECT,255)@61
    assign i_and141_i_const_lambda_2_3059_172_vt_select_12_b = i_and141_i_const_lambda_2_3059_172_join_q[12:12];

    // i_and141_i_const_lambda_2_3059_172_vt_join(BITJOIN,254)@61
    assign i_and141_i_const_lambda_2_3059_172_vt_join_q = {i_and141_i_const_lambda_2_3059_172_vt_const_63_q, i_and141_i_const_lambda_2_3059_172_vt_select_12_b, i_and141_i_const_lambda_2_3059_172_vt_const_11_q};

    // i_acl_10_i50_const_lambda_2_3059_110_vt_const_31(CONSTANT,86)
    assign i_acl_10_i50_const_lambda_2_3059_110_vt_const_31_q = 20'b00000000000000000000;

    // c_i32_1_3059_346(CONSTANT,38)
    assign c_i32_1_3059_346_q = 32'b00000000000000000000000000000001;

    // i_tr_i26_const_lambda_2_3059_50_sel_x(BITSELECT,1068)@57
    assign i_tr_i26_const_lambda_2_3059_50_sel_x_b = i_or15_i_i_const_lambda_2_3059_49_vt_join_q[31:0];

    // i_tr_i26_const_lambda_2_3059_50_vt_select_12(BITSELECT,796)@57
    assign i_tr_i26_const_lambda_2_3059_50_vt_select_12_b = i_tr_i26_const_lambda_2_3059_50_sel_x_b[12:0];

    // i_tr_i26_const_lambda_2_3059_50_vt_join(BITJOIN,795)@57
    assign i_tr_i26_const_lambda_2_3059_50_vt_join_q = {i_add_i12_i_const_lambda_2_3059_241_vt_const_31_q, i_tr_i26_const_lambda_2_3059_50_vt_select_12_b};

    // i_conv_i27_const_lambda_2_3059_51_BitSelect_for_a(BITSELECT,1889)@57
    assign i_conv_i27_const_lambda_2_3059_51_BitSelect_for_a_b = $signed(i_tr_i26_const_lambda_2_3059_50_vt_join_q[11:0]);

    // i_conv_i27_const_lambda_2_3059_51_join(BITJOIN,1890)@57
    assign i_conv_i27_const_lambda_2_3059_51_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_conv_i27_const_lambda_2_3059_51_BitSelect_for_a_b};

    // i_conv_i27_const_lambda_2_3059_51_vt_select_11(BITSELECT,533)@57
    assign i_conv_i27_const_lambda_2_3059_51_vt_select_11_b = i_conv_i27_const_lambda_2_3059_51_join_q[11:0];

    // i_conv_i27_const_lambda_2_3059_51_vt_join(BITJOIN,532)@57
    assign i_conv_i27_const_lambda_2_3059_51_vt_join_q = {i_acl_10_i50_const_lambda_2_3059_110_vt_const_31_q, i_conv_i27_const_lambda_2_3059_51_vt_select_11_b};

    // redist141_i_conv_i27_const_lambda_2_3059_51_vt_join_q_3(DELAY,2843)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist141_i_conv_i27_const_lambda_2_3059_51_vt_join_q_3_delay_0 <= $unsigned(i_conv_i27_const_lambda_2_3059_51_vt_join_q);
            redist141_i_conv_i27_const_lambda_2_3059_51_vt_join_q_3_delay_1 <= redist141_i_conv_i27_const_lambda_2_3059_51_vt_join_q_3_delay_0;
            redist141_i_conv_i27_const_lambda_2_3059_51_vt_join_q_3_q <= $signed(redist141_i_conv_i27_const_lambda_2_3059_51_vt_join_q_3_delay_1);
        end
    end

    // i_cmp9_i_const_lambda_2_3059_55(LOGICAL,461)@57 + 1
    assign i_cmp9_i_const_lambda_2_3059_55_qi = $unsigned(i_conv_i27_const_lambda_2_3059_51_vt_join_q == c_i32_0_3059_343_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp9_i_const_lambda_2_3059_55_delay ( .xin(i_cmp9_i_const_lambda_2_3059_55_qi), .xout(i_cmp9_i_const_lambda_2_3059_55_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist148_i_cmp9_i_const_lambda_2_3059_55_q_3(DELAY,2850)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist148_i_cmp9_i_const_lambda_2_3059_55_q_3_delay_0 <= $unsigned(i_cmp9_i_const_lambda_2_3059_55_q);
            redist148_i_cmp9_i_const_lambda_2_3059_55_q_3_q <= $signed(redist148_i_cmp9_i_const_lambda_2_3059_55_q_3_delay_0);
        end
    end

    // i_acl_10_i50_const_lambda_2_3059_110(MUX,85)@60
    assign i_acl_10_i50_const_lambda_2_3059_110_s = redist148_i_cmp9_i_const_lambda_2_3059_55_q_3_q;
    always_comb 
    begin
        unique case (i_acl_10_i50_const_lambda_2_3059_110_s)
            1'b0 : i_acl_10_i50_const_lambda_2_3059_110_q = redist141_i_conv_i27_const_lambda_2_3059_51_vt_join_q_3_q;
            1'b1 : i_acl_10_i50_const_lambda_2_3059_110_q = c_i32_1_3059_346_q;
            default : i_acl_10_i50_const_lambda_2_3059_110_q = 32'b0;
        endcase
    end

    // i_acl_10_i50_const_lambda_2_3059_110_vt_select_11(BITSELECT,88)@60
    assign i_acl_10_i50_const_lambda_2_3059_110_vt_select_11_b = i_acl_10_i50_const_lambda_2_3059_110_q[11:0];

    // redist183_i_acl_10_i50_const_lambda_2_3059_110_vt_select_11_b_1(DELAY,2885)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist183_i_acl_10_i50_const_lambda_2_3059_110_vt_select_11_b_1_q <= i_acl_10_i50_const_lambda_2_3059_110_vt_select_11_b;
        end
    end

    // i_acl_10_i50_const_lambda_2_3059_110_vt_join(BITJOIN,87)@61
    assign i_acl_10_i50_const_lambda_2_3059_110_vt_join_q = {i_acl_10_i50_const_lambda_2_3059_110_vt_const_31_q, redist183_i_acl_10_i50_const_lambda_2_3059_110_vt_select_11_b_1_q};

    // i_shr5_i_i33_const_lambda_2_3059_67_vt_const_63(CONSTANT,744)
    assign i_shr5_i_i33_const_lambda_2_3059_67_vt_const_63_q = 37'b0000000000000000000000000000000000000;

    // c_i64_4503599627370495_3059_333(CONSTANT,70)
    assign c_i64_4503599627370495_3059_333_q = 64'b0000000000001111111111111111111111111111111111111111111111111111;

    // i_and2_i2_i_const_lambda_2_3059_35(LOGICAL,271)@56
    assign i_and2_i2_i_const_lambda_2_3059_35_q = RLn_uid1187_i_acl_logfd_call12_i_i_i_i_const_lambda_2_3059_33_q & c_i64_4503599627370495_3059_333_q;

    // i_and2_i2_i_const_lambda_2_3059_35_vt_select_51(BITSELECT,274)@56
    assign i_and2_i2_i_const_lambda_2_3059_35_vt_select_51_b = i_and2_i2_i_const_lambda_2_3059_35_q[51:0];

    // redist164_i_and2_i2_i_const_lambda_2_3059_35_vt_select_51_b_1(DELAY,2866)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist164_i_and2_i2_i_const_lambda_2_3059_35_vt_select_51_b_1_q <= i_and2_i2_i_const_lambda_2_3059_35_vt_select_51_b;
        end
    end

    // i_and2_i2_i_const_lambda_2_3059_35_vt_join(BITJOIN,273)@57
    assign i_and2_i2_i_const_lambda_2_3059_35_vt_join_q = {i_and141_i_const_lambda_2_3059_172_vt_const_11_q, redist164_i_and2_i2_i_const_lambda_2_3059_35_vt_select_51_b_1_q};

    // i_or7_i_i_const_lambda_2_3059_42_vt_const_63(CONSTANT,594)
    assign i_or7_i_i_const_lambda_2_3059_42_vt_const_63_q = 12'b000000000001;

    // i_or7_i_i_const_lambda_2_3059_42_BitSelect_for_a(BITSELECT,2071)@57
    assign i_or7_i_i_const_lambda_2_3059_42_BitSelect_for_a_b = $signed(i_and2_i2_i_const_lambda_2_3059_35_vt_join_q[51:0]);
    assign i_or7_i_i_const_lambda_2_3059_42_BitSelect_for_a_c = $signed(i_and2_i2_i_const_lambda_2_3059_35_vt_join_q[63:53]);

    // i_or7_i_i_const_lambda_2_3059_42_join(BITJOIN,2072)@57
    assign i_or7_i_i_const_lambda_2_3059_42_join_q = {i_or7_i_i_const_lambda_2_3059_42_BitSelect_for_a_c, VCC_q, i_or7_i_i_const_lambda_2_3059_42_BitSelect_for_a_b};

    // i_or7_i_i_const_lambda_2_3059_42_vt_select_51(BITSELECT,596)@57
    assign i_or7_i_i_const_lambda_2_3059_42_vt_select_51_b = i_or7_i_i_const_lambda_2_3059_42_join_q[51:0];

    // i_or7_i_i_const_lambda_2_3059_42_vt_join(BITJOIN,595)@57
    assign i_or7_i_i_const_lambda_2_3059_42_vt_join_q = {i_or7_i_i_const_lambda_2_3059_42_vt_const_63_q, i_or7_i_i_const_lambda_2_3059_42_vt_select_51_b};

    // i_cmp5_i_i_const_lambda_2_3059_43(LOGICAL,457)@57
    assign i_cmp5_i_i_const_lambda_2_3059_43_q = $unsigned(i_i_i_const_lambda_2_3059_41_vt_join_q == c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // i_and2_or7_i_i_const_lambda_2_3059_45(MUX,285)@57
    assign i_and2_or7_i_i_const_lambda_2_3059_45_s = i_cmp5_i_i_const_lambda_2_3059_43_q;
    always_comb 
    begin
        unique case (i_and2_or7_i_i_const_lambda_2_3059_45_s)
            1'b0 : i_and2_or7_i_i_const_lambda_2_3059_45_q = i_or7_i_i_const_lambda_2_3059_42_vt_join_q;
            1'b1 : i_and2_or7_i_i_const_lambda_2_3059_45_q = i_and2_i2_i_const_lambda_2_3059_35_vt_join_q;
            default : i_and2_or7_i_i_const_lambda_2_3059_45_q = 64'b0;
        endcase
    end

    // i_and2_or7_i_i_const_lambda_2_3059_45_vt_select_52(BITSELECT,288)@57
    assign i_and2_or7_i_i_const_lambda_2_3059_45_vt_select_52_b = i_and2_or7_i_i_const_lambda_2_3059_45_q[52:0];

    // i_and2_or7_i_i_const_lambda_2_3059_45_vt_join(BITJOIN,287)@57
    assign i_and2_or7_i_i_const_lambda_2_3059_45_vt_join_q = {i_and13_i_i_const_lambda_2_3059_180_vt_const_10_q, i_and2_or7_i_i_const_lambda_2_3059_45_vt_select_52_b};

    // i_and2_or7_op_i_i_const_lambda_2_3302_0gr_shift_x_fs(BITSHIFT,2139)@57
    assign i_and2_or7_op_i_i_const_lambda_2_3302_0gr_shift_x_fs_qint = { i_and2_or7_i_i_const_lambda_2_3059_45_vt_join_q, 3'b000 };
    assign i_and2_or7_op_i_i_const_lambda_2_3302_0gr_shift_x_fs_q = i_and2_or7_op_i_i_const_lambda_2_3302_0gr_shift_x_fs_qint[66:0];

    // i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_select_55(BITSELECT,292)@57
    assign i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_select_55_in = i_and2_or7_op_i_i_const_lambda_2_3302_0gr_shift_x_fs_q[63:0];
    assign i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_select_55_b = i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_select_55_in[55:3];

    // redist160_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_select_55_b_1(DELAY,2862)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist160_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_select_55_b_1_q <= i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_select_55_b;
        end
    end

    // i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join(BITJOIN,291)@58
    assign i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, redist160_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_select_55_b_1_q, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // i_shr5_i_i33_const_lambda_2_3336_0gr_shift_x_fs(BITSHIFT,2389)@58
    assign i_shr5_i_i33_const_lambda_2_3336_0gr_shift_x_fs_qint = i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q;
    assign i_shr5_i_i33_const_lambda_2_3336_0gr_shift_x_fs_q = i_shr5_i_i33_const_lambda_2_3336_0gr_shift_x_fs_qint[63:29];

    // i_shr5_i_i33_const_lambda_2_3059_67_vt_select_26(BITSELECT,746)@58
    assign i_shr5_i_i33_const_lambda_2_3059_67_vt_select_26_in = {29'b00000000000000000000000000000, i_shr5_i_i33_const_lambda_2_3336_0gr_shift_x_fs_q};
    assign i_shr5_i_i33_const_lambda_2_3059_67_vt_select_26_b = i_shr5_i_i33_const_lambda_2_3059_67_vt_select_26_in[26:0];

    // i_shr5_i_i33_const_lambda_2_3059_67_vt_join(BITJOIN,745)@58
    assign i_shr5_i_i33_const_lambda_2_3059_67_vt_join_q = {i_shr5_i_i33_const_lambda_2_3059_67_vt_const_63_q, i_shr5_i_i33_const_lambda_2_3059_67_vt_select_26_b};

    // i_and15_i_i_const_lambda_2_3059_183_vt_const_31(CONSTANT,257)
    assign i_and15_i_i_const_lambda_2_3059_183_vt_const_31_q = 21'b000000000000000000000;

    // i_shr8_i_i34_const_lambda_2_3341_0gr_shift_x_fs(BITSHIFT,2405)@58
    assign i_shr8_i_i34_const_lambda_2_3341_0gr_shift_x_fs_qint = i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q;
    assign i_shr8_i_i34_const_lambda_2_3341_0gr_shift_x_fs_q = i_shr8_i_i34_const_lambda_2_3341_0gr_shift_x_fs_qint[63:13];

    // i_shr8_i_i34_const_lambda_2_3059_68_vt_select_42(BITSELECT,759)@58
    assign i_shr8_i_i34_const_lambda_2_3059_68_vt_select_42_in = {13'b0000000000000, i_shr8_i_i34_const_lambda_2_3341_0gr_shift_x_fs_q};
    assign i_shr8_i_i34_const_lambda_2_3059_68_vt_select_42_b = i_shr8_i_i34_const_lambda_2_3059_68_vt_select_42_in[42:0];

    // i_shr8_i_i34_const_lambda_2_3059_68_vt_join(BITJOIN,758)@58
    assign i_shr8_i_i34_const_lambda_2_3059_68_vt_join_q = {i_and15_i_i_const_lambda_2_3059_183_vt_const_31_q, i_shr8_i_i34_const_lambda_2_3059_68_vt_select_42_b};

    // i_and2_i_i31_const_lambda_2_3059_63_BitSelect_for_a(BITSELECT,1822)@58
    assign i_and2_i_i31_const_lambda_2_3059_63_BitSelect_for_a_b = $signed(i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q[39:24]);

    // i_and2_i_i31_const_lambda_2_3059_63_join(BITJOIN,1823)@58
    assign i_and2_i_i31_const_lambda_2_3059_63_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and2_i_i31_const_lambda_2_3059_63_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and2_i_i31_const_lambda_2_3059_63_vt_select_39(BITSELECT,279)@58
    assign i_and2_i_i31_const_lambda_2_3059_63_vt_select_39_b = i_and2_i_i31_const_lambda_2_3059_63_join_q[39:24];

    // i_and2_i_i31_const_lambda_2_3059_63_vt_join(BITJOIN,278)@58
    assign i_and2_i_i31_const_lambda_2_3059_63_vt_join_q = {i_and2_i_i31_const_lambda_2_3059_63_vt_const_23_q, i_and2_i_i31_const_lambda_2_3059_63_vt_select_39_b, i_and2_i_i31_const_lambda_2_3059_63_vt_const_23_q};

    // i_cmp3_i_i32_const_lambda_2_3059_64(LOGICAL,448)@58
    assign i_cmp3_i_i32_const_lambda_2_3059_64_q = $unsigned(i_and2_i_i31_const_lambda_2_3059_63_vt_join_q != c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // i_cond_i_i35_const_lambda_2_3059_69(MUX,509)@58
    assign i_cond_i_i35_const_lambda_2_3059_69_s = i_cmp3_i_i32_const_lambda_2_3059_64_q;
    always_comb 
    begin
        unique case (i_cond_i_i35_const_lambda_2_3059_69_s)
            1'b0 : i_cond_i_i35_const_lambda_2_3059_69_q = i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q;
            1'b1 : i_cond_i_i35_const_lambda_2_3059_69_q = i_shr8_i_i34_const_lambda_2_3059_68_vt_join_q;
            default : i_cond_i_i35_const_lambda_2_3059_69_q = 64'b0;
        endcase
    end

    // i_cond_i_i35_const_lambda_2_3059_69_vt_select_55(BITSELECT,512)@58
    assign i_cond_i_i35_const_lambda_2_3059_69_vt_select_55_b = i_cond_i_i35_const_lambda_2_3059_69_q[55:0];

    // i_cond_i_i35_const_lambda_2_3059_69_vt_join(BITJOIN,511)@58
    assign i_cond_i_i35_const_lambda_2_3059_69_vt_join_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, i_cond_i_i35_const_lambda_2_3059_69_vt_select_55_b};

    // i_and_i_i29_const_lambda_2_3059_60_BitSelect_for_a(BITSELECT,1872)@58
    assign i_and_i_i29_const_lambda_2_3059_60_BitSelect_for_a_b = $signed(i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q[55:40]);

    // i_and_i_i29_const_lambda_2_3059_60_join(BITJOIN,1873)@58
    assign i_and_i_i29_const_lambda_2_3059_60_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and_i_i29_const_lambda_2_3059_60_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and_i_i29_const_lambda_2_3059_60_vt_select_55(BITSELECT,433)@58
    assign i_and_i_i29_const_lambda_2_3059_60_vt_select_55_b = i_and_i_i29_const_lambda_2_3059_60_join_q[55:40];

    // i_and_i_i29_const_lambda_2_3059_60_vt_const_39(CONSTANT,430)
    assign i_and_i_i29_const_lambda_2_3059_60_vt_const_39_q = 40'b0000000000000000000000000000000000000000;

    // i_and_i_i29_const_lambda_2_3059_60_vt_join(BITJOIN,432)@58
    assign i_and_i_i29_const_lambda_2_3059_60_vt_join_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, i_and_i_i29_const_lambda_2_3059_60_vt_select_55_b, i_and_i_i29_const_lambda_2_3059_60_vt_const_39_q};

    // i_cmp_i_i30_const_lambda_2_3059_61(LOGICAL,464)@58
    assign i_cmp_i_i30_const_lambda_2_3059_61_q = $unsigned(i_and_i_i29_const_lambda_2_3059_60_vt_join_q != c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // i_i36_const_lambda_2_3059_72(MUX,556)@58
    assign i_i36_const_lambda_2_3059_72_s = i_cmp_i_i30_const_lambda_2_3059_61_q;
    always_comb 
    begin
        unique case (i_i36_const_lambda_2_3059_72_s)
            1'b0 : i_i36_const_lambda_2_3059_72_q = i_cond_i_i35_const_lambda_2_3059_69_vt_join_q;
            1'b1 : i_i36_const_lambda_2_3059_72_q = i_shr5_i_i33_const_lambda_2_3059_67_vt_join_q;
            default : i_i36_const_lambda_2_3059_72_q = 64'b0;
        endcase
    end

    // i_i36_const_lambda_2_3059_72_vt_select_55(BITSELECT,559)@58
    assign i_i36_const_lambda_2_3059_72_vt_select_55_b = i_i36_const_lambda_2_3059_72_q[55:0];

    // i_i36_const_lambda_2_3059_72_vt_join(BITJOIN,558)@58
    assign i_i36_const_lambda_2_3059_72_vt_join_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, i_i36_const_lambda_2_3059_72_vt_select_55_b};

    // i_cond11_tr_i_i37_const_lambda_2_3059_73_sel_x(BITSELECT,970)@58
    assign i_cond11_tr_i_i37_const_lambda_2_3059_73_sel_x_b = i_i36_const_lambda_2_3059_72_vt_join_q[31:0];

    // i_conv_i_i38_const_lambda_2_3059_74_BitSelect_for_a(BITSELECT,1891)@58
    assign i_conv_i_i38_const_lambda_2_3059_74_BitSelect_for_a_b = $signed(i_cond11_tr_i_i37_const_lambda_2_3059_73_sel_x_b[26:0]);

    // redist53_i_conv_i_i38_const_lambda_2_3059_74_BitSelect_for_a_b_1(DELAY,2755)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist53_i_conv_i_i38_const_lambda_2_3059_74_BitSelect_for_a_b_1_q <= i_conv_i_i38_const_lambda_2_3059_74_BitSelect_for_a_b;
        end
    end

    // i_conv_i_i38_const_lambda_2_3059_74_join(BITJOIN,1892)@59
    assign i_conv_i_i38_const_lambda_2_3059_74_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, redist53_i_conv_i_i38_const_lambda_2_3059_74_BitSelect_for_a_b_1_q};

    // i_conv_i_i38_const_lambda_2_3059_74_vt_select_26(BITSELECT,538)@59
    assign i_conv_i_i38_const_lambda_2_3059_74_vt_select_26_b = i_conv_i_i38_const_lambda_2_3059_74_join_q[26:0];

    // i_conv_i_i38_const_lambda_2_3059_74_vt_join(BITJOIN,537)@59
    assign i_conv_i_i38_const_lambda_2_3059_74_vt_join_q = {i_acl_17_i_i_const_lambda_2_3059_253_vt_const_63_q, i_conv_i_i38_const_lambda_2_3059_74_vt_select_26_b};

    // i_acl_optimized_clz_27_call_i_i39_const_lambda_2_3059_75(EXTIFACE,198)@59
    assign i_acl_optimized_clz_27_call_i_i39_const_lambda_2_3059_75_dataa = i_conv_i_i38_const_lambda_2_3059_74_vt_join_q;
    acl_optimized_clz_27 thei_acl_optimized_clz_27_call_i_i39_const_lambda_2_3059_75 (
        .dataa(i_conv_i_i38_const_lambda_2_3059_74_vt_join_q),
        .result(i_acl_optimized_clz_27_call_i_i39_const_lambda_2_3059_75_result)
    );

    // i_acl_5_i_i_const_lambda_2_3059_209_vt_const_31(CONSTANT,150)
    assign i_acl_5_i_i_const_lambda_2_3059_209_vt_const_31_q = 27'b000000000000000000000000000;

    // i_cond19_i_i43_const_lambda_2_3059_86_vt_const_31(CONSTANT,483)
    assign i_cond19_i_i43_const_lambda_2_3059_86_vt_const_31_q = 28'b0000000000000000000000000001;

    // c_i32_16_3059_355(CONSTANT,36)
    assign c_i32_16_3059_355_q = 32'b00000000000000000000000000010000;

    // c_i32_29_3059_354(CONSTANT,42)
    assign c_i32_29_3059_354_q = 32'b00000000000000000000000000011101;

    // redist152_i_cmp3_i_i32_const_lambda_2_3059_64_q_1(DELAY,2854)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist152_i_cmp3_i_i32_const_lambda_2_3059_64_q_1_q <= i_cmp3_i_i32_const_lambda_2_3059_64_q;
        end
    end

    // i_cond19_i_i43_const_lambda_2_3059_86(MUX,481)@59
    assign i_cond19_i_i43_const_lambda_2_3059_86_s = redist152_i_cmp3_i_i32_const_lambda_2_3059_64_q_1_q;
    always_comb 
    begin
        unique case (i_cond19_i_i43_const_lambda_2_3059_86_s)
            1'b0 : i_cond19_i_i43_const_lambda_2_3059_86_q = c_i32_29_3059_354_q;
            1'b1 : i_cond19_i_i43_const_lambda_2_3059_86_q = c_i32_16_3059_355_q;
            default : i_cond19_i_i43_const_lambda_2_3059_86_q = 32'b0;
        endcase
    end

    // i_cond19_i_i43_const_lambda_2_3059_86_vt_select_0_bit_select_merged(BITSELECT,2641)@59
    assign i_cond19_i_i43_const_lambda_2_3059_86_vt_select_0_bit_select_merged_in = i_cond19_i_i43_const_lambda_2_3059_86_q[3:0];
    assign i_cond19_i_i43_const_lambda_2_3059_86_vt_select_0_bit_select_merged_b = i_cond19_i_i43_const_lambda_2_3059_86_vt_select_0_bit_select_merged_in[0:0];
    assign i_cond19_i_i43_const_lambda_2_3059_86_vt_select_0_bit_select_merged_c = i_cond19_i_i43_const_lambda_2_3059_86_vt_select_0_bit_select_merged_in[3:2];

    // i_cond19_i_i43_const_lambda_2_3059_86_vt_join(BITJOIN,484)@59
    assign i_cond19_i_i43_const_lambda_2_3059_86_vt_join_q = {i_cond19_i_i43_const_lambda_2_3059_86_vt_const_31_q, i_cond19_i_i43_const_lambda_2_3059_86_vt_select_0_bit_select_merged_c, GND_q, i_cond19_i_i43_const_lambda_2_3059_86_vt_select_0_bit_select_merged_b};

    // redist147_i_cmp_i_i30_const_lambda_2_3059_61_q_1(DELAY,2849)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist147_i_cmp_i_i30_const_lambda_2_3059_61_q_1_q <= i_cmp_i_i30_const_lambda_2_3059_61_q;
        end
    end

    // i_acl_7_i_const_lambda_2_3059_91(MUX,177)@59
    assign i_acl_7_i_const_lambda_2_3059_91_s = redist147_i_cmp_i_i30_const_lambda_2_3059_61_q_1_q;
    always_comb 
    begin
        unique case (i_acl_7_i_const_lambda_2_3059_91_s)
            1'b0 : i_acl_7_i_const_lambda_2_3059_91_q = i_cond19_i_i43_const_lambda_2_3059_86_vt_join_q;
            1'b1 : i_acl_7_i_const_lambda_2_3059_91_q = c_i32_0_3059_343_q;
            default : i_acl_7_i_const_lambda_2_3059_91_q = 32'b0;
        endcase
    end

    // i_acl_7_i_const_lambda_2_3059_91_vt_select_0_bit_select_merged(BITSELECT,2639)@59
    assign i_acl_7_i_const_lambda_2_3059_91_vt_select_0_bit_select_merged_in = i_acl_7_i_const_lambda_2_3059_91_q[4:0];
    assign i_acl_7_i_const_lambda_2_3059_91_vt_select_0_bit_select_merged_b = i_acl_7_i_const_lambda_2_3059_91_vt_select_0_bit_select_merged_in[0:0];
    assign i_acl_7_i_const_lambda_2_3059_91_vt_select_0_bit_select_merged_c = i_acl_7_i_const_lambda_2_3059_91_vt_select_0_bit_select_merged_in[4:2];

    // i_acl_7_i_const_lambda_2_3059_91_vt_join(BITJOIN,180)@59
    assign i_acl_7_i_const_lambda_2_3059_91_vt_join_q = {i_acl_5_i_i_const_lambda_2_3059_209_vt_const_31_q, i_acl_7_i_const_lambda_2_3059_91_vt_select_0_bit_select_merged_c, GND_q, i_acl_7_i_const_lambda_2_3059_91_vt_select_0_bit_select_merged_b};

    // i_add_i_i44_const_lambda_2_3059_92(ADD,218)@59
    assign i_add_i_i44_const_lambda_2_3059_92_a = {1'b0, i_acl_7_i_const_lambda_2_3059_91_vt_join_q};
    assign i_add_i_i44_const_lambda_2_3059_92_b = {1'b0, i_acl_optimized_clz_27_call_i_i39_const_lambda_2_3059_75_result};
    assign i_add_i_i44_const_lambda_2_3059_92_o = $unsigned(i_add_i_i44_const_lambda_2_3059_92_a) + $unsigned(i_add_i_i44_const_lambda_2_3059_92_b);
    assign i_add_i_i44_const_lambda_2_3059_92_q = i_add_i_i44_const_lambda_2_3059_92_o[32:0];

    // bgTrunc_i_add_i_i44_const_lambda_2_3059_92_sel_x(BITSELECT,888)@59
    assign bgTrunc_i_add_i_i44_const_lambda_2_3059_92_sel_x_b = i_add_i_i44_const_lambda_2_3059_92_q[31:0];

    // redist123_bgTrunc_i_add_i_i44_const_lambda_2_3059_92_sel_x_b_1(DELAY,2825)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist123_bgTrunc_i_add_i_i44_const_lambda_2_3059_92_sel_x_b_1_q <= bgTrunc_i_add_i_i44_const_lambda_2_3059_92_sel_x_b;
        end
    end

    // i_sub_i45_const_lambda_2_3059_93(SUB,772)@60
    assign i_sub_i45_const_lambda_2_3059_93_a = $unsigned({1'b0, c_i32_1_3059_349_q});
    assign i_sub_i45_const_lambda_2_3059_93_b = $unsigned({1'b0, redist123_bgTrunc_i_add_i_i44_const_lambda_2_3059_92_sel_x_b_1_q});
    assign i_sub_i45_const_lambda_2_3059_93_o = $unsigned($signed(i_sub_i45_const_lambda_2_3059_93_a) - $signed(i_sub_i45_const_lambda_2_3059_93_b));
    assign i_sub_i45_const_lambda_2_3059_93_q = $signed(i_sub_i45_const_lambda_2_3059_93_o[32:0]);

    // bgTrunc_i_sub_i45_const_lambda_2_3059_93_sel_x(BITSELECT,895)@60
    assign bgTrunc_i_sub_i45_const_lambda_2_3059_93_sel_x_b = $unsigned(i_sub_i45_const_lambda_2_3059_93_q[31:0]);

    // c_i32_1_3059_349(CONSTANT,39)
    assign c_i32_1_3059_349_q = 32'b11111111111111111111111111111111;

    // i_acl_11_i51_const_lambda_2_3059_111(MUX,93)@60 + 1
    assign i_acl_11_i51_const_lambda_2_3059_111_s = redist148_i_cmp9_i_const_lambda_2_3059_55_q_3_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (i_acl_11_i51_const_lambda_2_3059_111_s)
                1'b0 : i_acl_11_i51_const_lambda_2_3059_111_q <= c_i32_1_3059_349_q;
                1'b1 : i_acl_11_i51_const_lambda_2_3059_111_q <= bgTrunc_i_sub_i45_const_lambda_2_3059_93_sel_x_b;
                default : i_acl_11_i51_const_lambda_2_3059_111_q <= 32'b0;
            endcase
        end
    end

    // i_add_i52_const_lambda_2_3059_112(ADD,217)@61
    assign i_add_i52_const_lambda_2_3059_112_a = {1'b0, i_acl_11_i51_const_lambda_2_3059_111_q};
    assign i_add_i52_const_lambda_2_3059_112_b = {1'b0, i_acl_10_i50_const_lambda_2_3059_110_vt_join_q};
    assign i_add_i52_const_lambda_2_3059_112_o = $unsigned(i_add_i52_const_lambda_2_3059_112_a) + $unsigned(i_add_i52_const_lambda_2_3059_112_b);
    assign i_add_i52_const_lambda_2_3059_112_q = i_add_i52_const_lambda_2_3059_112_o[32:0];

    // bgTrunc_i_add_i52_const_lambda_2_3059_112_sel_x(BITSELECT,887)@61
    assign bgTrunc_i_add_i52_const_lambda_2_3059_112_sel_x_b = i_add_i52_const_lambda_2_3059_112_q[31:0];

    // redist161_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_1(DELAY,2863)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist161_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_1_q <= i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q;
        end
    end

    // i_cmp12_i_const_lambda_2_3059_57(LOGICAL,443)@59 + 1
    assign i_cmp12_i_const_lambda_2_3059_57_qi = $unsigned(redist161_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_1_q == c_i64_0_3059_331_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp12_i_const_lambda_2_3059_57_delay ( .xin(i_cmp12_i_const_lambda_2_3059_57_qi), .xout(i_cmp12_i_const_lambda_2_3059_57_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_or_cond_i28_const_lambda_2_3059_59(LOGICAL,601)@60
    assign i_or_cond_i28_const_lambda_2_3059_59_q = redist148_i_cmp9_i_const_lambda_2_3059_55_q_3_q & i_cmp12_i_const_lambda_2_3059_57_q;

    // i_and6_i_const_lambda_2_3059_52_BitSelect_for_a(BITSELECT,1858)@57
    assign i_and6_i_const_lambda_2_3059_52_BitSelect_for_a_b = $signed(i_tr_i26_const_lambda_2_3059_50_vt_join_q[11:11]);

    // redist55_i_and6_i_const_lambda_2_3059_52_BitSelect_for_a_b_3(DELAY,2757)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist55_i_and6_i_const_lambda_2_3059_52_BitSelect_for_a_b_3_delay_0 <= $unsigned(i_and6_i_const_lambda_2_3059_52_BitSelect_for_a_b);
            redist55_i_and6_i_const_lambda_2_3059_52_BitSelect_for_a_b_3_delay_1 <= redist55_i_and6_i_const_lambda_2_3059_52_BitSelect_for_a_b_3_delay_0;
            redist55_i_and6_i_const_lambda_2_3059_52_BitSelect_for_a_b_3_q <= $signed(redist55_i_and6_i_const_lambda_2_3059_52_BitSelect_for_a_b_3_delay_1);
        end
    end

    // i_and6_i_const_lambda_2_3059_52_join(BITJOIN,1859)@60
    assign i_and6_i_const_lambda_2_3059_52_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, redist55_i_and6_i_const_lambda_2_3059_52_BitSelect_for_a_b_3_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and6_i_const_lambda_2_3059_52_vt_select_11(BITSELECT,396)@60
    assign i_and6_i_const_lambda_2_3059_52_vt_select_11_b = i_and6_i_const_lambda_2_3059_52_join_q[11:11];

    // i_and6_i_const_lambda_2_3059_52_vt_join(BITJOIN,395)@60
    assign i_and6_i_const_lambda_2_3059_52_vt_join_q = {i_acl_10_i50_const_lambda_2_3059_110_vt_const_31_q, i_and6_i_const_lambda_2_3059_52_vt_select_11_b, i_and13_i_i_const_lambda_2_3059_180_vt_const_10_q};

    // i_cmp7_i_const_lambda_2_3059_53(LOGICAL,459)@60
    assign i_cmp7_i_const_lambda_2_3059_53_q = $unsigned(i_and6_i_const_lambda_2_3059_52_vt_join_q == c_i32_0_3059_343_q ? 1'b1 : 1'b0);

    // i_acl_16_i69_const_lambda_2_3059_163(LOGICAL,117)@60
    assign i_acl_16_i69_const_lambda_2_3059_163_q = i_cmp7_i_const_lambda_2_3059_53_q & i_or_cond_i28_const_lambda_2_3059_59_q;

    // redist174_i_acl_16_i69_const_lambda_2_3059_163_q_1(DELAY,2876)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist174_i_acl_16_i69_const_lambda_2_3059_163_q_1_q <= i_acl_16_i69_const_lambda_2_3059_163_q;
        end
    end

    // i_acl_17_i70_const_lambda_2_3059_164invSel(LOGICAL,2689)@61
    assign i_acl_17_i70_const_lambda_2_3059_164invSel_q = ~ (redist174_i_acl_16_i69_const_lambda_2_3059_163_q_1_q);

    // i_acl_27_i_const_lambda_2_3059_170invSel(LOGICAL,2693)@60
    assign i_acl_27_i_const_lambda_2_3059_170invSel_q = ~ (i_cmp7_i_const_lambda_2_3059_53_q);

    // i_sub52_i_const_lambda_2_3059_70(ADD,766)@60
    assign i_sub52_i_const_lambda_2_3059_70_a = {1'b0, redist141_i_conv_i27_const_lambda_2_3059_51_vt_join_q_3_q};
    assign i_sub52_i_const_lambda_2_3059_70_b = {1'b0, c_i32_1_3059_349_q};
    assign i_sub52_i_const_lambda_2_3059_70_o = $unsigned(i_sub52_i_const_lambda_2_3059_70_a) + $unsigned(i_sub52_i_const_lambda_2_3059_70_b);
    assign i_sub52_i_const_lambda_2_3059_70_q = i_sub52_i_const_lambda_2_3059_70_o[32:0];

    // bgTrunc_i_sub52_i_const_lambda_2_3059_70_sel_x(BITSELECT,893)@60
    assign bgTrunc_i_sub52_i_const_lambda_2_3059_70_sel_x_b = i_sub52_i_const_lambda_2_3059_70_q[31:0];

    // i_cmp49_i_const_lambda_2_3059_66(COMPARE,451)@57 + 1
    assign i_cmp49_i_const_lambda_2_3059_66_a = {2'b00, c_i32_1_3059_346_q};
    assign i_cmp49_i_const_lambda_2_3059_66_b = {2'b00, i_conv_i27_const_lambda_2_3059_51_vt_join_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_cmp49_i_const_lambda_2_3059_66_o <= $unsigned(i_cmp49_i_const_lambda_2_3059_66_a) - $unsigned(i_cmp49_i_const_lambda_2_3059_66_b);
        end
    end
    assign i_cmp49_i_const_lambda_2_3059_66_c[0] = i_cmp49_i_const_lambda_2_3059_66_o[33];

    // redist151_i_cmp49_i_const_lambda_2_3059_66_c_3(DELAY,2853)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist151_i_cmp49_i_const_lambda_2_3059_66_c_3_delay_0 <= $unsigned(i_cmp49_i_const_lambda_2_3059_66_c);
            redist151_i_cmp49_i_const_lambda_2_3059_66_c_3_q <= $signed(redist151_i_cmp49_i_const_lambda_2_3059_66_c_3_delay_0);
        end
    end

    // i_acl_6_i_const_lambda_2_3059_79(MUX,172)@60
    assign i_acl_6_i_const_lambda_2_3059_79_s = redist151_i_cmp49_i_const_lambda_2_3059_66_c_3_q;
    always_comb 
    begin
        unique case (i_acl_6_i_const_lambda_2_3059_79_s)
            1'b0 : i_acl_6_i_const_lambda_2_3059_79_q = c_i32_0_3059_343_q;
            1'b1 : i_acl_6_i_const_lambda_2_3059_79_q = bgTrunc_i_sub52_i_const_lambda_2_3059_70_sel_x_b;
            default : i_acl_6_i_const_lambda_2_3059_79_q = 32'b0;
        endcase
    end

    // i_acl_19_i72_const_lambda_2_3059_166(LOGICAL,128)@60
    assign i_acl_19_i72_const_lambda_2_3059_166_q = i_or_cond_i28_const_lambda_2_3059_59_q ^ VCC_q;

    // i_acl_20_i73_const_lambda_2_3059_167(LOGICAL,129)@60
    assign i_acl_20_i73_const_lambda_2_3059_167_q = i_cmp7_i_const_lambda_2_3059_53_q & i_acl_19_i72_const_lambda_2_3059_166_q;

    // mergedMUXes1_opt_lev0_id0(SELECTOR,2696)@60 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            mergedMUXes1_opt_lev0_id0_q <= 32'b0;
            mergedMUXes1_opt_lev0_id0_v <= 1'b0;
            if (i_acl_16_i69_const_lambda_2_3059_163_q == 1'b1)
            begin
                mergedMUXes1_opt_lev0_id0_q <= $signed(redist141_i_conv_i27_const_lambda_2_3059_51_vt_join_q_3_q);
                mergedMUXes1_opt_lev0_id0_v <= 1'b1;
            end
            if (i_acl_27_i_const_lambda_2_3059_170invSel_q == 1'b1)
            begin
                mergedMUXes1_opt_lev0_id0_q <= $signed(redist141_i_conv_i27_const_lambda_2_3059_51_vt_join_q_3_q);
                mergedMUXes1_opt_lev0_id0_v <= 1'b1;
            end
            if (i_acl_20_i73_const_lambda_2_3059_167_q == 1'b1)
            begin
                mergedMUXes1_opt_lev0_id0_q <= $signed(i_acl_6_i_const_lambda_2_3059_79_q);
                mergedMUXes1_opt_lev0_id0_v <= 1'b1;
            end
        end
    end

    // mergedMUXes1_opt_lev1_id0(SELECTOR,2697)@61
    always_comb 
    begin
        mergedMUXes1_opt_lev1_id0_q = 32'b0;
        if (i_acl_17_i70_const_lambda_2_3059_164invSel_q == 1'b1)
        begin
            mergedMUXes1_opt_lev1_id0_q = $signed(bgTrunc_i_add_i52_const_lambda_2_3059_112_sel_x_b);
        end
        if (mergedMUXes1_opt_lev0_id0_v == 1'b1)
        begin
            mergedMUXes1_opt_lev1_id0_q = $signed(mergedMUXes1_opt_lev0_id0_q);
        end
    end

    // i_unnamed_const_lambda_2_3059_173_sel_x(BITSELECT,1070)@61
    assign i_unnamed_const_lambda_2_3059_173_sel_x_b = {32'b00000000000000000000000000000000, mergedMUXes1_opt_lev1_id0_q[31:0]};

    // i_unnamed_const_lambda_2_3059_173_vt_select_31(BITSELECT,801)@61
    assign i_unnamed_const_lambda_2_3059_173_vt_select_31_b = i_unnamed_const_lambda_2_3059_173_sel_x_b[31:0];

    // i_unnamed_const_lambda_2_3059_173_vt_join(BITJOIN,800)@61
    assign i_unnamed_const_lambda_2_3059_173_vt_join_q = {c_i32_0_3059_343_q, i_unnamed_const_lambda_2_3059_173_vt_select_31_b};

    // i_or143_i_const_lambda_2_3059_174(LOGICAL,584)@61
    assign i_or143_i_const_lambda_2_3059_174_q = i_unnamed_const_lambda_2_3059_173_vt_join_q | i_and141_i_const_lambda_2_3059_172_vt_join_q;

    // i_or143_i_const_lambda_2_3059_174_vt_select_31(BITSELECT,587)@61
    assign i_or143_i_const_lambda_2_3059_174_vt_select_31_b = i_or143_i_const_lambda_2_3059_174_q[31:0];

    // redist136_i_or143_i_const_lambda_2_3059_174_vt_select_31_b_1(DELAY,2838)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist136_i_or143_i_const_lambda_2_3059_174_vt_select_31_b_1_q <= i_or143_i_const_lambda_2_3059_174_vt_select_31_b;
        end
    end

    // i_or143_i_const_lambda_2_3059_174_vt_join(BITJOIN,586)@62
    assign i_or143_i_const_lambda_2_3059_174_vt_join_q = {c_i32_0_3059_343_q, redist136_i_or143_i_const_lambda_2_3059_174_vt_select_31_b_1_q};

    // i_conv_i5_i_const_lambda_2_3059_175_sel_x(BITSELECT,976)@62
    assign i_conv_i5_i_const_lambda_2_3059_175_sel_x_b = i_or143_i_const_lambda_2_3059_174_vt_join_q[31:0];

    // i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a(BITSELECT,2082)@62
    assign i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b = $signed(i_conv_i5_i_const_lambda_2_3059_175_sel_x_b[12:12]);

    // redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5(DELAY,2753)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_delay_0 <= $unsigned(i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b);
            redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_delay_1 <= redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_delay_0;
            redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_delay_2 <= redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_delay_1;
            redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_delay_3 <= redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_delay_2;
            redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_q <= $signed(redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_delay_3);
        end
    end

    // i_shl79_i_i_const_lambda_2_3059_255_join(BITJOIN,2083)@67
    assign i_shl79_i_i_const_lambda_2_3059_255_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, redist51_i_shl79_i_i_const_lambda_2_3059_255_BitSelect_for_a_b_5_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_shl79_i_i_const_lambda_2_3059_255_vt_select_12(BITSELECT,726)@67
    assign i_shl79_i_i_const_lambda_2_3059_255_vt_select_12_b = i_shl79_i_i_const_lambda_2_3059_255_join_q[12:12];

    // i_shl79_i_i_const_lambda_2_3059_255_vt_join(BITJOIN,725)@67
    assign i_shl79_i_i_const_lambda_2_3059_255_vt_join_q = {i_add_i12_i_const_lambda_2_3059_241_vt_const_31_q, i_shl79_i_i_const_lambda_2_3059_255_vt_select_12_b, i_and141_i_const_lambda_2_3059_172_vt_const_11_q};

    // i_or81_i_i_const_lambda_2_3059_260_BitSelect_for_b(BITSELECT,2074)@67
    assign i_or81_i_i_const_lambda_2_3059_260_BitSelect_for_b_b = $signed(i_shl79_i_i_const_lambda_2_3059_255_vt_join_q[12:12]);

    // i_and18_i_i_const_lambda_2_3059_191_vt_const_31(CONSTANT,261)
    assign i_and18_i_i_const_lambda_2_3059_191_vt_const_31_q = 26'b00000000000000000000000000;

    // c_i32_63_3059_352(CONSTANT,51)
    assign c_i32_63_3059_352_q = 32'b00000000000000000000000000111111;

    // i_sub_i_i74_const_lambda_2_3059_190(ADD,773)@62
    assign i_sub_i_i74_const_lambda_2_3059_190_a = {1'b0, i_conv_i5_i_const_lambda_2_3059_175_sel_x_b};
    assign i_sub_i_i74_const_lambda_2_3059_190_b = {1'b0, c_i32_63_3059_352_q};
    assign i_sub_i_i74_const_lambda_2_3059_190_o = $unsigned(i_sub_i_i74_const_lambda_2_3059_190_a) + $unsigned(i_sub_i_i74_const_lambda_2_3059_190_b);
    assign i_sub_i_i74_const_lambda_2_3059_190_q = i_sub_i_i74_const_lambda_2_3059_190_o[32:0];

    // bgTrunc_i_sub_i_i74_const_lambda_2_3059_190_sel_x(BITSELECT,896)@62
    assign bgTrunc_i_sub_i_i74_const_lambda_2_3059_190_sel_x_b = i_sub_i_i74_const_lambda_2_3059_190_q[31:0];

    // i_and18_i_i_const_lambda_2_3059_191_BitSelect_for_a(BITSELECT,1820)@62
    assign i_and18_i_i_const_lambda_2_3059_191_BitSelect_for_a_b = $signed(bgTrunc_i_sub_i_i74_const_lambda_2_3059_190_sel_x_b[5:0]);

    // i_and18_i_i_const_lambda_2_3059_191_join(BITJOIN,1821)@62
    assign i_and18_i_i_const_lambda_2_3059_191_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and18_i_i_const_lambda_2_3059_191_BitSelect_for_a_b};

    // i_and18_i_i_const_lambda_2_3059_191_vt_select_5(BITSELECT,263)@62
    assign i_and18_i_i_const_lambda_2_3059_191_vt_select_5_b = i_and18_i_i_const_lambda_2_3059_191_join_q[5:0];

    // i_and18_i_i_const_lambda_2_3059_191_vt_join(BITJOIN,262)@62
    assign i_and18_i_i_const_lambda_2_3059_191_vt_join_q = {i_and18_i_i_const_lambda_2_3059_191_vt_const_31_q, i_and18_i_i_const_lambda_2_3059_191_vt_select_5_b};

    // i_and7_i_i_const_lambda_2_3059_186_BitSelect_for_a(BITSELECT,1864)@62
    assign i_and7_i_i_const_lambda_2_3059_186_BitSelect_for_a_b = $signed(i_conv_i5_i_const_lambda_2_3059_175_sel_x_b[10:6]);

    // i_and7_i_i_const_lambda_2_3059_186_join(BITJOIN,1865)@62
    assign i_and7_i_i_const_lambda_2_3059_186_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and7_i_i_const_lambda_2_3059_186_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and7_i_i_const_lambda_2_3059_186_vt_select_10(BITSELECT,410)@62
    assign i_and7_i_i_const_lambda_2_3059_186_vt_select_10_b = i_and7_i_i_const_lambda_2_3059_186_join_q[10:6];

    // i_and7_i_i_const_lambda_2_3059_186_vt_join(BITJOIN,409)@62
    assign i_and7_i_i_const_lambda_2_3059_186_vt_join_q = {i_and15_i_i_const_lambda_2_3059_183_vt_const_31_q, i_and7_i_i_const_lambda_2_3059_186_vt_select_10_b, i_and37_i_i_const_lambda_2_3059_223_vt_const_5_q};

    // i_cmp_i7_i_const_lambda_2_3059_187(LOGICAL,463)@62
    assign i_cmp_i7_i_const_lambda_2_3059_187_q = $unsigned(i_and7_i_i_const_lambda_2_3059_186_vt_join_q != c_i32_0_3059_343_q ? 1'b1 : 1'b0);

    // i_cond_i8_i_const_lambda_2_3059_189(MUX,505)@62
    assign i_cond_i8_i_const_lambda_2_3059_189_s = i_cmp_i7_i_const_lambda_2_3059_187_q;
    always_comb 
    begin
        unique case (i_cond_i8_i_const_lambda_2_3059_189_s)
            1'b0 : i_cond_i8_i_const_lambda_2_3059_189_q = c_i32_0_3059_343_q;
            1'b1 : i_cond_i8_i_const_lambda_2_3059_189_q = c_i32_63_3059_352_q;
            default : i_cond_i8_i_const_lambda_2_3059_189_q = 32'b0;
        endcase
    end

    // i_cond_i8_i_const_lambda_2_3059_189_vt_select_5(BITSELECT,508)@62
    assign i_cond_i8_i_const_lambda_2_3059_189_vt_select_5_b = i_cond_i8_i_const_lambda_2_3059_189_q[5:0];

    // i_cond_i8_i_const_lambda_2_3059_189_vt_join(BITJOIN,507)@62
    assign i_cond_i8_i_const_lambda_2_3059_189_vt_join_q = {i_and18_i_i_const_lambda_2_3059_191_vt_const_31_q, i_cond_i8_i_const_lambda_2_3059_189_vt_select_5_b};

    // i_or_i9_i_const_lambda_2_3059_192(LOGICAL,612)@62
    assign i_or_i9_i_const_lambda_2_3059_192_q = i_cond_i8_i_const_lambda_2_3059_189_vt_join_q | i_and18_i_i_const_lambda_2_3059_191_vt_join_q;

    // i_or_i9_i_const_lambda_2_3059_192_vt_select_5(BITSELECT,615)@62
    assign i_or_i9_i_const_lambda_2_3059_192_vt_select_5_b = i_or_i9_i_const_lambda_2_3059_192_q[5:0];

    // i_or_i9_i_const_lambda_2_3059_192_vt_join(BITJOIN,614)@62
    assign i_or_i9_i_const_lambda_2_3059_192_vt_join_q = {i_and18_i_i_const_lambda_2_3059_191_vt_const_31_q, i_or_i9_i_const_lambda_2_3059_192_vt_select_5_b};

    // i_and15_i_i_const_lambda_2_3059_183_BitSelect_for_a(BITSELECT,1818)@62
    assign i_and15_i_i_const_lambda_2_3059_183_BitSelect_for_a_b = $signed(i_conv_i5_i_const_lambda_2_3059_175_sel_x_b[10:0]);

    // i_and15_i_i_const_lambda_2_3059_183_join(BITJOIN,1819)@62
    assign i_and15_i_i_const_lambda_2_3059_183_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and15_i_i_const_lambda_2_3059_183_BitSelect_for_a_b};

    // i_and15_i_i_const_lambda_2_3059_183_vt_select_10(BITSELECT,259)@62
    assign i_and15_i_i_const_lambda_2_3059_183_vt_select_10_b = i_and15_i_i_const_lambda_2_3059_183_join_q[10:0];

    // i_and15_i_i_const_lambda_2_3059_183_vt_join(BITJOIN,258)@62
    assign i_and15_i_i_const_lambda_2_3059_183_vt_join_q = {i_and15_i_i_const_lambda_2_3059_183_vt_const_31_q, i_and15_i_i_const_lambda_2_3059_183_vt_select_10_b};

    // i_cmp16_i_i_const_lambda_2_3059_184(LOGICAL,444)@62
    assign i_cmp16_i_i_const_lambda_2_3059_184_q = $unsigned(i_and15_i_i_const_lambda_2_3059_183_vt_join_q == c_i32_0_3059_343_q ? 1'b1 : 1'b0);

    // i_and13_i_i_const_lambda_2_3059_180_BitSelect_for_a(BITSELECT,1814)@62
    assign i_and13_i_i_const_lambda_2_3059_180_BitSelect_for_a_b = $signed(i_conv_i5_i_const_lambda_2_3059_175_sel_x_b[11:11]);

    // i_and13_i_i_const_lambda_2_3059_180_join(BITJOIN,1815)@62
    assign i_and13_i_i_const_lambda_2_3059_180_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and13_i_i_const_lambda_2_3059_180_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and13_i_i_const_lambda_2_3059_180_vt_select_11(BITSELECT,250)@62
    assign i_and13_i_i_const_lambda_2_3059_180_vt_select_11_b = i_and13_i_i_const_lambda_2_3059_180_join_q[11:11];

    // i_and13_i_i_const_lambda_2_3059_180_vt_join(BITJOIN,249)@62
    assign i_and13_i_i_const_lambda_2_3059_180_vt_join_q = {i_acl_10_i50_const_lambda_2_3059_110_vt_const_31_q, i_and13_i_i_const_lambda_2_3059_180_vt_select_11_b, i_and13_i_i_const_lambda_2_3059_180_vt_const_10_q};

    // i_tobool14_i_i_const_lambda_2_3059_181(LOGICAL,779)@62
    assign i_tobool14_i_i_const_lambda_2_3059_181_q = $unsigned(i_and13_i_i_const_lambda_2_3059_180_vt_join_q != c_i32_0_3059_343_q ? 1'b1 : 1'b0);

    // i_or_cond_not_demorgan_i_i_const_lambda_2_3059_193(LOGICAL,603)@62
    assign i_or_cond_not_demorgan_i_i_const_lambda_2_3059_193_q = i_tobool14_i_i_const_lambda_2_3059_181_q | i_cmp16_i_i_const_lambda_2_3059_184_q;

    // i_i10_i_const_lambda_2_3059_194(MUX,552)@62
    assign i_i10_i_const_lambda_2_3059_194_s = i_or_cond_not_demorgan_i_i_const_lambda_2_3059_193_q;
    always_comb 
    begin
        unique case (i_i10_i_const_lambda_2_3059_194_s)
            1'b0 : i_i10_i_const_lambda_2_3059_194_q = i_or_i9_i_const_lambda_2_3059_192_vt_join_q;
            1'b1 : i_i10_i_const_lambda_2_3059_194_q = c_i32_0_3059_343_q;
            default : i_i10_i_const_lambda_2_3059_194_q = 32'b0;
        endcase
    end

    // i_i10_i_const_lambda_2_3059_194_vt_select_5(BITSELECT,555)@62
    assign i_i10_i_const_lambda_2_3059_194_vt_select_5_b = i_i10_i_const_lambda_2_3059_194_q[5:0];

    // redist139_i_i10_i_const_lambda_2_3059_194_vt_select_5_b_3(DELAY,2841)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist139_i_i10_i_const_lambda_2_3059_194_vt_select_5_b_3_delay_0 <= $unsigned(i_i10_i_const_lambda_2_3059_194_vt_select_5_b);
            redist139_i_i10_i_const_lambda_2_3059_194_vt_select_5_b_3_delay_1 <= redist139_i_i10_i_const_lambda_2_3059_194_vt_select_5_b_3_delay_0;
            redist139_i_i10_i_const_lambda_2_3059_194_vt_select_5_b_3_q <= $signed(redist139_i_i10_i_const_lambda_2_3059_194_vt_select_5_b_3_delay_1);
        end
    end

    // i_i10_i_const_lambda_2_3059_194_vt_join(BITJOIN,554)@65
    assign i_i10_i_const_lambda_2_3059_194_vt_join_q = {i_and18_i_i_const_lambda_2_3059_191_vt_const_31_q, redist139_i_i10_i_const_lambda_2_3059_194_vt_select_5_b_3_q};

    // leftShiftStage2Idx3Rng48_uid2203_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITSELECT,2202)@61
    assign leftShiftStage2Idx3Rng48_uid2203_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in = leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q[15:0];
    assign leftShiftStage2Idx3Rng48_uid2203_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b = $signed(leftShiftStage2Idx3Rng48_uid2203_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in[15:0]);

    // leftShiftStage2Idx3_uid2204_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITJOIN,2203)@61
    assign leftShiftStage2Idx3_uid2204_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = {leftShiftStage2Idx3Rng48_uid2203_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b, i_and76_i_const_lambda_2_3059_113_vt_const_63_q};

    // leftShiftStage2Idx2Rng32_uid2200_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITSELECT,2199)@61
    assign leftShiftStage2Idx2Rng32_uid2200_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in = leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q[31:0];
    assign leftShiftStage2Idx2Rng32_uid2200_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b = $signed(leftShiftStage2Idx2Rng32_uid2200_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in[31:0]);

    // leftShiftStage2Idx2_uid2201_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITJOIN,2200)@61
    assign leftShiftStage2Idx2_uid2201_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = {leftShiftStage2Idx2Rng32_uid2200_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b, c_i32_0_3059_343_q};

    // leftShiftStage2Idx1Rng16_uid2197_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITSELECT,2196)@61
    assign leftShiftStage2Idx1Rng16_uid2197_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in = leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q[47:0];
    assign leftShiftStage2Idx1Rng16_uid2197_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b = $signed(leftShiftStage2Idx1Rng16_uid2197_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in[47:0]);

    // leftShiftStage2Idx1_uid2198_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITJOIN,2197)@61
    assign leftShiftStage2Idx1_uid2198_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = {leftShiftStage2Idx1Rng16_uid2197_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b, c_i16_0_3059_381_q};

    // leftShiftStage1Idx3Rng12_uid2192_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITSELECT,2191)@61
    assign leftShiftStage1Idx3Rng12_uid2192_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in = leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q[51:0];
    assign leftShiftStage1Idx3Rng12_uid2192_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b = $signed(leftShiftStage1Idx3Rng12_uid2192_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in[51:0]);

    // leftShiftStage1Idx3_uid2193_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITJOIN,2192)@61
    assign leftShiftStage1Idx3_uid2193_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = {leftShiftStage1Idx3Rng12_uid2192_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b, i_and141_i_const_lambda_2_3059_172_vt_const_11_q};

    // leftShiftStage1Idx2Rng8_uid2189_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITSELECT,2188)@61
    assign leftShiftStage1Idx2Rng8_uid2189_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in = leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q[55:0];
    assign leftShiftStage1Idx2Rng8_uid2189_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b = $signed(leftShiftStage1Idx2Rng8_uid2189_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in[55:0]);

    // leftShiftStage1Idx2_uid2190_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITJOIN,2189)@61
    assign leftShiftStage1Idx2_uid2190_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = {leftShiftStage1Idx2Rng8_uid2189_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b, i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q};

    // leftShiftStage1Idx1Rng4_uid2186_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITSELECT,2185)@61
    assign leftShiftStage1Idx1Rng4_uid2186_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in = leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q[59:0];
    assign leftShiftStage1Idx1Rng4_uid2186_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b = $signed(leftShiftStage1Idx1Rng4_uid2186_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in[59:0]);

    // leftShiftStage1Idx1_uid2187_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITJOIN,2186)@61
    assign leftShiftStage1Idx1_uid2187_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = {leftShiftStage1Idx1Rng4_uid2186_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b, i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q};

    // leftShiftStage0Idx3Rng3_uid2181_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITSELECT,2180)@61
    assign leftShiftStage0Idx3Rng3_uid2181_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in = i_shl33_i_const_lambda_2_3059_99_vt_join_q[60:0];
    assign leftShiftStage0Idx3Rng3_uid2181_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b = $signed(leftShiftStage0Idx3Rng3_uid2181_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in[60:0]);

    // leftShiftStage0Idx3_uid2182_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITJOIN,2181)@61
    assign leftShiftStage0Idx3_uid2182_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = {leftShiftStage0Idx3Rng3_uid2181_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // leftShiftStage0Idx2Rng2_uid2178_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITSELECT,2177)@61
    assign leftShiftStage0Idx2Rng2_uid2178_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in = i_shl33_i_const_lambda_2_3059_99_vt_join_q[61:0];
    assign leftShiftStage0Idx2Rng2_uid2178_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b = $signed(leftShiftStage0Idx2Rng2_uid2178_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in[61:0]);

    // leftShiftStage0Idx2_uid2179_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITJOIN,2178)@61
    assign leftShiftStage0Idx2_uid2179_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = {leftShiftStage0Idx2Rng2_uid2178_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // leftShiftStage0Idx1Rng1_uid2175_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITSELECT,2174)@61
    assign leftShiftStage0Idx1Rng1_uid2175_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in = i_shl33_i_const_lambda_2_3059_99_vt_join_q[62:0];
    assign leftShiftStage0Idx1Rng1_uid2175_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b = $signed(leftShiftStage0Idx1Rng1_uid2175_i_shl36_i_const_lambda_2_3390_0gr_shift_x_in[62:0]);

    // leftShiftStage0Idx1_uid2176_i_shl36_i_const_lambda_2_3390_0gr_shift_x(BITJOIN,2175)@61
    assign leftShiftStage0Idx1_uid2176_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = {leftShiftStage0Idx1Rng1_uid2175_i_shl36_i_const_lambda_2_3390_0gr_shift_x_b, GND_q};

    // leftShiftStage1Idx3Rng48_uid2167_i_shl33_i_const_lambda_2_3383_0gr_shift_x(BITSELECT,2166)@60
    assign leftShiftStage1Idx3Rng48_uid2167_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in = leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q[15:0];
    assign leftShiftStage1Idx3Rng48_uid2167_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b = $signed(leftShiftStage1Idx3Rng48_uid2167_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in[15:0]);

    // leftShiftStage1Idx3_uid2168_i_shl33_i_const_lambda_2_3383_0gr_shift_x(BITJOIN,2167)@60
    assign leftShiftStage1Idx3_uid2168_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = {leftShiftStage1Idx3Rng48_uid2167_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b, i_and76_i_const_lambda_2_3059_113_vt_const_63_q};

    // leftShiftStage1Idx2Rng32_uid2164_i_shl33_i_const_lambda_2_3383_0gr_shift_x(BITSELECT,2163)@60
    assign leftShiftStage1Idx2Rng32_uid2164_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in = leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q[31:0];
    assign leftShiftStage1Idx2Rng32_uid2164_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b = $signed(leftShiftStage1Idx2Rng32_uid2164_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in[31:0]);

    // leftShiftStage1Idx2_uid2165_i_shl33_i_const_lambda_2_3383_0gr_shift_x(BITJOIN,2164)@60
    assign leftShiftStage1Idx2_uid2165_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = {leftShiftStage1Idx2Rng32_uid2164_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b, c_i32_0_3059_343_q};

    // leftShiftStage1Idx1Rng16_uid2161_i_shl33_i_const_lambda_2_3383_0gr_shift_x(BITSELECT,2160)@60
    assign leftShiftStage1Idx1Rng16_uid2161_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in = leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q[47:0];
    assign leftShiftStage1Idx1Rng16_uid2161_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b = $signed(leftShiftStage1Idx1Rng16_uid2161_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in[47:0]);

    // leftShiftStage1Idx1_uid2162_i_shl33_i_const_lambda_2_3383_0gr_shift_x(BITJOIN,2161)@60
    assign leftShiftStage1Idx1_uid2162_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = {leftShiftStage1Idx1Rng16_uid2161_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b, c_i16_0_3059_381_q};

    // leftShiftStage0Idx3Rng12_uid2156_i_shl33_i_const_lambda_2_3383_0gr_shift_x(BITSELECT,2155)@60
    assign leftShiftStage0Idx3Rng12_uid2156_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in = i_shl_i47_const_lambda_2_3059_96_vt_join_q[51:0];
    assign leftShiftStage0Idx3Rng12_uid2156_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b = $signed(leftShiftStage0Idx3Rng12_uid2156_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in[51:0]);

    // leftShiftStage0Idx3_uid2157_i_shl33_i_const_lambda_2_3383_0gr_shift_x(BITJOIN,2156)@60
    assign leftShiftStage0Idx3_uid2157_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = {leftShiftStage0Idx3Rng12_uid2156_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b, i_and141_i_const_lambda_2_3059_172_vt_const_11_q};

    // leftShiftStage0Idx2Rng8_uid2153_i_shl33_i_const_lambda_2_3383_0gr_shift_x(BITSELECT,2152)@60
    assign leftShiftStage0Idx2Rng8_uid2153_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in = i_shl_i47_const_lambda_2_3059_96_vt_join_q[55:0];
    assign leftShiftStage0Idx2Rng8_uid2153_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b = $signed(leftShiftStage0Idx2Rng8_uid2153_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in[55:0]);

    // leftShiftStage0Idx2_uid2154_i_shl33_i_const_lambda_2_3383_0gr_shift_x(BITJOIN,2153)@60
    assign leftShiftStage0Idx2_uid2154_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = {leftShiftStage0Idx2Rng8_uid2153_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b, i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q};

    // leftShiftStage0Idx1Rng4_uid2150_i_shl33_i_const_lambda_2_3383_0gr_shift_x(BITSELECT,2149)@60
    assign leftShiftStage0Idx1Rng4_uid2150_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in = i_shl_i47_const_lambda_2_3059_96_vt_join_q[59:0];
    assign leftShiftStage0Idx1Rng4_uid2150_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b = $signed(leftShiftStage0Idx1Rng4_uid2150_i_shl33_i_const_lambda_2_3383_0gr_shift_x_in[59:0]);

    // leftShiftStage0Idx1_uid2151_i_shl33_i_const_lambda_2_3383_0gr_shift_x(BITJOIN,2150)@60
    assign leftShiftStage0Idx1_uid2151_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = {leftShiftStage0Idx1Rng4_uid2150_i_shl33_i_const_lambda_2_3383_0gr_shift_x_b, i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q};

    // leftShiftStage0Idx3Rng48_uid2292_i_shl_i47_const_lambda_2_3376_0gr_shift_x(BITSELECT,2291)@60
    assign leftShiftStage0Idx3Rng48_uid2292_i_shl_i47_const_lambda_2_3376_0gr_shift_x_in = redist162_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_2_q[15:0];
    assign leftShiftStage0Idx3Rng48_uid2292_i_shl_i47_const_lambda_2_3376_0gr_shift_x_b = $signed(leftShiftStage0Idx3Rng48_uid2292_i_shl_i47_const_lambda_2_3376_0gr_shift_x_in[15:0]);

    // leftShiftStage0Idx3_uid2293_i_shl_i47_const_lambda_2_3376_0gr_shift_x(BITJOIN,2292)@60
    assign leftShiftStage0Idx3_uid2293_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q = {leftShiftStage0Idx3Rng48_uid2292_i_shl_i47_const_lambda_2_3376_0gr_shift_x_b, i_and76_i_const_lambda_2_3059_113_vt_const_63_q};

    // leftShiftStage0Idx2Rng32_uid2289_i_shl_i47_const_lambda_2_3376_0gr_shift_x(BITSELECT,2288)@60
    assign leftShiftStage0Idx2Rng32_uid2289_i_shl_i47_const_lambda_2_3376_0gr_shift_x_in = redist162_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_2_q[31:0];
    assign leftShiftStage0Idx2Rng32_uid2289_i_shl_i47_const_lambda_2_3376_0gr_shift_x_b = $signed(leftShiftStage0Idx2Rng32_uid2289_i_shl_i47_const_lambda_2_3376_0gr_shift_x_in[31:0]);

    // leftShiftStage0Idx2_uid2290_i_shl_i47_const_lambda_2_3376_0gr_shift_x(BITJOIN,2289)@60
    assign leftShiftStage0Idx2_uid2290_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q = {leftShiftStage0Idx2Rng32_uid2289_i_shl_i47_const_lambda_2_3376_0gr_shift_x_b, c_i32_0_3059_343_q};

    // leftShiftStage0Idx1Rng16_uid2286_i_shl_i47_const_lambda_2_3376_0gr_shift_x(BITSELECT,2285)@60
    assign leftShiftStage0Idx1Rng16_uid2286_i_shl_i47_const_lambda_2_3376_0gr_shift_x_in = redist162_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_2_q[47:0];
    assign leftShiftStage0Idx1Rng16_uid2286_i_shl_i47_const_lambda_2_3376_0gr_shift_x_b = $signed(leftShiftStage0Idx1Rng16_uid2286_i_shl_i47_const_lambda_2_3376_0gr_shift_x_in[47:0]);

    // leftShiftStage0Idx1_uid2287_i_shl_i47_const_lambda_2_3376_0gr_shift_x(BITJOIN,2286)@60
    assign leftShiftStage0Idx1_uid2287_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q = {leftShiftStage0Idx1Rng16_uid2286_i_shl_i47_const_lambda_2_3376_0gr_shift_x_b, c_i16_0_3059_381_q};

    // redist162_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_2(DELAY,2864)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist162_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_2_q <= redist161_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_1_q;
        end
    end

    // i_sh_prom72_i_const_lambda_2_3059_104_vt_const_63(CONSTANT,679)
    assign i_sh_prom72_i_const_lambda_2_3059_104_vt_const_63_q = 58'b0000000000000000000000000000000000000000000000000000000000;

    // i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged(BITSELECT,2648)@60
    assign i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_in = redist123_bgTrunc_i_add_i_i44_const_lambda_2_3059_92_sel_x_b_1_q[5:0];
    assign i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_b = $signed(i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_in[5:4]);
    assign i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_c = $signed(i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_in[3:2]);
    assign i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_d = $signed(i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_in[1:0]);

    // i_and30_i_const_lambda_2_3059_94_join(BITJOIN,1825)@60
    assign i_and30_i_const_lambda_2_3059_94_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_b, GND_q, GND_q, GND_q, GND_q};

    // i_and30_i_const_lambda_2_3059_94_vt_select_5(BITSELECT,297)@60
    assign i_and30_i_const_lambda_2_3059_94_vt_select_5_b = i_and30_i_const_lambda_2_3059_94_join_q[5:4];

    // i_and30_i_const_lambda_2_3059_94_vt_join(BITJOIN,296)@60
    assign i_and30_i_const_lambda_2_3059_94_vt_join_q = {i_and18_i_i_const_lambda_2_3059_191_vt_const_31_q, i_and30_i_const_lambda_2_3059_94_vt_select_5_b, i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q};

    // i_sh_prom_i46_const_lambda_2_3059_95_sel_x(BITSELECT,993)@60
    assign i_sh_prom_i46_const_lambda_2_3059_95_sel_x_b = {32'b00000000000000000000000000000000, i_and30_i_const_lambda_2_3059_94_vt_join_q[31:0]};

    // i_sh_prom_i46_const_lambda_2_3059_95_vt_select_5(BITSELECT,696)@60
    assign i_sh_prom_i46_const_lambda_2_3059_95_vt_select_5_b = i_sh_prom_i46_const_lambda_2_3059_95_sel_x_b[5:4];

    // i_sh_prom_i46_const_lambda_2_3059_95_vt_join(BITJOIN,695)@60
    assign i_sh_prom_i46_const_lambda_2_3059_95_vt_join_q = {i_sh_prom72_i_const_lambda_2_3059_104_vt_const_63_q, i_sh_prom_i46_const_lambda_2_3059_95_vt_select_5_b, i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q};

    // i_shl_i47_const_lambda_2_3376_0gr_shift_narrow_x(BITSELECT,1017)@60
    assign i_shl_i47_const_lambda_2_3376_0gr_shift_narrow_x_b = i_sh_prom_i46_const_lambda_2_3059_95_vt_join_q[5:0];

    // leftShiftStageSel4Dto4_uid2294_i_shl_i47_const_lambda_2_3376_0gr_shift_x(BITSELECT,2293)@60
    assign leftShiftStageSel4Dto4_uid2294_i_shl_i47_const_lambda_2_3376_0gr_shift_x_b = $signed(i_shl_i47_const_lambda_2_3376_0gr_shift_narrow_x_b[5:4]);

    // leftShiftStage0_uid2295_i_shl_i47_const_lambda_2_3376_0gr_shift_x(MUX,2294)@60
    assign leftShiftStage0_uid2295_i_shl_i47_const_lambda_2_3376_0gr_shift_x_s = leftShiftStageSel4Dto4_uid2294_i_shl_i47_const_lambda_2_3376_0gr_shift_x_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid2295_i_shl_i47_const_lambda_2_3376_0gr_shift_x_s)
            2'b00 : leftShiftStage0_uid2295_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q = redist162_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_2_q;
            2'b01 : leftShiftStage0_uid2295_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q = leftShiftStage0Idx1_uid2287_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q;
            2'b10 : leftShiftStage0_uid2295_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q = leftShiftStage0Idx2_uid2290_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q;
            2'b11 : leftShiftStage0_uid2295_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q = leftShiftStage0Idx3_uid2293_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q;
            default : leftShiftStage0_uid2295_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_shl_i47_const_lambda_2_3059_96_vt_select_63(BITSELECT,729)@60
    assign i_shl_i47_const_lambda_2_3059_96_vt_select_63_b = leftShiftStage0_uid2295_i_shl_i47_const_lambda_2_3376_0gr_shift_x_q[63:3];

    // i_shl_i47_const_lambda_2_3059_96_vt_join(BITJOIN,728)@60
    assign i_shl_i47_const_lambda_2_3059_96_vt_join_q = {i_shl_i47_const_lambda_2_3059_96_vt_select_63_b, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x(MUX,2158)@60
    assign leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x_s = leftShiftStageSel2Dto2_uid2158_i_shl33_i_const_lambda_2_3383_0gr_shift_x_bit_select_merged_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x_s)
            2'b00 : leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = i_shl_i47_const_lambda_2_3059_96_vt_join_q;
            2'b01 : leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = leftShiftStage0Idx1_uid2151_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
            2'b10 : leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = leftShiftStage0Idx2_uid2154_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
            2'b11 : leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = leftShiftStage0Idx3_uid2157_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
            default : leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_acl_56_i_i_const_lambda_2_3059_270_vt_const_63(CONSTANT,139)
    assign i_acl_56_i_i_const_lambda_2_3059_270_vt_const_63_q = 60'b000000000000000000000000000000000000000000000000000000000000;

    // i_and31_i_const_lambda_2_3059_97_vt_const_31(CONSTANT,300)
    assign i_and31_i_const_lambda_2_3059_97_vt_const_31_q = 28'b0000000000000000000000000000;

    // i_and31_i_const_lambda_2_3059_97_join(BITJOIN,1827)@60
    assign i_and31_i_const_lambda_2_3059_97_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_c, GND_q, GND_q};

    // i_and31_i_const_lambda_2_3059_97_vt_select_3(BITSELECT,302)@60
    assign i_and31_i_const_lambda_2_3059_97_vt_select_3_b = i_and31_i_const_lambda_2_3059_97_join_q[3:2];

    // i_and31_i_const_lambda_2_3059_97_vt_join(BITJOIN,301)@60
    assign i_and31_i_const_lambda_2_3059_97_vt_join_q = {i_and31_i_const_lambda_2_3059_97_vt_const_31_q, i_and31_i_const_lambda_2_3059_97_vt_select_3_b, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // i_sh_prom32_i_const_lambda_2_3059_98_sel_x(BITSELECT,986)@60
    assign i_sh_prom32_i_const_lambda_2_3059_98_sel_x_b = {32'b00000000000000000000000000000000, i_and31_i_const_lambda_2_3059_97_vt_join_q[31:0]};

    // i_sh_prom32_i_const_lambda_2_3059_98_vt_select_3(BITSELECT,663)@60
    assign i_sh_prom32_i_const_lambda_2_3059_98_vt_select_3_b = i_sh_prom32_i_const_lambda_2_3059_98_sel_x_b[3:2];

    // i_sh_prom32_i_const_lambda_2_3059_98_vt_join(BITJOIN,662)@60
    assign i_sh_prom32_i_const_lambda_2_3059_98_vt_join_q = {i_acl_56_i_i_const_lambda_2_3059_270_vt_const_63_q, i_sh_prom32_i_const_lambda_2_3059_98_vt_select_3_b, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // i_shl33_i_const_lambda_2_3383_0gr_shift_narrow_x(BITSELECT,997)@60
    assign i_shl33_i_const_lambda_2_3383_0gr_shift_narrow_x_b = i_sh_prom32_i_const_lambda_2_3059_98_vt_join_q[5:0];

    // leftShiftStageSel2Dto2_uid2158_i_shl33_i_const_lambda_2_3383_0gr_shift_x_bit_select_merged(BITSELECT,2655)@60
    assign leftShiftStageSel2Dto2_uid2158_i_shl33_i_const_lambda_2_3383_0gr_shift_x_bit_select_merged_b = $signed(i_shl33_i_const_lambda_2_3383_0gr_shift_narrow_x_b[3:2]);
    assign leftShiftStageSel2Dto2_uid2158_i_shl33_i_const_lambda_2_3383_0gr_shift_x_bit_select_merged_c = $signed(i_shl33_i_const_lambda_2_3383_0gr_shift_narrow_x_b[5:4]);

    // leftShiftStage1_uid2170_i_shl33_i_const_lambda_2_3383_0gr_shift_x(MUX,2169)@60
    assign leftShiftStage1_uid2170_i_shl33_i_const_lambda_2_3383_0gr_shift_x_s = leftShiftStageSel2Dto2_uid2158_i_shl33_i_const_lambda_2_3383_0gr_shift_x_bit_select_merged_c;
    always_comb 
    begin
        unique case (leftShiftStage1_uid2170_i_shl33_i_const_lambda_2_3383_0gr_shift_x_s)
            2'b00 : leftShiftStage1_uid2170_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = leftShiftStage0_uid2159_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
            2'b01 : leftShiftStage1_uid2170_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = leftShiftStage1Idx1_uid2162_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
            2'b10 : leftShiftStage1_uid2170_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = leftShiftStage1Idx2_uid2165_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
            2'b11 : leftShiftStage1_uid2170_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = leftShiftStage1Idx3_uid2168_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q;
            default : leftShiftStage1_uid2170_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_shl33_i_const_lambda_2_3059_99_vt_select_63(BITSELECT,715)@60
    assign i_shl33_i_const_lambda_2_3059_99_vt_select_63_b = leftShiftStage1_uid2170_i_shl33_i_const_lambda_2_3383_0gr_shift_x_q[63:3];

    // redist132_i_shl33_i_const_lambda_2_3059_99_vt_select_63_b_1(DELAY,2834)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist132_i_shl33_i_const_lambda_2_3059_99_vt_select_63_b_1_q <= i_shl33_i_const_lambda_2_3059_99_vt_select_63_b;
        end
    end

    // i_shl33_i_const_lambda_2_3059_99_vt_join(BITJOIN,714)@61
    assign i_shl33_i_const_lambda_2_3059_99_vt_join_q = {redist132_i_shl33_i_const_lambda_2_3059_99_vt_select_63_b_1_q, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x(MUX,2183)@61
    assign leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x_s = leftShiftStageSel0Dto0_uid2183_i_shl36_i_const_lambda_2_3390_0gr_shift_x_bit_select_merged_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x_s)
            2'b00 : leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = i_shl33_i_const_lambda_2_3059_99_vt_join_q;
            2'b01 : leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = leftShiftStage0Idx1_uid2176_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
            2'b10 : leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = leftShiftStage0Idx2_uid2179_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
            2'b11 : leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = leftShiftStage0Idx3_uid2182_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
            default : leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = 64'b0;
        endcase
    end

    // leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x(MUX,2194)@61
    assign leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x_s = leftShiftStageSel0Dto0_uid2183_i_shl36_i_const_lambda_2_3390_0gr_shift_x_bit_select_merged_c;
    always_comb 
    begin
        unique case (leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x_s)
            2'b00 : leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = leftShiftStage0_uid2184_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
            2'b01 : leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = leftShiftStage1Idx1_uid2187_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
            2'b10 : leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = leftShiftStage1Idx2_uid2190_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
            2'b11 : leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = leftShiftStage1Idx3_uid2193_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
            default : leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and114_i60_const_lambda_2_3059_143_vt_const_63(CONSTANT,235)
    assign i_and114_i60_const_lambda_2_3059_143_vt_const_63_q = 62'b00000000000000000000000000000000000000000000000000000000000000;

    // i_acl_10_i_i_const_lambda_2_3059_221_vt_const_31(CONSTANT,90)
    assign i_acl_10_i_i_const_lambda_2_3059_221_vt_const_31_q = 30'b000000000000000000000000000000;

    // i_and34_i_const_lambda_2_3059_100_join(BITJOIN,1831)@60
    assign i_and34_i_const_lambda_2_3059_100_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and30_i_const_lambda_2_3059_94_BitSelect_for_a_bit_select_merged_d};

    // i_and34_i_const_lambda_2_3059_100_vt_select_1(BITSELECT,310)@60
    assign i_and34_i_const_lambda_2_3059_100_vt_select_1_b = i_and34_i_const_lambda_2_3059_100_join_q[1:0];

    // i_and34_i_const_lambda_2_3059_100_vt_join(BITJOIN,309)@60
    assign i_and34_i_const_lambda_2_3059_100_vt_join_q = {i_acl_10_i_i_const_lambda_2_3059_221_vt_const_31_q, i_and34_i_const_lambda_2_3059_100_vt_select_1_b};

    // i_sh_prom35_i_const_lambda_2_3059_101_sel_x(BITSELECT,987)@60
    assign i_sh_prom35_i_const_lambda_2_3059_101_sel_x_b = {32'b00000000000000000000000000000000, i_and34_i_const_lambda_2_3059_100_vt_join_q[31:0]};

    // i_sh_prom35_i_const_lambda_2_3059_101_vt_select_1(BITSELECT,667)@60
    assign i_sh_prom35_i_const_lambda_2_3059_101_vt_select_1_b = i_sh_prom35_i_const_lambda_2_3059_101_sel_x_b[1:0];

    // redist133_i_sh_prom35_i_const_lambda_2_3059_101_vt_select_1_b_1(DELAY,2835)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist133_i_sh_prom35_i_const_lambda_2_3059_101_vt_select_1_b_1_q <= i_sh_prom35_i_const_lambda_2_3059_101_vt_select_1_b;
        end
    end

    // i_sh_prom35_i_const_lambda_2_3059_101_vt_join(BITJOIN,666)@61
    assign i_sh_prom35_i_const_lambda_2_3059_101_vt_join_q = {i_and114_i60_const_lambda_2_3059_143_vt_const_63_q, redist133_i_sh_prom35_i_const_lambda_2_3059_101_vt_select_1_b_1_q};

    // i_shl36_i_const_lambda_2_3390_0gr_shift_narrow_x(BITSELECT,1001)@61
    assign i_shl36_i_const_lambda_2_3390_0gr_shift_narrow_x_b = i_sh_prom35_i_const_lambda_2_3059_101_vt_join_q[5:0];

    // leftShiftStageSel0Dto0_uid2183_i_shl36_i_const_lambda_2_3390_0gr_shift_x_bit_select_merged(BITSELECT,2656)@61
    assign leftShiftStageSel0Dto0_uid2183_i_shl36_i_const_lambda_2_3390_0gr_shift_x_bit_select_merged_b = $signed(i_shl36_i_const_lambda_2_3390_0gr_shift_narrow_x_b[1:0]);
    assign leftShiftStageSel0Dto0_uid2183_i_shl36_i_const_lambda_2_3390_0gr_shift_x_bit_select_merged_c = $signed(i_shl36_i_const_lambda_2_3390_0gr_shift_narrow_x_b[3:2]);
    assign leftShiftStageSel0Dto0_uid2183_i_shl36_i_const_lambda_2_3390_0gr_shift_x_bit_select_merged_d = $signed(i_shl36_i_const_lambda_2_3390_0gr_shift_narrow_x_b[5:4]);

    // leftShiftStage2_uid2206_i_shl36_i_const_lambda_2_3390_0gr_shift_x(MUX,2205)@61
    assign leftShiftStage2_uid2206_i_shl36_i_const_lambda_2_3390_0gr_shift_x_s = leftShiftStageSel0Dto0_uid2183_i_shl36_i_const_lambda_2_3390_0gr_shift_x_bit_select_merged_d;
    always_comb 
    begin
        unique case (leftShiftStage2_uid2206_i_shl36_i_const_lambda_2_3390_0gr_shift_x_s)
            2'b00 : leftShiftStage2_uid2206_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = leftShiftStage1_uid2195_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
            2'b01 : leftShiftStage2_uid2206_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = leftShiftStage2Idx1_uid2198_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
            2'b10 : leftShiftStage2_uid2206_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = leftShiftStage2Idx2_uid2201_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
            2'b11 : leftShiftStage2_uid2206_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = leftShiftStage2Idx3_uid2204_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q;
            default : leftShiftStage2_uid2206_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_shl36_i_const_lambda_2_3059_102_vt_select_63(BITSELECT,718)@61
    assign i_shl36_i_const_lambda_2_3059_102_vt_select_63_b = leftShiftStage2_uid2206_i_shl36_i_const_lambda_2_3390_0gr_shift_x_q[63:3];

    // i_shl36_i_const_lambda_2_3059_102_vt_join(BITJOIN,717)@61
    assign i_shl36_i_const_lambda_2_3059_102_vt_join_q = {i_shl36_i_const_lambda_2_3059_102_vt_select_63_b, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // redist163_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_3(DELAY,2865)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist163_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_3_q <= redist162_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_2_q;
        end
    end

    // redist149_i_cmp9_i_const_lambda_2_3059_55_q_4(DELAY,2851)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist149_i_cmp9_i_const_lambda_2_3059_55_q_4_q <= redist148_i_cmp9_i_const_lambda_2_3059_55_q_3_q;
        end
    end

    // i_acl_9_i49_const_lambda_2_3059_109(MUX,192)@61
    assign i_acl_9_i49_const_lambda_2_3059_109_s = redist149_i_cmp9_i_const_lambda_2_3059_55_q_4_q;
    always_comb 
    begin
        unique case (i_acl_9_i49_const_lambda_2_3059_109_s)
            1'b0 : i_acl_9_i49_const_lambda_2_3059_109_q = redist163_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_3_q;
            1'b1 : i_acl_9_i49_const_lambda_2_3059_109_q = i_shl36_i_const_lambda_2_3059_102_vt_join_q;
            default : i_acl_9_i49_const_lambda_2_3059_109_q = 64'b0;
        endcase
    end

    // i_acl_9_i49_const_lambda_2_3059_109_vt_select_63(BITSELECT,195)@61
    assign i_acl_9_i49_const_lambda_2_3059_109_vt_select_63_b = i_acl_9_i49_const_lambda_2_3059_109_q[63:3];

    // i_acl_9_i49_const_lambda_2_3059_109_vt_join(BITJOIN,194)@61
    assign i_acl_9_i49_const_lambda_2_3059_109_vt_join_q = {i_acl_9_i49_const_lambda_2_3059_109_vt_select_63_b, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // redist150_i_cmp7_i_const_lambda_2_3059_53_q_1(DELAY,2852)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist150_i_cmp7_i_const_lambda_2_3059_53_q_1_q <= i_cmp7_i_const_lambda_2_3059_53_q;
        end
    end

    // i_acl_18_i71_const_lambda_2_3059_165invSel(LOGICAL,2688)@61
    assign i_acl_18_i71_const_lambda_2_3059_165invSel_q = ~ (redist150_i_cmp7_i_const_lambda_2_3059_53_q_1_q);

    // i_acl_12_i55_const_lambda_2_3059_117_vt_const_63(CONSTANT,97)
    assign i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q = 63'b000000000000000000000000000000000000000000000000000000000000000;

    // c_i64_3_3059_338(CONSTANT,66)
    assign c_i64_3_3059_338_q = 64'b0000000000000000000000000000000000000000000000000000000000000011;

    // rightShiftStage1Idx3Rng48_uid2316_i_shr110_i_const_lambda_2_3449_0gr_shift_x(BITSELECT,2315)@60
    assign rightShiftStage1Idx3Rng48_uid2316_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b = $signed(rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q[63:48]);

    // rightShiftStage1Idx3_uid2318_i_shr110_i_const_lambda_2_3449_0gr_shift_x(BITJOIN,2317)@60
    assign rightShiftStage1Idx3_uid2318_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q = {i_and76_i_const_lambda_2_3059_113_vt_const_63_q, rightShiftStage1Idx3Rng48_uid2316_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b};

    // rightShiftStage1Idx2Rng32_uid2313_i_shr110_i_const_lambda_2_3449_0gr_shift_x(BITSELECT,2312)@60
    assign rightShiftStage1Idx2Rng32_uid2313_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b = $signed(rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q[63:32]);

    // rightShiftStage1Idx2_uid2315_i_shr110_i_const_lambda_2_3449_0gr_shift_x(BITJOIN,2314)@60
    assign rightShiftStage1Idx2_uid2315_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q = {c_i32_0_3059_343_q, rightShiftStage1Idx2Rng32_uid2313_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b};

    // rightShiftStage1Idx1Rng16_uid2310_i_shr110_i_const_lambda_2_3449_0gr_shift_x(BITSELECT,2309)@60
    assign rightShiftStage1Idx1Rng16_uid2310_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b = $signed(rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q[63:16]);

    // rightShiftStage1Idx1_uid2312_i_shr110_i_const_lambda_2_3449_0gr_shift_x(BITJOIN,2311)@60
    assign rightShiftStage1Idx1_uid2312_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q = {c_i16_0_3059_381_q, rightShiftStage1Idx1Rng16_uid2310_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b};

    // rightShiftStage0Idx3Rng12_uid2305_i_shr110_i_const_lambda_2_3449_0gr_shift_x(BITSELECT,2304)@59
    assign rightShiftStage0Idx3Rng12_uid2305_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b = $signed(rightShiftStage1_uid2425_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q[63:12]);

    // rightShiftStage0Idx3_uid2307_i_shr110_i_const_lambda_2_3449_0gr_shift_x(BITJOIN,2306)@59
    assign rightShiftStage0Idx3_uid2307_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q = {i_and141_i_const_lambda_2_3059_172_vt_const_11_q, rightShiftStage0Idx3Rng12_uid2305_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b};

    // rightShiftStage0Idx2Rng8_uid2302_i_shr110_i_const_lambda_2_3449_0gr_shift_x(BITSELECT,2301)@59
    assign rightShiftStage0Idx2Rng8_uid2302_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b = $signed(rightShiftStage1_uid2425_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q[63:8]);

    // rightShiftStage0Idx2_uid2304_i_shr110_i_const_lambda_2_3449_0gr_shift_x(BITJOIN,2303)@59
    assign rightShiftStage0Idx2_uid2304_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, rightShiftStage0Idx2Rng8_uid2302_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b};

    // rightShiftStage0Idx1Rng4_uid2299_i_shr110_i_const_lambda_2_3449_0gr_shift_x(BITSELECT,2298)@59
    assign rightShiftStage0Idx1Rng4_uid2299_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b = $signed(rightShiftStage1_uid2425_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q[63:4]);

    // rightShiftStage0Idx1_uid2301_i_shr110_i_const_lambda_2_3449_0gr_shift_x(BITJOIN,2300)@59
    assign rightShiftStage0Idx1_uid2301_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q = {i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q, rightShiftStage0Idx1Rng4_uid2299_i_shr110_i_const_lambda_2_3449_0gr_shift_x_b};

    // rightShiftStage1Idx1Rng32_uid2421_i_shr97_i_const_lambda_2_3433_0gr_shift_x(BITSELECT,2420)@59
    assign rightShiftStage1Idx1Rng32_uid2421_i_shr97_i_const_lambda_2_3433_0gr_shift_x_b = $signed(rightShiftStage0_uid2420_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q[63:32]);

    // rightShiftStage1Idx1_uid2423_i_shr97_i_const_lambda_2_3433_0gr_shift_x(BITJOIN,2422)@59
    assign rightShiftStage1Idx1_uid2423_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q = {c_i32_0_3059_343_q, rightShiftStage1Idx1Rng32_uid2421_i_shr97_i_const_lambda_2_3433_0gr_shift_x_b};

    // rightShiftStage0Idx3Rng24_uid2416_i_shr97_i_const_lambda_2_3433_0gr_shift_x(BITSELECT,2415)@59
    assign rightShiftStage0Idx3Rng24_uid2416_i_shr97_i_const_lambda_2_3433_0gr_shift_x_b = $signed(i_shr84_i_const_lambda_2_3059_119_vt_join_q[63:24]);

    // rightShiftStage0Idx3_uid2418_i_shr97_i_const_lambda_2_3433_0gr_shift_x(BITJOIN,2417)@59
    assign rightShiftStage0Idx3_uid2418_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q = {i_and2_i_i31_const_lambda_2_3059_63_vt_const_23_q, rightShiftStage0Idx3Rng24_uid2416_i_shr97_i_const_lambda_2_3433_0gr_shift_x_b};

    // rightShiftStage0Idx2Rng16_uid2413_i_shr97_i_const_lambda_2_3433_0gr_shift_x(BITSELECT,2412)@59
    assign rightShiftStage0Idx2Rng16_uid2413_i_shr97_i_const_lambda_2_3433_0gr_shift_x_b = $signed(i_shr84_i_const_lambda_2_3059_119_vt_join_q[63:16]);

    // rightShiftStage0Idx2_uid2415_i_shr97_i_const_lambda_2_3433_0gr_shift_x(BITJOIN,2414)@59
    assign rightShiftStage0Idx2_uid2415_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q = {c_i16_0_3059_381_q, rightShiftStage0Idx2Rng16_uid2413_i_shr97_i_const_lambda_2_3433_0gr_shift_x_b};

    // rightShiftStage0Idx1Rng8_uid2410_i_shr97_i_const_lambda_2_3433_0gr_shift_x(BITSELECT,2409)@59
    assign rightShiftStage0Idx1Rng8_uid2410_i_shr97_i_const_lambda_2_3433_0gr_shift_x_b = $signed(i_shr84_i_const_lambda_2_3059_119_vt_join_q[63:8]);

    // rightShiftStage0Idx1_uid2412_i_shr97_i_const_lambda_2_3433_0gr_shift_x(BITJOIN,2411)@59
    assign rightShiftStage0Idx1_uid2412_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, rightShiftStage0Idx1Rng8_uid2410_i_shr97_i_const_lambda_2_3433_0gr_shift_x_b};

    // rightShiftStage0Idx3Rng48_uid2400_i_shr84_i_const_lambda_2_3417_0gr_shift_x(BITSELECT,2399)@59
    assign rightShiftStage0Idx3Rng48_uid2400_i_shr84_i_const_lambda_2_3417_0gr_shift_x_b = $signed(i_shr_i_const_lambda_2_3059_105_vt_join_q[63:48]);

    // rightShiftStage0Idx3_uid2402_i_shr84_i_const_lambda_2_3417_0gr_shift_x(BITJOIN,2401)@59
    assign rightShiftStage0Idx3_uid2402_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q = {i_and76_i_const_lambda_2_3059_113_vt_const_63_q, rightShiftStage0Idx3Rng48_uid2400_i_shr84_i_const_lambda_2_3417_0gr_shift_x_b};

    // rightShiftStage0Idx2Rng32_uid2397_i_shr84_i_const_lambda_2_3417_0gr_shift_x(BITSELECT,2396)@59
    assign rightShiftStage0Idx2Rng32_uid2397_i_shr84_i_const_lambda_2_3417_0gr_shift_x_b = $signed(i_shr_i_const_lambda_2_3059_105_vt_join_q[63:32]);

    // rightShiftStage0Idx2_uid2399_i_shr84_i_const_lambda_2_3417_0gr_shift_x(BITJOIN,2398)@59
    assign rightShiftStage0Idx2_uid2399_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q = {c_i32_0_3059_343_q, rightShiftStage0Idx2Rng32_uid2397_i_shr84_i_const_lambda_2_3417_0gr_shift_x_b};

    // rightShiftStage0Idx1Rng16_uid2394_i_shr84_i_const_lambda_2_3417_0gr_shift_x(BITSELECT,2393)@59
    assign rightShiftStage0Idx1Rng16_uid2394_i_shr84_i_const_lambda_2_3417_0gr_shift_x_b = $signed(i_shr_i_const_lambda_2_3059_105_vt_join_q[63:16]);

    // rightShiftStage0Idx1_uid2396_i_shr84_i_const_lambda_2_3417_0gr_shift_x(BITJOIN,2395)@59
    assign rightShiftStage0Idx1_uid2396_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q = {c_i16_0_3059_381_q, rightShiftStage0Idx1Rng16_uid2394_i_shr84_i_const_lambda_2_3417_0gr_shift_x_b};

    // rightShiftStage0Idx1Rng32_uid2429_i_shr_i_const_lambda_2_3397_0gr_shift_x(BITSELECT,2428)@59
    assign rightShiftStage0Idx1Rng32_uid2429_i_shr_i_const_lambda_2_3397_0gr_shift_x_b = $signed(redist161_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_1_q[63:32]);

    // rightShiftStage0Idx1_uid2431_i_shr_i_const_lambda_2_3397_0gr_shift_x(BITJOIN,2430)@59
    assign rightShiftStage0Idx1_uid2431_i_shr_i_const_lambda_2_3397_0gr_shift_x_q = {c_i32_0_3059_343_q, rightShiftStage0Idx1Rng32_uid2429_i_shr_i_const_lambda_2_3397_0gr_shift_x_b};

    // c_i32_2_3059_350(CONSTANT,43)
    assign c_i32_2_3059_350_q = 32'b00000000000000000000000000000010;

    // i_add55_i_const_lambda_2_3059_71(SUB,200)@57
    assign i_add55_i_const_lambda_2_3059_71_a = $unsigned({1'b0, c_i32_2_3059_350_q});
    assign i_add55_i_const_lambda_2_3059_71_b = $unsigned({1'b0, i_conv_i27_const_lambda_2_3059_51_vt_join_q});
    assign i_add55_i_const_lambda_2_3059_71_o = $unsigned($signed(i_add55_i_const_lambda_2_3059_71_a) - $signed(i_add55_i_const_lambda_2_3059_71_b));
    assign i_add55_i_const_lambda_2_3059_71_q = $signed(i_add55_i_const_lambda_2_3059_71_o[32:0]);

    // bgTrunc_i_add55_i_const_lambda_2_3059_71_sel_x(BITSELECT,881)@57
    assign bgTrunc_i_add55_i_const_lambda_2_3059_71_sel_x_b = $unsigned(i_add55_i_const_lambda_2_3059_71_q[31:0]);

    // redist124_bgTrunc_i_add55_i_const_lambda_2_3059_71_sel_x_b_1(DELAY,2826)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist124_bgTrunc_i_add55_i_const_lambda_2_3059_71_sel_x_b_1_q <= bgTrunc_i_add55_i_const_lambda_2_3059_71_sel_x_b;
        end
    end

    // i_acl_3_i_const_lambda_2_3059_77invSel(LOGICAL,2700)@58
    assign i_acl_3_i_const_lambda_2_3059_77invSel_q = ~ (i_acl_2_demorgan_i_const_lambda_2_3059_76_q);

    // i_acl_2_demorgan_i_const_lambda_2_3059_76(LOGICAL,134)@58
    assign i_acl_2_demorgan_i_const_lambda_2_3059_76_q = i_cmp9_i_const_lambda_2_3059_55_q | i_cmp49_i_const_lambda_2_3059_66_c;

    // mergedMUXes3(SELECTOR,2701)@58
    always_comb 
    begin
        mergedMUXes3_q = 32'b0;
        if (i_acl_3_i_const_lambda_2_3059_77invSel_q == 1'b1)
        begin
            mergedMUXes3_q = $signed(redist124_bgTrunc_i_add55_i_const_lambda_2_3059_71_sel_x_b_1_q);
        end
        if (i_acl_2_demorgan_i_const_lambda_2_3059_76_q == 1'b1)
        begin
            mergedMUXes3_q = $signed(c_i32_1_3059_346_q);
        end
        if (i_cmp49_i_const_lambda_2_3059_66_c == 1'b1)
        begin
            mergedMUXes3_q = $signed(c_i32_0_3059_343_q);
        end
    end

    // i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_bit_select_msb_X_2591_bit_select_merged(BITSELECT,2647)@58
    assign i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_bit_select_msb_X_2591_bit_select_merged_b = mergedMUXes3_q[31:31];
    assign i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_bit_select_msb_X_2591_bit_select_merged_c = mergedMUXes3_q[30:6];

    // i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_logic_op_top_X_2594(LOGICAL,2593)@58
    assign i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_logic_op_top_X_2594_q = i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_bit_select_msb_X_2591_bit_select_merged_c != 25'b0000000000000000000000000 ? 1'b1 : 1'b0;

    // i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_not_msb_X_2593(LOGICAL,2592)@58
    assign i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_not_msb_X_2593_q = $signed(~ (i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_bit_select_msb_X_2591_bit_select_merged_b));

    // i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_logic_op2_2595(LOGICAL,2594)@58
    assign i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_logic_op2_2595_q = $signed(i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_not_msb_X_2593_q & i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_logic_op_top_X_2594_q);

    // i_shift_value44_1_i_const_lambda_2_3059_82(MUX,702)@58
    assign i_shift_value44_1_i_const_lambda_2_3059_82_s = i_cmp59_i41_const_lambda_2_3059_80_new_compare_tro_1885_logic_op2_2595_q;
    always_comb 
    begin
        unique case (i_shift_value44_1_i_const_lambda_2_3059_82_s)
            1'b0 : i_shift_value44_1_i_const_lambda_2_3059_82_q = mergedMUXes3_q;
            1'b1 : i_shift_value44_1_i_const_lambda_2_3059_82_q = c_i32_63_3059_352_q;
            default : i_shift_value44_1_i_const_lambda_2_3059_82_q = 32'b0;
        endcase
    end

    // i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged(BITSELECT,2646)@58
    assign i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_in = i_shift_value44_1_i_const_lambda_2_3059_82_q[5:0];
    assign i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_b = $signed(i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_in[1:1]);
    assign i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_c = $signed(i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_in[0:0]);
    assign i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_d = $signed(i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_in[5:5]);
    assign i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_e = $signed(i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_in[4:4]);
    assign i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_f = $signed(i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_in[3:3]);
    assign i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_g = $signed(i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_in[2:2]);

    // redist47_i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_d_1(DELAY,2749)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist47_i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_d_1_q <= i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_d;
        end
    end

    // i_and63_i_const_lambda_2_3059_83_join(BITJOIN,1855)@59
    assign i_and63_i_const_lambda_2_3059_83_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, redist47_i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_d_1_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and63_i_const_lambda_2_3059_83_vt_select_5(BITSELECT,382)@59
    assign i_and63_i_const_lambda_2_3059_83_vt_select_5_b = i_and63_i_const_lambda_2_3059_83_join_q[5:5];

    // i_and63_i_const_lambda_2_3059_83_vt_join(BITJOIN,381)@59
    assign i_and63_i_const_lambda_2_3059_83_vt_join_q = {i_and18_i_i_const_lambda_2_3059_191_vt_const_31_q, i_and63_i_const_lambda_2_3059_83_vt_select_5_b, i_acl_17_i_i_const_lambda_2_3059_253_vt_const_63_q};

    // i_sh_prom72_i_const_lambda_2_3059_104_sel_x(BITSELECT,990)@59
    assign i_sh_prom72_i_const_lambda_2_3059_104_sel_x_b = {32'b00000000000000000000000000000000, i_and63_i_const_lambda_2_3059_83_vt_join_q[31:0]};

    // i_sh_prom72_i_const_lambda_2_3059_104_vt_select_5(BITSELECT,681)@59
    assign i_sh_prom72_i_const_lambda_2_3059_104_vt_select_5_b = i_sh_prom72_i_const_lambda_2_3059_104_sel_x_b[5:5];

    // i_sh_prom72_i_const_lambda_2_3059_104_vt_join(BITJOIN,680)@59
    assign i_sh_prom72_i_const_lambda_2_3059_104_vt_join_q = {i_sh_prom72_i_const_lambda_2_3059_104_vt_const_63_q, i_sh_prom72_i_const_lambda_2_3059_104_vt_select_5_b, i_acl_17_i_i_const_lambda_2_3059_253_vt_const_63_q};

    // i_shr_i_const_lambda_2_3397_0gr_shift_narrow_x(BITSELECT,1065)@59
    assign i_shr_i_const_lambda_2_3397_0gr_shift_narrow_x_b = i_sh_prom72_i_const_lambda_2_3059_104_vt_join_q[5:0];

    // rightShiftStageSel5Dto5_uid2432_i_shr_i_const_lambda_2_3397_0gr_shift_x(BITSELECT,2431)@59
    assign rightShiftStageSel5Dto5_uid2432_i_shr_i_const_lambda_2_3397_0gr_shift_x_b = $signed(i_shr_i_const_lambda_2_3397_0gr_shift_narrow_x_b[5:5]);

    // rightShiftStage0_uid2433_i_shr_i_const_lambda_2_3397_0gr_shift_x(MUX,2432)@59
    assign rightShiftStage0_uid2433_i_shr_i_const_lambda_2_3397_0gr_shift_x_s = rightShiftStageSel5Dto5_uid2432_i_shr_i_const_lambda_2_3397_0gr_shift_x_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid2433_i_shr_i_const_lambda_2_3397_0gr_shift_x_s)
            1'b0 : rightShiftStage0_uid2433_i_shr_i_const_lambda_2_3397_0gr_shift_x_q = redist161_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_1_q;
            1'b1 : rightShiftStage0_uid2433_i_shr_i_const_lambda_2_3397_0gr_shift_x_q = rightShiftStage0Idx1_uid2431_i_shr_i_const_lambda_2_3397_0gr_shift_x_q;
            default : rightShiftStage0_uid2433_i_shr_i_const_lambda_2_3397_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_shr_i_const_lambda_2_3059_105_vt_select_55(BITSELECT,765)@59
    assign i_shr_i_const_lambda_2_3059_105_vt_select_55_b = rightShiftStage0_uid2433_i_shr_i_const_lambda_2_3397_0gr_shift_x_q[55:0];

    // i_shr_i_const_lambda_2_3059_105_vt_join(BITJOIN,764)@59
    assign i_shr_i_const_lambda_2_3059_105_vt_join_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, i_shr_i_const_lambda_2_3059_105_vt_select_55_b};

    // i_sh_prom83_i_const_lambda_2_3059_118_vt_const_63(CONSTANT,684)
    assign i_sh_prom83_i_const_lambda_2_3059_118_vt_const_63_q = 59'b00000000000000000000000000000000000000000000000000000000000;

    // i_and73_i_const_lambda_2_3059_106_join(BITJOIN,1861)@58
    assign i_and73_i_const_lambda_2_3059_106_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_e, GND_q, GND_q, GND_q, GND_q};

    // i_and73_i_const_lambda_2_3059_106_vt_select_4(BITSELECT,401)@58
    assign i_and73_i_const_lambda_2_3059_106_vt_select_4_b = i_and73_i_const_lambda_2_3059_106_join_q[4:4];

    // redist155_i_and73_i_const_lambda_2_3059_106_vt_select_4_b_1(DELAY,2857)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist155_i_and73_i_const_lambda_2_3059_106_vt_select_4_b_1_q <= i_and73_i_const_lambda_2_3059_106_vt_select_4_b;
        end
    end

    // i_and73_i_const_lambda_2_3059_106_vt_join(BITJOIN,400)@59
    assign i_and73_i_const_lambda_2_3059_106_vt_join_q = {i_acl_5_i_i_const_lambda_2_3059_209_vt_const_31_q, redist155_i_and73_i_const_lambda_2_3059_106_vt_select_4_b_1_q, i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q};

    // i_sh_prom83_i_const_lambda_2_3059_118_sel_x(BITSELECT,991)@59
    assign i_sh_prom83_i_const_lambda_2_3059_118_sel_x_b = {32'b00000000000000000000000000000000, i_and73_i_const_lambda_2_3059_106_vt_join_q[31:0]};

    // i_sh_prom83_i_const_lambda_2_3059_118_vt_select_4(BITSELECT,686)@59
    assign i_sh_prom83_i_const_lambda_2_3059_118_vt_select_4_b = i_sh_prom83_i_const_lambda_2_3059_118_sel_x_b[4:4];

    // i_sh_prom83_i_const_lambda_2_3059_118_vt_join(BITJOIN,685)@59
    assign i_sh_prom83_i_const_lambda_2_3059_118_vt_join_q = {i_sh_prom83_i_const_lambda_2_3059_118_vt_const_63_q, i_sh_prom83_i_const_lambda_2_3059_118_vt_select_4_b, i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q};

    // i_shr84_i_const_lambda_2_3417_0gr_shift_narrow_x(BITSELECT,1049)@59
    assign i_shr84_i_const_lambda_2_3417_0gr_shift_narrow_x_b = i_sh_prom83_i_const_lambda_2_3059_118_vt_join_q[5:0];

    // rightShiftStageSel4Dto4_uid2403_i_shr84_i_const_lambda_2_3417_0gr_shift_x(BITSELECT,2402)@59
    assign rightShiftStageSel4Dto4_uid2403_i_shr84_i_const_lambda_2_3417_0gr_shift_x_b = $signed(i_shr84_i_const_lambda_2_3417_0gr_shift_narrow_x_b[5:4]);

    // rightShiftStage0_uid2404_i_shr84_i_const_lambda_2_3417_0gr_shift_x(MUX,2403)@59
    assign rightShiftStage0_uid2404_i_shr84_i_const_lambda_2_3417_0gr_shift_x_s = rightShiftStageSel4Dto4_uid2403_i_shr84_i_const_lambda_2_3417_0gr_shift_x_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid2404_i_shr84_i_const_lambda_2_3417_0gr_shift_x_s)
            2'b00 : rightShiftStage0_uid2404_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q = i_shr_i_const_lambda_2_3059_105_vt_join_q;
            2'b01 : rightShiftStage0_uid2404_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q = rightShiftStage0Idx1_uid2396_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q;
            2'b10 : rightShiftStage0_uid2404_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q = rightShiftStage0Idx2_uid2399_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q;
            2'b11 : rightShiftStage0_uid2404_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q = rightShiftStage0Idx3_uid2402_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q;
            default : rightShiftStage0_uid2404_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_shr84_i_const_lambda_2_3059_119_vt_select_55(BITSELECT,756)@59
    assign i_shr84_i_const_lambda_2_3059_119_vt_select_55_b = rightShiftStage0_uid2404_i_shr84_i_const_lambda_2_3417_0gr_shift_x_q[55:0];

    // i_shr84_i_const_lambda_2_3059_119_vt_join(BITJOIN,755)@59
    assign i_shr84_i_const_lambda_2_3059_119_vt_join_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, i_shr84_i_const_lambda_2_3059_119_vt_select_55_b};

    // rightShiftStage0_uid2420_i_shr97_i_const_lambda_2_3433_0gr_shift_x(MUX,2419)@59
    assign rightShiftStage0_uid2420_i_shr97_i_const_lambda_2_3433_0gr_shift_x_s = rightShiftStageSel3Dto3_uid2419_i_shr97_i_const_lambda_2_3433_0gr_shift_x_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid2420_i_shr97_i_const_lambda_2_3433_0gr_shift_x_s)
            2'b00 : rightShiftStage0_uid2420_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q = i_shr84_i_const_lambda_2_3059_119_vt_join_q;
            2'b01 : rightShiftStage0_uid2420_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q = rightShiftStage0Idx1_uid2412_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q;
            2'b10 : rightShiftStage0_uid2420_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q = rightShiftStage0Idx2_uid2415_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q;
            2'b11 : rightShiftStage0_uid2420_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q = rightShiftStage0Idx3_uid2418_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q;
            default : rightShiftStage0_uid2420_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and85_i_const_lambda_2_3059_120_join(BITJOIN,1867)@58
    assign i_and85_i_const_lambda_2_3059_120_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_f, GND_q, GND_q, GND_q};

    // i_and85_i_const_lambda_2_3059_120_vt_select_3(BITSELECT,419)@58
    assign i_and85_i_const_lambda_2_3059_120_vt_select_3_b = i_and85_i_const_lambda_2_3059_120_join_q[3:3];

    // redist154_i_and85_i_const_lambda_2_3059_120_vt_select_3_b_1(DELAY,2856)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist154_i_and85_i_const_lambda_2_3059_120_vt_select_3_b_1_q <= i_and85_i_const_lambda_2_3059_120_vt_select_3_b;
        end
    end

    // i_and85_i_const_lambda_2_3059_120_vt_join(BITJOIN,418)@59
    assign i_and85_i_const_lambda_2_3059_120_vt_join_q = {i_and31_i_const_lambda_2_3059_97_vt_const_31_q, redist154_i_and85_i_const_lambda_2_3059_120_vt_select_3_b_1_q, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // i_sh_prom96_i_const_lambda_2_3059_128_sel_x(BITSELECT,992)@59
    assign i_sh_prom96_i_const_lambda_2_3059_128_sel_x_b = {32'b00000000000000000000000000000000, i_and85_i_const_lambda_2_3059_120_vt_join_q[31:0]};

    // i_sh_prom96_i_const_lambda_2_3059_128_vt_select_3(BITSELECT,691)@59
    assign i_sh_prom96_i_const_lambda_2_3059_128_vt_select_3_b = i_sh_prom96_i_const_lambda_2_3059_128_sel_x_b[3:3];

    // i_sh_prom96_i_const_lambda_2_3059_128_vt_join(BITJOIN,690)@59
    assign i_sh_prom96_i_const_lambda_2_3059_128_vt_join_q = {i_acl_56_i_i_const_lambda_2_3059_270_vt_const_63_q, i_sh_prom96_i_const_lambda_2_3059_128_vt_select_3_b, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // i_shr97_i_const_lambda_2_3433_0gr_shift_narrow_x(BITSELECT,1061)@59
    assign i_shr97_i_const_lambda_2_3433_0gr_shift_narrow_x_b = i_sh_prom96_i_const_lambda_2_3059_128_vt_join_q[5:0];

    // rightShiftStageSel3Dto3_uid2419_i_shr97_i_const_lambda_2_3433_0gr_shift_x_bit_select_merged(BITSELECT,2662)@59
    assign rightShiftStageSel3Dto3_uid2419_i_shr97_i_const_lambda_2_3433_0gr_shift_x_bit_select_merged_b = $signed(i_shr97_i_const_lambda_2_3433_0gr_shift_narrow_x_b[4:3]);
    assign rightShiftStageSel3Dto3_uid2419_i_shr97_i_const_lambda_2_3433_0gr_shift_x_bit_select_merged_c = $signed(i_shr97_i_const_lambda_2_3433_0gr_shift_narrow_x_b[5:5]);

    // rightShiftStage1_uid2425_i_shr97_i_const_lambda_2_3433_0gr_shift_x(MUX,2424)@59
    assign rightShiftStage1_uid2425_i_shr97_i_const_lambda_2_3433_0gr_shift_x_s = rightShiftStageSel3Dto3_uid2419_i_shr97_i_const_lambda_2_3433_0gr_shift_x_bit_select_merged_c;
    always_comb 
    begin
        unique case (rightShiftStage1_uid2425_i_shr97_i_const_lambda_2_3433_0gr_shift_x_s)
            1'b0 : rightShiftStage1_uid2425_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q = rightShiftStage0_uid2420_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q;
            1'b1 : rightShiftStage1_uid2425_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q = rightShiftStage1Idx1_uid2423_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q;
            default : rightShiftStage1_uid2425_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and33_i_i_const_lambda_2_3059_266_vt_const_63(CONSTANT,304)
    assign i_and33_i_i_const_lambda_2_3059_266_vt_const_63_q = 61'b0000000000000000000000000000000000000000000000000000000000000;

    // i_and98_i_const_lambda_2_3059_130_vt_const_31(CONSTANT,426)
    assign i_and98_i_const_lambda_2_3059_130_vt_const_31_q = 29'b00000000000000000000000000000;

    // i_and98_i_const_lambda_2_3059_130_join(BITJOIN,1871)@58
    assign i_and98_i_const_lambda_2_3059_130_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_g, GND_q, GND_q};

    // i_and98_i_const_lambda_2_3059_130_vt_select_2(BITSELECT,428)@58
    assign i_and98_i_const_lambda_2_3059_130_vt_select_2_b = i_and98_i_const_lambda_2_3059_130_join_q[2:2];

    // redist153_i_and98_i_const_lambda_2_3059_130_vt_select_2_b_1(DELAY,2855)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist153_i_and98_i_const_lambda_2_3059_130_vt_select_2_b_1_q <= i_and98_i_const_lambda_2_3059_130_vt_select_2_b;
        end
    end

    // i_and98_i_const_lambda_2_3059_130_vt_join(BITJOIN,427)@59
    assign i_and98_i_const_lambda_2_3059_130_vt_join_q = {i_and98_i_const_lambda_2_3059_130_vt_const_31_q, redist153_i_and98_i_const_lambda_2_3059_130_vt_select_2_b_1_q, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // i_sh_prom109_i_const_lambda_2_3059_138_sel_x(BITSELECT,983)@59
    assign i_sh_prom109_i_const_lambda_2_3059_138_sel_x_b = {32'b00000000000000000000000000000000, i_and98_i_const_lambda_2_3059_130_vt_join_q[31:0]};

    // i_sh_prom109_i_const_lambda_2_3059_138_vt_select_2(BITSELECT,649)@59
    assign i_sh_prom109_i_const_lambda_2_3059_138_vt_select_2_b = i_sh_prom109_i_const_lambda_2_3059_138_sel_x_b[2:2];

    // i_sh_prom109_i_const_lambda_2_3059_138_vt_join(BITJOIN,648)@59
    assign i_sh_prom109_i_const_lambda_2_3059_138_vt_join_q = {i_and33_i_i_const_lambda_2_3059_266_vt_const_63_q, i_sh_prom109_i_const_lambda_2_3059_138_vt_select_2_b, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // i_shr110_i_const_lambda_2_3449_0gr_shift_narrow_x(BITSELECT,1021)@59
    assign i_shr110_i_const_lambda_2_3449_0gr_shift_narrow_x_b = i_sh_prom109_i_const_lambda_2_3059_138_vt_join_q[5:0];

    // rightShiftStageSel2Dto2_uid2308_i_shr110_i_const_lambda_2_3449_0gr_shift_x_bit_select_merged(BITSELECT,2659)@59
    assign rightShiftStageSel2Dto2_uid2308_i_shr110_i_const_lambda_2_3449_0gr_shift_x_bit_select_merged_b = $signed(i_shr110_i_const_lambda_2_3449_0gr_shift_narrow_x_b[3:2]);
    assign rightShiftStageSel2Dto2_uid2308_i_shr110_i_const_lambda_2_3449_0gr_shift_x_bit_select_merged_c = $signed(i_shr110_i_const_lambda_2_3449_0gr_shift_narrow_x_b[5:4]);

    // rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x(MUX,2308)@59 + 1
    assign rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x_s = rightShiftStageSel2Dto2_uid2308_i_shr110_i_const_lambda_2_3449_0gr_shift_x_bit_select_merged_b;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x_s)
                2'b00 : rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q <= rightShiftStage1_uid2425_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q;
                2'b01 : rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q <= rightShiftStage0Idx1_uid2301_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
                2'b10 : rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q <= rightShiftStage0Idx2_uid2304_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
                2'b11 : rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q <= rightShiftStage0Idx3_uid2307_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
                default : rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q <= 64'b0;
            endcase
        end
    end

    // redist21_rightShiftStageSel2Dto2_uid2308_i_shr110_i_const_lambda_2_3449_0gr_shift_x_bit_select_merged_c_1(DELAY,2723)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist21_rightShiftStageSel2Dto2_uid2308_i_shr110_i_const_lambda_2_3449_0gr_shift_x_bit_select_merged_c_1_q <= rightShiftStageSel2Dto2_uid2308_i_shr110_i_const_lambda_2_3449_0gr_shift_x_bit_select_merged_c;
        end
    end

    // rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x(MUX,2319)@60
    assign rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_s = redist21_rightShiftStageSel2Dto2_uid2308_i_shr110_i_const_lambda_2_3449_0gr_shift_x_bit_select_merged_c_1_q;
    always_comb 
    begin
        unique case (rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_s)
            2'b00 : rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q = rightShiftStage0_uid2309_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
            2'b01 : rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q = rightShiftStage1Idx1_uid2312_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
            2'b10 : rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q = rightShiftStage1Idx2_uid2315_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
            2'b11 : rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q = rightShiftStage1Idx3_uid2318_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
            default : rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and114_i60_const_lambda_2_3059_143(LOGICAL,234)@60
    assign i_and114_i60_const_lambda_2_3059_143_q = rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q & c_i64_3_3059_338_q;

    // i_and114_i60_const_lambda_2_3059_143_vt_select_1(BITSELECT,237)@60
    assign i_and114_i60_const_lambda_2_3059_143_vt_select_1_b = i_and114_i60_const_lambda_2_3059_143_q[1:0];

    // i_and114_i60_const_lambda_2_3059_143_vt_join(BITJOIN,236)@60
    assign i_and114_i60_const_lambda_2_3059_143_vt_join_q = {i_and114_i60_const_lambda_2_3059_143_vt_const_63_q, i_and114_i60_const_lambda_2_3059_143_vt_select_1_b};

    // i_tobool115_i61_const_lambda_2_3059_144(LOGICAL,776)@60
    assign i_tobool115_i61_const_lambda_2_3059_144_q = $unsigned(i_and114_i60_const_lambda_2_3059_143_vt_join_q != c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // i_cond116_i62_const_lambda_2_3059_146_sel_x(BITSELECT,969)@60
    assign i_cond116_i62_const_lambda_2_3059_146_sel_x_b = {63'b000000000000000000000000000000000000000000000000000000000000000, i_tobool115_i61_const_lambda_2_3059_144_q[0:0]};

    // i_cond116_i62_const_lambda_2_3059_146_vt_select_0(BITSELECT,474)@60
    assign i_cond116_i62_const_lambda_2_3059_146_vt_select_0_b = i_cond116_i62_const_lambda_2_3059_146_sel_x_b[0:0];

    // i_cond116_i62_const_lambda_2_3059_146_vt_join(BITJOIN,473)@60
    assign i_cond116_i62_const_lambda_2_3059_146_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, i_cond116_i62_const_lambda_2_3059_146_vt_select_0_b};

    // i_and111_i58_const_lambda_2_3059_140_join(BITJOIN,1811)@58
    assign i_and111_i58_const_lambda_2_3059_140_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_b, GND_q};

    // i_and111_i58_const_lambda_2_3059_140_vt_select_1(BITSELECT,233)@58
    assign i_and111_i58_const_lambda_2_3059_140_vt_select_1_b = i_and111_i58_const_lambda_2_3059_140_join_q[1:1];

    // redist166_i_and111_i58_const_lambda_2_3059_140_vt_select_1_b_2(DELAY,2868)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist166_i_and111_i58_const_lambda_2_3059_140_vt_select_1_b_2_delay_0 <= $unsigned(i_and111_i58_const_lambda_2_3059_140_vt_select_1_b);
            redist166_i_and111_i58_const_lambda_2_3059_140_vt_select_1_b_2_q <= $signed(redist166_i_and111_i58_const_lambda_2_3059_140_vt_select_1_b_2_delay_0);
        end
    end

    // i_and111_i58_const_lambda_2_3059_140_vt_join(BITJOIN,232)@60
    assign i_and111_i58_const_lambda_2_3059_140_vt_join_q = {i_acl_10_i_i_const_lambda_2_3059_221_vt_const_31_q, redist166_i_and111_i58_const_lambda_2_3059_140_vt_select_1_b_2_q, GND_q};

    // i_tobool112_i59_const_lambda_2_3059_141(LOGICAL,775)@60
    assign i_tobool112_i59_const_lambda_2_3059_141_q = $unsigned(i_and111_i58_const_lambda_2_3059_140_vt_join_q == c_i32_0_3059_343_q ? 1'b1 : 1'b0);

    // i_acl_15_i63_const_lambda_2_3059_147(MUX,113)@60
    assign i_acl_15_i63_const_lambda_2_3059_147_s = i_tobool112_i59_const_lambda_2_3059_141_q;
    always_comb 
    begin
        unique case (i_acl_15_i63_const_lambda_2_3059_147_s)
            1'b0 : i_acl_15_i63_const_lambda_2_3059_147_q = i_cond116_i62_const_lambda_2_3059_146_vt_join_q;
            1'b1 : i_acl_15_i63_const_lambda_2_3059_147_q = c_i64_0_3059_331_q;
            default : i_acl_15_i63_const_lambda_2_3059_147_q = 64'b0;
        endcase
    end

    // i_acl_15_i63_const_lambda_2_3059_147_vt_select_0(BITSELECT,116)@60
    assign i_acl_15_i63_const_lambda_2_3059_147_vt_select_0_b = i_acl_15_i63_const_lambda_2_3059_147_q[0:0];

    // redist175_i_acl_15_i63_const_lambda_2_3059_147_vt_select_0_b_1(DELAY,2877)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist175_i_acl_15_i63_const_lambda_2_3059_147_vt_select_0_b_1_q <= i_acl_15_i63_const_lambda_2_3059_147_vt_select_0_b;
        end
    end

    // i_acl_15_i63_const_lambda_2_3059_147_vt_join(BITJOIN,115)@61
    assign i_acl_15_i63_const_lambda_2_3059_147_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, redist175_i_acl_15_i63_const_lambda_2_3059_147_vt_select_0_b_1_q};

    // c_i64_15_3059_364(CONSTANT,58)
    assign c_i64_15_3059_364_q = 64'b0000000000000000000000000000000000000000000000000000000000001111;

    // i_and101_i_const_lambda_2_3059_133(LOGICAL,220)@59
    assign i_and101_i_const_lambda_2_3059_133_q = rightShiftStage1_uid2425_i_shr97_i_const_lambda_2_3433_0gr_shift_x_q & c_i64_15_3059_364_q;

    // i_and101_i_const_lambda_2_3059_133_vt_select_3(BITSELECT,223)@59
    assign i_and101_i_const_lambda_2_3059_133_vt_select_3_b = i_and101_i_const_lambda_2_3059_133_q[3:0];

    // redist167_i_and101_i_const_lambda_2_3059_133_vt_select_3_b_1(DELAY,2869)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist167_i_and101_i_const_lambda_2_3059_133_vt_select_3_b_1_q <= i_and101_i_const_lambda_2_3059_133_vt_select_3_b;
        end
    end

    // i_and101_i_const_lambda_2_3059_133_vt_join(BITJOIN,222)@60
    assign i_and101_i_const_lambda_2_3059_133_vt_join_q = {i_acl_56_i_i_const_lambda_2_3059_270_vt_const_63_q, redist167_i_and101_i_const_lambda_2_3059_133_vt_select_3_b_1_q};

    // i_tobool102_i_const_lambda_2_3059_134(LOGICAL,774)@60
    assign i_tobool102_i_const_lambda_2_3059_134_q = $unsigned(i_and101_i_const_lambda_2_3059_133_vt_join_q != c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // i_cond103_i_const_lambda_2_3059_136_sel_x(BITSELECT,968)@60
    assign i_cond103_i_const_lambda_2_3059_136_sel_x_b = {63'b000000000000000000000000000000000000000000000000000000000000000, i_tobool102_i_const_lambda_2_3059_134_q[0:0]};

    // i_cond103_i_const_lambda_2_3059_136_vt_select_0(BITSELECT,470)@60
    assign i_cond103_i_const_lambda_2_3059_136_vt_select_0_b = i_cond103_i_const_lambda_2_3059_136_sel_x_b[0:0];

    // i_cond103_i_const_lambda_2_3059_136_vt_join(BITJOIN,469)@60
    assign i_cond103_i_const_lambda_2_3059_136_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, i_cond103_i_const_lambda_2_3059_136_vt_select_0_b};

    // i_tobool99_i_const_lambda_2_3059_131(LOGICAL,789)@59 + 1
    assign i_tobool99_i_const_lambda_2_3059_131_qi = $unsigned(i_and98_i_const_lambda_2_3059_130_vt_join_q == c_i32_0_3059_343_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_tobool99_i_const_lambda_2_3059_131_delay ( .xin(i_tobool99_i_const_lambda_2_3059_131_qi), .xout(i_tobool99_i_const_lambda_2_3059_131_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_14_i57_const_lambda_2_3059_137(MUX,108)@60
    assign i_acl_14_i57_const_lambda_2_3059_137_s = i_tobool99_i_const_lambda_2_3059_131_q;
    always_comb 
    begin
        unique case (i_acl_14_i57_const_lambda_2_3059_137_s)
            1'b0 : i_acl_14_i57_const_lambda_2_3059_137_q = i_cond103_i_const_lambda_2_3059_136_vt_join_q;
            1'b1 : i_acl_14_i57_const_lambda_2_3059_137_q = c_i64_0_3059_331_q;
            default : i_acl_14_i57_const_lambda_2_3059_137_q = 64'b0;
        endcase
    end

    // i_acl_14_i57_const_lambda_2_3059_137_vt_select_0(BITSELECT,111)@60
    assign i_acl_14_i57_const_lambda_2_3059_137_vt_select_0_b = i_acl_14_i57_const_lambda_2_3059_137_q[0:0];

    // redist177_i_acl_14_i57_const_lambda_2_3059_137_vt_select_0_b_1(DELAY,2879)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist177_i_acl_14_i57_const_lambda_2_3059_137_vt_select_0_b_1_q <= i_acl_14_i57_const_lambda_2_3059_137_vt_select_0_b;
        end
    end

    // i_acl_14_i57_const_lambda_2_3059_137_vt_join(BITJOIN,110)@61
    assign i_acl_14_i57_const_lambda_2_3059_137_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, redist177_i_acl_14_i57_const_lambda_2_3059_137_vt_select_0_b_1_q};

    // i_reduction_2_i66_const_lambda_2_3059_159(LOGICAL,630)@61
    assign i_reduction_2_i66_const_lambda_2_3059_159_q = i_acl_14_i57_const_lambda_2_3059_137_vt_join_q | i_acl_15_i63_const_lambda_2_3059_147_vt_join_q;

    // i_reduction_2_i66_const_lambda_2_3059_159_vt_select_0(BITSELECT,633)@61
    assign i_reduction_2_i66_const_lambda_2_3059_159_vt_select_0_b = i_reduction_2_i66_const_lambda_2_3059_159_q[0:0];

    // i_reduction_2_i66_const_lambda_2_3059_159_vt_join(BITJOIN,632)@61
    assign i_reduction_2_i66_const_lambda_2_3059_159_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, i_reduction_2_i66_const_lambda_2_3059_159_vt_select_0_b};

    // rightShiftStage2Idx3Rng48_uid2382_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITSELECT,2381)@61
    assign rightShiftStage2Idx3Rng48_uid2382_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b = $signed(rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q[63:48]);

    // rightShiftStage2Idx3_uid2384_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITJOIN,2383)@61
    assign rightShiftStage2Idx3_uid2384_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = {i_and76_i_const_lambda_2_3059_113_vt_const_63_q, rightShiftStage2Idx3Rng48_uid2382_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b};

    // rightShiftStage2Idx2Rng32_uid2379_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITSELECT,2378)@61
    assign rightShiftStage2Idx2Rng32_uid2379_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b = $signed(rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q[63:32]);

    // rightShiftStage2Idx2_uid2381_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITJOIN,2380)@61
    assign rightShiftStage2Idx2_uid2381_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = {c_i32_0_3059_343_q, rightShiftStage2Idx2Rng32_uid2379_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b};

    // rightShiftStage2Idx1Rng16_uid2376_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITSELECT,2375)@61
    assign rightShiftStage2Idx1Rng16_uid2376_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b = $signed(rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q[63:16]);

    // rightShiftStage2Idx1_uid2378_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITJOIN,2377)@61
    assign rightShiftStage2Idx1_uid2378_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = {c_i16_0_3059_381_q, rightShiftStage2Idx1Rng16_uid2376_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b};

    // rightShiftStage1Idx3Rng12_uid2371_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITSELECT,2370)@61
    assign rightShiftStage1Idx3Rng12_uid2371_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b = $signed(rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q[63:12]);

    // rightShiftStage1Idx3_uid2373_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITJOIN,2372)@61
    assign rightShiftStage1Idx3_uid2373_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = {i_and141_i_const_lambda_2_3059_172_vt_const_11_q, rightShiftStage1Idx3Rng12_uid2371_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b};

    // rightShiftStage1Idx2Rng8_uid2368_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITSELECT,2367)@61
    assign rightShiftStage1Idx2Rng8_uid2368_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b = $signed(rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q[63:8]);

    // rightShiftStage1Idx2_uid2370_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITJOIN,2369)@61
    assign rightShiftStage1Idx2_uid2370_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, rightShiftStage1Idx2Rng8_uid2368_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b};

    // rightShiftStage1Idx1Rng4_uid2365_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITSELECT,2364)@61
    assign rightShiftStage1Idx1Rng4_uid2365_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b = $signed(rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q[63:4]);

    // rightShiftStage1Idx1_uid2367_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITJOIN,2366)@61
    assign rightShiftStage1Idx1_uid2367_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = {i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q, rightShiftStage1Idx1Rng4_uid2365_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b};

    // rightShiftStage0Idx3Rng3_uid2360_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITSELECT,2359)@60
    assign rightShiftStage0Idx3Rng3_uid2360_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b = $signed(rightShiftStage2_uid2350_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q[63:3]);

    // rightShiftStage0Idx3_uid2362_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITJOIN,2361)@60
    assign rightShiftStage0Idx3_uid2362_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = {i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q, rightShiftStage0Idx3Rng3_uid2360_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b};

    // rightShiftStage0Idx2Rng2_uid2357_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITSELECT,2356)@60
    assign rightShiftStage0Idx2Rng2_uid2357_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b = $signed(rightShiftStage2_uid2350_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q[63:2]);

    // rightShiftStage0Idx2_uid2359_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITJOIN,2358)@60
    assign rightShiftStage0Idx2_uid2359_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = {i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q, rightShiftStage0Idx2Rng2_uid2357_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b};

    // rightShiftStage0Idx1Rng1_uid2354_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITSELECT,2353)@60
    assign rightShiftStage0Idx1Rng1_uid2354_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b = $signed(rightShiftStage2_uid2350_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q[63:1]);

    // rightShiftStage0Idx1_uid2356_i_shr136_i_const_lambda_2_3477_0gr_shift_x(BITJOIN,2355)@60
    assign rightShiftStage0Idx1_uid2356_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid2354_i_shr136_i_const_lambda_2_3477_0gr_shift_x_b};

    // rightShiftStage2Idx1Rng32_uid2346_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITSELECT,2345)@60
    assign rightShiftStage2Idx1Rng32_uid2346_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b = $signed(rightShiftStage1_uid2345_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q[63:32]);

    // rightShiftStage2Idx1_uid2348_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITJOIN,2347)@60
    assign rightShiftStage2Idx1_uid2348_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = {c_i32_0_3059_343_q, rightShiftStage2Idx1Rng32_uid2346_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b};

    // rightShiftStage1Idx3Rng24_uid2341_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITSELECT,2340)@60
    assign rightShiftStage1Idx3Rng24_uid2341_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b = $signed(rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q[63:24]);

    // rightShiftStage1Idx3_uid2343_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITJOIN,2342)@60
    assign rightShiftStage1Idx3_uid2343_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = {i_and2_i_i31_const_lambda_2_3059_63_vt_const_23_q, rightShiftStage1Idx3Rng24_uid2341_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b};

    // rightShiftStage1Idx2Rng16_uid2338_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITSELECT,2337)@60
    assign rightShiftStage1Idx2Rng16_uid2338_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b = $signed(rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q[63:16]);

    // rightShiftStage1Idx2_uid2340_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITJOIN,2339)@60
    assign rightShiftStage1Idx2_uid2340_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = {c_i16_0_3059_381_q, rightShiftStage1Idx2Rng16_uid2338_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b};

    // rightShiftStage1Idx1Rng8_uid2335_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITSELECT,2334)@60
    assign rightShiftStage1Idx1Rng8_uid2335_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b = $signed(rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q[63:8]);

    // rightShiftStage1Idx1_uid2337_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITJOIN,2336)@60
    assign rightShiftStage1Idx1_uid2337_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, rightShiftStage1Idx1Rng8_uid2335_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b};

    // rightShiftStage0Idx3Rng6_uid2330_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITSELECT,2329)@60
    assign rightShiftStage0Idx3Rng6_uid2330_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b = $signed(rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q[63:6]);

    // rightShiftStage0Idx3_uid2332_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITJOIN,2331)@60
    assign rightShiftStage0Idx3_uid2332_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = {i_and37_i_i_const_lambda_2_3059_223_vt_const_5_q, rightShiftStage0Idx3Rng6_uid2330_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b};

    // rightShiftStage0Idx2Rng4_uid2327_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITSELECT,2326)@60
    assign rightShiftStage0Idx2Rng4_uid2327_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b = $signed(rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q[63:4]);

    // rightShiftStage0Idx2_uid2329_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITJOIN,2328)@60
    assign rightShiftStage0Idx2_uid2329_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = {i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q, rightShiftStage0Idx2Rng4_uid2327_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b};

    // rightShiftStage0Idx1Rng2_uid2324_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITSELECT,2323)@60
    assign rightShiftStage0Idx1Rng2_uid2324_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b = $signed(rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q[63:2]);

    // rightShiftStage0Idx1_uid2326_i_shr123_i_const_lambda_2_3465_0gr_shift_x(BITJOIN,2325)@60
    assign rightShiftStage0Idx1_uid2326_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = {i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q, rightShiftStage0Idx1Rng2_uid2324_i_shr123_i_const_lambda_2_3465_0gr_shift_x_b};

    // rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x(MUX,2333)@60
    assign rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x_s = rightShiftStageSel1Dto1_uid2333_i_shr123_i_const_lambda_2_3465_0gr_shift_x_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x_s)
            2'b00 : rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = rightShiftStage1_uid2320_i_shr110_i_const_lambda_2_3449_0gr_shift_x_q;
            2'b01 : rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = rightShiftStage0Idx1_uid2326_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
            2'b10 : rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = rightShiftStage0Idx2_uid2329_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
            2'b11 : rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = rightShiftStage0Idx3_uid2332_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
            default : rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = 64'b0;
        endcase
    end

    // rightShiftStage1_uid2345_i_shr123_i_const_lambda_2_3465_0gr_shift_x(MUX,2344)@60
    assign rightShiftStage1_uid2345_i_shr123_i_const_lambda_2_3465_0gr_shift_x_s = rightShiftStageSel1Dto1_uid2333_i_shr123_i_const_lambda_2_3465_0gr_shift_x_bit_select_merged_c;
    always_comb 
    begin
        unique case (rightShiftStage1_uid2345_i_shr123_i_const_lambda_2_3465_0gr_shift_x_s)
            2'b00 : rightShiftStage1_uid2345_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = rightShiftStage0_uid2334_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
            2'b01 : rightShiftStage1_uid2345_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = rightShiftStage1Idx1_uid2337_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
            2'b10 : rightShiftStage1_uid2345_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = rightShiftStage1Idx2_uid2340_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
            2'b11 : rightShiftStage1_uid2345_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = rightShiftStage1Idx3_uid2343_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
            default : rightShiftStage1_uid2345_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_sh_prom122_i_const_lambda_2_3059_148_sel_x(BITSELECT,984)@60
    assign i_sh_prom122_i_const_lambda_2_3059_148_sel_x_b = {32'b00000000000000000000000000000000, i_and111_i58_const_lambda_2_3059_140_vt_join_q[31:0]};

    // i_sh_prom122_i_const_lambda_2_3059_148_vt_select_1(BITSELECT,654)@60
    assign i_sh_prom122_i_const_lambda_2_3059_148_vt_select_1_b = i_sh_prom122_i_const_lambda_2_3059_148_sel_x_b[1:1];

    // i_sh_prom122_i_const_lambda_2_3059_148_vt_join(BITJOIN,653)@60
    assign i_sh_prom122_i_const_lambda_2_3059_148_vt_join_q = {i_and114_i60_const_lambda_2_3059_143_vt_const_63_q, i_sh_prom122_i_const_lambda_2_3059_148_vt_select_1_b, GND_q};

    // i_shr123_i_const_lambda_2_3465_0gr_shift_narrow_x(BITSELECT,1025)@60
    assign i_shr123_i_const_lambda_2_3465_0gr_shift_narrow_x_b = i_sh_prom122_i_const_lambda_2_3059_148_vt_join_q[5:0];

    // rightShiftStageSel1Dto1_uid2333_i_shr123_i_const_lambda_2_3465_0gr_shift_x_bit_select_merged(BITSELECT,2660)@60
    assign rightShiftStageSel1Dto1_uid2333_i_shr123_i_const_lambda_2_3465_0gr_shift_x_bit_select_merged_b = $signed(i_shr123_i_const_lambda_2_3465_0gr_shift_narrow_x_b[2:1]);
    assign rightShiftStageSel1Dto1_uid2333_i_shr123_i_const_lambda_2_3465_0gr_shift_x_bit_select_merged_c = $signed(i_shr123_i_const_lambda_2_3465_0gr_shift_narrow_x_b[4:3]);
    assign rightShiftStageSel1Dto1_uid2333_i_shr123_i_const_lambda_2_3465_0gr_shift_x_bit_select_merged_d = $signed(i_shr123_i_const_lambda_2_3465_0gr_shift_narrow_x_b[5:5]);

    // rightShiftStage2_uid2350_i_shr123_i_const_lambda_2_3465_0gr_shift_x(MUX,2349)@60
    assign rightShiftStage2_uid2350_i_shr123_i_const_lambda_2_3465_0gr_shift_x_s = rightShiftStageSel1Dto1_uid2333_i_shr123_i_const_lambda_2_3465_0gr_shift_x_bit_select_merged_d;
    always_comb 
    begin
        unique case (rightShiftStage2_uid2350_i_shr123_i_const_lambda_2_3465_0gr_shift_x_s)
            1'b0 : rightShiftStage2_uid2350_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = rightShiftStage1_uid2345_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
            1'b1 : rightShiftStage2_uid2350_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = rightShiftStage2Idx1_uid2348_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
            default : rightShiftStage2_uid2350_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and124_i_const_lambda_2_3059_150_vt_const_31(CONSTANT,239)
    assign i_and124_i_const_lambda_2_3059_150_vt_const_31_q = 31'b0000000000000000000000000000000;

    // i_and124_i_const_lambda_2_3059_150_join(BITJOIN,1813)@58
    assign i_and124_i_const_lambda_2_3059_150_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and111_i58_const_lambda_2_3059_140_BitSelect_for_a_bit_select_merged_c};

    // i_and124_i_const_lambda_2_3059_150_vt_select_0(BITSELECT,241)@58
    assign i_and124_i_const_lambda_2_3059_150_vt_select_0_b = i_and124_i_const_lambda_2_3059_150_join_q[0:0];

    // redist165_i_and124_i_const_lambda_2_3059_150_vt_select_0_b_2(DELAY,2867)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist165_i_and124_i_const_lambda_2_3059_150_vt_select_0_b_2_delay_0 <= $unsigned(i_and124_i_const_lambda_2_3059_150_vt_select_0_b);
            redist165_i_and124_i_const_lambda_2_3059_150_vt_select_0_b_2_q <= $signed(redist165_i_and124_i_const_lambda_2_3059_150_vt_select_0_b_2_delay_0);
        end
    end

    // i_and124_i_const_lambda_2_3059_150_vt_join(BITJOIN,240)@60
    assign i_and124_i_const_lambda_2_3059_150_vt_join_q = {i_and124_i_const_lambda_2_3059_150_vt_const_31_q, redist165_i_and124_i_const_lambda_2_3059_150_vt_select_0_b_2_q};

    // i_sh_prom135_i_const_lambda_2_3059_155_sel_x(BITSELECT,985)@60
    assign i_sh_prom135_i_const_lambda_2_3059_155_sel_x_b = {32'b00000000000000000000000000000000, i_and124_i_const_lambda_2_3059_150_vt_join_q[31:0]};

    // i_sh_prom135_i_const_lambda_2_3059_155_vt_select_0(BITSELECT,658)@60
    assign i_sh_prom135_i_const_lambda_2_3059_155_vt_select_0_b = i_sh_prom135_i_const_lambda_2_3059_155_sel_x_b[0:0];

    // i_sh_prom135_i_const_lambda_2_3059_155_vt_join(BITJOIN,657)@60
    assign i_sh_prom135_i_const_lambda_2_3059_155_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, i_sh_prom135_i_const_lambda_2_3059_155_vt_select_0_b};

    // i_shr136_i_const_lambda_2_3477_0gr_shift_narrow_x(BITSELECT,1029)@60
    assign i_shr136_i_const_lambda_2_3477_0gr_shift_narrow_x_b = i_sh_prom135_i_const_lambda_2_3059_155_vt_join_q[5:0];

    // rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged(BITSELECT,2661)@60
    assign rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_b = $signed(i_shr136_i_const_lambda_2_3477_0gr_shift_narrow_x_b[1:0]);
    assign rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_c = $signed(i_shr136_i_const_lambda_2_3477_0gr_shift_narrow_x_b[3:2]);
    assign rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_d = $signed(i_shr136_i_const_lambda_2_3477_0gr_shift_narrow_x_b[5:4]);

    // rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x(MUX,2363)@60 + 1
    assign rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x_s = rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_b;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x_s)
                2'b00 : rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q <= rightShiftStage2_uid2350_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q;
                2'b01 : rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q <= rightShiftStage0Idx1_uid2356_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
                2'b10 : rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q <= rightShiftStage0Idx2_uid2359_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
                2'b11 : rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q <= rightShiftStage0Idx3_uid2362_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
                default : rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q <= 64'b0;
            endcase
        end
    end

    // redist19_rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_c_1(DELAY,2721)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist19_rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_c_1_q <= rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_c;
        end
    end

    // rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x(MUX,2374)@61
    assign rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x_s = redist19_rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_c_1_q;
    always_comb 
    begin
        unique case (rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x_s)
            2'b00 : rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = rightShiftStage0_uid2364_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
            2'b01 : rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = rightShiftStage1Idx1_uid2367_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
            2'b10 : rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = rightShiftStage1Idx2_uid2370_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
            2'b11 : rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = rightShiftStage1Idx3_uid2373_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
            default : rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = 64'b0;
        endcase
    end

    // redist20_rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_d_1(DELAY,2722)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist20_rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_d_1_q <= rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_d;
        end
    end

    // rightShiftStage2_uid2386_i_shr136_i_const_lambda_2_3477_0gr_shift_x(MUX,2385)@61
    assign rightShiftStage2_uid2386_i_shr136_i_const_lambda_2_3477_0gr_shift_x_s = redist20_rightShiftStageSel0Dto0_uid2363_i_shr136_i_const_lambda_2_3477_0gr_shift_x_bit_select_merged_d_1_q;
    always_comb 
    begin
        unique case (rightShiftStage2_uid2386_i_shr136_i_const_lambda_2_3477_0gr_shift_x_s)
            2'b00 : rightShiftStage2_uid2386_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = rightShiftStage1_uid2375_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
            2'b01 : rightShiftStage2_uid2386_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = rightShiftStage2Idx1_uid2378_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
            2'b10 : rightShiftStage2_uid2386_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = rightShiftStage2Idx2_uid2381_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
            2'b11 : rightShiftStage2_uid2386_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = rightShiftStage2Idx3_uid2384_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q;
            default : rightShiftStage2_uid2386_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_reduction_4_i68_const_lambda_2_3059_161(LOGICAL,638)@61
    assign i_reduction_4_i68_const_lambda_2_3059_161_q = rightShiftStage2_uid2386_i_shr136_i_const_lambda_2_3477_0gr_shift_x_q | i_reduction_2_i66_const_lambda_2_3059_159_vt_join_q;

    // i_and10_i_i_const_lambda_2_3059_177_vt_const_55(CONSTANT,225)
    assign i_and10_i_i_const_lambda_2_3059_177_vt_const_55_q = 56'b00000000000000000000000000000000000000000000000000000000;

    // i_and88_i_const_lambda_2_3059_123_BitSelect_for_a(BITSELECT,1868)@59
    assign i_and88_i_const_lambda_2_3059_123_BitSelect_for_a_b = $signed(i_shr84_i_const_lambda_2_3059_119_vt_join_q[7:0]);

    // i_and88_i_const_lambda_2_3059_123_join(BITJOIN,1869)@59
    assign i_and88_i_const_lambda_2_3059_123_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and88_i_const_lambda_2_3059_123_BitSelect_for_a_b};

    // i_and88_i_const_lambda_2_3059_123_vt_select_7(BITSELECT,423)@59
    assign i_and88_i_const_lambda_2_3059_123_vt_select_7_b = i_and88_i_const_lambda_2_3059_123_join_q[7:0];

    // i_and88_i_const_lambda_2_3059_123_vt_join(BITJOIN,422)@59
    assign i_and88_i_const_lambda_2_3059_123_vt_join_q = {i_and10_i_i_const_lambda_2_3059_177_vt_const_55_q, i_and88_i_const_lambda_2_3059_123_vt_select_7_b};

    // i_tobool89_i_const_lambda_2_3059_124(LOGICAL,788)@59
    assign i_tobool89_i_const_lambda_2_3059_124_q = $unsigned(i_and88_i_const_lambda_2_3059_123_vt_join_q != c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // i_cond90_i_const_lambda_2_3059_126_sel_x(BITSELECT,974)@59
    assign i_cond90_i_const_lambda_2_3059_126_sel_x_b = {63'b000000000000000000000000000000000000000000000000000000000000000, i_tobool89_i_const_lambda_2_3059_124_q[0:0]};

    // i_cond90_i_const_lambda_2_3059_126_vt_select_0(BITSELECT,504)@59
    assign i_cond90_i_const_lambda_2_3059_126_vt_select_0_b = i_cond90_i_const_lambda_2_3059_126_sel_x_b[0:0];

    // redist144_i_cond90_i_const_lambda_2_3059_126_vt_select_0_b_1(DELAY,2846)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist144_i_cond90_i_const_lambda_2_3059_126_vt_select_0_b_1_q <= i_cond90_i_const_lambda_2_3059_126_vt_select_0_b;
        end
    end

    // i_cond90_i_const_lambda_2_3059_126_vt_join(BITJOIN,503)@60
    assign i_cond90_i_const_lambda_2_3059_126_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, redist144_i_cond90_i_const_lambda_2_3059_126_vt_select_0_b_1_q};

    // i_tobool86_i_const_lambda_2_3059_121(LOGICAL,787)@59 + 1
    assign i_tobool86_i_const_lambda_2_3059_121_qi = $unsigned(i_and85_i_const_lambda_2_3059_120_vt_join_q == c_i32_0_3059_343_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_tobool86_i_const_lambda_2_3059_121_delay ( .xin(i_tobool86_i_const_lambda_2_3059_121_qi), .xout(i_tobool86_i_const_lambda_2_3059_121_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_13_i56_const_lambda_2_3059_127(MUX,100)@60
    assign i_acl_13_i56_const_lambda_2_3059_127_s = i_tobool86_i_const_lambda_2_3059_121_q;
    always_comb 
    begin
        unique case (i_acl_13_i56_const_lambda_2_3059_127_s)
            1'b0 : i_acl_13_i56_const_lambda_2_3059_127_q = i_cond90_i_const_lambda_2_3059_126_vt_join_q;
            1'b1 : i_acl_13_i56_const_lambda_2_3059_127_q = c_i64_0_3059_331_q;
            default : i_acl_13_i56_const_lambda_2_3059_127_q = 64'b0;
        endcase
    end

    // i_acl_13_i56_const_lambda_2_3059_127_vt_select_0(BITSELECT,103)@60
    assign i_acl_13_i56_const_lambda_2_3059_127_vt_select_0_b = i_acl_13_i56_const_lambda_2_3059_127_q[0:0];

    // i_acl_13_i56_const_lambda_2_3059_127_vt_join(BITJOIN,102)@60
    assign i_acl_13_i56_const_lambda_2_3059_127_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, i_acl_13_i56_const_lambda_2_3059_127_vt_select_0_b};

    // i_and76_i_const_lambda_2_3059_113_BitSelect_for_a(BITSELECT,1862)@59
    assign i_and76_i_const_lambda_2_3059_113_BitSelect_for_a_b = $signed(i_shr_i_const_lambda_2_3059_105_vt_join_q[15:0]);

    // i_and76_i_const_lambda_2_3059_113_join(BITJOIN,1863)@59
    assign i_and76_i_const_lambda_2_3059_113_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and76_i_const_lambda_2_3059_113_BitSelect_for_a_b};

    // i_and76_i_const_lambda_2_3059_113_vt_select_15(BITSELECT,405)@59
    assign i_and76_i_const_lambda_2_3059_113_vt_select_15_b = i_and76_i_const_lambda_2_3059_113_join_q[15:0];

    // i_and76_i_const_lambda_2_3059_113_vt_join(BITJOIN,404)@59
    assign i_and76_i_const_lambda_2_3059_113_vt_join_q = {i_and76_i_const_lambda_2_3059_113_vt_const_63_q, i_and76_i_const_lambda_2_3059_113_vt_select_15_b};

    // i_tobool77_i_const_lambda_2_3059_114(LOGICAL,786)@59
    assign i_tobool77_i_const_lambda_2_3059_114_q = $unsigned(i_and76_i_const_lambda_2_3059_113_vt_join_q != c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // i_cond78_i_const_lambda_2_3059_116_sel_x(BITSELECT,973)@59
    assign i_cond78_i_const_lambda_2_3059_116_sel_x_b = {63'b000000000000000000000000000000000000000000000000000000000000000, i_tobool77_i_const_lambda_2_3059_114_q[0:0]};

    // i_cond78_i_const_lambda_2_3059_116_vt_select_0(BITSELECT,500)@59
    assign i_cond78_i_const_lambda_2_3059_116_vt_select_0_b = i_cond78_i_const_lambda_2_3059_116_sel_x_b[0:0];

    // i_cond78_i_const_lambda_2_3059_116_vt_join(BITJOIN,499)@59
    assign i_cond78_i_const_lambda_2_3059_116_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, i_cond78_i_const_lambda_2_3059_116_vt_select_0_b};

    // i_tobool74_i_const_lambda_2_3059_107(LOGICAL,785)@59
    assign i_tobool74_i_const_lambda_2_3059_107_q = $unsigned(i_and73_i_const_lambda_2_3059_106_vt_join_q == c_i32_0_3059_343_q ? 1'b1 : 1'b0);

    // i_acl_12_i55_const_lambda_2_3059_117(MUX,96)@59
    assign i_acl_12_i55_const_lambda_2_3059_117_s = i_tobool74_i_const_lambda_2_3059_107_q;
    always_comb 
    begin
        unique case (i_acl_12_i55_const_lambda_2_3059_117_s)
            1'b0 : i_acl_12_i55_const_lambda_2_3059_117_q = i_cond78_i_const_lambda_2_3059_116_vt_join_q;
            1'b1 : i_acl_12_i55_const_lambda_2_3059_117_q = c_i64_0_3059_331_q;
            default : i_acl_12_i55_const_lambda_2_3059_117_q = 64'b0;
        endcase
    end

    // i_acl_12_i55_const_lambda_2_3059_117_vt_select_0(BITSELECT,99)@59
    assign i_acl_12_i55_const_lambda_2_3059_117_vt_select_0_b = i_acl_12_i55_const_lambda_2_3059_117_q[0:0];

    // redist178_i_acl_12_i55_const_lambda_2_3059_117_vt_select_0_b_1(DELAY,2880)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist178_i_acl_12_i55_const_lambda_2_3059_117_vt_select_0_b_1_q <= i_acl_12_i55_const_lambda_2_3059_117_vt_select_0_b;
        end
    end

    // i_acl_12_i55_const_lambda_2_3059_117_vt_join(BITJOIN,98)@60
    assign i_acl_12_i55_const_lambda_2_3059_117_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, redist178_i_acl_12_i55_const_lambda_2_3059_117_vt_select_0_b_1_q};

    // i_reduction_1_i65_const_lambda_2_3059_158(LOGICAL,626)@60
    assign i_reduction_1_i65_const_lambda_2_3059_158_q = i_acl_12_i55_const_lambda_2_3059_117_vt_join_q | i_acl_13_i56_const_lambda_2_3059_127_vt_join_q;

    // i_reduction_1_i65_const_lambda_2_3059_158_vt_select_0(BITSELECT,629)@60
    assign i_reduction_1_i65_const_lambda_2_3059_158_vt_select_0_b = i_reduction_1_i65_const_lambda_2_3059_158_q[0:0];

    // redist134_i_reduction_1_i65_const_lambda_2_3059_158_vt_select_0_b_1(DELAY,2836)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist134_i_reduction_1_i65_const_lambda_2_3059_158_vt_select_0_b_1_q <= i_reduction_1_i65_const_lambda_2_3059_158_vt_select_0_b;
        end
    end

    // i_reduction_1_i65_const_lambda_2_3059_158_vt_join(BITJOIN,628)@61
    assign i_reduction_1_i65_const_lambda_2_3059_158_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, redist134_i_reduction_1_i65_const_lambda_2_3059_158_vt_select_0_b_1_q};

    // i_and65_i_const_lambda_2_3059_87_BitSelect_for_a(BITSELECT,1856)@59
    assign i_and65_i_const_lambda_2_3059_87_BitSelect_for_a_b = $signed(redist161_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_1_q[31:3]);

    // i_and65_i_const_lambda_2_3059_87_join(BITJOIN,1857)@59
    assign i_and65_i_const_lambda_2_3059_87_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and65_i_const_lambda_2_3059_87_BitSelect_for_a_b, GND_q, GND_q, GND_q};

    // i_and65_i_const_lambda_2_3059_87_vt_select_31(BITSELECT,387)@59
    assign i_and65_i_const_lambda_2_3059_87_vt_select_31_b = i_and65_i_const_lambda_2_3059_87_join_q[31:3];

    // i_and65_i_const_lambda_2_3059_87_vt_join(BITJOIN,386)@59
    assign i_and65_i_const_lambda_2_3059_87_vt_join_q = {c_i32_0_3059_343_q, i_and65_i_const_lambda_2_3059_87_vt_select_31_b, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // i_tobool66_i_const_lambda_2_3059_88(LOGICAL,784)@59
    assign i_tobool66_i_const_lambda_2_3059_88_q = $unsigned(i_and65_i_const_lambda_2_3059_87_vt_join_q != c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // i_cond67_i_const_lambda_2_3059_90_sel_x(BITSELECT,972)@59
    assign i_cond67_i_const_lambda_2_3059_90_sel_x_b = {63'b000000000000000000000000000000000000000000000000000000000000000, i_tobool66_i_const_lambda_2_3059_88_q[0:0]};

    // i_cond67_i_const_lambda_2_3059_90_vt_select_0(BITSELECT,496)@59
    assign i_cond67_i_const_lambda_2_3059_90_vt_select_0_b = i_cond67_i_const_lambda_2_3059_90_sel_x_b[0:0];

    // i_cond67_i_const_lambda_2_3059_90_vt_join(BITJOIN,495)@59
    assign i_cond67_i_const_lambda_2_3059_90_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, i_cond67_i_const_lambda_2_3059_90_vt_select_0_b};

    // i_tobool_i42_const_lambda_2_3059_84(LOGICAL,790)@59
    assign i_tobool_i42_const_lambda_2_3059_84_q = $unsigned(i_and63_i_const_lambda_2_3059_83_vt_join_q == c_i32_0_3059_343_q ? 1'b1 : 1'b0);

    // i_acl_8_i48_const_lambda_2_3059_103(MUX,187)@59
    assign i_acl_8_i48_const_lambda_2_3059_103_s = i_tobool_i42_const_lambda_2_3059_84_q;
    always_comb 
    begin
        unique case (i_acl_8_i48_const_lambda_2_3059_103_s)
            1'b0 : i_acl_8_i48_const_lambda_2_3059_103_q = i_cond67_i_const_lambda_2_3059_90_vt_join_q;
            1'b1 : i_acl_8_i48_const_lambda_2_3059_103_q = c_i64_0_3059_331_q;
            default : i_acl_8_i48_const_lambda_2_3059_103_q = 64'b0;
        endcase
    end

    // i_acl_8_i48_const_lambda_2_3059_103_vt_select_0(BITSELECT,190)@59
    assign i_acl_8_i48_const_lambda_2_3059_103_vt_select_0_b = i_acl_8_i48_const_lambda_2_3059_103_q[0:0];

    // redist171_i_acl_8_i48_const_lambda_2_3059_103_vt_select_0_b_2(DELAY,2873)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist171_i_acl_8_i48_const_lambda_2_3059_103_vt_select_0_b_2_delay_0 <= $unsigned(i_acl_8_i48_const_lambda_2_3059_103_vt_select_0_b);
            redist171_i_acl_8_i48_const_lambda_2_3059_103_vt_select_0_b_2_q <= $signed(redist171_i_acl_8_i48_const_lambda_2_3059_103_vt_select_0_b_2_delay_0);
        end
    end

    // i_acl_8_i48_const_lambda_2_3059_103_vt_join(BITJOIN,189)@61
    assign i_acl_8_i48_const_lambda_2_3059_103_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, redist171_i_acl_8_i48_const_lambda_2_3059_103_vt_select_0_b_2_q};

    // c_i64_1_3059_365(CONSTANT,59)
    assign c_i64_1_3059_365_q = 64'b0000000000000000000000000000000000000000000000000000000000000001;

    // i_and127_i_const_lambda_2_3059_153(LOGICAL,242)@60
    assign i_and127_i_const_lambda_2_3059_153_q = rightShiftStage2_uid2350_i_shr123_i_const_lambda_2_3465_0gr_shift_x_q & c_i64_1_3059_365_q;

    // i_and127_i_const_lambda_2_3059_153_vt_select_0(BITSELECT,245)@60
    assign i_and127_i_const_lambda_2_3059_153_vt_select_0_b = i_and127_i_const_lambda_2_3059_153_q[0:0];

    // i_and127_i_const_lambda_2_3059_153_vt_join(BITJOIN,244)@60
    assign i_and127_i_const_lambda_2_3059_153_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, i_and127_i_const_lambda_2_3059_153_vt_select_0_b};

    // i_tobool125_i_const_lambda_2_3059_151(LOGICAL,778)@60
    assign i_tobool125_i_const_lambda_2_3059_151_q = $unsigned(i_and124_i_const_lambda_2_3059_150_vt_join_q == c_i32_0_3059_343_q ? 1'b1 : 1'b0);

    // i_cond130_i_const_lambda_2_3059_154(MUX,477)@60
    assign i_cond130_i_const_lambda_2_3059_154_s = i_tobool125_i_const_lambda_2_3059_151_q;
    always_comb 
    begin
        unique case (i_cond130_i_const_lambda_2_3059_154_s)
            1'b0 : i_cond130_i_const_lambda_2_3059_154_q = i_and127_i_const_lambda_2_3059_153_vt_join_q;
            1'b1 : i_cond130_i_const_lambda_2_3059_154_q = c_i64_0_3059_331_q;
            default : i_cond130_i_const_lambda_2_3059_154_q = 64'b0;
        endcase
    end

    // i_cond130_i_const_lambda_2_3059_154_vt_select_0(BITSELECT,480)@60
    assign i_cond130_i_const_lambda_2_3059_154_vt_select_0_b = i_cond130_i_const_lambda_2_3059_154_q[0:0];

    // redist145_i_cond130_i_const_lambda_2_3059_154_vt_select_0_b_1(DELAY,2847)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist145_i_cond130_i_const_lambda_2_3059_154_vt_select_0_b_1_q <= i_cond130_i_const_lambda_2_3059_154_vt_select_0_b;
        end
    end

    // i_cond130_i_const_lambda_2_3059_154_vt_join(BITJOIN,479)@61
    assign i_cond130_i_const_lambda_2_3059_154_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, redist145_i_cond130_i_const_lambda_2_3059_154_vt_select_0_b_1_q};

    // i_reduction_0_i64_const_lambda_2_3059_157(LOGICAL,622)@61
    assign i_reduction_0_i64_const_lambda_2_3059_157_q = i_cond130_i_const_lambda_2_3059_154_vt_join_q | i_acl_8_i48_const_lambda_2_3059_103_vt_join_q;

    // i_reduction_0_i64_const_lambda_2_3059_157_vt_select_0(BITSELECT,625)@61
    assign i_reduction_0_i64_const_lambda_2_3059_157_vt_select_0_b = i_reduction_0_i64_const_lambda_2_3059_157_q[0:0];

    // i_reduction_0_i64_const_lambda_2_3059_157_vt_join(BITJOIN,624)@61
    assign i_reduction_0_i64_const_lambda_2_3059_157_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, i_reduction_0_i64_const_lambda_2_3059_157_vt_select_0_b};

    // i_reduction_3_i67_const_lambda_2_3059_160(LOGICAL,634)@61
    assign i_reduction_3_i67_const_lambda_2_3059_160_q = i_reduction_0_i64_const_lambda_2_3059_157_vt_join_q | i_reduction_1_i65_const_lambda_2_3059_158_vt_join_q;

    // i_reduction_3_i67_const_lambda_2_3059_160_vt_select_0(BITSELECT,637)@61
    assign i_reduction_3_i67_const_lambda_2_3059_160_vt_select_0_b = i_reduction_3_i67_const_lambda_2_3059_160_q[0:0];

    // i_reduction_3_i67_const_lambda_2_3059_160_vt_join(BITJOIN,636)@61
    assign i_reduction_3_i67_const_lambda_2_3059_160_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, i_reduction_3_i67_const_lambda_2_3059_160_vt_select_0_b};

    // i_reduction_5_i_const_lambda_2_3059_162(LOGICAL,639)@61
    assign i_reduction_5_i_const_lambda_2_3059_162_q = i_reduction_3_i67_const_lambda_2_3059_160_vt_join_q | i_reduction_4_i68_const_lambda_2_3059_161_q;

    // redist173_i_acl_20_i73_const_lambda_2_3059_167_q_1(DELAY,2875)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist173_i_acl_20_i73_const_lambda_2_3059_167_q_1_q <= i_acl_20_i73_const_lambda_2_3059_167_q;
        end
    end

    // mergedMUXes0_opt_lev0_id0(SELECTOR,2691)@61
    always_comb 
    begin
        mergedMUXes0_opt_lev0_id0_q = 64'b0;
        mergedMUXes0_opt_lev0_id0_v = 1'b0;
        if (redist174_i_acl_16_i69_const_lambda_2_3059_163_q_1_q == 1'b1)
        begin
            mergedMUXes0_opt_lev0_id0_q = $signed(redist163_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_3_q);
            mergedMUXes0_opt_lev0_id0_v = 1'b1;
        end
        if (i_acl_18_i71_const_lambda_2_3059_165invSel_q == 1'b1)
        begin
            mergedMUXes0_opt_lev0_id0_q = $signed(redist163_i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_join_q_3_q);
            mergedMUXes0_opt_lev0_id0_v = 1'b1;
        end
        if (redist173_i_acl_20_i73_const_lambda_2_3059_167_q_1_q == 1'b1)
        begin
            mergedMUXes0_opt_lev0_id0_q = $signed(i_reduction_5_i_const_lambda_2_3059_162_q);
            mergedMUXes0_opt_lev0_id0_v = 1'b1;
        end
    end

    // mergedMUXes0_opt_lev1_id0(SELECTOR,2692)@61 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            mergedMUXes0_opt_lev1_id0_q <= 64'b0;
            if (i_acl_17_i70_const_lambda_2_3059_164invSel_q == 1'b1)
            begin
                mergedMUXes0_opt_lev1_id0_q <= $signed(i_acl_9_i49_const_lambda_2_3059_109_vt_join_q);
            end
            if (mergedMUXes0_opt_lev0_id0_v == 1'b1)
            begin
                mergedMUXes0_opt_lev1_id0_q <= $signed(mergedMUXes0_opt_lev0_id0_q);
            end
        end
    end

    // redist0_mergedMUXes0_opt_lev1_id0_q_2(DELAY,2702)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist0_mergedMUXes0_opt_lev1_id0_q_2_q <= mergedMUXes0_opt_lev1_id0_q;
        end
    end

    // i_cond_i_i_i_const_lambda_2_3059_203invSel(LOGICAL,2698)@63
    assign i_cond_i_i_i_const_lambda_2_3059_203invSel_q = ~ (i_cmp3_i_i_i_const_lambda_2_3059_199_q);

    // i_shr8_i_i_i_const_lambda_2_3059_202_vt_const_63(CONSTANT,760)
    assign i_shr8_i_i_i_const_lambda_2_3059_202_vt_const_63_q = 13'b0000000000000;

    // i_shr8_i_i_i_const_lambda_2_3537_0gr_shift_x_fs(BITSHIFT,2406)@63
    assign i_shr8_i_i_i_const_lambda_2_3537_0gr_shift_x_fs_qint = redist0_mergedMUXes0_opt_lev1_id0_q_2_q;
    assign i_shr8_i_i_i_const_lambda_2_3537_0gr_shift_x_fs_q = i_shr8_i_i_i_const_lambda_2_3537_0gr_shift_x_fs_qint[63:13];

    // i_shr8_i_i_i_const_lambda_2_3059_202_vt_select_50(BITSELECT,762)@63
    assign i_shr8_i_i_i_const_lambda_2_3059_202_vt_select_50_in = {13'b0000000000000, i_shr8_i_i_i_const_lambda_2_3537_0gr_shift_x_fs_q};
    assign i_shr8_i_i_i_const_lambda_2_3059_202_vt_select_50_b = i_shr8_i_i_i_const_lambda_2_3059_202_vt_select_50_in[50:0];

    // i_shr8_i_i_i_const_lambda_2_3059_202_vt_join(BITJOIN,761)@63
    assign i_shr8_i_i_i_const_lambda_2_3059_202_vt_join_q = {i_shr8_i_i_i_const_lambda_2_3059_202_vt_const_63_q, i_shr8_i_i_i_const_lambda_2_3059_202_vt_select_50_b};

    // c_i64_1099494850560_3059_345(CONSTANT,56)
    assign c_i64_1099494850560_3059_345_q = 64'b0000000000000000000000001111111111111111000000000000000000000000;

    // i_and2_i_i_i_const_lambda_2_3059_198(LOGICAL,280)@62
    assign i_and2_i_i_i_const_lambda_2_3059_198_q = mergedMUXes0_opt_lev1_id0_q & c_i64_1099494850560_3059_345_q;

    // i_and2_i_i_i_const_lambda_2_3059_198_vt_select_39(BITSELECT,284)@62
    assign i_and2_i_i_i_const_lambda_2_3059_198_vt_select_39_b = i_and2_i_i_i_const_lambda_2_3059_198_q[39:24];

    // i_and2_i_i_i_const_lambda_2_3059_198_vt_join(BITJOIN,283)@62
    assign i_and2_i_i_i_const_lambda_2_3059_198_vt_join_q = {i_and2_i_i31_const_lambda_2_3059_63_vt_const_23_q, i_and2_i_i_i_const_lambda_2_3059_198_vt_select_39_b, i_and2_i_i31_const_lambda_2_3059_63_vt_const_23_q};

    // i_cmp3_i_i_i_const_lambda_2_3059_199(LOGICAL,449)@62 + 1
    assign i_cmp3_i_i_i_const_lambda_2_3059_199_qi = $unsigned(i_and2_i_i_i_const_lambda_2_3059_198_vt_join_q != c_i64_0_3059_331_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp3_i_i_i_const_lambda_2_3059_199_delay ( .xin(i_cmp3_i_i_i_const_lambda_2_3059_199_qi), .xout(i_cmp3_i_i_i_const_lambda_2_3059_199_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_shr5_i_i_i_const_lambda_2_3532_0gr_shift_x_fs(BITSHIFT,2390)@63
    assign i_shr5_i_i_i_const_lambda_2_3532_0gr_shift_x_fs_qint = redist0_mergedMUXes0_opt_lev1_id0_q_2_q;
    assign i_shr5_i_i_i_const_lambda_2_3532_0gr_shift_x_fs_q = i_shr5_i_i_i_const_lambda_2_3532_0gr_shift_x_fs_qint[63:29];

    // i_shr5_i_i_i_const_lambda_2_3059_201_vt_select_34(BITSELECT,749)@63
    assign i_shr5_i_i_i_const_lambda_2_3059_201_vt_select_34_in = {29'b00000000000000000000000000000, i_shr5_i_i_i_const_lambda_2_3532_0gr_shift_x_fs_q};
    assign i_shr5_i_i_i_const_lambda_2_3059_201_vt_select_34_b = i_shr5_i_i_i_const_lambda_2_3059_201_vt_select_34_in[34:0];

    // i_shr5_i_i_i_const_lambda_2_3059_201_vt_join(BITJOIN,748)@63
    assign i_shr5_i_i_i_const_lambda_2_3059_201_vt_join_q = {i_and98_i_const_lambda_2_3059_130_vt_const_31_q, i_shr5_i_i_i_const_lambda_2_3059_201_vt_select_34_b};

    // c_i64_72056494526300160_3059_344(CONSTANT,76)
    assign c_i64_72056494526300160_3059_344_q = 64'b0000000011111111111111110000000000000000000000000000000000000000;

    // i_and_i_i_i_const_lambda_2_3059_195(LOGICAL,434)@62
    assign i_and_i_i_i_const_lambda_2_3059_195_q = mergedMUXes0_opt_lev1_id0_q & c_i64_72056494526300160_3059_344_q;

    // i_and_i_i_i_const_lambda_2_3059_195_vt_select_55(BITSELECT,438)@62
    assign i_and_i_i_i_const_lambda_2_3059_195_vt_select_55_b = i_and_i_i_i_const_lambda_2_3059_195_q[55:40];

    // i_and_i_i_i_const_lambda_2_3059_195_vt_join(BITJOIN,437)@62
    assign i_and_i_i_i_const_lambda_2_3059_195_vt_join_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, i_and_i_i_i_const_lambda_2_3059_195_vt_select_55_b, i_and_i_i29_const_lambda_2_3059_60_vt_const_39_q};

    // i_cmp_i_i_i75_const_lambda_2_3059_196(LOGICAL,465)@62 + 1
    assign i_cmp_i_i_i75_const_lambda_2_3059_196_qi = $unsigned(i_and_i_i_i_const_lambda_2_3059_195_vt_join_q != c_i64_0_3059_331_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp_i_i_i75_const_lambda_2_3059_196_delay ( .xin(i_cmp_i_i_i75_const_lambda_2_3059_196_qi), .xout(i_cmp_i_i_i75_const_lambda_2_3059_196_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // mergedMUXes2(SELECTOR,2699)@63
    always_comb 
    begin
        mergedMUXes2_q = 64'b0;
        if (i_cond_i_i_i_const_lambda_2_3059_203invSel_q == 1'b1)
        begin
            mergedMUXes2_q = $signed(redist0_mergedMUXes0_opt_lev1_id0_q_2_q);
        end
        if (i_cmp3_i_i_i_const_lambda_2_3059_199_q == 1'b1)
        begin
            mergedMUXes2_q = $signed(i_shr8_i_i_i_const_lambda_2_3059_202_vt_join_q);
        end
        if (i_cmp_i_i_i75_const_lambda_2_3059_196_q == 1'b1)
        begin
            mergedMUXes2_q = $signed(i_shr5_i_i_i_const_lambda_2_3059_201_vt_join_q);
        end
    end

    // i_cond11_tr_i_i_i_const_lambda_2_3059_205_sel_x(BITSELECT,971)@63
    assign i_cond11_tr_i_i_i_const_lambda_2_3059_205_sel_x_b = mergedMUXes2_q[31:0];

    // i_conv_i_i_i_const_lambda_2_3059_206_BitSelect_for_a(BITSELECT,1893)@63
    assign i_conv_i_i_i_const_lambda_2_3059_206_BitSelect_for_a_b = $signed(i_cond11_tr_i_i_i_const_lambda_2_3059_205_sel_x_b[26:0]);

    // i_conv_i_i_i_const_lambda_2_3059_206_join(BITJOIN,1894)@63
    assign i_conv_i_i_i_const_lambda_2_3059_206_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, i_conv_i_i_i_const_lambda_2_3059_206_BitSelect_for_a_b};

    // i_conv_i_i_i_const_lambda_2_3059_206_vt_select_26(BITSELECT,542)@63
    assign i_conv_i_i_i_const_lambda_2_3059_206_vt_select_26_b = i_conv_i_i_i_const_lambda_2_3059_206_join_q[26:0];

    // i_conv_i_i_i_const_lambda_2_3059_206_vt_join(BITJOIN,541)@63
    assign i_conv_i_i_i_const_lambda_2_3059_206_vt_join_q = {i_acl_17_i_i_const_lambda_2_3059_253_vt_const_63_q, i_conv_i_i_i_const_lambda_2_3059_206_vt_select_26_b};

    // i_acl_optimized_clz_27_call_i_i_i_const_lambda_2_3059_207(EXTIFACE,199)@63
    assign i_acl_optimized_clz_27_call_i_i_i_const_lambda_2_3059_207_dataa = i_conv_i_i_i_const_lambda_2_3059_206_vt_join_q;
    acl_optimized_clz_27 thei_acl_optimized_clz_27_call_i_i_i_const_lambda_2_3059_207 (
        .dataa(i_conv_i_i_i_const_lambda_2_3059_206_vt_join_q),
        .result(i_acl_optimized_clz_27_call_i_i_i_const_lambda_2_3059_207_result)
    );

    // i_cond19_i_i_i_const_lambda_2_3059_208(MUX,487)@63
    assign i_cond19_i_i_i_const_lambda_2_3059_208_s = i_cmp3_i_i_i_const_lambda_2_3059_199_q;
    always_comb 
    begin
        unique case (i_cond19_i_i_i_const_lambda_2_3059_208_s)
            1'b0 : i_cond19_i_i_i_const_lambda_2_3059_208_q = c_i32_29_3059_354_q;
            1'b1 : i_cond19_i_i_i_const_lambda_2_3059_208_q = c_i32_16_3059_355_q;
            default : i_cond19_i_i_i_const_lambda_2_3059_208_q = 32'b0;
        endcase
    end

    // i_cond19_i_i_i_const_lambda_2_3059_208_vt_select_0_bit_select_merged(BITSELECT,2642)@63
    assign i_cond19_i_i_i_const_lambda_2_3059_208_vt_select_0_bit_select_merged_in = i_cond19_i_i_i_const_lambda_2_3059_208_q[3:0];
    assign i_cond19_i_i_i_const_lambda_2_3059_208_vt_select_0_bit_select_merged_b = i_cond19_i_i_i_const_lambda_2_3059_208_vt_select_0_bit_select_merged_in[0:0];
    assign i_cond19_i_i_i_const_lambda_2_3059_208_vt_select_0_bit_select_merged_c = i_cond19_i_i_i_const_lambda_2_3059_208_vt_select_0_bit_select_merged_in[3:2];

    // i_cond19_i_i_i_const_lambda_2_3059_208_vt_join(BITJOIN,490)@63
    assign i_cond19_i_i_i_const_lambda_2_3059_208_vt_join_q = {i_cond19_i_i43_const_lambda_2_3059_86_vt_const_31_q, i_cond19_i_i_i_const_lambda_2_3059_208_vt_select_0_bit_select_merged_c, GND_q, i_cond19_i_i_i_const_lambda_2_3059_208_vt_select_0_bit_select_merged_b};

    // i_acl_5_i_i_const_lambda_2_3059_209(MUX,148)@63
    assign i_acl_5_i_i_const_lambda_2_3059_209_s = i_cmp_i_i_i75_const_lambda_2_3059_196_q;
    always_comb 
    begin
        unique case (i_acl_5_i_i_const_lambda_2_3059_209_s)
            1'b0 : i_acl_5_i_i_const_lambda_2_3059_209_q = i_cond19_i_i_i_const_lambda_2_3059_208_vt_join_q;
            1'b1 : i_acl_5_i_i_const_lambda_2_3059_209_q = c_i32_0_3059_343_q;
            default : i_acl_5_i_i_const_lambda_2_3059_209_q = 32'b0;
        endcase
    end

    // i_acl_5_i_i_const_lambda_2_3059_209_vt_select_0_bit_select_merged(BITSELECT,2638)@63
    assign i_acl_5_i_i_const_lambda_2_3059_209_vt_select_0_bit_select_merged_in = i_acl_5_i_i_const_lambda_2_3059_209_q[4:0];
    assign i_acl_5_i_i_const_lambda_2_3059_209_vt_select_0_bit_select_merged_b = i_acl_5_i_i_const_lambda_2_3059_209_vt_select_0_bit_select_merged_in[0:0];
    assign i_acl_5_i_i_const_lambda_2_3059_209_vt_select_0_bit_select_merged_c = i_acl_5_i_i_const_lambda_2_3059_209_vt_select_0_bit_select_merged_in[4:2];

    // i_acl_5_i_i_const_lambda_2_3059_209_vt_join(BITJOIN,151)@63
    assign i_acl_5_i_i_const_lambda_2_3059_209_vt_join_q = {i_acl_5_i_i_const_lambda_2_3059_209_vt_const_31_q, i_acl_5_i_i_const_lambda_2_3059_209_vt_select_0_bit_select_merged_c, GND_q, i_acl_5_i_i_const_lambda_2_3059_209_vt_select_0_bit_select_merged_b};

    // i_add_i_i_i_const_lambda_2_3059_210(ADD,219)@63
    assign i_add_i_i_i_const_lambda_2_3059_210_a = {1'b0, i_acl_5_i_i_const_lambda_2_3059_209_vt_join_q};
    assign i_add_i_i_i_const_lambda_2_3059_210_b = {1'b0, i_acl_optimized_clz_27_call_i_i_i_const_lambda_2_3059_207_result};
    assign i_add_i_i_i_const_lambda_2_3059_210_o = $unsigned(i_add_i_i_i_const_lambda_2_3059_210_a) + $unsigned(i_add_i_i_i_const_lambda_2_3059_210_b);
    assign i_add_i_i_i_const_lambda_2_3059_210_q = i_add_i_i_i_const_lambda_2_3059_210_o[32:0];

    // bgTrunc_i_add_i_i_i_const_lambda_2_3059_210_sel_x(BITSELECT,889)@63
    assign bgTrunc_i_add_i_i_i_const_lambda_2_3059_210_sel_x_b = i_add_i_i_i_const_lambda_2_3059_210_q[31:0];

    // redist122_bgTrunc_i_add_i_i_i_const_lambda_2_3059_210_sel_x_b_1(DELAY,2824)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist122_bgTrunc_i_add_i_i_i_const_lambda_2_3059_210_sel_x_b_1_q <= bgTrunc_i_add_i_i_i_const_lambda_2_3059_210_sel_x_b;
        end
    end

    // i_acl_64_i_i_const_lambda_2_3059_295_vt_const_63(CONSTANT,165)
    assign i_acl_64_i_i_const_lambda_2_3059_295_vt_const_63_q = 7'b0000000;

    // c_i64_72057594037927936_3059_366(CONSTANT,79)
    assign c_i64_72057594037927936_3059_366_q = 64'b0000000100000000000000000000000000000000000000000000000000000000;

    // i_and10_i_i_const_lambda_2_3059_177(LOGICAL,224)@63
    assign i_and10_i_i_const_lambda_2_3059_177_q = redist0_mergedMUXes0_opt_lev1_id0_q_2_q & c_i64_72057594037927936_3059_366_q;

    // i_and10_i_i_const_lambda_2_3059_177_vt_select_56(BITSELECT,228)@63
    assign i_and10_i_i_const_lambda_2_3059_177_vt_select_56_b = i_and10_i_i_const_lambda_2_3059_177_q[56:56];

    // i_and10_i_i_const_lambda_2_3059_177_vt_join(BITJOIN,227)@63
    assign i_and10_i_i_const_lambda_2_3059_177_vt_join_q = {i_acl_64_i_i_const_lambda_2_3059_295_vt_const_63_q, i_and10_i_i_const_lambda_2_3059_177_vt_select_56_b, i_and10_i_i_const_lambda_2_3059_177_vt_const_55_q};

    // i_tobool11_i_i_const_lambda_2_3059_178(LOGICAL,777)@63
    assign i_tobool11_i_i_const_lambda_2_3059_178_q = $unsigned(i_and10_i_i_const_lambda_2_3059_177_vt_join_q == c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // redist129_i_tobool11_i_i_const_lambda_2_3059_178_q_1(DELAY,2831)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist129_i_tobool11_i_i_const_lambda_2_3059_178_q_1_q <= i_tobool11_i_i_const_lambda_2_3059_178_q;
        end
    end

    // i_acl_9_i_i_const_lambda_2_3059_220(MUX,196)@64
    assign i_acl_9_i_i_const_lambda_2_3059_220_s = redist129_i_tobool11_i_i_const_lambda_2_3059_178_q_1_q;
    always_comb 
    begin
        unique case (i_acl_9_i_i_const_lambda_2_3059_220_s)
            1'b0 : i_acl_9_i_i_const_lambda_2_3059_220_q = c_i32_0_3059_343_q;
            1'b1 : i_acl_9_i_i_const_lambda_2_3059_220_q = redist122_bgTrunc_i_add_i_i_i_const_lambda_2_3059_210_sel_x_b_1_q;
            default : i_acl_9_i_i_const_lambda_2_3059_220_q = 32'b0;
        endcase
    end

    // i_and37_i_i_const_lambda_2_3059_223_vt_const_31(CONSTANT,312)
    assign i_and37_i_i_const_lambda_2_3059_223_vt_const_31_q = 25'b0000000000000000000000000;

    // i_and37_i_i_const_lambda_2_3059_223_BitSelect_for_a(BITSELECT,1832)@64
    assign i_and37_i_i_const_lambda_2_3059_223_BitSelect_for_a_b = $signed(i_acl_9_i_i_const_lambda_2_3059_220_q[6:6]);

    // i_and37_i_i_const_lambda_2_3059_223_join(BITJOIN,1833)@64
    assign i_and37_i_i_const_lambda_2_3059_223_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and37_i_i_const_lambda_2_3059_223_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and37_i_i_const_lambda_2_3059_223_vt_select_6(BITSELECT,315)@64
    assign i_and37_i_i_const_lambda_2_3059_223_vt_select_6_b = i_and37_i_i_const_lambda_2_3059_223_join_q[6:6];

    // i_and37_i_i_const_lambda_2_3059_223_vt_join(BITJOIN,314)@64
    assign i_and37_i_i_const_lambda_2_3059_223_vt_join_q = {i_and37_i_i_const_lambda_2_3059_223_vt_const_31_q, i_and37_i_i_const_lambda_2_3059_223_vt_select_6_b, i_and37_i_i_const_lambda_2_3059_223_vt_const_5_q};

    // i_tobool38_i_i_const_lambda_2_3059_224(LOGICAL,780)@64
    assign i_tobool38_i_i_const_lambda_2_3059_224_q = $unsigned(i_and37_i_i_const_lambda_2_3059_223_vt_join_q == c_i32_0_3059_343_q ? 1'b1 : 1'b0);

    // i_leading_zeros_1_i_i_const_lambda_2_3059_226(MUX,564)@64 + 1
    assign i_leading_zeros_1_i_i_const_lambda_2_3059_226_s = i_tobool38_i_i_const_lambda_2_3059_224_q;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (i_leading_zeros_1_i_i_const_lambda_2_3059_226_s)
                1'b0 : i_leading_zeros_1_i_i_const_lambda_2_3059_226_q <= c_i32_63_3059_352_q;
                1'b1 : i_leading_zeros_1_i_i_const_lambda_2_3059_226_q <= i_acl_9_i_i_const_lambda_2_3059_220_q;
                default : i_leading_zeros_1_i_i_const_lambda_2_3059_226_q <= 32'b0;
            endcase
        end
    end

    // i_cmp41_i_i_const_lambda_2_3059_227(COMPARE,450)@65
    assign i_cmp41_i_i_const_lambda_2_3059_227_a = {2'b00, i_i10_i_const_lambda_2_3059_194_vt_join_q};
    assign i_cmp41_i_i_const_lambda_2_3059_227_b = {2'b00, i_leading_zeros_1_i_i_const_lambda_2_3059_226_q};
    assign i_cmp41_i_i_const_lambda_2_3059_227_o = $unsigned(i_cmp41_i_i_const_lambda_2_3059_227_a) - $unsigned(i_cmp41_i_i_const_lambda_2_3059_227_b);
    assign i_cmp41_i_i_const_lambda_2_3059_227_c[0] = i_cmp41_i_i_const_lambda_2_3059_227_o[33];

    // i_leading_zeros_2_i_i_const_lambda_2_3059_228(MUX,565)@65
    assign i_leading_zeros_2_i_i_const_lambda_2_3059_228_s = i_cmp41_i_i_const_lambda_2_3059_227_c;
    always_comb 
    begin
        unique case (i_leading_zeros_2_i_i_const_lambda_2_3059_228_s)
            1'b0 : i_leading_zeros_2_i_i_const_lambda_2_3059_228_q = i_leading_zeros_1_i_i_const_lambda_2_3059_226_q;
            1'b1 : i_leading_zeros_2_i_i_const_lambda_2_3059_228_q = i_i10_i_const_lambda_2_3059_194_vt_join_q;
            default : i_leading_zeros_2_i_i_const_lambda_2_3059_228_q = 32'b0;
        endcase
    end

    // i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_select_5(BITSELECT,568)@65
    assign i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_select_5_b = i_leading_zeros_2_i_i_const_lambda_2_3059_228_q[5:0];

    // redist137_i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_select_5_b_1(DELAY,2839)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist137_i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_select_5_b_1_q <= i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_select_5_b;
        end
    end

    // i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_join(BITJOIN,567)@66
    assign i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_join_q = {i_and18_i_i_const_lambda_2_3059_191_vt_const_31_q, redist137_i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_select_5_b_1_q};

    // i_and3_i6_i_const_lambda_2_3059_176_BitSelect_for_a(BITSELECT,1834)@62
    assign i_and3_i6_i_const_lambda_2_3059_176_BitSelect_for_a_b = $signed(i_conv_i5_i_const_lambda_2_3059_175_sel_x_b[11:0]);

    // i_and3_i6_i_const_lambda_2_3059_176_join(BITJOIN,1835)@62
    assign i_and3_i6_i_const_lambda_2_3059_176_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and3_i6_i_const_lambda_2_3059_176_BitSelect_for_a_b};

    // i_and3_i6_i_const_lambda_2_3059_176_vt_select_11(BITSELECT,319)@62
    assign i_and3_i6_i_const_lambda_2_3059_176_vt_select_11_b = i_and3_i6_i_const_lambda_2_3059_176_join_q[11:0];

    // redist158_i_and3_i6_i_const_lambda_2_3059_176_vt_select_11_b_2(DELAY,2860)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist158_i_and3_i6_i_const_lambda_2_3059_176_vt_select_11_b_2_delay_0 <= $unsigned(i_and3_i6_i_const_lambda_2_3059_176_vt_select_11_b);
            redist158_i_and3_i6_i_const_lambda_2_3059_176_vt_select_11_b_2_q <= $signed(redist158_i_and3_i6_i_const_lambda_2_3059_176_vt_select_11_b_2_delay_0);
        end
    end

    // i_and3_i6_i_const_lambda_2_3059_176_vt_join(BITJOIN,318)@64
    assign i_and3_i6_i_const_lambda_2_3059_176_vt_join_q = {i_acl_10_i50_const_lambda_2_3059_110_vt_const_31_q, redist158_i_and3_i6_i_const_lambda_2_3059_176_vt_select_11_b_2_q};

    // redist159_i_and3_i6_i_const_lambda_2_3059_176_vt_join_q_1(DELAY,2861)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist159_i_and3_i6_i_const_lambda_2_3059_176_vt_join_q_1_q <= i_and3_i6_i_const_lambda_2_3059_176_vt_join_q;
        end
    end

    // i_cmp28_i_i_const_lambda_2_3059_214(LOGICAL,445)@64
    assign i_cmp28_i_i_const_lambda_2_3059_214_q = $unsigned(i_and3_i6_i_const_lambda_2_3059_176_vt_join_q == c_i32_0_3059_343_q ? 1'b1 : 1'b0);

    // i_acl_7_i_i_const_lambda_2_3059_216(MUX,183)@64
    assign i_acl_7_i_i_const_lambda_2_3059_216_s = i_cmp28_i_i_const_lambda_2_3059_214_q;
    always_comb 
    begin
        unique case (i_acl_7_i_i_const_lambda_2_3059_216_s)
            1'b0 : i_acl_7_i_i_const_lambda_2_3059_216_q = c_i32_1_3059_346_q;
            1'b1 : i_acl_7_i_i_const_lambda_2_3059_216_q = c_i32_2_3059_350_q;
            default : i_acl_7_i_i_const_lambda_2_3059_216_q = 32'b0;
        endcase
    end

    // i_acl_7_i_i_const_lambda_2_3059_216_vt_select_1(BITSELECT,186)@64
    assign i_acl_7_i_i_const_lambda_2_3059_216_vt_select_1_b = i_acl_7_i_i_const_lambda_2_3059_216_q[1:0];

    // i_acl_7_i_i_const_lambda_2_3059_216_vt_join(BITJOIN,185)@64
    assign i_acl_7_i_i_const_lambda_2_3059_216_vt_join_q = {i_acl_10_i_i_const_lambda_2_3059_221_vt_const_31_q, i_acl_7_i_i_const_lambda_2_3059_216_vt_select_1_b};

    // i_acl_10_i_i_const_lambda_2_3059_221(MUX,89)@64
    assign i_acl_10_i_i_const_lambda_2_3059_221_s = redist129_i_tobool11_i_i_const_lambda_2_3059_178_q_1_q;
    always_comb 
    begin
        unique case (i_acl_10_i_i_const_lambda_2_3059_221_s)
            1'b0 : i_acl_10_i_i_const_lambda_2_3059_221_q = i_acl_7_i_i_const_lambda_2_3059_216_vt_join_q;
            1'b1 : i_acl_10_i_i_const_lambda_2_3059_221_q = c_i32_0_3059_343_q;
            default : i_acl_10_i_i_const_lambda_2_3059_221_q = 32'b0;
        endcase
    end

    // i_acl_10_i_i_const_lambda_2_3059_221_vt_select_1(BITSELECT,92)@64
    assign i_acl_10_i_i_const_lambda_2_3059_221_vt_select_1_b = i_acl_10_i_i_const_lambda_2_3059_221_q[1:0];

    // redist182_i_acl_10_i_i_const_lambda_2_3059_221_vt_select_1_b_1(DELAY,2884)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist182_i_acl_10_i_i_const_lambda_2_3059_221_vt_select_1_b_1_q <= i_acl_10_i_i_const_lambda_2_3059_221_vt_select_1_b;
        end
    end

    // i_acl_10_i_i_const_lambda_2_3059_221_vt_join(BITJOIN,91)@65
    assign i_acl_10_i_i_const_lambda_2_3059_221_vt_join_q = {i_acl_10_i_i_const_lambda_2_3059_221_vt_const_31_q, redist182_i_acl_10_i_i_const_lambda_2_3059_221_vt_select_1_b_1_q};

    // i_add_i12_i_const_lambda_2_3059_241(ADD,205)@65
    assign i_add_i12_i_const_lambda_2_3059_241_a = {1'b0, i_acl_10_i_i_const_lambda_2_3059_221_vt_join_q};
    assign i_add_i12_i_const_lambda_2_3059_241_b = {1'b0, redist159_i_and3_i6_i_const_lambda_2_3059_176_vt_join_q_1_q};
    assign i_add_i12_i_const_lambda_2_3059_241_o = $unsigned(i_add_i12_i_const_lambda_2_3059_241_a) + $unsigned(i_add_i12_i_const_lambda_2_3059_241_b);
    assign i_add_i12_i_const_lambda_2_3059_241_q = i_add_i12_i_const_lambda_2_3059_241_o[32:0];

    // bgTrunc_i_add_i12_i_const_lambda_2_3059_241_sel_x(BITSELECT,882)@65
    assign bgTrunc_i_add_i12_i_const_lambda_2_3059_241_sel_x_b = i_add_i12_i_const_lambda_2_3059_241_q[31:0];

    // i_add_i12_i_const_lambda_2_3059_241_vt_select_12(BITSELECT,208)@65
    assign i_add_i12_i_const_lambda_2_3059_241_vt_select_12_b = bgTrunc_i_add_i12_i_const_lambda_2_3059_241_sel_x_b[12:0];

    // redist170_i_add_i12_i_const_lambda_2_3059_241_vt_select_12_b_1(DELAY,2872)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist170_i_add_i12_i_const_lambda_2_3059_241_vt_select_12_b_1_q <= i_add_i12_i_const_lambda_2_3059_241_vt_select_12_b;
        end
    end

    // i_add_i12_i_const_lambda_2_3059_241_vt_join(BITJOIN,207)@66
    assign i_add_i12_i_const_lambda_2_3059_241_vt_join_q = {i_add_i12_i_const_lambda_2_3059_241_vt_const_31_q, redist170_i_add_i12_i_const_lambda_2_3059_241_vt_select_12_b_1_q};

    // i_sub55_i_i_const_lambda_2_3059_245(SUB,767)@66
    assign i_sub55_i_i_const_lambda_2_3059_245_a = $unsigned({1'b0, i_add_i12_i_const_lambda_2_3059_241_vt_join_q});
    assign i_sub55_i_i_const_lambda_2_3059_245_b = $unsigned({1'b0, i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_join_q});
    assign i_sub55_i_i_const_lambda_2_3059_245_o = $unsigned($signed(i_sub55_i_i_const_lambda_2_3059_245_a) - $signed(i_sub55_i_i_const_lambda_2_3059_245_b));
    assign i_sub55_i_i_const_lambda_2_3059_245_q = $signed(i_sub55_i_i_const_lambda_2_3059_245_o[32:0]);

    // bgTrunc_i_sub55_i_i_const_lambda_2_3059_245_sel_x(BITSELECT,894)@66
    assign bgTrunc_i_sub55_i_i_const_lambda_2_3059_245_sel_x_b = $unsigned(i_sub55_i_i_const_lambda_2_3059_245_q[31:0]);

    // i_sub55_op_i_i_const_lambda_2_3059_256_BitSelect_for_a(BITSELECT,2086)@66
    assign i_sub55_op_i_i_const_lambda_2_3059_256_BitSelect_for_a_b = $signed(bgTrunc_i_sub55_i_i_const_lambda_2_3059_245_sel_x_b[11:0]);

    // i_sub55_op_i_i_const_lambda_2_3059_256_join(BITJOIN,2087)@66
    assign i_sub55_op_i_i_const_lambda_2_3059_256_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_sub55_op_i_i_const_lambda_2_3059_256_BitSelect_for_a_b};

    // i_sub55_op_i_i_const_lambda_2_3059_256_vt_select_11(BITSELECT,771)@66
    assign i_sub55_op_i_i_const_lambda_2_3059_256_vt_select_11_b = i_sub55_op_i_i_const_lambda_2_3059_256_join_q[11:0];

    // redist130_i_sub55_op_i_i_const_lambda_2_3059_256_vt_select_11_b_1(DELAY,2832)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist130_i_sub55_op_i_i_const_lambda_2_3059_256_vt_select_11_b_1_q <= i_sub55_op_i_i_const_lambda_2_3059_256_vt_select_11_b;
        end
    end

    // i_sub55_op_i_i_const_lambda_2_3059_256_vt_join(BITJOIN,770)@67
    assign i_sub55_op_i_i_const_lambda_2_3059_256_vt_join_q = {i_acl_10_i50_const_lambda_2_3059_110_vt_const_31_q, redist130_i_sub55_op_i_i_const_lambda_2_3059_256_vt_select_11_b_1_q};

    // i_cmp59_i_i_const_lambda_2_3059_246(LOGICAL,456)@66 + 1
    assign i_cmp59_i_i_const_lambda_2_3059_246_qi = $unsigned(i_add_i12_i_const_lambda_2_3059_241_vt_join_q == i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_join_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp59_i_i_const_lambda_2_3059_246_delay ( .xin(i_cmp59_i_i_const_lambda_2_3059_246_qi), .xout(i_cmp59_i_i_const_lambda_2_3059_246_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // leftShiftStage2Idx3Rng48_uid2264_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITSELECT,2263)@67
    assign leftShiftStage2Idx3Rng48_uid2264_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in = leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q[15:0];
    assign leftShiftStage2Idx3Rng48_uid2264_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b = $signed(leftShiftStage2Idx3Rng48_uid2264_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in[15:0]);

    // leftShiftStage2Idx3_uid2265_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITJOIN,2264)@67
    assign leftShiftStage2Idx3_uid2265_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = {leftShiftStage2Idx3Rng48_uid2264_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b, i_and76_i_const_lambda_2_3059_113_vt_const_63_q};

    // leftShiftStage2Idx2Rng32_uid2261_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITSELECT,2260)@67
    assign leftShiftStage2Idx2Rng32_uid2261_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in = leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q[31:0];
    assign leftShiftStage2Idx2Rng32_uid2261_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b = $signed(leftShiftStage2Idx2Rng32_uid2261_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in[31:0]);

    // leftShiftStage2Idx2_uid2262_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITJOIN,2261)@67
    assign leftShiftStage2Idx2_uid2262_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = {leftShiftStage2Idx2Rng32_uid2261_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b, c_i32_0_3059_343_q};

    // leftShiftStage2Idx1Rng16_uid2258_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITSELECT,2257)@67
    assign leftShiftStage2Idx1Rng16_uid2258_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in = leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q[47:0];
    assign leftShiftStage2Idx1Rng16_uid2258_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b = $signed(leftShiftStage2Idx1Rng16_uid2258_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in[47:0]);

    // leftShiftStage2Idx1_uid2259_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITJOIN,2258)@67
    assign leftShiftStage2Idx1_uid2259_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = {leftShiftStage2Idx1Rng16_uid2258_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b, c_i16_0_3059_381_q};

    // leftShiftStage1Idx3Rng12_uid2253_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITSELECT,2252)@66
    assign leftShiftStage1Idx3Rng12_uid2253_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in = leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q[51:0];
    assign leftShiftStage1Idx3Rng12_uid2253_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b = $signed(leftShiftStage1Idx3Rng12_uid2253_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in[51:0]);

    // leftShiftStage1Idx3_uid2254_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITJOIN,2253)@66
    assign leftShiftStage1Idx3_uid2254_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = {leftShiftStage1Idx3Rng12_uid2253_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b, i_and141_i_const_lambda_2_3059_172_vt_const_11_q};

    // leftShiftStage1Idx2Rng8_uid2250_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITSELECT,2249)@66
    assign leftShiftStage1Idx2Rng8_uid2250_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in = leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q[55:0];
    assign leftShiftStage1Idx2Rng8_uid2250_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b = $signed(leftShiftStage1Idx2Rng8_uid2250_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in[55:0]);

    // leftShiftStage1Idx2_uid2251_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITJOIN,2250)@66
    assign leftShiftStage1Idx2_uid2251_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = {leftShiftStage1Idx2Rng8_uid2250_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b, i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q};

    // leftShiftStage1Idx1Rng4_uid2247_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITSELECT,2246)@66
    assign leftShiftStage1Idx1Rng4_uid2247_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in = leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q[59:0];
    assign leftShiftStage1Idx1Rng4_uid2247_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b = $signed(leftShiftStage1Idx1Rng4_uid2247_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in[59:0]);

    // leftShiftStage1Idx1_uid2248_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITJOIN,2247)@66
    assign leftShiftStage1Idx1_uid2248_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = {leftShiftStage1Idx1Rng4_uid2247_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b, i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q};

    // leftShiftStage0Idx3Rng3_uid2242_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITSELECT,2241)@66
    assign leftShiftStage0Idx3Rng3_uid2242_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in = i_and51_i_i_const_lambda_2_3059_237_vt_join_q[60:0];
    assign leftShiftStage0Idx3Rng3_uid2242_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b = $signed(leftShiftStage0Idx3Rng3_uid2242_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in[60:0]);

    // leftShiftStage0Idx3_uid2243_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITJOIN,2242)@66
    assign leftShiftStage0Idx3_uid2243_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = {leftShiftStage0Idx3Rng3_uid2242_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // leftShiftStage0Idx2Rng2_uid2239_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITSELECT,2238)@66
    assign leftShiftStage0Idx2Rng2_uid2239_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in = i_and51_i_i_const_lambda_2_3059_237_vt_join_q[61:0];
    assign leftShiftStage0Idx2Rng2_uid2239_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b = $signed(leftShiftStage0Idx2Rng2_uid2239_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in[61:0]);

    // leftShiftStage0Idx2_uid2240_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITJOIN,2239)@66
    assign leftShiftStage0Idx2_uid2240_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = {leftShiftStage0Idx2Rng2_uid2239_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // leftShiftStage0Idx1Rng1_uid2236_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITSELECT,2235)@66
    assign leftShiftStage0Idx1Rng1_uid2236_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in = i_and51_i_i_const_lambda_2_3059_237_vt_join_q[62:0];
    assign leftShiftStage0Idx1Rng1_uid2236_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b = $signed(leftShiftStage0Idx1Rng1_uid2236_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_in[62:0]);

    // leftShiftStage0Idx1_uid2237_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(BITJOIN,2236)@66
    assign leftShiftStage0Idx1_uid2237_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = {leftShiftStage0Idx1Rng1_uid2236_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_b, GND_q};

    // c_i64_72057594037927935_3059_370(CONSTANT,78)
    assign c_i64_72057594037927935_3059_370_q = 64'b0000000011111111111111111111111111111111111111111111111111111111;

    // leftShiftStage1Idx3Rng48_uid2228_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(BITSELECT,2227)@66
    assign leftShiftStage1Idx3Rng48_uid2228_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in = leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q[15:0];
    assign leftShiftStage1Idx3Rng48_uid2228_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b = $signed(leftShiftStage1Idx3Rng48_uid2228_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in[15:0]);

    // leftShiftStage1Idx3_uid2229_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(BITJOIN,2228)@66
    assign leftShiftStage1Idx3_uid2229_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = {leftShiftStage1Idx3Rng48_uid2228_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b, i_and76_i_const_lambda_2_3059_113_vt_const_63_q};

    // leftShiftStage1Idx2Rng32_uid2225_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(BITSELECT,2224)@66
    assign leftShiftStage1Idx2Rng32_uid2225_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in = leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q[31:0];
    assign leftShiftStage1Idx2Rng32_uid2225_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b = $signed(leftShiftStage1Idx2Rng32_uid2225_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in[31:0]);

    // leftShiftStage1Idx2_uid2226_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(BITJOIN,2225)@66
    assign leftShiftStage1Idx2_uid2226_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = {leftShiftStage1Idx2Rng32_uid2225_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b, c_i32_0_3059_343_q};

    // leftShiftStage1Idx1Rng16_uid2222_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(BITSELECT,2221)@66
    assign leftShiftStage1Idx1Rng16_uid2222_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in = leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q[47:0];
    assign leftShiftStage1Idx1Rng16_uid2222_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b = $signed(leftShiftStage1Idx1Rng16_uid2222_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in[47:0]);

    // leftShiftStage1Idx1_uid2223_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(BITJOIN,2222)@66
    assign leftShiftStage1Idx1_uid2223_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = {leftShiftStage1Idx1Rng16_uid2222_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b, c_i16_0_3059_381_q};

    // leftShiftStage0Idx3Rng12_uid2217_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(BITSELECT,2216)@66
    assign leftShiftStage0Idx3Rng12_uid2217_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in = i_and47_i_i_const_lambda_2_3059_233_vt_join_q[51:0];
    assign leftShiftStage0Idx3Rng12_uid2217_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b = $signed(leftShiftStage0Idx3Rng12_uid2217_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in[51:0]);

    // leftShiftStage0Idx3_uid2218_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(BITJOIN,2217)@66
    assign leftShiftStage0Idx3_uid2218_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = {leftShiftStage0Idx3Rng12_uid2217_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b, i_and141_i_const_lambda_2_3059_172_vt_const_11_q};

    // leftShiftStage0Idx2Rng8_uid2214_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(BITSELECT,2213)@66
    assign leftShiftStage0Idx2Rng8_uid2214_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in = i_and47_i_i_const_lambda_2_3059_233_vt_join_q[55:0];
    assign leftShiftStage0Idx2Rng8_uid2214_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b = $signed(leftShiftStage0Idx2Rng8_uid2214_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in[55:0]);

    // leftShiftStage0Idx2_uid2215_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(BITJOIN,2214)@66
    assign leftShiftStage0Idx2_uid2215_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = {leftShiftStage0Idx2Rng8_uid2214_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b, i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q};

    // leftShiftStage0Idx1Rng4_uid2211_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(BITSELECT,2210)@66
    assign leftShiftStage0Idx1Rng4_uid2211_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in = i_and47_i_i_const_lambda_2_3059_233_vt_join_q[59:0];
    assign leftShiftStage0Idx1Rng4_uid2211_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b = $signed(leftShiftStage0Idx1Rng4_uid2211_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_in[59:0]);

    // leftShiftStage0Idx1_uid2212_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(BITJOIN,2211)@66
    assign leftShiftStage0Idx1_uid2212_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = {leftShiftStage0Idx1Rng4_uid2211_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_b, i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q};

    // leftShiftStage0Idx3Rng48_uid2278_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x(BITSELECT,2277)@66
    assign leftShiftStage0Idx3Rng48_uid2278_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_in = i_and45_i_i_const_lambda_2_3059_229_vt_join_q[15:0];
    assign leftShiftStage0Idx3Rng48_uid2278_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_b = $signed(leftShiftStage0Idx3Rng48_uid2278_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_in[15:0]);

    // leftShiftStage0Idx3_uid2279_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x(BITJOIN,2278)@66
    assign leftShiftStage0Idx3_uid2279_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q = {leftShiftStage0Idx3Rng48_uid2278_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_b, i_and76_i_const_lambda_2_3059_113_vt_const_63_q};

    // leftShiftStage0Idx2Rng32_uid2275_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x(BITSELECT,2274)@66
    assign leftShiftStage0Idx2Rng32_uid2275_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_in = i_and45_i_i_const_lambda_2_3059_229_vt_join_q[31:0];
    assign leftShiftStage0Idx2Rng32_uid2275_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_b = $signed(leftShiftStage0Idx2Rng32_uid2275_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_in[31:0]);

    // leftShiftStage0Idx2_uid2276_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x(BITJOIN,2275)@66
    assign leftShiftStage0Idx2_uid2276_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q = {leftShiftStage0Idx2Rng32_uid2275_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_b, c_i32_0_3059_343_q};

    // leftShiftStage0Idx1Rng16_uid2272_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x(BITSELECT,2271)@66
    assign leftShiftStage0Idx1Rng16_uid2272_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_in = i_and45_i_i_const_lambda_2_3059_229_vt_join_q[47:0];
    assign leftShiftStage0Idx1Rng16_uid2272_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_b = $signed(leftShiftStage0Idx1Rng16_uid2272_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_in[47:0]);

    // leftShiftStage0Idx1_uid2273_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x(BITJOIN,2272)@66
    assign leftShiftStage0Idx1_uid2273_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q = {leftShiftStage0Idx1Rng16_uid2272_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_b, c_i16_0_3059_381_q};

    // i_and26_i_i_const_lambda_2_3059_212(LOGICAL,267)@63
    assign i_and26_i_i_const_lambda_2_3059_212_q = redist0_mergedMUXes0_opt_lev1_id0_q_2_q & c_i64_1_3059_365_q;

    // i_and26_i_i_const_lambda_2_3059_212_vt_select_0(BITSELECT,270)@63
    assign i_and26_i_i_const_lambda_2_3059_212_vt_select_0_b = i_and26_i_i_const_lambda_2_3059_212_q[0:0];

    // i_and26_i_i_const_lambda_2_3059_212_vt_join(BITJOIN,269)@63
    assign i_and26_i_i_const_lambda_2_3059_212_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, i_and26_i_i_const_lambda_2_3059_212_vt_select_0_b};

    // i_shr24_i_i_const_lambda_2_3550_0gr_shift_x_fs(BITSHIFT,2387)@63
    assign i_shr24_i_i_const_lambda_2_3550_0gr_shift_x_fs_qint = redist0_mergedMUXes0_opt_lev1_id0_q_2_q;
    assign i_shr24_i_i_const_lambda_2_3550_0gr_shift_x_fs_q = i_shr24_i_i_const_lambda_2_3550_0gr_shift_x_fs_qint[63:1];

    // i_shr24_i_i_const_lambda_2_3059_211_vt_select_62(BITSELECT,736)@63
    assign i_shr24_i_i_const_lambda_2_3059_211_vt_select_62_in = {1'b0, i_shr24_i_i_const_lambda_2_3550_0gr_shift_x_fs_q};
    assign i_shr24_i_i_const_lambda_2_3059_211_vt_select_62_b = i_shr24_i_i_const_lambda_2_3059_211_vt_select_62_in[62:0];

    // i_shr24_i_i_const_lambda_2_3059_211_vt_join(BITJOIN,735)@63
    assign i_shr24_i_i_const_lambda_2_3059_211_vt_join_q = {GND_q, i_shr24_i_i_const_lambda_2_3059_211_vt_select_62_b};

    // i_acl_6_i_i_const_lambda_2_3059_213(LOGICAL,173)@63
    assign i_acl_6_i_i_const_lambda_2_3059_213_q = i_shr24_i_i_const_lambda_2_3059_211_vt_join_q | i_and26_i_i_const_lambda_2_3059_212_vt_join_q;

    // i_acl_6_i_i_const_lambda_2_3059_213_vt_select_62(BITSELECT,176)@63
    assign i_acl_6_i_i_const_lambda_2_3059_213_vt_select_62_b = i_acl_6_i_i_const_lambda_2_3059_213_q[62:0];

    // i_acl_6_i_i_const_lambda_2_3059_213_vt_join(BITJOIN,175)@63
    assign i_acl_6_i_i_const_lambda_2_3059_213_vt_join_q = {GND_q, i_acl_6_i_i_const_lambda_2_3059_213_vt_select_62_b};

    // i_acl_8_i_i_const_lambda_2_3059_219(MUX,191)@63
    assign i_acl_8_i_i_const_lambda_2_3059_219_s = i_tobool11_i_i_const_lambda_2_3059_178_q;
    always_comb 
    begin
        unique case (i_acl_8_i_i_const_lambda_2_3059_219_s)
            1'b0 : i_acl_8_i_i_const_lambda_2_3059_219_q = i_acl_6_i_i_const_lambda_2_3059_213_vt_join_q;
            1'b1 : i_acl_8_i_i_const_lambda_2_3059_219_q = redist0_mergedMUXes0_opt_lev1_id0_q_2_q;
            default : i_acl_8_i_i_const_lambda_2_3059_219_q = 64'b0;
        endcase
    end

    // i_and45_i_i_const_lambda_2_3059_229(LOGICAL,328)@63
    assign i_and45_i_i_const_lambda_2_3059_229_q = i_acl_8_i_i_const_lambda_2_3059_219_q & c_i64_72057594037927935_3059_370_q;

    // i_and45_i_i_const_lambda_2_3059_229_vt_select_55(BITSELECT,331)@63
    assign i_and45_i_i_const_lambda_2_3059_229_vt_select_55_b = i_and45_i_i_const_lambda_2_3059_229_q[55:0];

    // redist157_i_and45_i_i_const_lambda_2_3059_229_vt_select_55_b_3(DELAY,2859)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist157_i_and45_i_i_const_lambda_2_3059_229_vt_select_55_b_3_delay_0 <= $unsigned(i_and45_i_i_const_lambda_2_3059_229_vt_select_55_b);
            redist157_i_and45_i_i_const_lambda_2_3059_229_vt_select_55_b_3_delay_1 <= redist157_i_and45_i_i_const_lambda_2_3059_229_vt_select_55_b_3_delay_0;
            redist157_i_and45_i_i_const_lambda_2_3059_229_vt_select_55_b_3_q <= $signed(redist157_i_and45_i_i_const_lambda_2_3059_229_vt_select_55_b_3_delay_1);
        end
    end

    // i_and45_i_i_const_lambda_2_3059_229_vt_join(BITJOIN,330)@66
    assign i_and45_i_i_const_lambda_2_3059_229_vt_join_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, redist157_i_and45_i_i_const_lambda_2_3059_229_vt_select_55_b_3_q};

    // i_and46_i_i_const_lambda_2_3059_230_BitSelect_for_a(BITSELECT,1840)@66
    assign i_and46_i_i_const_lambda_2_3059_230_BitSelect_for_a_b = $signed(i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_join_q[5:4]);

    // i_and46_i_i_const_lambda_2_3059_230_join(BITJOIN,1841)@66
    assign i_and46_i_i_const_lambda_2_3059_230_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and46_i_i_const_lambda_2_3059_230_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q};

    // i_and46_i_i_const_lambda_2_3059_230_vt_select_5(BITSELECT,341)@66
    assign i_and46_i_i_const_lambda_2_3059_230_vt_select_5_b = i_and46_i_i_const_lambda_2_3059_230_join_q[5:4];

    // i_and46_i_i_const_lambda_2_3059_230_vt_join(BITJOIN,340)@66
    assign i_and46_i_i_const_lambda_2_3059_230_vt_join_q = {i_and18_i_i_const_lambda_2_3059_191_vt_const_31_q, i_and46_i_i_const_lambda_2_3059_230_vt_select_5_b, i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q};

    // i_sh_prom_i_i_const_lambda_2_3059_231_sel_x(BITSELECT,994)@66
    assign i_sh_prom_i_i_const_lambda_2_3059_231_sel_x_b = {32'b00000000000000000000000000000000, i_and46_i_i_const_lambda_2_3059_230_vt_join_q[31:0]};

    // i_sh_prom_i_i_const_lambda_2_3059_231_vt_select_5(BITSELECT,701)@66
    assign i_sh_prom_i_i_const_lambda_2_3059_231_vt_select_5_b = i_sh_prom_i_i_const_lambda_2_3059_231_sel_x_b[5:4];

    // i_sh_prom_i_i_const_lambda_2_3059_231_vt_join(BITJOIN,700)@66
    assign i_sh_prom_i_i_const_lambda_2_3059_231_vt_join_q = {i_sh_prom72_i_const_lambda_2_3059_104_vt_const_63_q, i_sh_prom_i_i_const_lambda_2_3059_231_vt_select_5_b, i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q};

    // i_shl_i11_i_const_lambda_2_3578_0gr_shift_narrow_x(BITSELECT,1013)@66
    assign i_shl_i11_i_const_lambda_2_3578_0gr_shift_narrow_x_b = i_sh_prom_i_i_const_lambda_2_3059_231_vt_join_q[5:0];

    // leftShiftStageSel4Dto4_uid2280_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x(BITSELECT,2279)@66
    assign leftShiftStageSel4Dto4_uid2280_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_b = $signed(i_shl_i11_i_const_lambda_2_3578_0gr_shift_narrow_x_b[5:4]);

    // leftShiftStage0_uid2281_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x(MUX,2280)@66
    assign leftShiftStage0_uid2281_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_s = leftShiftStageSel4Dto4_uid2280_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid2281_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_s)
            2'b00 : leftShiftStage0_uid2281_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q = i_and45_i_i_const_lambda_2_3059_229_vt_join_q;
            2'b01 : leftShiftStage0_uid2281_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q = leftShiftStage0Idx1_uid2273_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q;
            2'b10 : leftShiftStage0_uid2281_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q = leftShiftStage0Idx2_uid2276_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q;
            2'b11 : leftShiftStage0_uid2281_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q = leftShiftStage0Idx3_uid2279_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q;
            default : leftShiftStage0_uid2281_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and47_i_i_const_lambda_2_3059_233(LOGICAL,342)@66
    assign i_and47_i_i_const_lambda_2_3059_233_q = leftShiftStage0_uid2281_i_shl_i11_i_const_lambda_2_3578_0gr_shift_x_q & c_i64_72057594037927935_3059_370_q;

    // i_and47_i_i_const_lambda_2_3059_233_vt_select_55(BITSELECT,345)@66
    assign i_and47_i_i_const_lambda_2_3059_233_vt_select_55_b = i_and47_i_i_const_lambda_2_3059_233_q[55:0];

    // i_and47_i_i_const_lambda_2_3059_233_vt_join(BITJOIN,344)@66
    assign i_and47_i_i_const_lambda_2_3059_233_vt_join_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, i_and47_i_i_const_lambda_2_3059_233_vt_select_55_b};

    // leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(MUX,2219)@66
    assign leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_s = leftShiftStageSel2Dto2_uid2219_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_bit_select_merged_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_s)
            2'b00 : leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = i_and47_i_i_const_lambda_2_3059_233_vt_join_q;
            2'b01 : leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = leftShiftStage0Idx1_uid2212_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
            2'b10 : leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = leftShiftStage0Idx2_uid2215_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
            2'b11 : leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = leftShiftStage0Idx3_uid2218_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
            default : leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and48_i_i_const_lambda_2_3059_234_BitSelect_for_a(BITSELECT,1842)@66
    assign i_and48_i_i_const_lambda_2_3059_234_BitSelect_for_a_b = $signed(i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_join_q[3:2]);

    // i_and48_i_i_const_lambda_2_3059_234_join(BITJOIN,1843)@66
    assign i_and48_i_i_const_lambda_2_3059_234_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and48_i_i_const_lambda_2_3059_234_BitSelect_for_a_b, GND_q, GND_q};

    // i_and48_i_i_const_lambda_2_3059_234_vt_select_3(BITSELECT,350)@66
    assign i_and48_i_i_const_lambda_2_3059_234_vt_select_3_b = i_and48_i_i_const_lambda_2_3059_234_join_q[3:2];

    // i_and48_i_i_const_lambda_2_3059_234_vt_join(BITJOIN,349)@66
    assign i_and48_i_i_const_lambda_2_3059_234_vt_join_q = {i_and31_i_const_lambda_2_3059_97_vt_const_31_q, i_and48_i_i_const_lambda_2_3059_234_vt_select_3_b, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // i_sh_prom49_i_i_const_lambda_2_3059_235_sel_x(BITSELECT,988)@66
    assign i_sh_prom49_i_i_const_lambda_2_3059_235_sel_x_b = {32'b00000000000000000000000000000000, i_and48_i_i_const_lambda_2_3059_234_vt_join_q[31:0]};

    // i_sh_prom49_i_i_const_lambda_2_3059_235_vt_select_3(BITSELECT,672)@66
    assign i_sh_prom49_i_i_const_lambda_2_3059_235_vt_select_3_b = i_sh_prom49_i_i_const_lambda_2_3059_235_sel_x_b[3:2];

    // i_sh_prom49_i_i_const_lambda_2_3059_235_vt_join(BITJOIN,671)@66
    assign i_sh_prom49_i_i_const_lambda_2_3059_235_vt_join_q = {i_acl_56_i_i_const_lambda_2_3059_270_vt_const_63_q, i_sh_prom49_i_i_const_lambda_2_3059_235_vt_select_3_b, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // i_shl50_i_i_const_lambda_2_3586_0gr_shift_narrow_x(BITSELECT,1005)@66
    assign i_shl50_i_i_const_lambda_2_3586_0gr_shift_narrow_x_b = i_sh_prom49_i_i_const_lambda_2_3059_235_vt_join_q[5:0];

    // leftShiftStageSel2Dto2_uid2219_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_bit_select_merged(BITSELECT,2657)@66
    assign leftShiftStageSel2Dto2_uid2219_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_bit_select_merged_b = $signed(i_shl50_i_i_const_lambda_2_3586_0gr_shift_narrow_x_b[3:2]);
    assign leftShiftStageSel2Dto2_uid2219_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_bit_select_merged_c = $signed(i_shl50_i_i_const_lambda_2_3586_0gr_shift_narrow_x_b[5:4]);

    // leftShiftStage1_uid2231_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x(MUX,2230)@66
    assign leftShiftStage1_uid2231_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_s = leftShiftStageSel2Dto2_uid2219_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_bit_select_merged_c;
    always_comb 
    begin
        unique case (leftShiftStage1_uid2231_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_s)
            2'b00 : leftShiftStage1_uid2231_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = leftShiftStage0_uid2220_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
            2'b01 : leftShiftStage1_uid2231_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = leftShiftStage1Idx1_uid2223_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
            2'b10 : leftShiftStage1_uid2231_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = leftShiftStage1Idx2_uid2226_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
            2'b11 : leftShiftStage1_uid2231_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = leftShiftStage1Idx3_uid2229_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q;
            default : leftShiftStage1_uid2231_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and51_i_i_const_lambda_2_3059_237(LOGICAL,355)@66
    assign i_and51_i_i_const_lambda_2_3059_237_q = leftShiftStage1_uid2231_i_shl50_i_i_const_lambda_2_3586_0gr_shift_x_q & c_i64_72057594037927935_3059_370_q;

    // i_and51_i_i_const_lambda_2_3059_237_vt_select_55(BITSELECT,358)@66
    assign i_and51_i_i_const_lambda_2_3059_237_vt_select_55_b = i_and51_i_i_const_lambda_2_3059_237_q[55:0];

    // i_and51_i_i_const_lambda_2_3059_237_vt_join(BITJOIN,357)@66
    assign i_and51_i_i_const_lambda_2_3059_237_vt_join_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, i_and51_i_i_const_lambda_2_3059_237_vt_select_55_b};

    // leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(MUX,2244)@66
    assign leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_s = leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged_b;
    always_comb 
    begin
        unique case (leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_s)
            2'b00 : leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = i_and51_i_i_const_lambda_2_3059_237_vt_join_q;
            2'b01 : leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = leftShiftStage0Idx1_uid2237_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
            2'b10 : leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = leftShiftStage0Idx2_uid2240_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
            2'b11 : leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = leftShiftStage0Idx3_uid2243_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
            default : leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_and52_i_i_const_lambda_2_3059_238_BitSelect_for_a(BITSELECT,1848)@66
    assign i_and52_i_i_const_lambda_2_3059_238_BitSelect_for_a_b = $signed(i_leading_zeros_2_i_i_const_lambda_2_3059_228_vt_join_q[1:0]);

    // i_and52_i_i_const_lambda_2_3059_238_join(BITJOIN,1849)@66
    assign i_and52_i_i_const_lambda_2_3059_238_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and52_i_i_const_lambda_2_3059_238_BitSelect_for_a_b};

    // i_and52_i_i_const_lambda_2_3059_238_vt_select_1(BITSELECT,367)@66
    assign i_and52_i_i_const_lambda_2_3059_238_vt_select_1_b = i_and52_i_i_const_lambda_2_3059_238_join_q[1:0];

    // i_and52_i_i_const_lambda_2_3059_238_vt_join(BITJOIN,366)@66
    assign i_and52_i_i_const_lambda_2_3059_238_vt_join_q = {i_acl_10_i_i_const_lambda_2_3059_221_vt_const_31_q, i_and52_i_i_const_lambda_2_3059_238_vt_select_1_b};

    // i_sh_prom53_i_i_const_lambda_2_3059_239_sel_x(BITSELECT,989)@66
    assign i_sh_prom53_i_i_const_lambda_2_3059_239_sel_x_b = {32'b00000000000000000000000000000000, i_and52_i_i_const_lambda_2_3059_238_vt_join_q[31:0]};

    // i_sh_prom53_i_i_const_lambda_2_3059_239_vt_select_1(BITSELECT,676)@66
    assign i_sh_prom53_i_i_const_lambda_2_3059_239_vt_select_1_b = i_sh_prom53_i_i_const_lambda_2_3059_239_sel_x_b[1:0];

    // i_sh_prom53_i_i_const_lambda_2_3059_239_vt_join(BITJOIN,675)@66
    assign i_sh_prom53_i_i_const_lambda_2_3059_239_vt_join_q = {i_and114_i60_const_lambda_2_3059_143_vt_const_63_q, i_sh_prom53_i_i_const_lambda_2_3059_239_vt_select_1_b};

    // i_shl54_i_i_const_lambda_2_3594_0gr_shift_narrow_x(BITSELECT,1009)@66
    assign i_shl54_i_i_const_lambda_2_3594_0gr_shift_narrow_x_b = i_sh_prom53_i_i_const_lambda_2_3059_239_vt_join_q[5:0];

    // leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged(BITSELECT,2658)@66
    assign leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged_b = $signed(i_shl54_i_i_const_lambda_2_3594_0gr_shift_narrow_x_b[1:0]);
    assign leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged_c = $signed(i_shl54_i_i_const_lambda_2_3594_0gr_shift_narrow_x_b[3:2]);
    assign leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged_d = $signed(i_shl54_i_i_const_lambda_2_3594_0gr_shift_narrow_x_b[5:4]);

    // leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(MUX,2255)@66 + 1
    assign leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_s = leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged_c;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            unique case (leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_s)
                2'b00 : leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q <= leftShiftStage0_uid2245_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
                2'b01 : leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q <= leftShiftStage1Idx1_uid2248_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
                2'b10 : leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q <= leftShiftStage1Idx2_uid2251_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
                2'b11 : leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q <= leftShiftStage1Idx3_uid2254_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
                default : leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q <= 64'b0;
            endcase
        end
    end

    // redist22_leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged_d_1(DELAY,2724)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist22_leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged_d_1_q <= leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged_d;
        end
    end

    // leftShiftStage2_uid2267_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x(MUX,2266)@67
    assign leftShiftStage2_uid2267_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_s = redist22_leftShiftStageSel0Dto0_uid2244_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_bit_select_merged_d_1_q;
    always_comb 
    begin
        unique case (leftShiftStage2_uid2267_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_s)
            2'b00 : leftShiftStage2_uid2267_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = leftShiftStage1_uid2256_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
            2'b01 : leftShiftStage2_uid2267_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = leftShiftStage2Idx1_uid2259_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
            2'b10 : leftShiftStage2_uid2267_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = leftShiftStage2Idx2_uid2262_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
            2'b11 : leftShiftStage2_uid2267_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = leftShiftStage2Idx3_uid2265_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q;
            default : leftShiftStage2_uid2267_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_shl54_i_i_const_lambda_2_3059_240_vt_select_58(BITSELECT,721)@67
    assign i_shl54_i_i_const_lambda_2_3059_240_vt_select_58_b = leftShiftStage2_uid2267_i_shl54_i_i_const_lambda_2_3594_0gr_shift_x_q[58:0];

    // i_shl54_i_i_const_lambda_2_3059_240_vt_join(BITJOIN,720)@67
    assign i_shl54_i_i_const_lambda_2_3059_240_vt_join_q = {i_acl_17_i_i_const_lambda_2_3059_253_vt_const_63_q, i_shl54_i_i_const_lambda_2_3059_240_vt_select_58_b};

    // i_and56_i_i_const_lambda_2_3059_242_BitSelect_for_a(BITSELECT,1850)@67
    assign i_and56_i_i_const_lambda_2_3059_242_BitSelect_for_a_b = $signed(i_shl54_i_i_const_lambda_2_3059_240_vt_join_q[55:55]);

    // i_and56_i_i_const_lambda_2_3059_242_join(BITJOIN,1851)@67
    assign i_and56_i_i_const_lambda_2_3059_242_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and56_i_i_const_lambda_2_3059_242_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and56_i_i_const_lambda_2_3059_242_vt_select_55(BITSELECT,372)@67
    assign i_and56_i_i_const_lambda_2_3059_242_vt_select_55_b = i_and56_i_i_const_lambda_2_3059_242_join_q[55:55];

    // i_and52_i17_i_const_lambda_2_3059_284_vt_const_54(CONSTANT,360)
    assign i_and52_i17_i_const_lambda_2_3059_284_vt_const_54_q = 55'b0000000000000000000000000000000000000000000000000000000;

    // i_and56_i_i_const_lambda_2_3059_242_vt_join(BITJOIN,371)@67
    assign i_and56_i_i_const_lambda_2_3059_242_vt_join_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, i_and56_i_i_const_lambda_2_3059_242_vt_select_55_b, i_and52_i17_i_const_lambda_2_3059_284_vt_const_54_q};

    // i_tobool57_i_i_const_lambda_2_3059_243(LOGICAL,783)@67
    assign i_tobool57_i_i_const_lambda_2_3059_243_q = $unsigned(i_and56_i_i_const_lambda_2_3059_242_vt_join_q == c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // i_acl_12_demorgan_i_i_const_lambda_2_3059_248(LOGICAL,95)@67
    assign i_acl_12_demorgan_i_i_const_lambda_2_3059_248_q = i_tobool57_i_i_const_lambda_2_3059_243_q | i_cmp59_i_i_const_lambda_2_3059_246_q;

    // i_acl_13_op_i_i_const_lambda_2_3059_257(MUX,104)@67
    assign i_acl_13_op_i_i_const_lambda_2_3059_257_s = i_acl_12_demorgan_i_i_const_lambda_2_3059_248_q;
    always_comb 
    begin
        unique case (i_acl_13_op_i_i_const_lambda_2_3059_257_s)
            1'b0 : i_acl_13_op_i_i_const_lambda_2_3059_257_q = i_sub55_op_i_i_const_lambda_2_3059_256_vt_join_q;
            1'b1 : i_acl_13_op_i_i_const_lambda_2_3059_257_q = c_i32_0_3059_343_q;
            default : i_acl_13_op_i_i_const_lambda_2_3059_257_q = 32'b0;
        endcase
    end

    // i_acl_13_op_i_i_const_lambda_2_3059_257_vt_select_11(BITSELECT,107)@67
    assign i_acl_13_op_i_i_const_lambda_2_3059_257_vt_select_11_b = i_acl_13_op_i_i_const_lambda_2_3059_257_q[11:0];

    // i_acl_13_op_i_i_const_lambda_2_3059_257_vt_join(BITJOIN,106)@67
    assign i_acl_13_op_i_i_const_lambda_2_3059_257_vt_join_q = {i_acl_10_i50_const_lambda_2_3059_110_vt_const_31_q, i_acl_13_op_i_i_const_lambda_2_3059_257_vt_select_11_b};

    // i_not_tobool57_i_i_const_lambda_2_3059_249(LOGICAL,583)@67
    assign i_not_tobool57_i_i_const_lambda_2_3059_249_q = i_tobool57_i_i_const_lambda_2_3059_243_q ^ VCC_q;

    // i_acl_14_i_i_const_lambda_2_3059_250(LOGICAL,112)@67
    assign i_acl_14_i_i_const_lambda_2_3059_250_q = i_cmp59_i_i_const_lambda_2_3059_246_q & i_not_tobool57_i_i_const_lambda_2_3059_249_q;

    // i_exponent_0_op_i_i_const_lambda_2_3059_258(MUX,548)@67
    assign i_exponent_0_op_i_i_const_lambda_2_3059_258_s = i_acl_14_i_i_const_lambda_2_3059_250_q;
    always_comb 
    begin
        unique case (i_exponent_0_op_i_i_const_lambda_2_3059_258_s)
            1'b0 : i_exponent_0_op_i_i_const_lambda_2_3059_258_q = i_acl_13_op_i_i_const_lambda_2_3059_257_vt_join_q;
            1'b1 : i_exponent_0_op_i_i_const_lambda_2_3059_258_q = c_i32_1_3059_346_q;
            default : i_exponent_0_op_i_i_const_lambda_2_3059_258_q = 32'b0;
        endcase
    end

    // i_exponent_0_op_i_i_const_lambda_2_3059_258_vt_select_11(BITSELECT,551)@67
    assign i_exponent_0_op_i_i_const_lambda_2_3059_258_vt_select_11_b = i_exponent_0_op_i_i_const_lambda_2_3059_258_q[11:0];

    // i_exponent_0_op_i_i_const_lambda_2_3059_258_vt_join(BITJOIN,550)@67
    assign i_exponent_0_op_i_i_const_lambda_2_3059_258_vt_join_q = {i_acl_10_i50_const_lambda_2_3059_110_vt_const_31_q, i_exponent_0_op_i_i_const_lambda_2_3059_258_vt_select_11_b};

    // c_i32_4095_3059_341(CONSTANT,46)
    assign c_i32_4095_3059_341_q = 32'b00000000000000000000111111111111;

    // c_i32_2047_3059_367_recast_x(CONSTANT,900)
    assign c_i32_2047_3059_367_recast_x_q = 32'b00000000000000000000011111111111;

    // i_phitmp3_i_i_const_lambda_2_3059_217(LOGICAL,621)@62 + 1
    assign i_phitmp3_i_i_const_lambda_2_3059_217_qi = $unsigned(i_and15_i_i_const_lambda_2_3059_183_vt_join_q != c_i32_2047_3059_367_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_phitmp3_i_i_const_lambda_2_3059_217_delay ( .xin(i_phitmp3_i_i_const_lambda_2_3059_217_qi), .xout(i_phitmp3_i_i_const_lambda_2_3059_217_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist135_i_phitmp3_i_i_const_lambda_2_3059_217_q_2(DELAY,2837)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist135_i_phitmp3_i_i_const_lambda_2_3059_217_q_2_q <= i_phitmp3_i_i_const_lambda_2_3059_217_q;
        end
    end

    // i_acl_11_i_i_const_lambda_2_3059_222(LOGICAL,94)@64 + 1
    assign i_acl_11_i_i_const_lambda_2_3059_222_qi = redist135_i_phitmp3_i_i_const_lambda_2_3059_217_q_2_q | redist129_i_tobool11_i_i_const_lambda_2_3059_178_q_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_11_i_i_const_lambda_2_3059_222_delay ( .xin(i_acl_11_i_i_const_lambda_2_3059_222_qi), .xout(i_acl_11_i_i_const_lambda_2_3059_222_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist180_i_acl_11_i_i_const_lambda_2_3059_222_q_3(DELAY,2882)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist180_i_acl_11_i_i_const_lambda_2_3059_222_q_3_delay_0 <= $unsigned(i_acl_11_i_i_const_lambda_2_3059_222_q);
            redist180_i_acl_11_i_i_const_lambda_2_3059_222_q_3_q <= $signed(redist180_i_acl_11_i_i_const_lambda_2_3059_222_q_3_delay_0);
        end
    end

    // i_and80_i_i_const_lambda_2_3059_259(MUX,411)@67
    assign i_and80_i_i_const_lambda_2_3059_259_s = redist180_i_acl_11_i_i_const_lambda_2_3059_222_q_3_q;
    always_comb 
    begin
        unique case (i_and80_i_i_const_lambda_2_3059_259_s)
            1'b0 : i_and80_i_i_const_lambda_2_3059_259_q = c_i32_4095_3059_341_q;
            1'b1 : i_and80_i_i_const_lambda_2_3059_259_q = i_exponent_0_op_i_i_const_lambda_2_3059_258_vt_join_q;
            default : i_and80_i_i_const_lambda_2_3059_259_q = 32'b0;
        endcase
    end

    // i_and80_i_i_const_lambda_2_3059_259_vt_select_11(BITSELECT,414)@67
    assign i_and80_i_i_const_lambda_2_3059_259_vt_select_11_b = i_and80_i_i_const_lambda_2_3059_259_q[11:0];

    // i_and80_i_i_const_lambda_2_3059_259_vt_join(BITJOIN,413)@67
    assign i_and80_i_i_const_lambda_2_3059_259_vt_join_q = {i_acl_10_i50_const_lambda_2_3059_110_vt_const_31_q, i_and80_i_i_const_lambda_2_3059_259_vt_select_11_b};

    // i_or81_i_i_const_lambda_2_3059_260_BitSelect_for_a(BITSELECT,2073)@67
    assign i_or81_i_i_const_lambda_2_3059_260_BitSelect_for_a_b = $signed(i_and80_i_i_const_lambda_2_3059_259_vt_join_q[11:0]);

    // i_or81_i_i_const_lambda_2_3059_260_join(BITJOIN,2075)@67
    assign i_or81_i_i_const_lambda_2_3059_260_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_or81_i_i_const_lambda_2_3059_260_BitSelect_for_b_b, i_or81_i_i_const_lambda_2_3059_260_BitSelect_for_a_b};

    // i_or81_i_i_const_lambda_2_3059_260_vt_select_12(BITSELECT,600)@67
    assign i_or81_i_i_const_lambda_2_3059_260_vt_select_12_b = i_or81_i_i_const_lambda_2_3059_260_join_q[12:0];

    // i_or81_i_i_const_lambda_2_3059_260_vt_join(BITJOIN,599)@67
    assign i_or81_i_i_const_lambda_2_3059_260_vt_join_q = {i_add_i12_i_const_lambda_2_3059_241_vt_const_31_q, i_or81_i_i_const_lambda_2_3059_260_vt_select_12_b};

    // i_conv82_i_i_const_lambda_2_3059_261_sel_x(BITSELECT,975)@67
    assign i_conv82_i_i_const_lambda_2_3059_261_sel_x_b = {32'b00000000000000000000000000000000, i_or81_i_i_const_lambda_2_3059_260_vt_join_q[31:0]};

    // i_conv82_i_i_const_lambda_2_3059_261_vt_select_12(BITSELECT,521)@67
    assign i_conv82_i_i_const_lambda_2_3059_261_vt_select_12_b = i_conv82_i_i_const_lambda_2_3059_261_sel_x_b[12:0];

    // redist143_i_conv82_i_i_const_lambda_2_3059_261_vt_select_12_b_1(DELAY,2845)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist143_i_conv82_i_i_const_lambda_2_3059_261_vt_select_12_b_1_q <= i_conv82_i_i_const_lambda_2_3059_261_vt_select_12_b;
        end
    end

    // i_conv82_i_i_const_lambda_2_3059_261_vt_join(BITJOIN,520)@68
    assign i_conv82_i_i_const_lambda_2_3059_261_vt_join_q = {i_and141_i_const_lambda_2_3059_172_vt_const_63_q, redist143_i_conv82_i_i_const_lambda_2_3059_261_vt_select_12_b_1_q};

    // i_unnamed_const_lambda_2_3059_269_BitSelect_for_a(BITSELECT,2088)@68
    assign i_unnamed_const_lambda_2_3059_269_BitSelect_for_a_b = $signed(i_conv82_i_i_const_lambda_2_3059_261_vt_join_q[12:12]);

    // i_unnamed_const_lambda_2_3059_269_join(BITJOIN,2089)@68
    assign i_unnamed_const_lambda_2_3059_269_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_unnamed_const_lambda_2_3059_269_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_unnamed_const_lambda_2_3059_269_vt_select_12(BITSELECT,806)@68
    assign i_unnamed_const_lambda_2_3059_269_vt_select_12_b = i_unnamed_const_lambda_2_3059_269_join_q[12:12];

    // redist126_i_unnamed_const_lambda_2_3059_269_vt_select_12_b_4(DELAY,2828)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist126_i_unnamed_const_lambda_2_3059_269_vt_select_12_b_4_delay_0 <= $unsigned(i_unnamed_const_lambda_2_3059_269_vt_select_12_b);
            redist126_i_unnamed_const_lambda_2_3059_269_vt_select_12_b_4_delay_1 <= redist126_i_unnamed_const_lambda_2_3059_269_vt_select_12_b_4_delay_0;
            redist126_i_unnamed_const_lambda_2_3059_269_vt_select_12_b_4_delay_2 <= redist126_i_unnamed_const_lambda_2_3059_269_vt_select_12_b_4_delay_1;
            redist126_i_unnamed_const_lambda_2_3059_269_vt_select_12_b_4_q <= $signed(redist126_i_unnamed_const_lambda_2_3059_269_vt_select_12_b_4_delay_2);
        end
    end

    // i_and141_i_const_lambda_2_3059_172_vt_const_11(CONSTANT,252)
    assign i_and141_i_const_lambda_2_3059_172_vt_const_11_q = 12'b000000000000;

    // i_unnamed_const_lambda_2_3059_269_vt_join(BITJOIN,805)@72
    assign i_unnamed_const_lambda_2_3059_269_vt_join_q = {i_and141_i_const_lambda_2_3059_172_vt_const_63_q, redist126_i_unnamed_const_lambda_2_3059_269_vt_select_12_b_4_q, i_and141_i_const_lambda_2_3059_172_vt_const_11_q};

    // i_add70_i_i_const_lambda_2_3059_297_vt_const_15(CONSTANT,202)
    assign i_add70_i_i_const_lambda_2_3059_297_vt_const_15_q = 15'b000000000000000;

    // c_i16_1_3059_383(CONSTANT,21)
    assign c_i16_1_3059_383_q = 16'b0000000000000001;

    // c_i64_1_3059_372(CONSTANT,60)
    assign c_i64_1_3059_372_q = 64'b1111111111111111111111111111111111111111111111111111111111111111;

    // redist179_i_acl_12_demorgan_i_i_const_lambda_2_3059_248_q_1(DELAY,2881)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist179_i_acl_12_demorgan_i_i_const_lambda_2_3059_248_q_1_q <= i_acl_12_demorgan_i_i_const_lambda_2_3059_248_q;
        end
    end

    // i_and67_i_i_const_lambda_2_3059_251(MUX,388)@68
    assign i_and67_i_i_const_lambda_2_3059_251_s = redist179_i_acl_12_demorgan_i_i_const_lambda_2_3059_248_q_1_q;
    always_comb 
    begin
        unique case (i_and67_i_i_const_lambda_2_3059_251_s)
            1'b0 : i_and67_i_i_const_lambda_2_3059_251_q = c_i64_1_3059_372_q;
            1'b1 : i_and67_i_i_const_lambda_2_3059_251_q = c_i64_72057594037927935_3059_370_q;
            default : i_and67_i_i_const_lambda_2_3059_251_q = 64'b0;
        endcase
    end

    // i_and67_i_i_const_lambda_2_3059_251_vt_select_63(BITSELECT,391)@68
    assign i_and67_i_i_const_lambda_2_3059_251_vt_select_63_b = i_and67_i_i_const_lambda_2_3059_251_q[63:56];

    // i_and67_i_i_const_lambda_2_3059_251_vt_join(BITJOIN,390)@68
    assign i_and67_i_i_const_lambda_2_3059_251_vt_join_q = {i_and67_i_i_const_lambda_2_3059_251_vt_select_63_b, i_acl_16_i_i_const_lambda_2_3059_252_vt_const_55_q};

    // redist176_i_acl_14_i_i_const_lambda_2_3059_250_q_1(DELAY,2878)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist176_i_acl_14_i_i_const_lambda_2_3059_250_q_1_q <= i_acl_14_i_i_const_lambda_2_3059_250_q;
        end
    end

    // i_acl_16_i_i_const_lambda_2_3059_252(MUX,118)@68
    assign i_acl_16_i_i_const_lambda_2_3059_252_s = redist176_i_acl_14_i_i_const_lambda_2_3059_250_q_1_q;
    always_comb 
    begin
        unique case (i_acl_16_i_i_const_lambda_2_3059_252_s)
            1'b0 : i_acl_16_i_i_const_lambda_2_3059_252_q = i_and67_i_i_const_lambda_2_3059_251_vt_join_q;
            1'b1 : i_acl_16_i_i_const_lambda_2_3059_252_q = c_i64_1_3059_372_q;
            default : i_acl_16_i_i_const_lambda_2_3059_252_q = 64'b0;
        endcase
    end

    // i_acl_16_i_i_const_lambda_2_3059_252_vt_select_63(BITSELECT,121)@68
    assign i_acl_16_i_i_const_lambda_2_3059_252_vt_select_63_b = i_acl_16_i_i_const_lambda_2_3059_252_q[63:56];

    // i_acl_16_i_i_const_lambda_2_3059_252_vt_const_55(CONSTANT,119)
    assign i_acl_16_i_i_const_lambda_2_3059_252_vt_const_55_q = 56'b11111111111111111111111111111111111111111111111111111111;

    // i_acl_16_i_i_const_lambda_2_3059_252_vt_join(BITJOIN,120)@68
    assign i_acl_16_i_i_const_lambda_2_3059_252_vt_join_q = {i_acl_16_i_i_const_lambda_2_3059_252_vt_select_63_b, i_acl_16_i_i_const_lambda_2_3059_252_vt_const_55_q};

    // redist131_i_shl54_i_i_const_lambda_2_3059_240_vt_join_q_1(DELAY,2833)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist131_i_shl54_i_i_const_lambda_2_3059_240_vt_join_q_1_q <= i_shl54_i_i_const_lambda_2_3059_240_vt_join_q;
        end
    end

    // i_acl_17_i_i_const_lambda_2_3059_253(LOGICAL,123)@68
    assign i_acl_17_i_i_const_lambda_2_3059_253_q = redist131_i_shl54_i_i_const_lambda_2_3059_240_vt_join_q_1_q & i_acl_16_i_i_const_lambda_2_3059_252_vt_join_q;

    // i_acl_17_i_i_const_lambda_2_3059_253_vt_select_58(BITSELECT,126)@68
    assign i_acl_17_i_i_const_lambda_2_3059_253_vt_select_58_b = i_acl_17_i_i_const_lambda_2_3059_253_q[58:0];

    // i_acl_17_i_i_const_lambda_2_3059_253_vt_join(BITJOIN,125)@68
    assign i_acl_17_i_i_const_lambda_2_3059_253_vt_join_q = {i_acl_17_i_i_const_lambda_2_3059_253_vt_const_63_q, i_acl_17_i_i_const_lambda_2_3059_253_vt_select_58_b};

    // c_i64_36028797018963968_3059_371(CONSTANT,65)
    assign c_i64_36028797018963968_3059_371_q = 64'b0000000010000000000000000000000000000000000000000000000000000000;

    // redist181_i_acl_11_i_i_const_lambda_2_3059_222_q_4(DELAY,2883)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist181_i_acl_11_i_i_const_lambda_2_3059_222_q_4_q <= redist180_i_acl_11_i_i_const_lambda_2_3059_222_q_3_q;
        end
    end

    // i_mantissa_3_i_i_const_lambda_2_3059_254(MUX,576)@68
    assign i_mantissa_3_i_i_const_lambda_2_3059_254_s = redist181_i_acl_11_i_i_const_lambda_2_3059_222_q_4_q;
    always_comb 
    begin
        unique case (i_mantissa_3_i_i_const_lambda_2_3059_254_s)
            1'b0 : i_mantissa_3_i_i_const_lambda_2_3059_254_q = c_i64_36028797018963968_3059_371_q;
            1'b1 : i_mantissa_3_i_i_const_lambda_2_3059_254_q = i_acl_17_i_i_const_lambda_2_3059_253_vt_join_q;
            default : i_mantissa_3_i_i_const_lambda_2_3059_254_q = 64'b0;
        endcase
    end

    // i_mantissa_3_i_i_const_lambda_2_3059_254_vt_select_58(BITSELECT,579)@68
    assign i_mantissa_3_i_i_const_lambda_2_3059_254_vt_select_58_b = i_mantissa_3_i_i_const_lambda_2_3059_254_q[58:0];

    // i_mantissa_3_i_i_const_lambda_2_3059_254_vt_join(BITJOIN,578)@68
    assign i_mantissa_3_i_i_const_lambda_2_3059_254_vt_join_q = {i_acl_17_i_i_const_lambda_2_3059_253_vt_const_63_q, i_mantissa_3_i_i_const_lambda_2_3059_254_vt_select_58_b};

    // i_and44_i_i_const_lambda_2_3059_275_BitSelect_for_a(BITSELECT,1836)@68
    assign i_and44_i_i_const_lambda_2_3059_275_BitSelect_for_a_b = $signed(i_mantissa_3_i_i_const_lambda_2_3059_254_vt_join_q[55:3]);

    // redist56_i_and44_i_i_const_lambda_2_3059_275_BitSelect_for_a_b_1(DELAY,2758)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist56_i_and44_i_i_const_lambda_2_3059_275_BitSelect_for_a_b_1_q <= i_and44_i_i_const_lambda_2_3059_275_BitSelect_for_a_b;
        end
    end

    // i_and44_i_i_const_lambda_2_3059_275_join(BITJOIN,1837)@69
    assign i_and44_i_i_const_lambda_2_3059_275_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, redist56_i_and44_i_i_const_lambda_2_3059_275_BitSelect_for_a_b_1_q, GND_q, GND_q, GND_q};

    // i_and44_i_i_const_lambda_2_3059_275_vt_select_55(BITSELECT,327)@69
    assign i_and44_i_i_const_lambda_2_3059_275_vt_select_55_b = i_and44_i_i_const_lambda_2_3059_275_join_q[55:3];

    // i_and44_i_i_const_lambda_2_3059_275_vt_join(BITJOIN,326)@69
    assign i_and44_i_i_const_lambda_2_3059_275_vt_join_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, i_and44_i_i_const_lambda_2_3059_275_vt_select_55_b, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // i_add_i15_i_const_lambda_2_3059_276_rhsMSBs_select_bit_select_merged(BITSELECT,2640)@69
    assign i_add_i15_i_const_lambda_2_3059_276_rhsMSBs_select_bit_select_merged_b = $signed(i_and44_i_i_const_lambda_2_3059_275_vt_join_q[63:3]);

    // c_i64_8_3059_378(CONSTANT,81)
    assign c_i64_8_3059_378_q = 64'b0000000000000000000000000000000000000000000000000000000000001000;

    // i_and33_i_i_const_lambda_2_3059_266_BitSelect_for_a(BITSELECT,1828)@68
    assign i_and33_i_i_const_lambda_2_3059_266_BitSelect_for_a_b = $signed(i_mantissa_3_i_i_const_lambda_2_3059_254_vt_join_q[2:0]);

    // i_and33_i_i_const_lambda_2_3059_266_join(BITJOIN,1829)@68
    assign i_and33_i_i_const_lambda_2_3059_266_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and33_i_i_const_lambda_2_3059_266_BitSelect_for_a_b};

    // i_and33_i_i_const_lambda_2_3059_266_vt_select_2(BITSELECT,306)@68
    assign i_and33_i_i_const_lambda_2_3059_266_vt_select_2_b = i_and33_i_i_const_lambda_2_3059_266_join_q[2:0];

    // i_and33_i_i_const_lambda_2_3059_266_vt_join(BITJOIN,305)@68
    assign i_and33_i_i_const_lambda_2_3059_266_vt_join_q = {i_and33_i_i_const_lambda_2_3059_266_vt_const_63_q, i_and33_i_i_const_lambda_2_3059_266_vt_select_2_b};

    // i_cmp34_i_i_const_lambda_2_3059_267_bit_select_top_X_inv_order_1877(BITSELECT,1876)@68
    assign i_cmp34_i_i_const_lambda_2_3059_267_bit_select_top_X_inv_order_1877_b = $signed(i_and33_i_i_const_lambda_2_3059_266_vt_join_q[63:3]);

    // i_cmp34_i_i_const_lambda_2_3059_267_bit_select_top_X_2_inv_order_1878(BITSELECT,1877)@68
    assign i_cmp34_i_i_const_lambda_2_3059_267_bit_select_top_X_2_inv_order_1878_b = $signed(i_and33_i_i_const_lambda_2_3059_266_vt_join_q[2:2]);

    // i_cmp34_i_i_const_lambda_2_3059_267_detect_equality_op_inv_order_1879(LOGICAL,1878)@68
    assign i_cmp34_i_i_const_lambda_2_3059_267_detect_equality_op_inv_order_1879_q = $signed(~ (i_cmp34_i_i_const_lambda_2_3059_267_bit_select_top_X_2_inv_order_1878_b));

    // i_cmp34_i_i_const_lambda_2_3059_267_bit_select_bot_X_inv_order_1876(BITSELECT,1875)@68
    assign i_cmp34_i_i_const_lambda_2_3059_267_bit_select_bot_X_inv_order_1876_b = $signed(i_and33_i_i_const_lambda_2_3059_266_vt_join_q[1:0]);

    // i_cmp34_i_i_const_lambda_2_3059_267_bit_join_X_inv_order_1880(BITJOIN,1879)@68
    assign i_cmp34_i_i_const_lambda_2_3059_267_bit_join_X_inv_order_1880_q = {i_cmp34_i_i_const_lambda_2_3059_267_bit_select_top_X_inv_order_1877_b, i_cmp34_i_i_const_lambda_2_3059_267_detect_equality_op_inv_order_1879_q, i_cmp34_i_i_const_lambda_2_3059_267_bit_select_bot_X_inv_order_1876_b};

    // i_cmp34_i_i_const_lambda_2_3059_267_detect_equality_op_2_inv_order_1881(LOGICAL,1880)@68
    assign i_cmp34_i_i_const_lambda_2_3059_267_detect_equality_op_2_inv_order_1881_q = i_cmp34_i_i_const_lambda_2_3059_267_bit_join_X_inv_order_1880_q == 64'b0000000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0;

    // i_cmp34_i_i_const_lambda_2_3059_267_new_compare_cstPow2_inv_order_1875_bit_select_top_X_2588(BITSELECT,2587)@68
    assign i_cmp34_i_i_const_lambda_2_3059_267_new_compare_cstPow2_inv_order_1875_bit_select_top_X_2588_b = $signed(i_and33_i_i_const_lambda_2_3059_266_vt_join_q[63:2]);

    // i_cmp34_i_i_const_lambda_2_3059_267_new_compare_cstPow2_inv_order_1875_logic_op_top_X_2589(LOGICAL,2588)@68
    assign i_cmp34_i_i_const_lambda_2_3059_267_new_compare_cstPow2_inv_order_1875_logic_op_top_X_2589_q = i_cmp34_i_i_const_lambda_2_3059_267_new_compare_cstPow2_inv_order_1875_bit_select_top_X_2588_b != 62'b00000000000000000000000000000000000000000000000000000000000000 ? 1'b1 : 1'b0;

    // i_cmp34_i_i_const_lambda_2_3059_267_new_compare_cstPow2_inv_order_1875_final_logic_op_c_inv_2590(LOGICAL,2589)@68
    assign i_cmp34_i_i_const_lambda_2_3059_267_new_compare_cstPow2_inv_order_1875_final_logic_op_c_inv_2590_q = $signed(~ (i_cmp34_i_i_const_lambda_2_3059_267_new_compare_cstPow2_inv_order_1875_logic_op_top_X_2589_q));

    // i_cmp34_i_i_const_lambda_2_3059_267_final_logic_op_nc_inv_order_1882(LOGICAL,1881)@68 + 1
    assign i_cmp34_i_i_const_lambda_2_3059_267_final_logic_op_nc_inv_order_1882_qi = i_cmp34_i_i_const_lambda_2_3059_267_new_compare_cstPow2_inv_order_1875_final_logic_op_c_inv_2590_q | i_cmp34_i_i_const_lambda_2_3059_267_detect_equality_op_2_inv_order_1881_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp34_i_i_const_lambda_2_3059_267_final_logic_op_nc_inv_order_1882_delay ( .xin(i_cmp34_i_i_const_lambda_2_3059_267_final_logic_op_nc_inv_order_1882_qi), .xout(i_cmp34_i_i_const_lambda_2_3059_267_final_logic_op_nc_inv_order_1882_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_cmp34_i_i_const_lambda_2_3059_267_final_logic_op_c_inv_order_1883(LOGICAL,1882)@69
    assign i_cmp34_i_i_const_lambda_2_3059_267_final_logic_op_c_inv_order_1883_q = $signed(~ (i_cmp34_i_i_const_lambda_2_3059_267_final_logic_op_nc_inv_order_1882_q));

    // c_i8_12_3059_375_recast_x(CONSTANT,904)
    assign c_i8_12_3059_375_recast_x_q = 8'b00001100;

    // i_tr_i_i_const_lambda_2_3059_262_sel_x(BITSELECT,1069)@68
    assign i_tr_i_i_const_lambda_2_3059_262_sel_x_b = i_mantissa_3_i_i_const_lambda_2_3059_254_vt_join_q[7:0];

    // i_conv_i14_i_const_lambda_2_3059_263_BitSelect_for_a(BITSELECT,1887)@68
    assign i_conv_i14_i_const_lambda_2_3059_263_BitSelect_for_a_b = $signed(i_tr_i_i_const_lambda_2_3059_262_sel_x_b[3:0]);

    // i_conv_i14_i_const_lambda_2_3059_263_join(BITJOIN,1888)@68
    assign i_conv_i14_i_const_lambda_2_3059_263_join_q = {GND_q, GND_q, GND_q, GND_q, i_conv_i14_i_const_lambda_2_3059_263_BitSelect_for_a_b};

    // i_conv_i14_i_const_lambda_2_3059_263_vt_select_3(BITSELECT,529)@68
    assign i_conv_i14_i_const_lambda_2_3059_263_vt_select_3_b = i_conv_i14_i_const_lambda_2_3059_263_join_q[3:0];

    // i_conv_i14_i_const_lambda_2_3059_263_vt_join(BITJOIN,528)@68
    assign i_conv_i14_i_const_lambda_2_3059_263_vt_join_q = {i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q, i_conv_i14_i_const_lambda_2_3059_263_vt_select_3_b};

    // i_cmp30_i_i_const_lambda_2_3059_264(LOGICAL,446)@68 + 1
    assign i_cmp30_i_i_const_lambda_2_3059_264_qi = $unsigned(i_conv_i14_i_const_lambda_2_3059_263_vt_join_q == c_i8_12_3059_375_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp30_i_i_const_lambda_2_3059_264_delay ( .xin(i_cmp30_i_i_const_lambda_2_3059_264_qi), .xout(i_cmp30_i_i_const_lambda_2_3059_264_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_or_cond_i_i_const_lambda_2_3059_268(LOGICAL,602)@69
    assign i_or_cond_i_i_const_lambda_2_3059_268_q = i_cmp30_i_i_const_lambda_2_3059_264_q | i_cmp34_i_i_const_lambda_2_3059_267_final_logic_op_c_inv_order_1883_q;

    // i_acl_56_i_i_const_lambda_2_3059_270(MUX,137)@69
    assign i_acl_56_i_i_const_lambda_2_3059_270_s = i_or_cond_i_i_const_lambda_2_3059_268_q;
    always_comb 
    begin
        unique case (i_acl_56_i_i_const_lambda_2_3059_270_s)
            1'b0 : i_acl_56_i_i_const_lambda_2_3059_270_q = c_i64_0_3059_331_q;
            1'b1 : i_acl_56_i_i_const_lambda_2_3059_270_q = c_i64_8_3059_378_q;
            default : i_acl_56_i_i_const_lambda_2_3059_270_q = 64'b0;
        endcase
    end

    // i_acl_56_i_i_const_lambda_2_3059_270_vt_select_3(BITSELECT,141)@69
    assign i_acl_56_i_i_const_lambda_2_3059_270_vt_select_3_b = i_acl_56_i_i_const_lambda_2_3059_270_q[3:3];

    // i_acl_56_i_i_const_lambda_2_3059_270_vt_join(BITJOIN,140)@69
    assign i_acl_56_i_i_const_lambda_2_3059_270_vt_join_q = {i_acl_56_i_i_const_lambda_2_3059_270_vt_const_63_q, i_acl_56_i_i_const_lambda_2_3059_270_vt_select_3_b, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // i_unnamed_const_lambda_2_3059_271_BitSelect_for_a(BITSELECT,2090)@68
    assign i_unnamed_const_lambda_2_3059_271_BitSelect_for_a_b = $signed(i_conv82_i_i_const_lambda_2_3059_261_vt_join_q[11:11]);

    // i_unnamed_const_lambda_2_3059_271_join(BITJOIN,2091)@68
    assign i_unnamed_const_lambda_2_3059_271_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_unnamed_const_lambda_2_3059_271_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_unnamed_const_lambda_2_3059_271_vt_select_11(BITSELECT,811)@68
    assign i_unnamed_const_lambda_2_3059_271_vt_select_11_b = i_unnamed_const_lambda_2_3059_271_join_q[11:11];

    // i_unnamed_const_lambda_2_3059_271_vt_join(BITJOIN,810)@68
    assign i_unnamed_const_lambda_2_3059_271_vt_join_q = {i_and1_i_i_const_lambda_2_3059_308_vt_const_51_q, i_unnamed_const_lambda_2_3059_271_vt_select_11_b, i_and13_i_i_const_lambda_2_3059_180_vt_const_10_q};

    // i_tobool40_not_i_i_const_lambda_2_3059_272(LOGICAL,781)@68 + 1
    assign i_tobool40_not_i_i_const_lambda_2_3059_272_qi = $unsigned(i_unnamed_const_lambda_2_3059_271_vt_join_q != c_i64_0_3059_331_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_tobool40_not_i_i_const_lambda_2_3059_272_delay ( .xin(i_tobool40_not_i_i_const_lambda_2_3059_272_qi), .xout(i_tobool40_not_i_i_const_lambda_2_3059_272_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_58_i_i_const_lambda_2_3059_274(MUX,142)@69
    assign i_acl_58_i_i_const_lambda_2_3059_274_s = i_tobool40_not_i_i_const_lambda_2_3059_272_q;
    always_comb 
    begin
        unique case (i_acl_58_i_i_const_lambda_2_3059_274_s)
            1'b0 : i_acl_58_i_i_const_lambda_2_3059_274_q = i_acl_56_i_i_const_lambda_2_3059_270_vt_join_q;
            1'b1 : i_acl_58_i_i_const_lambda_2_3059_274_q = c_i64_0_3059_331_q;
            default : i_acl_58_i_i_const_lambda_2_3059_274_q = 64'b0;
        endcase
    end

    // i_acl_58_i_i_const_lambda_2_3059_274_vt_select_3(BITSELECT,146)@69
    assign i_acl_58_i_i_const_lambda_2_3059_274_vt_select_3_b = i_acl_58_i_i_const_lambda_2_3059_274_q[3:3];

    // i_acl_58_i_i_const_lambda_2_3059_274_vt_join(BITJOIN,145)@69
    assign i_acl_58_i_i_const_lambda_2_3059_274_vt_join_q = {i_acl_56_i_i_const_lambda_2_3059_270_vt_const_63_q, i_acl_58_i_i_const_lambda_2_3059_274_vt_select_3_b, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // i_add_i15_i_const_lambda_2_3059_276_lhsMSBs_select(BITSELECT,1807)@69
    assign i_add_i15_i_const_lambda_2_3059_276_lhsMSBs_select_b = $signed(i_acl_58_i_i_const_lambda_2_3059_274_vt_join_q[63:3]);

    // i_add_i15_i_const_lambda_2_3059_276_MSBs_sums(ADD,1808)@69
    assign i_add_i15_i_const_lambda_2_3059_276_MSBs_sums_a = {1'b0, i_add_i15_i_const_lambda_2_3059_276_lhsMSBs_select_b};
    assign i_add_i15_i_const_lambda_2_3059_276_MSBs_sums_b = {1'b0, i_add_i15_i_const_lambda_2_3059_276_rhsMSBs_select_bit_select_merged_b};
    assign i_add_i15_i_const_lambda_2_3059_276_MSBs_sums_o = $unsigned(i_add_i15_i_const_lambda_2_3059_276_MSBs_sums_a) + $unsigned(i_add_i15_i_const_lambda_2_3059_276_MSBs_sums_b);
    assign i_add_i15_i_const_lambda_2_3059_276_MSBs_sums_q = $signed(i_add_i15_i_const_lambda_2_3059_276_MSBs_sums_o[61:0]);

    // i_add_i15_i_const_lambda_2_3059_276_split_join(BITJOIN,1809)@69
    assign i_add_i15_i_const_lambda_2_3059_276_split_join_q = {i_add_i15_i_const_lambda_2_3059_276_MSBs_sums_q, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // bgTrunc_i_add_i15_i_const_lambda_2_3059_276_sel_x(BITSELECT,883)@69
    assign bgTrunc_i_add_i15_i_const_lambda_2_3059_276_sel_x_b = i_add_i15_i_const_lambda_2_3059_276_split_join_q[63:0];

    // i_add_i15_i_const_lambda_2_3059_276_vt_select_56(BITSELECT,213)@69
    assign i_add_i15_i_const_lambda_2_3059_276_vt_select_56_b = bgTrunc_i_add_i15_i_const_lambda_2_3059_276_sel_x_b[56:3];

    // redist168_i_add_i15_i_const_lambda_2_3059_276_vt_select_56_b_1(DELAY,2870)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist168_i_add_i15_i_const_lambda_2_3059_276_vt_select_56_b_1_q <= i_add_i15_i_const_lambda_2_3059_276_vt_select_56_b;
        end
    end

    // i_add_i15_i_const_lambda_2_3059_276_vt_join(BITJOIN,212)@70
    assign i_add_i15_i_const_lambda_2_3059_276_vt_join_q = {i_acl_64_i_i_const_lambda_2_3059_295_vt_const_63_q, redist168_i_add_i15_i_const_lambda_2_3059_276_vt_select_56_b_1_q, i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q};

    // i_and46_i16_i_const_lambda_2_3059_277_BitSelect_for_a(BITSELECT,1838)@70
    assign i_and46_i16_i_const_lambda_2_3059_277_BitSelect_for_a_b = $signed(i_add_i15_i_const_lambda_2_3059_276_vt_join_q[56:56]);

    // i_and46_i16_i_const_lambda_2_3059_277_join(BITJOIN,1839)@70
    assign i_and46_i16_i_const_lambda_2_3059_277_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and46_i16_i_const_lambda_2_3059_277_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and46_i16_i_const_lambda_2_3059_277_vt_select_56(BITSELECT,336)@70
    assign i_and46_i16_i_const_lambda_2_3059_277_vt_select_56_b = i_and46_i16_i_const_lambda_2_3059_277_join_q[56:56];

    // i_and46_i16_i_const_lambda_2_3059_277_vt_join(BITJOIN,335)@70
    assign i_and46_i16_i_const_lambda_2_3059_277_vt_join_q = {i_acl_64_i_i_const_lambda_2_3059_295_vt_const_63_q, i_and46_i16_i_const_lambda_2_3059_277_vt_select_56_b, i_and10_i_i_const_lambda_2_3059_177_vt_const_55_q};

    // i_tobool47_i_i_const_lambda_2_3059_278(LOGICAL,782)@70
    assign i_tobool47_i_i_const_lambda_2_3059_278_q = $unsigned(i_and46_i16_i_const_lambda_2_3059_277_vt_join_q == c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // redist127_i_tobool40_not_i_i_const_lambda_2_3059_272_q_2(DELAY,2829)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist127_i_tobool40_not_i_i_const_lambda_2_3059_272_q_2_q <= i_tobool40_not_i_i_const_lambda_2_3059_272_q;
        end
    end

    // i_brmerge_i_i_const_lambda_2_3059_292(LOGICAL,442)@70 + 1
    assign i_brmerge_i_i_const_lambda_2_3059_292_qi = redist127_i_tobool40_not_i_i_const_lambda_2_3059_272_q_2_q | i_tobool47_i_i_const_lambda_2_3059_278_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_brmerge_i_i_const_lambda_2_3059_292_delay ( .xin(i_brmerge_i_i_const_lambda_2_3059_292_qi), .xout(i_brmerge_i_i_const_lambda_2_3059_292_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_unnamed_const_lambda_2_3059_296_sel_x(BITSELECT,1072)@71
    assign i_unnamed_const_lambda_2_3059_296_sel_x_b = {15'b000000000000000, i_brmerge_i_i_const_lambda_2_3059_292_q[0:0]};

    // i_unnamed_const_lambda_2_3059_296_vt_select_0(BITSELECT,820)@71
    assign i_unnamed_const_lambda_2_3059_296_vt_select_0_b = i_unnamed_const_lambda_2_3059_296_sel_x_b[0:0];

    // i_unnamed_const_lambda_2_3059_296_vt_join(BITJOIN,819)@71
    assign i_unnamed_const_lambda_2_3059_296_vt_join_q = {i_add70_i_i_const_lambda_2_3059_297_vt_const_15_q, i_unnamed_const_lambda_2_3059_296_vt_select_0_b};

    // i_add70_i_i_const_lambda_2_3059_297(LOGICAL,201)@71
    assign i_add70_i_i_const_lambda_2_3059_297_q = i_unnamed_const_lambda_2_3059_296_vt_join_q ^ c_i16_1_3059_383_q;

    // i_add70_i_i_const_lambda_2_3059_297_vt_select_0(BITSELECT,204)@71
    assign i_add70_i_i_const_lambda_2_3059_297_vt_select_0_b = i_add70_i_i_const_lambda_2_3059_297_q[0:0];

    // i_add70_i_i_const_lambda_2_3059_297_vt_join(BITJOIN,203)@71
    assign i_add70_i_i_const_lambda_2_3059_297_vt_join_q = {i_add70_i_i_const_lambda_2_3059_297_vt_const_15_q, i_add70_i_i_const_lambda_2_3059_297_vt_select_0_b};

    // i_tr1_i_i_const_lambda_2_3059_280_sel_x(BITSELECT,1067)@68
    assign i_tr1_i_i_const_lambda_2_3059_280_sel_x_b = i_conv82_i_i_const_lambda_2_3059_261_vt_join_q[15:0];

    // i_conv50_i_i_const_lambda_2_3059_281_BitSelect_for_a(BITSELECT,1885)@68
    assign i_conv50_i_i_const_lambda_2_3059_281_BitSelect_for_a_b = $signed(i_tr1_i_i_const_lambda_2_3059_280_sel_x_b[11:0]);

    // redist54_i_conv50_i_i_const_lambda_2_3059_281_BitSelect_for_a_b_2(DELAY,2756)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist54_i_conv50_i_i_const_lambda_2_3059_281_BitSelect_for_a_b_2_delay_0 <= $unsigned(i_conv50_i_i_const_lambda_2_3059_281_BitSelect_for_a_b);
            redist54_i_conv50_i_i_const_lambda_2_3059_281_BitSelect_for_a_b_2_q <= $signed(redist54_i_conv50_i_i_const_lambda_2_3059_281_BitSelect_for_a_b_2_delay_0);
        end
    end

    // i_conv50_i_i_const_lambda_2_3059_281_join(BITJOIN,1886)@70
    assign i_conv50_i_i_const_lambda_2_3059_281_join_q = {GND_q, GND_q, GND_q, GND_q, redist54_i_conv50_i_i_const_lambda_2_3059_281_BitSelect_for_a_b_2_q};

    // i_conv50_i_i_const_lambda_2_3059_281_vt_select_11(BITSELECT,517)@70
    assign i_conv50_i_i_const_lambda_2_3059_281_vt_select_11_b = i_conv50_i_i_const_lambda_2_3059_281_join_q[11:0];

    // i_conv50_i_i_const_lambda_2_3059_281_vt_join(BITJOIN,516)@70
    assign i_conv50_i_i_const_lambda_2_3059_281_vt_join_q = {i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q, i_conv50_i_i_const_lambda_2_3059_281_vt_select_11_b};

    // i_and52_i17_i_const_lambda_2_3059_284_BitSelect_for_a(BITSELECT,1846)@70
    assign i_and52_i17_i_const_lambda_2_3059_284_BitSelect_for_a_b = $signed(i_add_i15_i_const_lambda_2_3059_276_vt_join_q[56:55]);

    // i_and52_i17_i_const_lambda_2_3059_284_join(BITJOIN,1847)@70
    assign i_and52_i17_i_const_lambda_2_3059_284_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and52_i17_i_const_lambda_2_3059_284_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and52_i17_i_const_lambda_2_3059_284_vt_select_56(BITSELECT,363)@70
    assign i_and52_i17_i_const_lambda_2_3059_284_vt_select_56_b = i_and52_i17_i_const_lambda_2_3059_284_join_q[56:55];

    // i_and52_i17_i_const_lambda_2_3059_284_vt_join(BITJOIN,362)@70
    assign i_and52_i17_i_const_lambda_2_3059_284_vt_join_q = {i_acl_64_i_i_const_lambda_2_3059_295_vt_const_63_q, i_and52_i17_i_const_lambda_2_3059_284_vt_select_56_b, i_and52_i17_i_const_lambda_2_3059_284_vt_const_54_q};

    // i_cmp53_i_i_const_lambda_2_3059_285(LOGICAL,452)@70
    assign i_cmp53_i_i_const_lambda_2_3059_285_q = $unsigned(i_and52_i17_i_const_lambda_2_3059_284_vt_join_q == c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // i_cmp57_i_i_const_lambda_2_3059_282(LOGICAL,454)@70
    assign i_cmp57_i_i_const_lambda_2_3059_282_q = $unsigned(i_conv50_i_i_const_lambda_2_3059_281_vt_join_q == c_i16_0_3059_381_q ? 1'b1 : 1'b0);

    // i_acl_60_i_i_const_lambda_2_3059_288(LOGICAL,154)@70
    assign i_acl_60_i_i_const_lambda_2_3059_288_q = i_cmp57_i_i_const_lambda_2_3059_282_q & i_cmp53_i_i_const_lambda_2_3059_285_q;

    // i_acl_61_i_i_const_lambda_2_3059_289(MUX,155)@70
    assign i_acl_61_i_i_const_lambda_2_3059_289_s = i_acl_60_i_i_const_lambda_2_3059_288_q;
    always_comb 
    begin
        unique case (i_acl_61_i_i_const_lambda_2_3059_289_s)
            1'b0 : i_acl_61_i_i_const_lambda_2_3059_289_q = i_conv50_i_i_const_lambda_2_3059_281_vt_join_q;
            1'b1 : i_acl_61_i_i_const_lambda_2_3059_289_q = c_i16_0_3059_381_q;
            default : i_acl_61_i_i_const_lambda_2_3059_289_q = 16'b0;
        endcase
    end

    // i_acl_61_i_i_const_lambda_2_3059_289_vt_select_11(BITSELECT,158)@70
    assign i_acl_61_i_i_const_lambda_2_3059_289_vt_select_11_b = i_acl_61_i_i_const_lambda_2_3059_289_q[11:0];

    // i_acl_61_i_i_const_lambda_2_3059_289_vt_join(BITJOIN,157)@70
    assign i_acl_61_i_i_const_lambda_2_3059_289_vt_join_q = {i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q, i_acl_61_i_i_const_lambda_2_3059_289_vt_select_11_b};

    // i_cmp53_not_i_i_const_lambda_2_3059_287(LOGICAL,453)@70
    assign i_cmp53_not_i_i_const_lambda_2_3059_287_q = i_cmp53_i_i_const_lambda_2_3059_285_q ^ VCC_q;

    // i_acl_62_i_i_const_lambda_2_3059_290(LOGICAL,159)@70
    assign i_acl_62_i_i_const_lambda_2_3059_290_q = i_cmp57_i_i_const_lambda_2_3059_282_q & i_cmp53_not_i_i_const_lambda_2_3059_287_q;

    // i_acl_63_i_i_const_lambda_2_3059_291(MUX,160)@70
    assign i_acl_63_i_i_const_lambda_2_3059_291_s = i_acl_62_i_i_const_lambda_2_3059_290_q;
    always_comb 
    begin
        unique case (i_acl_63_i_i_const_lambda_2_3059_291_s)
            1'b0 : i_acl_63_i_i_const_lambda_2_3059_291_q = i_acl_61_i_i_const_lambda_2_3059_289_vt_join_q;
            1'b1 : i_acl_63_i_i_const_lambda_2_3059_291_q = c_i16_1_3059_383_q;
            default : i_acl_63_i_i_const_lambda_2_3059_291_q = 16'b0;
        endcase
    end

    // i_acl_63_i_i_const_lambda_2_3059_291_vt_select_11(BITSELECT,163)@70
    assign i_acl_63_i_i_const_lambda_2_3059_291_vt_select_11_b = i_acl_63_i_i_const_lambda_2_3059_291_q[11:0];

    // redist172_i_acl_63_i_i_const_lambda_2_3059_291_vt_select_11_b_1(DELAY,2874)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist172_i_acl_63_i_i_const_lambda_2_3059_291_vt_select_11_b_1_q <= i_acl_63_i_i_const_lambda_2_3059_291_vt_select_11_b;
        end
    end

    // i_acl_63_i_i_const_lambda_2_3059_291_vt_join(BITJOIN,162)@71
    assign i_acl_63_i_i_const_lambda_2_3059_291_vt_join_q = {i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q, redist172_i_acl_63_i_i_const_lambda_2_3059_291_vt_select_11_b_1_q};

    // i_acl_65_i_i_const_lambda_2_3059_298(ADD,168)@71
    assign i_acl_65_i_i_const_lambda_2_3059_298_a = {1'b0, i_acl_63_i_i_const_lambda_2_3059_291_vt_join_q};
    assign i_acl_65_i_i_const_lambda_2_3059_298_b = {1'b0, i_add70_i_i_const_lambda_2_3059_297_vt_join_q};
    assign i_acl_65_i_i_const_lambda_2_3059_298_o = $unsigned(i_acl_65_i_i_const_lambda_2_3059_298_a) + $unsigned(i_acl_65_i_i_const_lambda_2_3059_298_b);
    assign i_acl_65_i_i_const_lambda_2_3059_298_q = i_acl_65_i_i_const_lambda_2_3059_298_o[16:0];

    // bgTrunc_i_acl_65_i_i_const_lambda_2_3059_298_sel_x(BITSELECT,880)@71
    assign bgTrunc_i_acl_65_i_i_const_lambda_2_3059_298_sel_x_b = i_acl_65_i_i_const_lambda_2_3059_298_q[15:0];

    // i_acl_65_i_i_const_lambda_2_3059_298_vt_select_12(BITSELECT,171)@71
    assign i_acl_65_i_i_const_lambda_2_3059_298_vt_select_12_b = bgTrunc_i_acl_65_i_i_const_lambda_2_3059_298_sel_x_b[12:0];

    // i_acl_65_i_i_const_lambda_2_3059_298_vt_join(BITJOIN,170)@71
    assign i_acl_65_i_i_const_lambda_2_3059_298_vt_join_q = {i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q, i_acl_65_i_i_const_lambda_2_3059_298_vt_select_12_b};

    // i_unnamed_const_lambda_2_3059_303_sel_x(BITSELECT,1073)@71
    assign i_unnamed_const_lambda_2_3059_303_sel_x_b = {48'b000000000000000000000000000000000000000000000000, i_acl_65_i_i_const_lambda_2_3059_298_vt_join_q[15:0]};

    // i_unnamed_const_lambda_2_3059_303_vt_select_12(BITSELECT,824)@71
    assign i_unnamed_const_lambda_2_3059_303_vt_select_12_b = i_unnamed_const_lambda_2_3059_303_sel_x_b[12:0];

    // i_unnamed_const_lambda_2_3059_303_vt_join(BITJOIN,823)@71
    assign i_unnamed_const_lambda_2_3059_303_vt_join_q = {i_and141_i_const_lambda_2_3059_172_vt_const_63_q, i_unnamed_const_lambda_2_3059_303_vt_select_12_b};

    // c_i64_4095_3059_385(CONSTANT,67)
    assign c_i64_4095_3059_385_q = 64'b0000000000000000000000000000000000000000000000000000111111111111;

    // redist128_i_tobool40_not_i_i_const_lambda_2_3059_272_q_3(DELAY,2830)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist128_i_tobool40_not_i_i_const_lambda_2_3059_272_q_3_q <= redist127_i_tobool40_not_i_i_const_lambda_2_3059_272_q_2_q;
        end
    end

    // c_i16_2047_3059_384_recast_x(CONSTANT,898)
    assign c_i16_2047_3059_384_recast_x_q = 16'b0000011111111111;

    // i_cmp77_not_i_i_const_lambda_2_3059_299(LOGICAL,458)@71
    assign i_cmp77_not_i_i_const_lambda_2_3059_299_q = $unsigned(i_acl_65_i_i_const_lambda_2_3059_298_vt_join_q != c_i16_2047_3059_384_recast_x_q ? 1'b1 : 1'b0);

    // i_brmerge7_i_i_const_lambda_2_3059_301(LOGICAL,441)@71
    assign i_brmerge7_i_i_const_lambda_2_3059_301_q = i_cmp77_not_i_i_const_lambda_2_3059_299_q | redist128_i_tobool40_not_i_i_const_lambda_2_3059_272_q_3_q;

    // i_conv83_i_i_const_lambda_2_3059_304(MUX,522)@71
    assign i_conv83_i_i_const_lambda_2_3059_304_s = i_brmerge7_i_i_const_lambda_2_3059_301_q;
    always_comb 
    begin
        unique case (i_conv83_i_i_const_lambda_2_3059_304_s)
            1'b0 : i_conv83_i_i_const_lambda_2_3059_304_q = c_i64_4095_3059_385_q;
            1'b1 : i_conv83_i_i_const_lambda_2_3059_304_q = i_unnamed_const_lambda_2_3059_303_vt_join_q;
            default : i_conv83_i_i_const_lambda_2_3059_304_q = 64'b0;
        endcase
    end

    // i_conv83_i_i_const_lambda_2_3059_304_vt_select_12(BITSELECT,525)@71
    assign i_conv83_i_i_const_lambda_2_3059_304_vt_select_12_b = i_conv83_i_i_const_lambda_2_3059_304_q[12:0];

    // redist142_i_conv83_i_i_const_lambda_2_3059_304_vt_select_12_b_1(DELAY,2844)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist142_i_conv83_i_i_const_lambda_2_3059_304_vt_select_12_b_1_q <= i_conv83_i_i_const_lambda_2_3059_304_vt_select_12_b;
        end
    end

    // i_conv83_i_i_const_lambda_2_3059_304_vt_join(BITJOIN,524)@72
    assign i_conv83_i_i_const_lambda_2_3059_304_vt_join_q = {i_and141_i_const_lambda_2_3059_172_vt_const_63_q, redist142_i_conv83_i_i_const_lambda_2_3059_304_vt_select_12_b_1_q};

    // i_or_i18_i_const_lambda_2_3059_305(LOGICAL,604)@72
    assign i_or_i18_i_const_lambda_2_3059_305_q = i_conv83_i_i_const_lambda_2_3059_304_vt_join_q | i_unnamed_const_lambda_2_3059_269_vt_join_q;

    // i_or_i18_i_const_lambda_2_3059_305_vt_select_15(BITSELECT,607)@72
    assign i_or_i18_i_const_lambda_2_3059_305_vt_select_15_b = i_or_i18_i_const_lambda_2_3059_305_q[15:0];

    // i_or_i18_i_const_lambda_2_3059_305_vt_join(BITJOIN,606)@72
    assign i_or_i18_i_const_lambda_2_3059_305_vt_join_q = {i_and76_i_const_lambda_2_3059_113_vt_const_63_q, i_or_i18_i_const_lambda_2_3059_305_vt_select_15_b};

    // i_and1_i_i_const_lambda_2_3682_0gr_shift_x_fs(BITSHIFT,2138)@72
    assign i_and1_i_i_const_lambda_2_3682_0gr_shift_x_fs_qint = { i_or_i18_i_const_lambda_2_3059_305_vt_join_q, 52'b0000000000000000000000000000000000000000000000000000 };
    assign i_and1_i_i_const_lambda_2_3682_0gr_shift_x_fs_q = i_and1_i_i_const_lambda_2_3682_0gr_shift_x_fs_qint[115:0];

    // i_and1_i_i_const_lambda_2_3059_308_vt_select_63(BITSELECT,266)@72
    assign i_and1_i_i_const_lambda_2_3059_308_vt_select_63_in = i_and1_i_i_const_lambda_2_3682_0gr_shift_x_fs_q[63:0];
    assign i_and1_i_i_const_lambda_2_3059_308_vt_select_63_b = i_and1_i_i_const_lambda_2_3059_308_vt_select_63_in[63:52];

    // i_and1_i_i_const_lambda_2_3059_308_vt_join(BITJOIN,265)@72
    assign i_and1_i_i_const_lambda_2_3059_308_vt_join_q = {i_and1_i_i_const_lambda_2_3059_308_vt_select_63_b, i_and1_i_i_const_lambda_2_3059_308_vt_const_51_q};

    // i_shl2_i_i_const_lambda_2_3059_309_BitSelect_for_a(BITSELECT,2080)@72
    assign i_shl2_i_i_const_lambda_2_3059_309_BitSelect_for_a_b = $signed(i_and1_i_i_const_lambda_2_3059_308_vt_join_q[62:52]);

    // i_shl2_i_i_const_lambda_2_3059_309_join(BITJOIN,2081)@72
    assign i_shl2_i_i_const_lambda_2_3059_309_join_q = {GND_q, i_shl2_i_i_const_lambda_2_3059_309_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_shl2_i_i_const_lambda_2_3059_309_vt_select_62(BITSELECT,712)@72
    assign i_shl2_i_i_const_lambda_2_3059_309_vt_select_62_b = i_shl2_i_i_const_lambda_2_3059_309_join_q[62:52];

    // i_shl2_i_i_const_lambda_2_3059_309_vt_join(BITJOIN,711)@72
    assign i_shl2_i_i_const_lambda_2_3059_309_vt_join_q = {GND_q, i_shl2_i_i_const_lambda_2_3059_309_vt_select_62_b, i_and1_i_i_const_lambda_2_3059_308_vt_const_51_q};

    // c_i64_9218868437227405312_3059_387(CONSTANT,82)
    assign c_i64_9218868437227405312_3059_387_q = 64'b0111111111110000000000000000000000000000000000000000000000000000;

    // i_and5_i_i_const_lambda_2_3059_312_BitSelect_for_a(BITSELECT,1852)@72
    assign i_and5_i_i_const_lambda_2_3059_312_BitSelect_for_a_b = $signed(i_or_i18_i_const_lambda_2_3059_305_vt_join_q[11:11]);

    // i_and5_i_i_const_lambda_2_3059_312_join(BITJOIN,1853)@72
    assign i_and5_i_i_const_lambda_2_3059_312_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and5_i_i_const_lambda_2_3059_312_BitSelect_for_a_b, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q};

    // i_and5_i_i_const_lambda_2_3059_312_vt_select_11(BITSELECT,377)@72
    assign i_and5_i_i_const_lambda_2_3059_312_vt_select_11_b = i_and5_i_i_const_lambda_2_3059_312_join_q[11:11];

    // i_and5_i_i_const_lambda_2_3059_312_vt_join(BITJOIN,376)@72
    assign i_and5_i_i_const_lambda_2_3059_312_vt_join_q = {i_and1_i_i_const_lambda_2_3059_308_vt_const_51_q, i_and5_i_i_const_lambda_2_3059_312_vt_select_11_b, i_and13_i_i_const_lambda_2_3059_180_vt_const_10_q};

    // i_tobool_i_i_const_lambda_2_3059_313(LOGICAL,791)@72
    assign i_tobool_i_i_const_lambda_2_3059_313_q = $unsigned(i_and5_i_i_const_lambda_2_3059_312_vt_join_q == c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // i_exponent_0_i_i_const_lambda_2_3059_315(MUX,543)@72
    assign i_exponent_0_i_i_const_lambda_2_3059_315_s = i_tobool_i_i_const_lambda_2_3059_313_q;
    always_comb 
    begin
        unique case (i_exponent_0_i_i_const_lambda_2_3059_315_s)
            1'b0 : i_exponent_0_i_i_const_lambda_2_3059_315_q = c_i64_9218868437227405312_3059_387_q;
            1'b1 : i_exponent_0_i_i_const_lambda_2_3059_315_q = i_shl2_i_i_const_lambda_2_3059_309_vt_join_q;
            default : i_exponent_0_i_i_const_lambda_2_3059_315_q = 64'b0;
        endcase
    end

    // i_exponent_0_i_i_const_lambda_2_3059_315_vt_select_62(BITSELECT,547)@72
    assign i_exponent_0_i_i_const_lambda_2_3059_315_vt_select_62_b = i_exponent_0_i_i_const_lambda_2_3059_315_q[62:52];

    // redist140_i_exponent_0_i_i_const_lambda_2_3059_315_vt_select_62_b_1(DELAY,2842)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist140_i_exponent_0_i_i_const_lambda_2_3059_315_vt_select_62_b_1_q <= i_exponent_0_i_i_const_lambda_2_3059_315_vt_select_62_b;
        end
    end

    // i_and1_i_i_const_lambda_2_3059_308_vt_const_51(CONSTANT,264)
    assign i_and1_i_i_const_lambda_2_3059_308_vt_const_51_q = 52'b0000000000000000000000000000000000000000000000000000;

    // i_exponent_0_i_i_const_lambda_2_3059_315_vt_join(BITJOIN,546)@73
    assign i_exponent_0_i_i_const_lambda_2_3059_315_vt_join_q = {GND_q, redist140_i_exponent_0_i_i_const_lambda_2_3059_315_vt_select_62_b_1_q, i_and1_i_i_const_lambda_2_3059_308_vt_const_51_q};

    // i_shr3_i_i_const_lambda_2_3059_310_vt_const_63(CONSTANT,737)
    assign i_shr3_i_i_const_lambda_2_3059_310_vt_const_63_q = 10'b0000000000;

    // rightShiftStage2Idx3Rng48_uid2123_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITSELECT,2122)@71
    assign rightShiftStage2Idx3Rng48_uid2123_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b = $signed(rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q[63:48]);

    // rightShiftStage2Idx3_uid2125_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITJOIN,2124)@71
    assign rightShiftStage2Idx3_uid2125_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = {i_and76_i_const_lambda_2_3059_113_vt_const_63_q, rightShiftStage2Idx3Rng48_uid2123_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b};

    // rightShiftStage2Idx2Rng32_uid2120_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITSELECT,2119)@71
    assign rightShiftStage2Idx2Rng32_uid2120_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b = $signed(rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q[63:32]);

    // rightShiftStage2Idx2_uid2122_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITJOIN,2121)@71
    assign rightShiftStage2Idx2_uid2122_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = {c_i32_0_3059_343_q, rightShiftStage2Idx2Rng32_uid2120_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b};

    // rightShiftStage2Idx1Rng16_uid2117_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITSELECT,2116)@71
    assign rightShiftStage2Idx1Rng16_uid2117_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b = $signed(rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q[63:16]);

    // rightShiftStage2Idx1_uid2119_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITJOIN,2118)@71
    assign rightShiftStage2Idx1_uid2119_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = {c_i16_0_3059_381_q, rightShiftStage2Idx1Rng16_uid2117_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b};

    // rightShiftStage1Idx3Rng12_uid2112_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITSELECT,2111)@71
    assign rightShiftStage1Idx3Rng12_uid2112_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b = $signed(rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q[63:12]);

    // rightShiftStage1Idx3_uid2114_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITJOIN,2113)@71
    assign rightShiftStage1Idx3_uid2114_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = {i_and141_i_const_lambda_2_3059_172_vt_const_11_q, rightShiftStage1Idx3Rng12_uid2112_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b};

    // rightShiftStage1Idx2Rng8_uid2109_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITSELECT,2108)@71
    assign rightShiftStage1Idx2Rng8_uid2109_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b = $signed(rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q[63:8]);

    // rightShiftStage1Idx2_uid2111_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITJOIN,2110)@71
    assign rightShiftStage1Idx2_uid2111_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = {i_and2_or7_op_i_i_const_lambda_2_3059_46_vt_const_63_q, rightShiftStage1Idx2Rng8_uid2109_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b};

    // rightShiftStage1Idx1Rng4_uid2106_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITSELECT,2105)@71
    assign rightShiftStage1Idx1Rng4_uid2106_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b = $signed(rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q[63:4]);

    // rightShiftStage1Idx1_uid2108_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITJOIN,2107)@71
    assign rightShiftStage1Idx1_uid2108_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = {i_acl_61_i_i_const_lambda_2_3059_289_vt_const_15_q, rightShiftStage1Idx1Rng4_uid2106_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b};

    // rightShiftStage0Idx3Rng3_uid2101_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITSELECT,2100)@71
    assign rightShiftStage0Idx3Rng3_uid2101_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b = $signed(redist169_i_add_i15_i_const_lambda_2_3059_276_vt_join_q_1_q[63:3]);

    // rightShiftStage0Idx3_uid2103_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITJOIN,2102)@71
    assign rightShiftStage0Idx3_uid2103_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = {i_acl_56_i_i_const_lambda_2_3059_270_vt_const_2_q, rightShiftStage0Idx3Rng3_uid2101_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b};

    // rightShiftStage0Idx2Rng2_uid2098_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITSELECT,2097)@71
    assign rightShiftStage0Idx2Rng2_uid2098_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b = $signed(redist169_i_add_i15_i_const_lambda_2_3059_276_vt_join_q_1_q[63:2]);

    // rightShiftStage0Idx2_uid2100_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITJOIN,2099)@71
    assign rightShiftStage0Idx2_uid2100_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = {i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q, rightShiftStage0Idx2Rng2_uid2098_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b};

    // rightShiftStage0Idx1Rng1_uid2095_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITSELECT,2094)@71
    assign rightShiftStage0Idx1Rng1_uid2095_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b = $signed(redist169_i_add_i15_i_const_lambda_2_3059_276_vt_join_q_1_q[63:1]);

    // rightShiftStage0Idx1_uid2097_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(BITJOIN,2096)@71
    assign rightShiftStage0Idx1_uid2097_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = {GND_q, rightShiftStage0Idx1Rng1_uid2095_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_b};

    // redist169_i_add_i15_i_const_lambda_2_3059_276_vt_join_q_1(DELAY,2871)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist169_i_add_i15_i_const_lambda_2_3059_276_vt_join_q_1_q <= i_add_i15_i_const_lambda_2_3059_276_vt_join_q;
        end
    end

    // rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(MUX,2104)@71
    assign rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_s = rightShiftStageSel0Dto0_uid2104_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_bit_select_merged_b;
    always_comb 
    begin
        unique case (rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_s)
            2'b00 : rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = redist169_i_add_i15_i_const_lambda_2_3059_276_vt_join_q_1_q;
            2'b01 : rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = rightShiftStage0Idx1_uid2097_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
            2'b10 : rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = rightShiftStage0Idx2_uid2100_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
            2'b11 : rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = rightShiftStage0Idx3_uid2103_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
            default : rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = 64'b0;
        endcase
    end

    // rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(MUX,2115)@71
    assign rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_s = rightShiftStageSel0Dto0_uid2104_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_bit_select_merged_c;
    always_comb 
    begin
        unique case (rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_s)
            2'b00 : rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = rightShiftStage0_uid2105_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
            2'b01 : rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = rightShiftStage1Idx1_uid2108_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
            2'b10 : rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = rightShiftStage1Idx2_uid2111_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
            2'b11 : rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = rightShiftStage1Idx3_uid2114_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
            default : rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_unnamed_const_lambda_2_3059_293_sel_x(BITSELECT,1071)@71
    assign i_unnamed_const_lambda_2_3059_293_sel_x_b = {63'b000000000000000000000000000000000000000000000000000000000000000, i_brmerge_i_i_const_lambda_2_3059_292_q[0:0]};

    // i_unnamed_const_lambda_2_3059_293_vt_select_0(BITSELECT,816)@71
    assign i_unnamed_const_lambda_2_3059_293_vt_select_0_b = i_unnamed_const_lambda_2_3059_293_sel_x_b[0:0];

    // i_unnamed_const_lambda_2_3059_293_vt_join(BITJOIN,815)@71
    assign i_unnamed_const_lambda_2_3059_293_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, i_unnamed_const_lambda_2_3059_293_vt_select_0_b};

    // i_shr72_i_i_const_lambda_2_3059_294(LOGICAL,750)@71
    assign i_shr72_i_i_const_lambda_2_3059_294_q = i_unnamed_const_lambda_2_3059_293_vt_join_q ^ c_i64_1_3059_365_q;

    // i_shr72_i_i_const_lambda_2_3059_294_vt_select_0(BITSELECT,753)@71
    assign i_shr72_i_i_const_lambda_2_3059_294_vt_select_0_b = i_shr72_i_i_const_lambda_2_3059_294_q[0:0];

    // i_shr72_i_i_const_lambda_2_3059_294_vt_join(BITJOIN,752)@71
    assign i_shr72_i_i_const_lambda_2_3059_294_vt_join_q = {i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q, i_shr72_i_i_const_lambda_2_3059_294_vt_select_0_b};

    // i_acl_64_i_i_const_lambda_2_3660_0gr_shift_narrow_x(BITSELECT,936)@71
    assign i_acl_64_i_i_const_lambda_2_3660_0gr_shift_narrow_x_b = i_shr72_i_i_const_lambda_2_3059_294_vt_join_q[5:0];

    // rightShiftStageSel0Dto0_uid2104_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_bit_select_merged(BITSELECT,2649)@71
    assign rightShiftStageSel0Dto0_uid2104_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_bit_select_merged_b = $signed(i_acl_64_i_i_const_lambda_2_3660_0gr_shift_narrow_x_b[1:0]);
    assign rightShiftStageSel0Dto0_uid2104_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_bit_select_merged_c = $signed(i_acl_64_i_i_const_lambda_2_3660_0gr_shift_narrow_x_b[3:2]);
    assign rightShiftStageSel0Dto0_uid2104_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_bit_select_merged_d = $signed(i_acl_64_i_i_const_lambda_2_3660_0gr_shift_narrow_x_b[5:4]);

    // rightShiftStage2_uid2127_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x(MUX,2126)@71
    assign rightShiftStage2_uid2127_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_s = rightShiftStageSel0Dto0_uid2104_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_bit_select_merged_d;
    always_comb 
    begin
        unique case (rightShiftStage2_uid2127_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_s)
            2'b00 : rightShiftStage2_uid2127_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = rightShiftStage1_uid2116_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
            2'b01 : rightShiftStage2_uid2127_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = rightShiftStage2Idx1_uid2119_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
            2'b10 : rightShiftStage2_uid2127_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = rightShiftStage2Idx2_uid2122_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
            2'b11 : rightShiftStage2_uid2127_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = rightShiftStage2Idx3_uid2125_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q;
            default : rightShiftStage2_uid2127_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q = 64'b0;
        endcase
    end

    // i_acl_64_i_i_const_lambda_2_3059_295_vt_select_56(BITSELECT,167)@71
    assign i_acl_64_i_i_const_lambda_2_3059_295_vt_select_56_b = rightShiftStage2_uid2127_i_acl_64_i_i_const_lambda_2_3660_0gr_shift_x_q[56:2];

    // i_acl_64_i_i_const_lambda_2_3059_295_vt_join(BITJOIN,166)@71
    assign i_acl_64_i_i_const_lambda_2_3059_295_vt_join_q = {i_acl_64_i_i_const_lambda_2_3059_295_vt_const_63_q, i_acl_64_i_i_const_lambda_2_3059_295_vt_select_56_b, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // i_result_1_i_i_const_lambda_2_3059_302(MUX,640)@71
    assign i_result_1_i_i_const_lambda_2_3059_302_s = i_brmerge7_i_i_const_lambda_2_3059_301_q;
    always_comb 
    begin
        unique case (i_result_1_i_i_const_lambda_2_3059_302_s)
            1'b0 : i_result_1_i_i_const_lambda_2_3059_302_q = c_i64_36028797018963968_3059_371_q;
            1'b1 : i_result_1_i_i_const_lambda_2_3059_302_q = i_acl_64_i_i_const_lambda_2_3059_295_vt_join_q;
            default : i_result_1_i_i_const_lambda_2_3059_302_q = 64'b0;
        endcase
    end

    // i_result_1_i_i_const_lambda_2_3059_302_vt_select_56(BITSELECT,644)@71
    assign i_result_1_i_i_const_lambda_2_3059_302_vt_select_56_b = i_result_1_i_i_const_lambda_2_3059_302_q[56:2];

    // i_result_1_i_i_const_lambda_2_3059_302_vt_join(BITJOIN,643)@71
    assign i_result_1_i_i_const_lambda_2_3059_302_vt_join_q = {i_acl_64_i_i_const_lambda_2_3059_295_vt_const_63_q, i_result_1_i_i_const_lambda_2_3059_302_vt_select_56_b, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // i_shr3_i_i_const_lambda_2_3688_0gr_shift_x_fs(BITSHIFT,2388)@71
    assign i_shr3_i_i_const_lambda_2_3688_0gr_shift_x_fs_qint = i_result_1_i_i_const_lambda_2_3059_302_vt_join_q;
    assign i_shr3_i_i_const_lambda_2_3688_0gr_shift_x_fs_q = i_shr3_i_i_const_lambda_2_3688_0gr_shift_x_fs_qint[63:3];

    // i_shr3_i_i_const_lambda_2_3059_310_vt_select_53(BITSELECT,739)@71
    assign i_shr3_i_i_const_lambda_2_3059_310_vt_select_53_in = {3'b000, i_shr3_i_i_const_lambda_2_3688_0gr_shift_x_fs_q};
    assign i_shr3_i_i_const_lambda_2_3059_310_vt_select_53_b = i_shr3_i_i_const_lambda_2_3059_310_vt_select_53_in[53:0];

    // i_shr3_i_i_const_lambda_2_3059_310_vt_join(BITJOIN,738)@71
    assign i_shr3_i_i_const_lambda_2_3059_310_vt_join_q = {i_shr3_i_i_const_lambda_2_3059_310_vt_const_63_q, i_shr3_i_i_const_lambda_2_3059_310_vt_select_53_b};

    // i_and4_i_i_const_lambda_2_3059_311_BitSelect_for_a(BITSELECT,1844)@71
    assign i_and4_i_i_const_lambda_2_3059_311_BitSelect_for_a_b = $signed(i_shr3_i_i_const_lambda_2_3059_310_vt_join_q[51:0]);

    // i_and4_i_i_const_lambda_2_3059_311_join(BITJOIN,1845)@71
    assign i_and4_i_i_const_lambda_2_3059_311_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and4_i_i_const_lambda_2_3059_311_BitSelect_for_a_b};

    // i_and4_i_i_const_lambda_2_3059_311_vt_select_51(BITSELECT,354)@71
    assign i_and4_i_i_const_lambda_2_3059_311_vt_select_51_b = i_and4_i_i_const_lambda_2_3059_311_join_q[51:0];

    // redist156_i_and4_i_i_const_lambda_2_3059_311_vt_select_51_b_1(DELAY,2858)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist156_i_and4_i_i_const_lambda_2_3059_311_vt_select_51_b_1_q <= i_and4_i_i_const_lambda_2_3059_311_vt_select_51_b;
        end
    end

    // i_and4_i_i_const_lambda_2_3059_311_vt_join(BITJOIN,353)@72
    assign i_and4_i_i_const_lambda_2_3059_311_vt_join_q = {i_and141_i_const_lambda_2_3059_172_vt_const_11_q, redist156_i_and4_i_i_const_lambda_2_3059_311_vt_select_51_b_1_q};

    // c_i64_9223372036854775808_3059_386(CONSTANT,83)
    assign c_i64_9223372036854775808_3059_386_q = 64'b1000000000000000000000000000000000000000000000000000000000000000;

    // i_unnamed_const_lambda_2_3676_0gr_shift_x_fs(BITSHIFT,2435)@72
    assign i_unnamed_const_lambda_2_3676_0gr_shift_x_fs_qint = { i_or_i18_i_const_lambda_2_3059_305_vt_join_q, 51'b000000000000000000000000000000000000000000000000000 };
    assign i_unnamed_const_lambda_2_3676_0gr_shift_x_fs_q = i_unnamed_const_lambda_2_3676_0gr_shift_x_fs_qint[114:0];

    // i_unnamed_const_lambda_2_3059_306_vt_select_63(BITSELECT,827)@72
    assign i_unnamed_const_lambda_2_3059_306_vt_select_63_in = i_unnamed_const_lambda_2_3676_0gr_shift_x_fs_q[63:0];
    assign i_unnamed_const_lambda_2_3059_306_vt_select_63_b = i_unnamed_const_lambda_2_3059_306_vt_select_63_in[63:51];

    // i_unnamed_const_lambda_2_3059_306_vt_join(BITJOIN,826)@72
    assign i_unnamed_const_lambda_2_3059_306_vt_join_q = {i_unnamed_const_lambda_2_3059_306_vt_select_63_b, i_and141_i_const_lambda_2_3059_172_vt_const_63_q};

    // i_shl_i_i_const_lambda_2_3059_307(LOGICAL,730)@72
    assign i_shl_i_i_const_lambda_2_3059_307_q = i_unnamed_const_lambda_2_3059_306_vt_join_q & c_i64_9223372036854775808_3059_386_q;

    // i_shl_i_i_const_lambda_2_3059_307_vt_select_63(BITSELECT,733)@72
    assign i_shl_i_i_const_lambda_2_3059_307_vt_select_63_b = i_shl_i_i_const_lambda_2_3059_307_q[63:63];

    // i_shl_i_i_const_lambda_2_3059_307_vt_join(BITJOIN,732)@72
    assign i_shl_i_i_const_lambda_2_3059_307_vt_join_q = {i_shl_i_i_const_lambda_2_3059_307_vt_select_63_b, i_acl_12_i55_const_lambda_2_3059_117_vt_const_63_q};

    // i_or_i_i_const_lambda_2_3059_316(LOGICAL,616)@72
    assign i_or_i_i_const_lambda_2_3059_316_q = i_shl_i_i_const_lambda_2_3059_307_vt_join_q | i_and4_i_i_const_lambda_2_3059_311_vt_join_q;

    // i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged(BITSELECT,2645)@72
    assign i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_b = i_or_i_i_const_lambda_2_3059_316_q[51:0];
    assign i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_c = i_or_i_i_const_lambda_2_3059_316_q[63:63];

    // redist49_i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_c_1(DELAY,2751)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist49_i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_c_1_q <= i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_c;
        end
    end

    // redist48_i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_b_1(DELAY,2750)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist48_i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_b_1_q <= i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_b;
        end
    end

    // i_or_i_i_const_lambda_2_3059_316_vt_join(BITJOIN,618)@73
    assign i_or_i_i_const_lambda_2_3059_316_vt_join_q = {redist49_i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_c_1_q, i_and13_i_i_const_lambda_2_3059_180_vt_const_10_q, redist48_i_or_i_i_const_lambda_2_3059_316_vt_select_51_bit_select_merged_b_1_q};

    // i_or6_i_i_const_lambda_2_3059_317(LOGICAL,592)@73
    assign i_or6_i_i_const_lambda_2_3059_317_q = i_or_i_i_const_lambda_2_3059_316_vt_join_q | i_exponent_0_i_i_const_lambda_2_3059_315_vt_join_q;

    // i_unnamed_const_lambda_2_3059_32(LOGICAL,828)@73
    assign i_unnamed_const_lambda_2_3059_32_q = i_cmp8_i513_not_const_lambda_2_3059_30_q | i_unnamed_const_lambda_2_3059_28_q;

    // valid_fanout_reg9(REG,1197)@72 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg9_q <= redist112_sync_together_3059_397_aunroll_x_in_i_valid_71_q;
        end
    end

    // i_llvm_fpga_sync_buffer_i64_arg_num_rows_sync_buffer3_const_lambda_2_3059_29(BLACKBOX,573)@0
    // in in_i_dependence@73
    // in in_valid_in@73
    // out out_buffer_out@73
    // out out_valid_out@73
    const_lambda_2_i_llvm_fpga_sync_buffer_i0000ync_buffer3_3274_0gr thei_llvm_fpga_sync_buffer_i64_arg_num_rows_sync_buffer3_const_lambda_2_3059_29 (
        .in_buffer_in(in_arg_num_rows),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg9_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_i64_arg_num_rows_sync_buffer3_const_lambda_2_3059_29_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_cmp8_i513_not_const_lambda_2_3059_30(LOGICAL,460)@73
    assign i_cmp8_i513_not_const_lambda_2_3059_30_q = $unsigned(i_llvm_fpga_sync_buffer_i64_arg_num_rows_sync_buffer3_const_lambda_2_3059_29_out_buffer_out == c_i64_0_3059_331_q ? 1'b1 : 1'b0);

    // i_unnamed_const_lambda_2_3059_28(LOGICAL,812)@73
    assign i_unnamed_const_lambda_2_3059_28_q = redist146_i_cmp_i_not_const_lambda_2_3059_27_c_13_q ^ VCC_q;

    // redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_offset(CONSTANT,2936)
    assign redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_offset_q = 6'b001010;

    // redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_rdcnt(ADD,2943)
    assign redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_rdcnt_a = {1'b0, redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_wraddr_q};
    assign redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_rdcnt_b = {1'b0, redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_rdcnt_o <= $unsigned(redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_rdcnt_a) + $unsigned(redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_rdcnt_b);
        end
    end
    assign redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_rdcnt_q = redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_rdcnt_o[6:0];

    // redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_inputreg0(DELAY,2938)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_inputreg0_q <= in_c0_eni3_3_tpl;
        end
    end

    // redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_wraddr(COUNTER,2941)
    // low=0, high=63, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_wraddr_i <= $unsigned(redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_wraddr_q = $signed(redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_wraddr_i[5:0]);

    // redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem(DUALMEM,2940)
    assign redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_ia = $unsigned(redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_inputreg0_q);
    assign redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_aa = redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_wraddr_q;
    assign redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_ab = redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_aa),
        .data_a(redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_ab),
        .q_b(redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_q = $signed(redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_iq[63:0]);

    // redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_outputreg0(DELAY,2939)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_outputreg0_q <= redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_mem_q;
        end
    end

    // redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_rdcnt(ADD,2937)
    assign redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_rdcnt_a = {1'b0, redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_wraddr_q};
    assign redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_rdcnt_b = {1'b0, redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_rdcnt_o <= $unsigned(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_rdcnt_a) + $unsigned(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_rdcnt_b);
        end
    end
    assign redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_rdcnt_q = redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_rdcnt_o[6:0];

    // redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_inputreg0(DELAY,2932)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_inputreg0_q <= in_c0_eni3_2_tpl;
        end
    end

    // redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_wraddr(COUNTER,2935)
    // low=0, high=63, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_wraddr_i <= $unsigned(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_wraddr_i) + $unsigned(6'd1);
        end
    end
    assign redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_wraddr_q = $signed(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_wraddr_i[5:0]);

    // redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem(DUALMEM,2934)
    assign redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_ia = $unsigned(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_inputreg0_q);
    assign redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_aa = redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_wraddr_q;
    assign redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_ab = redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_rdcnt_q[5:0];
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(64),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_aa),
        .data_a(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_ab),
        .q_b(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_q = $signed(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_iq[63:0]);

    // redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_outputreg0(DELAY,2933)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_outputreg0_q <= redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_mem_q;
        end
    end

    // i_cmp_i_not_const_lambda_2_3059_27(COMPARE,466)@60 + 1
    assign i_cmp_i_not_const_lambda_2_3059_27_a = {2'b00, redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_outputreg0_q};
    assign i_cmp_i_not_const_lambda_2_3059_27_b = {2'b00, redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_outputreg0_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_cmp_i_not_const_lambda_2_3059_27_o <= $unsigned(i_cmp_i_not_const_lambda_2_3059_27_a) - $unsigned(i_cmp_i_not_const_lambda_2_3059_27_b);
        end
    end
    assign i_cmp_i_not_const_lambda_2_3059_27_c[0] = i_cmp_i_not_const_lambda_2_3059_27_o[65];

    // redist146_i_cmp_i_not_const_lambda_2_3059_27_c_13(DELAY,2848)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("NONE"), .phase(0), .modulus(2), .reset_high(1'b0) )
    redist146_i_cmp_i_not_const_lambda_2_3059_27_c_13 ( .xin(i_cmp_i_not_const_lambda_2_3059_27_c), .xout(redist146_i_cmp_i_not_const_lambda_2_3059_27_c_13_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_offset(CONSTANT,2948)
    assign redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_offset_q = 3'b010;

    // redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_rdcnt(ADD,2949)
    assign redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_rdcnt_a = {1'b0, redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_wraddr_q};
    assign redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_rdcnt_b = {1'b0, redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_rdcnt_o <= $unsigned(redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_rdcnt_a) + $unsigned(redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_rdcnt_b);
        end
    end
    assign redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_rdcnt_q = redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_rdcnt_o[3:0];

    // redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_inputreg0(DELAY,2944)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_inputreg0_q <= redist106_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_59_outputreg0_q;
        end
    end

    // redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_wraddr(COUNTER,2947)
    // low=0, high=7, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_wraddr_i <= $unsigned(redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_wraddr_i) + $unsigned(3'd1);
        end
    end
    assign redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_wraddr_q = $signed(redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_wraddr_i[2:0]);

    // redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem(DUALMEM,2946)
    assign redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_ia = $unsigned(redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_inputreg0_q);
    assign redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_aa = redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_wraddr_q;
    assign redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_ab = redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_rdcnt_q[2:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_aa),
        .data_a(redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_ab),
        .q_b(redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_q = $signed(redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_iq[63:0]);

    // redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_outputreg0(DELAY,2945)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_outputreg0_q <= redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_mem_q;
        end
    end

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged(BITSELECT,2663)@60
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b = $signed(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_outputreg0_q[17:0]);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c = $signed(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_outputreg0_q[35:18]);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d = $signed(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_outputreg0_q[53:36]);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e = $signed(redist105_sync_together_3059_397_aunroll_x_in_c0_eni3_2_tpl_59_outputreg0_q[63:54]);

    // valid_fanout_reg1(REG,1189)@59 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg1_q <= redist108_sync_together_3059_397_aunroll_x_in_i_valid_58_q;
        end
    end

    // i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x(BLACKBOX,977)@0
    // in in_i_dependence@60
    // in in_valid_in@60
    // out out_valid_out@60
    // out out_buffer_out_0_tpl@60
    // out out_buffer_out_1_tpl@60
    const_lambda_2_i_llvm_fpga_sync_buffer_s0000sync_buffer_3067_0gr thei_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg1_q),
        .in_buffer_in_0_tpl(in_arg_accessor_partial2_0_tpl),
        .in_buffer_in_1_tpl(in_arg_accessor_partial2_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_buffer_out_0_tpl(),
        .out_buffer_out_1_tpl(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged(BITSELECT,2651)@60
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl[17:0]);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl[35:18]);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl[53:36]);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl[63:54]);

    // redist16_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_1(DELAY,2718)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist16_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_1_q <= i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d;
        end
    end

    // redist42_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_1(DELAY,2744)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist42_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_1_q <= i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c;
        end
    end

    // redist13_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_2(DELAY,2715)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist13_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_2_delay_0 <= $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b);
            redist13_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_2_q <= $signed(redist13_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_2_delay_0);
        end
    end

    // redist45_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_2(DELAY,2747)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist45_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_2_delay_0 <= $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e);
            redist45_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_2_q <= $signed(redist45_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_2_delay_0);
        end
    end

    // redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3(DELAY,2743)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_delay_0 <= $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b);
            redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_delay_1 <= redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_delay_0;
            redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_q <= $signed(redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_delay_1);
        end
    end

    // redist18_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e_3(DELAY,2720)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist18_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e_3_delay_0 <= $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e);
            redist18_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e_3_delay_1 <= redist18_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e_3_delay_0;
            redist18_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e_3_q <= $signed(redist18_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e_3_delay_1);
        end
    end

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma(CHAINMULTADD,2634)@60 + 5
    // in h@63
    // in j@63
    // in l@62
    // in n@62
    // in p@61
    // in s@61
    // out q@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena0;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena2 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ah[0] <= {8'b00000000, redist18_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e_3_q[9:0]};
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ah[1] <= {8'b00000000, redist45_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_2_q[9:0]};
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ah[2] <= redist42_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_1_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ah[3] <= i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ch[0] <= redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ch[1] <= redist13_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_2_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ch[2] <= redist16_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_1_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ch[3] <= i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c;
        end
    end

    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_a0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ah[0];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_c0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ch[0];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_a1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ah[1];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_c1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ch[1];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_a2 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ah[2];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_c2 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ch[2];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_a3 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ah[3];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_c3 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ch[3];
    tennm_mac #(
        .operation_mode("m18x18_systolic"),
        .chain_inout_width(44),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .input_systolic_clken("2"),
        .output_clken("1")
    ) i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_DSP1 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena2, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena1, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_a3),
        .by(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_a2),
        .ax(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_c3),
        .bx(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_c2),
        .chainout(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .disable_scanin(),
        .disable_chainout(),
        .resulta(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    tennm_mac #(
        .operation_mode("m18x18_systolic"),
        .chain_inout_width(44),
        .clear_type("none"),
        .use_chainadder("true"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .input_systolic_clken("2"),
        .output_clken("1"),
        .result_a_width(38)
    ) i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena2, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena1, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_a1),
        .by(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_a0),
        .ax(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_c1),
        .bx(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_c0),
        .chainin(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_s2),
        .resulta(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(38), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_s0), .xout(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_q = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_qq0[37:0]);

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_8(BITSHIFT,2066)@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_8_qint = { i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_8_q = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_8_qint[91:0];

    // redist46_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_3(DELAY,2748)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist46_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_3_q <= redist45_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_2_q;
        end
    end

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjB44(BITJOIN,1999)@63
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjB44_q = {GND_q, redist46_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_3_q};

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bjA32(BITJOIN,2045)@63
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bjA32_q = {GND_q, redist18_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e_3_q};

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma(CHAINMULTADD,2612)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ena1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ena0;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ena2 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ah[0] <= i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bjA32_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ch[0] <= i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjB44_q;
        end
    end

    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_a0 = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ah[0]);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_c0 = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(11),
        .ax_clken("0"),
        .ax_width(11),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(22)
    ) i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ena2, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ena1, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_a0),
        .ax(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(22), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_s0), .xout(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_q = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_qq0[21:0]);

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_6(BITSHIFT,2064)@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_6_qint = { i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im40_cma_q, 6'b000000 };
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_6_q = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_6_qint[27:0];

    // redist43_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_3(DELAY,2745)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist43_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_3_delay_0 <= $unsigned(redist42_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_1_q);
            redist43_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_3_q <= $signed(redist43_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_3_delay_0);
        end
    end

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjB34(BITJOIN,1989)@63
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjB34_q = {GND_q, redist43_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_3_q};

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma(CHAINMULTADD,2611)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ena1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ena0;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ena2 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ah[0] <= i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjB34_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ch[0] <= i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bjA32_q;
        end
    end

    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_a0 = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ah[0]);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_c0 = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(19),
        .ax_clken("0"),
        .ax_width(11),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(30)
    ) i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ena2, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ena1, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_a0),
        .ax(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(30), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_s0), .xout(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_q = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_qq0[29:0]);

    // redist17_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_3(DELAY,2719)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist17_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_3_delay_0 <= $unsigned(redist16_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_1_q);
            redist17_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_3_q <= $signed(redist17_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_3_delay_0);
        end
    end

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma(CHAINMULTADD,2610)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ena1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ena0;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ena2 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ah[0] <= redist17_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ch[0] <= redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_a0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ah[0];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_c0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ch[0];
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(36)
    ) i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ena2, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ena1, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_a0),
        .ax(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(36), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_s0), .xout(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_q = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_qq0[35:0]);

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_5(BITSHIFT,2063)@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_5_qint = { i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im13_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_5_q = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_5_qint[71:0];

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_join_7(BITJOIN,2065)@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_join_7_q = {i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_6_q, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im30_cma_q, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_5_q};

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_1(ADD,2069)@69 + 1
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_1_a = {1'b0, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_join_7_q};
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_1_b = {39'b000000000000000000000000000000000000000, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_8_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_1_o <= $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_1_a) + $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_1_b);
        end
    end
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_1_q = $signed(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_1_o[130:0]);

    // redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3(DELAY,2746)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_delay_0 <= $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d);
            redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_delay_1 <= redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_delay_0;
            redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_q <= $signed(redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_delay_1);
        end
    end

    // redist15_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c_3(DELAY,2717)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist15_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c_3_delay_0 <= $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c);
            redist15_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c_3_delay_1 <= redist15_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c_3_delay_0;
            redist15_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c_3_q <= $signed(redist15_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c_3_delay_1);
        end
    end

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma(CHAINMULTADD,2635)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ena1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ena0;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ena2 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ah[0] <= {8'b00000000, redist46_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_3_q[9:0]};
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ah[1] <= redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ch[0] <= redist15_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ch[1] <= redist17_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_a0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ah[0];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_c0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ch[0];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_a1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ah[1];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_c1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ch[1];
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ena2, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ena1, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_a1),
        .by(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_a0),
        .ax(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_c1),
        .bx(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_s0), .xout(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_q = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_qq0[36:0]);

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_3(BITSHIFT,2061)@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_3_qint = { i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma25_cma_q, 17'b00000000000000000 };
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_3_q = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_3_qint[53:0];

    // redist14_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_3(DELAY,2716)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist14_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_3_q <= redist13_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_2_q;
        end
    end

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma(CHAINMULTADD,2632)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ena1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ena0;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ena2 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ah[0] <= redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ah[1] <= redist43_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ch[0] <= redist15_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ch[1] <= redist14_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_a0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ah[0];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_c0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ch[0];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_a1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ah[1];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_c1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ch[1];
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ena2, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ena1, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_a1),
        .by(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_a0),
        .ax(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_c1),
        .bx(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_s0), .xout(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_q = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_qq0[36:0]);

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_2(BITSHIFT,2060)@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_2_qint = { i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma3_cma_q, 18'b000000000000000000 };
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_2_q = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_2_qint[54:0];

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_join_4(BITJOIN,2062)@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_join_4_q = {i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_3_q, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_2_q};

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma(CHAINMULTADD,2636)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ena1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ena0;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ena2 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ah[0] <= redist18_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_e_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ah[1] <= redist46_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ch[0] <= redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ch[1] <= redist17_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_d_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_a0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ah[0];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_c0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ch[0];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_a1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ah[1];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_c1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ch[1];
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(10),
        .by_clken("0"),
        .by_width(10),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(29)
    ) i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ena2, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ena1, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_a1),
        .by(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_a0),
        .ax(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_c1),
        .bx(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(29), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_s0), .xout(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_q = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_qq0[28:0]);

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_0(BITSHIFT,2058)@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_0_qint = { i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma35_cma_q, 17'b00000000000000000 };
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_0_q = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_0_qint[45:0];

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma(CHAINMULTADD,2633)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ena1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ena0;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ena2 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ah[0] <= redist43_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ah[1] <= redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ch[0] <= redist15_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ch[1] <= redist14_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_a0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ah[0];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_c0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ch[0];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_a1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ah[1];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_c1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ch[1];
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ena2, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ena1, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_a1),
        .by(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_a0),
        .ax(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_c1),
        .bx(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_s0), .xout(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_q = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_qq0[36:0]);

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma(CHAINMULTADD,2609)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ena1 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ena0;
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ena2 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ah[0] <= redist14_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_bs1_bit_select_merged_b_3_q;
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ch[0] <= redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_a0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ah[0];
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_c0 = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ch[0];
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(36)
    ) i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ena2, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ena1, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_a0),
        .ax(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(36), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_s0), .xout(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_q = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_qq0[35:0]);

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_join_1(BITJOIN,2059)@69
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_join_1_q = {i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_align_0_q, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_ma8_cma_q, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_im0_cma_q};

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_0(ADD,2068)@69 + 1
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_0_a = {1'b0, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_join_1_q};
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_0_b = {11'b00000000000, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_join_4_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_0_o <= $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_0_a) + $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_0_b);
        end
    end
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_0_q = $signed(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_0_o[119:0]);

    // i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_1_0(ADD,2070)@70
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_1_0_a = {12'b000000000000, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_0_q};
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_1_0_b = {1'b0, i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_0_1_q};
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_1_0_o = $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_1_0_a) + $unsigned(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_1_0_b);
    assign i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_1_0_q = $signed(i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_1_0_o[131:0]);

    // bgTrunc_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sel_x(BITSELECT,892)@70
    assign bgTrunc_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sel_x_in = i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sel_x_b = bgTrunc_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sel_x_in[63:0];

    // redist119_bgTrunc_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sel_x_b_1(DELAY,2821)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist119_bgTrunc_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sel_x_b_1_q <= bgTrunc_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sel_x_b;
        end
    end

    // i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25(ADD,216)@71
    assign i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_a = {1'b0, redist119_bgTrunc_i_mul_i11_i_i_i_i_i_i_const_lambda_2_3059_24_sel_x_b_1_q};
    assign i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_b = {1'b0, redist107_sync_together_3059_397_aunroll_x_in_c0_eni3_3_tpl_70_outputreg0_q};
    assign i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_o = $unsigned(i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_a) + $unsigned(i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_b);
    assign i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_q = i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_o[64:0];

    // bgTrunc_i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_sel_x(BITSELECT,886)@71
    assign bgTrunc_i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_sel_x_b = i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_q[63:0];

    // i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_narrow_x(BITSELECT,964)@71
    assign i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_narrow_x_b = bgTrunc_i_add_i15_i_i_i_i_i_i_const_lambda_2_3059_25_sel_x_b[61:0];

    // redist115_i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_narrow_x_b_2(DELAY,2817)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist115_i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_narrow_x_b_2_delay_0 <= $unsigned(i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_narrow_x_b);
            redist115_i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_narrow_x_b_2_q <= $signed(redist115_i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_narrow_x_b_2_delay_0);
        end
    end

    // i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_shift_join_x(BITJOIN,965)@73
    assign i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_shift_join_x_q = {redist115_i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_narrow_x_b_2_q, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_lhsMSBs_select(BITSELECT,2143)@73
    assign i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_lhsMSBs_select_b = $signed(i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_shift_join_x_q[63:2]);

    // i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_MSBs_sums(ADD,2144)@73
    assign i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_MSBs_sums_a = {1'b0, i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_lhsMSBs_select_b};
    assign i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_MSBs_sums_b = {1'b0, i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_rhsMSBs_select_bit_select_merged_b};
    assign i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_MSBs_sums_o = $unsigned(i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_MSBs_sums_a) + $unsigned(i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_MSBs_sums_b);
    assign i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_MSBs_sums_q = $signed(i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_MSBs_sums_o[62:0]);

    // i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_rhsMSBs_select_bit_select_merged(BITSELECT,2650)@73
    assign i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_rhsMSBs_select_bit_select_merged_b = $signed(redist116_i_add_ptr_i_const_lambda_2_3155_0gr_dupName_0_trunc_sel_x_b_1_q[63:2]);
    assign i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_rhsMSBs_select_bit_select_merged_c = $signed(redist116_i_add_ptr_i_const_lambda_2_3155_0gr_dupName_0_trunc_sel_x_b_1_q[1:0]);

    // i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_split_join(BITJOIN,2145)@73
    assign i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_split_join_q = {i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_MSBs_sums_q, i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_rhsMSBs_select_bit_select_merged_c};

    // i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_dupName_0_trunc_sel_x(BITSELECT,967)@73
    assign i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_dupName_0_trunc_sel_x_b = i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_add_x_split_join_q[63:0];

    // valid_fanout_reg7(REG,1195)@71 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg7_q <= redist111_sync_together_3059_397_aunroll_x_in_i_valid_70_q;
        end
    end

    // i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x14_sync_buffer_const_lambda_2_3059_18_aunroll_x(BLACKBOX,982)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_valid_out@72
    // out out_buffer_out_0_tpl@72
    // out out_buffer_out_1_tpl@72
    const_lambda_2_i_llvm_fpga_sync_buffer_s0000sync_buffer_3218_0gr thei_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x14_sync_buffer_const_lambda_2_3059_18_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg7_q),
        .in_buffer_in_0_tpl(in_arg_accessor_x14_0_tpl),
        .in_buffer_in_1_tpl(in_arg_accessor_x14_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_buffer_out_0_tpl(),
        .out_buffer_out_1_tpl(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x14_sync_buffer_const_lambda_2_3059_18_aunroll_x_out_buffer_out_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg6(REG,1194)@60 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg6_q <= redist109_sync_together_3059_397_aunroll_x_in_i_valid_59_q;
        end
    end

    // i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x14_sync_buffer5_const_lambda_2_3059_16_aunroll_x(BLACKBOX,981)@0
    // in in_i_dependence@61
    // in in_valid_in@61
    // out out_valid_out@61
    // out out_buffer_out_0_tpl@61
    // out out_buffer_out_1_tpl@61
    const_lambda_2_i_llvm_fpga_sync_buffer_s0000ync_buffer5_3191_0gr thei_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x14_sync_buffer5_const_lambda_2_3059_16_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg6_q),
        .in_buffer_in_0_tpl(in_arg_accessor_x14_0_tpl),
        .in_buffer_in_1_tpl(in_arg_accessor_x14_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x14_sync_buffer5_const_lambda_2_3059_16_aunroll_x_out_buffer_out_0_tpl),
        .out_buffer_out_1_tpl(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged(BITSELECT,2654)@61
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x14_sync_buffer5_const_lambda_2_3059_16_aunroll_x_out_buffer_out_0_tpl[17:0]);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x14_sync_buffer5_const_lambda_2_3059_16_aunroll_x_out_buffer_out_0_tpl[35:18]);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x14_sync_buffer5_const_lambda_2_3059_16_aunroll_x_out_buffer_out_0_tpl[53:36]);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x14_sync_buffer5_const_lambda_2_3059_16_aunroll_x_out_buffer_out_0_tpl[63:54]);

    // valid_fanout_reg5(REG,1193)@60 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg5_q <= redist109_sync_together_3059_397_aunroll_x_in_i_valid_59_q;
        end
    end

    // i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x(BLACKBOX,980)@0
    // in in_i_dependence@61
    // in in_valid_in@61
    // out out_valid_out@61
    // out out_buffer_out_0_tpl@61
    // out out_buffer_out_1_tpl@61
    const_lambda_2_i_llvm_fpga_sync_buffer_s0000sync_buffer_3164_0gr thei_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg5_q),
        .in_buffer_in_0_tpl(in_arg_accessor_x12_0_tpl),
        .in_buffer_in_1_tpl(in_arg_accessor_x12_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_buffer_out_0_tpl(),
        .out_buffer_out_1_tpl(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged(BITSELECT,2653)@61
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl[17:0]);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl[35:18]);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl[53:36]);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl[63:54]);

    // redist26_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_1(DELAY,2728)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist26_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_1_q <= i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d;
        end
    end

    // redist30_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_1(DELAY,2732)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist30_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_1_q <= i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c;
        end
    end

    // redist23_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_2(DELAY,2725)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist23_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_2_delay_0 <= $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b);
            redist23_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_2_q <= $signed(redist23_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_2_delay_0);
        end
    end

    // redist33_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_2(DELAY,2735)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist33_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_2_delay_0 <= $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e);
            redist33_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_2_q <= $signed(redist33_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_2_delay_0);
        end
    end

    // redist29_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b_3(DELAY,2731)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist29_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b_3_delay_0 <= $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b);
            redist29_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b_3_delay_1 <= redist29_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b_3_delay_0;
            redist29_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b_3_q <= $signed(redist29_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b_3_delay_1);
        end
    end

    // redist28_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e_3(DELAY,2730)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist28_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e_3_delay_0 <= $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e);
            redist28_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e_3_delay_1 <= redist28_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e_3_delay_0;
            redist28_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e_3_q <= $signed(redist28_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e_3_delay_1);
        end
    end

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma(CHAINMULTADD,2624)@61 + 5
    // in h@64
    // in j@64
    // in l@63
    // in n@63
    // in p@62
    // in s@62
    // out q@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena0;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena2 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ah[0] <= {8'b00000000, redist28_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e_3_q[9:0]};
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ah[1] <= {8'b00000000, redist33_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_2_q[9:0]};
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ah[2] <= redist30_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_1_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ah[3] <= i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ch[0] <= redist29_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ch[1] <= redist23_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_2_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ch[2] <= redist26_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_1_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ch[3] <= i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c;
        end
    end

    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_a0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ah[0];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_c0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ch[0];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_a1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ah[1];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_c1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ch[1];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_a2 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ah[2];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_c2 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ch[2];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_a3 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ah[3];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_c3 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ch[3];
    tennm_mac #(
        .operation_mode("m18x18_systolic"),
        .chain_inout_width(44),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .input_systolic_clken("2"),
        .output_clken("1")
    ) i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_DSP1 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena2, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena1, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_a3),
        .by(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_a2),
        .ax(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_c3),
        .bx(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_c2),
        .chainout(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .disable_scanin(),
        .disable_chainout(),
        .resulta(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    tennm_mac #(
        .operation_mode("m18x18_systolic"),
        .chain_inout_width(44),
        .clear_type("none"),
        .use_chainadder("true"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .input_systolic_clken("2"),
        .output_clken("1"),
        .result_a_width(38)
    ) i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena2, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena1, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_a1),
        .by(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_a0),
        .ax(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_c1),
        .bx(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_c0),
        .chainin(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_s2),
        .resulta(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(38), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_delay0 ( .xin(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_s0), .xout(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_q = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_qq0[37:0]);

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_8(BITSHIFT,1950)@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_8_qint = { i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_8_q = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_8_qint[91:0];

    // redist34_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_3(DELAY,2736)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist34_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_3_q <= redist33_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_2_q;
        end
    end

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bjB44(BITJOIN,1941)@64
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bjB44_q = {GND_q, redist34_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_3_q};

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bjA32(BITJOIN,1929)@64
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bjA32_q = {GND_q, redist28_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e_3_q};

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma(CHAINMULTADD,2604)@64 + 5
    // out q@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ena1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ena0;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ena2 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ah[0] <= i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bjA32_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ch[0] <= i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bjB44_q;
        end
    end

    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_a0 = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ah[0]);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_c0 = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(11),
        .ax_clken("0"),
        .ax_width(11),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(22)
    ) i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ena2, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ena1, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_a0),
        .ax(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_c0),
        .resulta(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(22), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_delay0 ( .xin(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_s0), .xout(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_q = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_qq0[21:0]);

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_6(BITSHIFT,1948)@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_6_qint = { i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im40_cma_q, 6'b000000 };
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_6_q = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_6_qint[27:0];

    // redist31_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_3(DELAY,2733)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist31_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_3_delay_0 <= $unsigned(redist30_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_1_q);
            redist31_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_3_q <= $signed(redist31_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_3_delay_0);
        end
    end

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bjB34(BITJOIN,1931)@64
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bjB34_q = {GND_q, redist31_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_3_q};

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma(CHAINMULTADD,2603)@64 + 5
    // out q@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ena1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ena0;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ena2 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ah[0] <= i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bjB34_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ch[0] <= i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bjA32_q;
        end
    end

    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_a0 = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ah[0]);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_c0 = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(19),
        .ax_clken("0"),
        .ax_width(11),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(30)
    ) i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ena2, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ena1, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_a0),
        .ax(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_c0),
        .resulta(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(30), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_delay0 ( .xin(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_s0), .xout(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_q = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_qq0[29:0]);

    // redist27_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_3(DELAY,2729)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist27_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_3_delay_0 <= $unsigned(redist26_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_1_q);
            redist27_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_3_q <= $signed(redist27_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_3_delay_0);
        end
    end

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma(CHAINMULTADD,2602)@64 + 5
    // out q@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ena1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ena0;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ena2 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ah[0] <= redist27_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ch[0] <= redist29_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_a0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ah[0];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_c0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ch[0];
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(36)
    ) i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ena2, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ena1, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_a0),
        .ax(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_c0),
        .resulta(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(36), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_delay0 ( .xin(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_s0), .xout(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_q = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_qq0[35:0]);

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_5(BITSHIFT,1947)@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_5_qint = { i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im13_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_5_q = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_5_qint[71:0];

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_join_7(BITJOIN,1949)@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_join_7_q = {i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_6_q, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im30_cma_q, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_5_q};

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_1(ADD,1953)@70 + 1
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_1_a = {1'b0, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_join_7_q};
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_1_b = {39'b000000000000000000000000000000000000000, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_8_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_1_o <= $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_1_a) + $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_1_b);
        end
    end
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_1_q = $signed(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_1_o[130:0]);

    // redist32_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d_3(DELAY,2734)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist32_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d_3_delay_0 <= $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d);
            redist32_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d_3_delay_1 <= redist32_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d_3_delay_0;
            redist32_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d_3_q <= $signed(redist32_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d_3_delay_1);
        end
    end

    // redist25_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c_3(DELAY,2727)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist25_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c_3_delay_0 <= $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c);
            redist25_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c_3_delay_1 <= redist25_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c_3_delay_0;
            redist25_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c_3_q <= $signed(redist25_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c_3_delay_1);
        end
    end

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma(CHAINMULTADD,2625)@64 + 5
    // out q@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ena1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ena0;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ena2 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ah[0] <= {8'b00000000, redist34_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_3_q[9:0]};
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ah[1] <= redist32_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ch[0] <= redist25_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ch[1] <= redist27_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_a0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ah[0];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_c0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ch[0];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_a1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ah[1];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_c1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ch[1];
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ena2, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ena1, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_a1),
        .by(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_a0),
        .ax(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_c1),
        .bx(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_c0),
        .resulta(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_delay0 ( .xin(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_s0), .xout(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_q = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_qq0[36:0]);

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_3(BITSHIFT,1945)@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_3_qint = { i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma25_cma_q, 17'b00000000000000000 };
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_3_q = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_3_qint[53:0];

    // redist24_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_3(DELAY,2726)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist24_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_3_q <= redist23_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_2_q;
        end
    end

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma(CHAINMULTADD,2622)@64 + 5
    // out q@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ena1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ena0;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ena2 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ah[0] <= redist29_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ah[1] <= redist31_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ch[0] <= redist25_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ch[1] <= redist24_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_a0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ah[0];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_c0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ch[0];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_a1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ah[1];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_c1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ch[1];
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ena2, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ena1, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_a1),
        .by(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_a0),
        .ax(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_c1),
        .bx(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_c0),
        .resulta(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_delay0 ( .xin(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_s0), .xout(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_q = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_qq0[36:0]);

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_2(BITSHIFT,1944)@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_2_qint = { i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma3_cma_q, 18'b000000000000000000 };
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_2_q = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_2_qint[54:0];

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_join_4(BITJOIN,1946)@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_join_4_q = {i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_3_q, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_2_q};

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma(CHAINMULTADD,2626)@64 + 5
    // out q@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ena1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ena0;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ena2 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ah[0] <= redist28_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_e_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ah[1] <= redist34_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_e_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ch[0] <= redist32_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ch[1] <= redist27_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_d_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_a0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ah[0];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_c0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ch[0];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_a1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ah[1];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_c1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ch[1];
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(10),
        .by_clken("0"),
        .by_width(10),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(29)
    ) i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ena2, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ena1, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_a1),
        .by(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_a0),
        .ax(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_c1),
        .bx(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_c0),
        .resulta(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(29), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_delay0 ( .xin(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_s0), .xout(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_q = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_qq0[28:0]);

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_0(BITSHIFT,1942)@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_0_qint = { i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma35_cma_q, 17'b00000000000000000 };
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_0_q = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_0_qint[45:0];

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma(CHAINMULTADD,2623)@64 + 5
    // out q@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ena1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ena0;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ena2 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ah[0] <= redist31_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ah[1] <= redist32_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_d_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ch[0] <= redist25_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ch[1] <= redist24_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_a0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ah[0];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_c0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ch[0];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_a1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ah[1];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_c1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ch[1];
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ena2, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ena1, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_a1),
        .by(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_a0),
        .ax(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_c1),
        .bx(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_c0),
        .resulta(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_delay0 ( .xin(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_s0), .xout(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_q = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_qq0[36:0]);

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma(CHAINMULTADD,2601)@64 + 5
    // out q@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ena1 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ena0;
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ena2 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ah[0] <= redist24_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs1_bit_select_merged_b_3_q;
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ch[0] <= redist29_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_bs2_bit_select_merged_b_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_a0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ah[0];
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_c0 = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ch[0];
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(36)
    ) i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ena2, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ena1, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_a0),
        .ax(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_c0),
        .resulta(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(36), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_delay0 ( .xin(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_s0), .xout(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_q = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_qq0[35:0]);

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_join_1(BITJOIN,1943)@70
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_join_1_q = {i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_align_0_q, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_ma8_cma_q, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_im0_cma_q};

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_0(ADD,1952)@70 + 1
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_0_a = {1'b0, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_join_1_q};
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_0_b = {11'b00000000000, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_join_4_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_0_o <= $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_0_a) + $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_0_b);
        end
    end
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_0_q = $signed(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_0_o[119:0]);

    // i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_1_0(ADD,1954)@71
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_1_0_a = {12'b000000000000, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_0_q};
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_1_0_b = {1'b0, i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_0_1_q};
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_1_0_o = $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_1_0_a) + $unsigned(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_1_0_b);
    assign i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_1_0_q = $signed(i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_1_0_o[131:0]);

    // bgTrunc_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sel_x(BITSELECT,890)@71
    assign bgTrunc_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sel_x_in = i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sel_x_b = bgTrunc_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sel_x_in[63:0];

    // redist121_bgTrunc_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sel_x_b_1(DELAY,2823)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist121_bgTrunc_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sel_x_b_1_q <= bgTrunc_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sel_x_b;
        end
    end

    // i_add_i15_i_i_i_i327_const_lambda_2_3059_21(ADD,214)@72
    assign i_add_i15_i_i_i_i327_const_lambda_2_3059_21_a = {1'b0, redist121_bgTrunc_i_mul_i11_i_i_i_i323_const_lambda_2_3059_20_sel_x_b_1_q};
    assign i_add_i15_i_i_i_i327_const_lambda_2_3059_21_b = {1'b0, i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x14_sync_buffer_const_lambda_2_3059_18_aunroll_x_out_buffer_out_1_tpl};
    assign i_add_i15_i_i_i_i327_const_lambda_2_3059_21_o = $unsigned(i_add_i15_i_i_i_i327_const_lambda_2_3059_21_a) + $unsigned(i_add_i15_i_i_i_i327_const_lambda_2_3059_21_b);
    assign i_add_i15_i_i_i_i327_const_lambda_2_3059_21_q = i_add_i15_i_i_i_i327_const_lambda_2_3059_21_o[64:0];

    // bgTrunc_i_add_i15_i_i_i_i327_const_lambda_2_3059_21_sel_x(BITSELECT,884)@72
    assign bgTrunc_i_add_i15_i_i_i_i327_const_lambda_2_3059_21_sel_x_b = i_add_i15_i_i_i_i327_const_lambda_2_3059_21_q[63:0];

    // i_add_ptr_i328_const_lambda_2_3252_0gr_narrow_x(BITSELECT,940)@72
    assign i_add_ptr_i328_const_lambda_2_3252_0gr_narrow_x_b = bgTrunc_i_add_i15_i_i_i_i327_const_lambda_2_3059_21_sel_x_b[61:0];

    // redist118_i_add_ptr_i328_const_lambda_2_3252_0gr_narrow_x_b_1(DELAY,2820)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist118_i_add_ptr_i328_const_lambda_2_3252_0gr_narrow_x_b_1_q <= i_add_ptr_i328_const_lambda_2_3252_0gr_narrow_x_b;
        end
    end

    // i_add_ptr_i328_const_lambda_2_3252_0gr_shift_join_x(BITJOIN,941)@73
    assign i_add_ptr_i328_const_lambda_2_3252_0gr_shift_join_x_q = {redist118_i_add_ptr_i328_const_lambda_2_3252_0gr_narrow_x_b_1_q, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_lhsMSBs_select(BITSELECT,2130)@73
    assign i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_lhsMSBs_select_b = $signed(i_add_ptr_i328_const_lambda_2_3252_0gr_shift_join_x_q[63:2]);

    // i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_MSBs_sums(ADD,2131)@73
    assign i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_MSBs_sums_a = {1'b0, i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_lhsMSBs_select_b};
    assign i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_MSBs_sums_b = {1'b0, i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_rhsMSBs_select_bit_select_merged_b};
    assign i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_MSBs_sums_o = $unsigned(i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_MSBs_sums_a) + $unsigned(i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_MSBs_sums_b);
    assign i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_MSBs_sums_q = $signed(i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_MSBs_sums_o[62:0]);

    // valid_fanout_reg8(REG,1196)@72 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg8_q <= redist112_sync_together_3059_397_aunroll_x_in_i_valid_71_q;
        end
    end

    // i_llvm_fpga_sync_buffer_p1024_arg_accessor_x_sync_buffer_const_lambda_2_3059_22(BLACKBOX,575)@0
    // in in_i_dependence@73
    // in in_valid_in@73
    // out out_buffer_out@73
    // out out_valid_out@73
    const_lambda_2_i_llvm_fpga_sync_buffer_p0000sync_buffer_3247_0gr thei_llvm_fpga_sync_buffer_p1024_arg_accessor_x_sync_buffer_const_lambda_2_3059_22 (
        .in_buffer_in(in_arg_accessor_x),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg8_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024_arg_accessor_x_sync_buffer_const_lambda_2_3059_22_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_rhsMSBs_select_bit_select_merged(BITSELECT,2644)@73
    assign i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_rhsMSBs_select_bit_select_merged_b = $signed(i_llvm_fpga_sync_buffer_p1024_arg_accessor_x_sync_buffer_const_lambda_2_3059_22_out_buffer_out[63:2]);
    assign i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_rhsMSBs_select_bit_select_merged_c = $signed(i_llvm_fpga_sync_buffer_p1024_arg_accessor_x_sync_buffer_const_lambda_2_3059_22_out_buffer_out[1:0]);

    // i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_split_join(BITJOIN,2132)@73
    assign i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_split_join_q = {i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_MSBs_sums_q, i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_rhsMSBs_select_bit_select_merged_c};

    // i_add_ptr_i328_const_lambda_2_3252_0gr_dupName_0_trunc_sel_x(BITSELECT,943)@73
    assign i_add_ptr_i328_const_lambda_2_3252_0gr_dupName_0_trunc_sel_x_b = i_add_ptr_i328_const_lambda_2_3252_0gr_add_x_split_join_q[63:0];

    // redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_offset(CONSTANT,2954)
    assign redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_offset_q = 4'b1001;

    // redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_rdcnt(ADD,2955)
    assign redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_rdcnt_a = {1'b0, redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_wraddr_q};
    assign redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_rdcnt_b = {1'b0, redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_rdcnt_o <= $unsigned(redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_rdcnt_a) + $unsigned(redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_rdcnt_b);
        end
    end
    assign redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_rdcnt_q = redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_rdcnt_o[4:0];

    // redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_inputreg0(DELAY,2950)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_inputreg0_q <= i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl;
        end
    end

    // redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_wraddr(COUNTER,2953)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_wraddr_i <= $unsigned(redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_wraddr_q = $signed(redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_wraddr_i[3:0]);

    // redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem(DUALMEM,2952)
    assign redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_ia = $unsigned(redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_inputreg0_q);
    assign redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_aa = redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_wraddr_q;
    assign redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_ab = redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_aa),
        .data_a(redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_ab),
        .q_b(redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_q = $signed(redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_iq[63:0]);

    // redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_outputreg0(DELAY,2951)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_outputreg0_q <= redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_mem_q;
        end
    end

    // valid_fanout_reg3(REG,1191)@70 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg3_q <= redist110_sync_together_3059_397_aunroll_x_in_i_valid_69_q;
        end
    end

    // i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial4_sync_buffer_const_lambda_2_3059_8gr_aunroll_x(BLACKBOX,979)@0
    // in in_i_dependence@71
    // in in_valid_in@71
    // out out_valid_out@71
    // out out_buffer_out_0_tpl@71
    // out out_buffer_out_1_tpl@71
    const_lambda_2_i_llvm_fpga_sync_buffer_s0000sync_buffer_3121_0gr thei_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial4_sync_buffer_const_lambda_2_3059_8gr_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg3_q),
        .in_buffer_in_0_tpl(in_arg_accessor_partial4_0_tpl),
        .in_buffer_in_1_tpl(in_arg_accessor_partial4_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_buffer_out_0_tpl(),
        .out_buffer_out_1_tpl(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial4_sync_buffer_const_lambda_2_3059_8gr_aunroll_x_out_buffer_out_1_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // valid_fanout_reg2(REG,1190)@59 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg2_q <= redist108_sync_together_3059_397_aunroll_x_in_i_valid_58_q;
        end
    end

    // i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial4_sync_buffer1_const_lambda_2_3059_6gr_aunroll_x(BLACKBOX,978)@0
    // in in_i_dependence@60
    // in in_valid_in@60
    // out out_valid_out@60
    // out out_buffer_out_0_tpl@60
    // out out_buffer_out_1_tpl@60
    const_lambda_2_i_llvm_fpga_sync_buffer_s0000ync_buffer1_3094_0gr thei_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial4_sync_buffer1_const_lambda_2_3059_6gr_aunroll_x (
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg2_q),
        .in_buffer_in_0_tpl(in_arg_accessor_partial4_0_tpl),
        .in_buffer_in_1_tpl(in_arg_accessor_partial4_1_tpl),
        .out_stall_out(),
        .out_valid_out(),
        .out_buffer_out_0_tpl(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial4_sync_buffer1_const_lambda_2_3059_6gr_aunroll_x_out_buffer_out_0_tpl),
        .out_buffer_out_1_tpl(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged(BITSELECT,2652)@60
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial4_sync_buffer1_const_lambda_2_3059_6gr_aunroll_x_out_buffer_out_0_tpl[17:0]);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial4_sync_buffer1_const_lambda_2_3059_6gr_aunroll_x_out_buffer_out_0_tpl[35:18]);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial4_sync_buffer1_const_lambda_2_3059_6gr_aunroll_x_out_buffer_out_0_tpl[53:36]);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e = $signed(i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial4_sync_buffer1_const_lambda_2_3059_6gr_aunroll_x_out_buffer_out_0_tpl[63:54]);

    // redist38_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_1(DELAY,2740)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist38_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_1_q <= i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d;
        end
    end

    // redist35_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_2(DELAY,2737)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist35_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_2_delay_0 <= $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b);
            redist35_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_2_q <= $signed(redist35_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_2_delay_0);
        end
    end

    // redist40_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e_3(DELAY,2742)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist40_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e_3_delay_0 <= $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e);
            redist40_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e_3_delay_1 <= redist40_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e_3_delay_0;
            redist40_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e_3_q <= $signed(redist40_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e_3_delay_1);
        end
    end

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma(CHAINMULTADD,2629)@60 + 5
    // in h@63
    // in j@63
    // in l@62
    // in n@62
    // in p@61
    // in s@61
    // out q@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena0;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena2 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ah[0] <= {8'b00000000, redist40_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e_3_q[9:0]};
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ah[1] <= {8'b00000000, redist45_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_2_q[9:0]};
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ah[2] <= redist42_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_1_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ah[3] <= i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ch[0] <= redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ch[1] <= redist35_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_2_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ch[2] <= redist38_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_1_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ch[3] <= i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c;
        end
    end

    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_a0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ah[0];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_c0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ch[0];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_a1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ah[1];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_c1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ch[1];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_a2 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ah[2];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_c2 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ch[2];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_a3 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ah[3];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_c3 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ch[3];
    tennm_mac #(
        .operation_mode("m18x18_systolic"),
        .chain_inout_width(44),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .input_systolic_clken("2"),
        .output_clken("1")
    ) i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_DSP1 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena2, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena1, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_a3),
        .by(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_a2),
        .ax(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_c3),
        .bx(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_c2),
        .chainout(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_s2),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .disable_scanin(),
        .disable_chainout(),
        .resulta(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    tennm_mac #(
        .operation_mode("m18x18_systolic"),
        .chain_inout_width(44),
        .clear_type("none"),
        .use_chainadder("true"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .input_systolic_clken("2"),
        .output_clken("1"),
        .result_a_width(38)
    ) i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena2, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena1, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_a1),
        .by(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_a0),
        .ax(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_c1),
        .bx(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_c0),
        .chainin(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_s2),
        .resulta(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(38), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_s0), .xout(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_q = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_qq0[37:0]);

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_8(BITSHIFT,2008)@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_8_qint = { i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma16_cma_q, 54'b000000000000000000000000000000000000000000000000000000 };
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_8_q = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_8_qint[91:0];

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjA32(BITJOIN,1987)@63
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjA32_q = {GND_q, redist40_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e_3_q};

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma(CHAINMULTADD,2608)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ena1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ena0;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ena2 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ah[0] <= i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjA32_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ch[0] <= i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjB44_q;
        end
    end

    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_a0 = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ah[0]);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_c0 = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(11),
        .ax_clken("0"),
        .ax_width(11),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(22)
    ) i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ena2, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ena1, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_a0),
        .ax(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(22), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_s0), .xout(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_q = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_qq0[21:0]);

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_6(BITSHIFT,2006)@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_6_qint = { i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im40_cma_q, 6'b000000 };
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_6_q = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_6_qint[27:0];

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma(CHAINMULTADD,2607)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ena1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ena0;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ena2 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ah[0] <= i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjB34_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ch[0] <= i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bjA32_q;
        end
    end

    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_a0 = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ah[0]);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_c0 = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ch[0]);
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(19),
        .ax_clken("0"),
        .ax_width(11),
        .signed_may("true"),
        .signed_max("true"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(30)
    ) i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ena2, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ena1, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_a0),
        .ax(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(30), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_s0), .xout(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_q = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_qq0[29:0]);

    // redist39_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_3(DELAY,2741)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist39_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_3_delay_0 <= $unsigned(redist38_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_1_q);
            redist39_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_3_q <= $signed(redist39_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_3_delay_0);
        end
    end

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma(CHAINMULTADD,2606)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ena1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ena0;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ena2 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ah[0] <= redist39_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ch[0] <= redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_a0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ah[0];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_c0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ch[0];
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(36)
    ) i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ena2, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ena1, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_a0),
        .ax(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(36), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_s0), .xout(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_q = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_qq0[35:0]);

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_5(BITSHIFT,2005)@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_5_qint = { i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im13_cma_q, 36'b000000000000000000000000000000000000 };
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_5_q = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_5_qint[71:0];

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_join_7(BITJOIN,2007)@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_join_7_q = {i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_6_q, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im30_cma_q, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_5_q};

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_1(ADD,2011)@69 + 1
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_1_a = {1'b0, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_join_7_q};
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_1_b = {39'b000000000000000000000000000000000000000, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_8_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_1_o <= $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_1_a) + $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_1_b);
        end
    end
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_1_q = $signed(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_1_o[130:0]);

    // redist37_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c_3(DELAY,2739)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist37_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c_3_delay_0 <= $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c);
            redist37_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c_3_delay_1 <= redist37_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c_3_delay_0;
            redist37_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c_3_q <= $signed(redist37_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c_3_delay_1);
        end
    end

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma(CHAINMULTADD,2630)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ena1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ena0;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ena2 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ah[0] <= {8'b00000000, redist46_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_3_q[9:0]};
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ah[1] <= redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ch[0] <= redist37_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ch[1] <= redist39_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_a0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ah[0];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_c0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ch[0];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_a1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ah[1];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_c1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ch[1];
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ena2, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ena1, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_a1),
        .by(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_a0),
        .ax(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_c1),
        .bx(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_s0), .xout(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_q = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_qq0[36:0]);

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_3(BITSHIFT,2003)@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_3_qint = { i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma25_cma_q, 17'b00000000000000000 };
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_3_q = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_3_qint[53:0];

    // redist36_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_3(DELAY,2738)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist36_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_3_q <= redist35_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_2_q;
        end
    end

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma(CHAINMULTADD,2627)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ena1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ena0;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ena2 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ah[0] <= redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ah[1] <= redist43_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ch[0] <= redist37_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ch[1] <= redist36_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_a0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ah[0];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_c0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ch[0];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_a1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ah[1];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_c1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ch[1];
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ena2, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ena1, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_a1),
        .by(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_a0),
        .ax(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_c1),
        .bx(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_s0), .xout(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_q = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_qq0[36:0]);

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_2(BITSHIFT,2002)@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_2_qint = { i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma3_cma_q, 18'b000000000000000000 };
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_2_q = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_2_qint[54:0];

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_join_4(BITJOIN,2004)@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_join_4_q = {i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_3_q, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_2_q};

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma(CHAINMULTADD,2631)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ena1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ena0;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ena2 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ah[0] <= redist40_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_e_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ah[1] <= redist46_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_e_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ch[0] <= redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ch[1] <= redist39_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_d_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_a0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ah[0];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_c0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ch[0];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_a1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ah[1];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_c1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ch[1];
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(10),
        .by_clken("0"),
        .by_width(10),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(29)
    ) i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ena2, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ena1, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_a1),
        .by(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_a0),
        .ax(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_c1),
        .bx(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(29), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_s0), .xout(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_q = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_qq0[28:0]);

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_0(BITSHIFT,2000)@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_0_qint = { i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma35_cma_q, 17'b00000000000000000 };
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_0_q = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_0_qint[45:0];

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma(CHAINMULTADD,2628)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ena1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ena0;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ena2 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ah[0] <= redist43_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ah[1] <= redist44_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_d_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ch[0] <= redist37_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_c_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ch[1] <= redist36_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_a0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ah[0];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_c0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ch[0];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_a1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ah[1];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_c1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ch[1];
    tennm_mac #(
        .operation_mode("m18x18_sumof2"),
        .clear_type("none"),
        .use_chainadder("false"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .by_clken("0"),
        .by_width(18),
        .ax_clken("0"),
        .bx_clken("0"),
        .ax_width(18),
        .bx_width(18),
        .signed_may("false"),
        .signed_mby("false"),
        .signed_max("false"),
        .signed_mbx("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(37)
    ) i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ena2, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ena1, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_a1),
        .by(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_a0),
        .ax(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_c1),
        .bx(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(37), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_s0), .xout(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_q = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_qq0[36:0]);

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma(CHAINMULTADD,2605)@63 + 5
    // out q@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_reset = ~ (resetn);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ena0 = 1'b1;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ena1 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ena0;
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ena2 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ena0;
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ah[0] <= redist36_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs1_bit_select_merged_b_3_q;
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ch[0] <= redist41_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_bs2_bit_select_merged_b_3_q;
        end
    end

    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_a0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ah[0];
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_c0 = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ch[0];
    tennm_mac #(
        .operation_mode("m18x18_full"),
        .clear_type("none"),
        .ay_scan_in_clken("0"),
        .ay_scan_in_width(18),
        .ax_clken("0"),
        .ax_width(18),
        .signed_may("false"),
        .signed_max("false"),
        .input_pipeline_clken("2"),
        .second_pipeline_clken("2"),
        .output_clken("1"),
        .result_a_width(36)
    ) i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_DSP0 (
        .clk(clock),
        .ena({ i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ena2, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ena1, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_ena0 }),
        .clr({ 1'b0, 1'b0 }),
        .ay(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_a0),
        .ax(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_c0),
        .resulta(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_s0),
        .accumulate(),
        .loadconst(),
        .negate(),
        .sub(),
        .az(),
        .coefsela(),
        .bx(),
        .by(),
        .bz(),
        .coefselb(),
        .cx(),
        .cy(),
        .dx(),
        .dy(),
        .scanin(),
        .scanout(),
        .chainin(),
        .chainout(),
        .disable_scanin(),
        .disable_chainout(),
        .resultb(),
        .dfxlfsrena(),
        .dfxmisrena()
    );
    dspba_delay_ver #( .width(36), .depth(1), .reset_kind("NONE"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_delay0 ( .xin(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_s0), .xout(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_qq0), .clk(clock), .aclr(resetn), .ena(1'b1) );
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_q = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_qq0[35:0]);

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_join_1(BITJOIN,2001)@69
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_join_1_q = {i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_align_0_q, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_ma8_cma_q, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_im0_cma_q};

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_0(ADD,2010)@69 + 1
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_0_a = {1'b0, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_join_1_q};
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_0_b = {11'b00000000000, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_join_4_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_0_o <= $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_0_a) + $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_0_b);
        end
    end
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_0_q = $signed(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_0_o[119:0]);

    // i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_1_0(ADD,2012)@70
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_1_0_a = {12'b000000000000, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_0_q};
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_1_0_b = {1'b0, i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_0_1_q};
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_1_0_o = $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_1_0_a) + $unsigned(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_1_0_b);
    assign i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_1_0_q = $signed(i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_1_0_o[131:0]);

    // bgTrunc_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sel_x(BITSELECT,891)@70
    assign bgTrunc_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sel_x_in = i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sums_result_add_1_0_q[127:0];
    assign bgTrunc_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sel_x_b = bgTrunc_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sel_x_in[63:0];

    // redist120_bgTrunc_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sel_x_b_1(DELAY,2822)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist120_bgTrunc_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sel_x_b_1_q <= bgTrunc_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sel_x_b;
        end
    end

    // i_add_i15_i_i_i_i_const_lambda_2_3059_11(ADD,215)@71
    assign i_add_i15_i_i_i_i_const_lambda_2_3059_11_a = {1'b0, redist120_bgTrunc_i_mul_i11_i_i_i_i_const_lambda_2_3059_10_sel_x_b_1_q};
    assign i_add_i15_i_i_i_i_const_lambda_2_3059_11_b = {1'b0, i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial4_sync_buffer_const_lambda_2_3059_8gr_aunroll_x_out_buffer_out_1_tpl};
    assign i_add_i15_i_i_i_i_const_lambda_2_3059_11_o = $unsigned(i_add_i15_i_i_i_i_const_lambda_2_3059_11_a) + $unsigned(i_add_i15_i_i_i_i_const_lambda_2_3059_11_b);
    assign i_add_i15_i_i_i_i_const_lambda_2_3059_11_q = i_add_i15_i_i_i_i_const_lambda_2_3059_11_o[64:0];

    // bgTrunc_i_add_i15_i_i_i_i_const_lambda_2_3059_11_sel_x(BITSELECT,885)@71
    assign bgTrunc_i_add_i15_i_i_i_i_const_lambda_2_3059_11_sel_x_b = i_add_i15_i_i_i_i_const_lambda_2_3059_11_q[63:0];

    // i_add_ptr_i_const_lambda_2_3155_0gr_narrow_x(BITSELECT,946)@71
    assign i_add_ptr_i_const_lambda_2_3155_0gr_narrow_x_b = bgTrunc_i_add_i15_i_i_i_i_const_lambda_2_3059_11_sel_x_b[61:0];

    // redist117_i_add_ptr_i_const_lambda_2_3155_0gr_narrow_x_b_1(DELAY,2819)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist117_i_add_ptr_i_const_lambda_2_3155_0gr_narrow_x_b_1_q <= i_add_ptr_i_const_lambda_2_3155_0gr_narrow_x_b;
        end
    end

    // i_add_ptr_i_const_lambda_2_3155_0gr_shift_join_x(BITJOIN,947)@72
    assign i_add_ptr_i_const_lambda_2_3155_0gr_shift_join_x_q = {redist117_i_add_ptr_i_const_lambda_2_3155_0gr_narrow_x_b_1_q, i_acl_64_i_i_const_lambda_2_3059_295_vt_const_1_q};

    // i_add_ptr_i_const_lambda_2_3155_0gr_add_x_lhsMSBs_select(BITSELECT,2135)@72
    assign i_add_ptr_i_const_lambda_2_3155_0gr_add_x_lhsMSBs_select_b = $signed(i_add_ptr_i_const_lambda_2_3155_0gr_shift_join_x_q[63:2]);

    // i_add_ptr_i_const_lambda_2_3155_0gr_add_x_MSBs_sums(ADD,2136)@72
    assign i_add_ptr_i_const_lambda_2_3155_0gr_add_x_MSBs_sums_a = {1'b0, i_add_ptr_i_const_lambda_2_3155_0gr_add_x_lhsMSBs_select_b};
    assign i_add_ptr_i_const_lambda_2_3155_0gr_add_x_MSBs_sums_b = {1'b0, i_add_ptr_i_const_lambda_2_3155_0gr_add_x_rhsMSBs_select_bit_select_merged_b};
    assign i_add_ptr_i_const_lambda_2_3155_0gr_add_x_MSBs_sums_o = $unsigned(i_add_ptr_i_const_lambda_2_3155_0gr_add_x_MSBs_sums_a) + $unsigned(i_add_ptr_i_const_lambda_2_3155_0gr_add_x_MSBs_sums_b);
    assign i_add_ptr_i_const_lambda_2_3155_0gr_add_x_MSBs_sums_q = $signed(i_add_ptr_i_const_lambda_2_3155_0gr_add_x_MSBs_sums_o[62:0]);

    // valid_fanout_reg4(REG,1192)@71 + 1
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            valid_fanout_reg4_q <= redist111_sync_together_3059_397_aunroll_x_in_i_valid_70_q;
        end
    end

    // i_llvm_fpga_sync_buffer_p1024_arg_accessor_partial_sync_buffer_const_lambda_2_3059_12(BLACKBOX,574)@0
    // in in_i_dependence@72
    // in in_valid_in@72
    // out out_buffer_out@72
    // out out_valid_out@72
    const_lambda_2_i_llvm_fpga_sync_buffer_p0000sync_buffer_3150_0gr thei_llvm_fpga_sync_buffer_p1024_arg_accessor_partial_sync_buffer_const_lambda_2_3059_12 (
        .in_buffer_in(in_arg_accessor_partial),
        .in_i_dependence(GND_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg4_q),
        .out_buffer_out(i_llvm_fpga_sync_buffer_p1024_arg_accessor_partial_sync_buffer_const_lambda_2_3059_12_out_buffer_out),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // i_add_ptr_i_const_lambda_2_3155_0gr_add_x_rhsMSBs_select_bit_select_merged(BITSELECT,2643)@72
    assign i_add_ptr_i_const_lambda_2_3155_0gr_add_x_rhsMSBs_select_bit_select_merged_b = $signed(i_llvm_fpga_sync_buffer_p1024_arg_accessor_partial_sync_buffer_const_lambda_2_3059_12_out_buffer_out[63:2]);
    assign i_add_ptr_i_const_lambda_2_3155_0gr_add_x_rhsMSBs_select_bit_select_merged_c = $signed(i_llvm_fpga_sync_buffer_p1024_arg_accessor_partial_sync_buffer_const_lambda_2_3059_12_out_buffer_out[1:0]);

    // i_add_ptr_i_const_lambda_2_3155_0gr_add_x_split_join(BITJOIN,2137)@72
    assign i_add_ptr_i_const_lambda_2_3155_0gr_add_x_split_join_q = {i_add_ptr_i_const_lambda_2_3155_0gr_add_x_MSBs_sums_q, i_add_ptr_i_const_lambda_2_3155_0gr_add_x_rhsMSBs_select_bit_select_merged_c};

    // i_add_ptr_i_const_lambda_2_3155_0gr_dupName_0_trunc_sel_x(BITSELECT,949)@72
    assign i_add_ptr_i_const_lambda_2_3155_0gr_dupName_0_trunc_sel_x_b = i_add_ptr_i_const_lambda_2_3155_0gr_add_x_split_join_q[63:0];

    // redist116_i_add_ptr_i_const_lambda_2_3155_0gr_dupName_0_trunc_sel_x_b_1(DELAY,2818)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist116_i_add_ptr_i_const_lambda_2_3155_0gr_dupName_0_trunc_sel_x_b_1_q <= i_add_ptr_i_const_lambda_2_3155_0gr_dupName_0_trunc_sel_x_b;
        end
    end

    // redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_offset(CONSTANT,2960)
    assign redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_offset_q = 4'b1000;

    // redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_rdcnt(ADD,2961)
    assign redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_rdcnt_a = {1'b0, redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_wraddr_q};
    assign redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_rdcnt_b = {1'b0, redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_rdcnt_o <= $unsigned(redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_rdcnt_a) + $unsigned(redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_rdcnt_b);
        end
    end
    assign redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_rdcnt_q = redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_rdcnt_o[4:0];

    // redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_inputreg0(DELAY,2956)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_inputreg0_q <= i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl;
        end
    end

    // redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_wraddr(COUNTER,2959)
    // low=0, high=15, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_wraddr_i <= $unsigned(redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_wraddr_i) + $unsigned(4'd1);
        end
    end
    assign redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_wraddr_q = $signed(redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_wraddr_i[3:0]);

    // redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem(DUALMEM,2958)
    assign redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_ia = $unsigned(redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_inputreg0_q);
    assign redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_aa = redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_wraddr_q;
    assign redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_ab = redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_rdcnt_q[3:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_aa),
        .data_a(redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_ab),
        .q_b(redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_q = $signed(redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_iq[63:0]);

    // redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_outputreg0(DELAY,2957)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_outputreg0_q <= redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_mem_q;
        end
    end

    // redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_offset(CONSTANT,2972)
    assign redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_offset_q = 5'b00100;

    // redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt(ADD,2973)
    assign redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt_a = {1'b0, redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_wraddr_q};
    assign redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt_b = {1'b0, redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_offset_q};
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt_o <= $unsigned(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt_a) + $unsigned(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt_b);
        end
    end
    assign redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt_q = redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt_o[5:0];

    // i_llid_masked_const_lambda_2_3059_2gr_vt_const_31(CONSTANT,570)
    assign i_llid_masked_const_lambda_2_3059_2gr_vt_const_31_q = 23'b00000000000000000000000;

    // i_llid_masked_const_lambda_2_3059_2gr_BitSelect_for_a(BITSELECT,1895)@1
    assign i_llid_masked_const_lambda_2_3059_2gr_BitSelect_for_a_b = $signed(in_c0_eni3_1_tpl[8:0]);

    // i_llid_masked_const_lambda_2_3059_2gr_join(BITJOIN,1896)@1
    assign i_llid_masked_const_lambda_2_3059_2gr_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_llid_masked_const_lambda_2_3059_2gr_BitSelect_for_a_b};

    // i_llid_masked_const_lambda_2_3059_2gr_vt_select_8(BITSELECT,572)@1
    assign i_llid_masked_const_lambda_2_3059_2gr_vt_select_8_b = i_llid_masked_const_lambda_2_3059_2gr_join_q[8:0];

    // i_llid_masked_const_lambda_2_3059_2gr_vt_join(BITJOIN,571)@1
    assign i_llid_masked_const_lambda_2_3059_2gr_vt_join_q = {i_llid_masked_const_lambda_2_3059_2gr_vt_const_31_q, i_llid_masked_const_lambda_2_3059_2gr_vt_select_8_b};

    // i_unnamed_const_lambda_2_3059_3gr_sel_x(BITSELECT,1074)@1
    assign i_unnamed_const_lambda_2_3059_3gr_sel_x_b = {{32{i_llid_masked_const_lambda_2_3059_2gr_vt_join_q[31]}}, i_llid_masked_const_lambda_2_3059_2gr_vt_join_q[31:0]};

    // i_unnamed_const_lambda_2_3059_3gr_vt_select_8(BITSELECT,832)@1
    assign i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b = $unsigned(i_unnamed_const_lambda_2_3059_3gr_sel_x_b[8:0]);

    // redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_inputreg0(DELAY,2968)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_inputreg0_q <= i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b;
        end
    end

    // redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem(DUALMEM,2970)
    assign redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_ia = $unsigned(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_inputreg0_q);
    assign redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_aa = redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_wraddr_q;
    assign redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_ab = redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(9),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(9),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_aa),
        .data_a(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_ab),
        .q_b(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_q = $signed(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_iq[8:0]);

    // redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_outputreg0(DELAY,2969)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_outputreg0_q <= redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_mem_q;
        end
    end

    // redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_inputreg0(DELAY,2974)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_inputreg0_q <= redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_outputreg0_q;
        end
    end

    // redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_wraddr(COUNTER,2971)
    // low=0, high=31, step=1, init=0
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_wraddr_i <= $unsigned(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_wraddr_i) + $unsigned(5'd1);
        end
    end
    assign redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_wraddr_q = $signed(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_wraddr_i[4:0]);

    // redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem(DUALMEM,2976)
    assign redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_ia = $unsigned(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_inputreg0_q);
    assign redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_aa = redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_wraddr_q;
    assign redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_ab = redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_0_rdcnt_q[4:0];
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(9),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(9),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK0"),
        .outdata_sclr_b("NONE"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Agilex 7")
    ) redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_dmem (
        .clocken0(1'b1),
        .clock0(clock),
        .address_a(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_aa),
        .data_a(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_ab),
        .q_b(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clock1(),
        .clocken1(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .aclr1(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_q = $signed(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_iq[8:0]);

    // redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_outputreg0(DELAY,2975)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_outputreg0_q <= redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_mem_q;
        end
    end

    // redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_inputreg0(DELAY,2962)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_inputreg0_q <= redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_split_1_outputreg0_q;
        end
    end

    // redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72(DELAY,2827)
    always_ff @ (posedge clock)
    begin
        if (0)
        begin
        end
        else
        begin
            redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_delay_0 <= $unsigned(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_inputreg0_q);
            redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_delay_1 <= redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_delay_0;
            redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_delay_2 <= redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_delay_1;
            redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_delay_3 <= redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_delay_2;
            redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_q <= $signed(redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_delay_3);
        end
    end

    // i_unnamed_const_lambda_2_3059_3gr_vt_join(BITJOIN,831)@73
    assign i_unnamed_const_lambda_2_3059_3gr_vt_join_q = {i_and52_i17_i_const_lambda_2_3059_284_vt_const_54_q, redist125_i_unnamed_const_lambda_2_3059_3gr_vt_select_8_b_72_q};

    // GND(CONSTANT,0)
    assign GND_q = 1'b0;

    // sync_out_208_aunroll_x(GPOUT,1087)@73
    assign out_c0_exi11_0_tpl = GND_q;
    assign out_c0_exi11_1_tpl = i_unnamed_const_lambda_2_3059_3gr_vt_join_q;
    assign out_c0_exi11_2_tpl = redist114_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_partial2_sync_buffer_const_lambda_2_3059_4gr_aunroll_x_out_buffer_out_1_tpl_13_outputreg0_q;
    assign out_c0_exi11_3_tpl = redist116_i_add_ptr_i_const_lambda_2_3155_0gr_dupName_0_trunc_sel_x_b_1_q;
    assign out_c0_exi11_4_tpl = redist113_i_llvm_fpga_sync_buffer_s_class_sycl_v1_ranges_arg_accessor_x12_sync_buffer_const_lambda_2_3059_14_aunroll_x_out_buffer_out_1_tpl_12_outputreg0_q;
    assign out_c0_exi11_5_tpl = i_add_ptr_i328_const_lambda_2_3252_0gr_dupName_0_trunc_sel_x_b;
    assign out_c0_exi11_6_tpl = i_arrayidx_i3_i_i_const_lambda_2_3263_0gr_dupName_0_trunc_sel_x_b;
    assign out_c0_exi11_7_tpl = redist146_i_cmp_i_not_const_lambda_2_3059_27_c_13_q;
    assign out_c0_exi11_8_tpl = i_unnamed_const_lambda_2_3059_28_q;
    assign out_c0_exi11_9_tpl = i_cmp8_i513_not_const_lambda_2_3059_30_q;
    assign out_c0_exi11_10_tpl = i_unnamed_const_lambda_2_3059_32_q;
    assign out_c0_exi11_11_tpl = i_or6_i_i_const_lambda_2_3059_317_q;
    assign out_o_valid = valid_fanout_reg0_q;
    assign out_unnamed_const_lambda_20 = GND_q;

endmodule
