Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:18:21 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.417        0.000                      0                 1221        0.161        0.000                      0                 1221        3.000        0.000                       0                   525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.417        0.000                      0                 1221        0.161        0.000                      0                 1221        3.000        0.000                       0                   525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.602ns (25.452%)  route 4.692ns (74.548%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.973     0.973    fsm6/clk
    SLICE_X66Y59         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=12, routed)          1.048     2.539    fsm6/fsm6_out[2]
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.663 f  fsm6/out[31]_i_6__2/O
                         net (fo=7, routed)           0.924     3.587    fsm5/out_reg[31]_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I2_O)        0.148     3.735 f  fsm5/y2_addr0[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.832     4.566    fsm3/out_reg[3]_5
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.328     4.894 f  fsm3/x2_addr0[3]_INST_0_i_4/O
                         net (fo=69, routed)          0.905     5.799    fsm3/out_reg[3]_1
    SLICE_X39Y64         LUT2 (Prop_lut2_I0_O)        0.152     5.951 f  fsm3/out[3]_i_5/O
                         net (fo=2, routed)           0.482     6.433    fsm2/out_reg[0]_6
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.332     6.765 r  fsm2/out[3]_i_2/O
                         net (fo=5, routed)           0.502     7.267    j1/j1_write_en
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=526, unset)          0.924     7.924    j1/clk
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_CE)      -0.205     7.684    j1/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.602ns (25.452%)  route 4.692ns (74.548%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.973     0.973    fsm6/clk
    SLICE_X66Y59         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=12, routed)          1.048     2.539    fsm6/fsm6_out[2]
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.663 f  fsm6/out[31]_i_6__2/O
                         net (fo=7, routed)           0.924     3.587    fsm5/out_reg[31]_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I2_O)        0.148     3.735 f  fsm5/y2_addr0[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.832     4.566    fsm3/out_reg[3]_5
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.328     4.894 f  fsm3/x2_addr0[3]_INST_0_i_4/O
                         net (fo=69, routed)          0.905     5.799    fsm3/out_reg[3]_1
    SLICE_X39Y64         LUT2 (Prop_lut2_I0_O)        0.152     5.951 f  fsm3/out[3]_i_5/O
                         net (fo=2, routed)           0.482     6.433    fsm2/out_reg[0]_6
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.332     6.765 r  fsm2/out[3]_i_2/O
                         net (fo=5, routed)           0.502     7.267    j1/j1_write_en
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=526, unset)          0.924     7.924    j1/clk
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_CE)      -0.205     7.684    j1/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.602ns (25.452%)  route 4.692ns (74.548%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.973     0.973    fsm6/clk
    SLICE_X66Y59         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=12, routed)          1.048     2.539    fsm6/fsm6_out[2]
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.663 f  fsm6/out[31]_i_6__2/O
                         net (fo=7, routed)           0.924     3.587    fsm5/out_reg[31]_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I2_O)        0.148     3.735 f  fsm5/y2_addr0[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.832     4.566    fsm3/out_reg[3]_5
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.328     4.894 f  fsm3/x2_addr0[3]_INST_0_i_4/O
                         net (fo=69, routed)          0.905     5.799    fsm3/out_reg[3]_1
    SLICE_X39Y64         LUT2 (Prop_lut2_I0_O)        0.152     5.951 f  fsm3/out[3]_i_5/O
                         net (fo=2, routed)           0.482     6.433    fsm2/out_reg[0]_6
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.332     6.765 r  fsm2/out[3]_i_2/O
                         net (fo=5, routed)           0.502     7.267    j1/j1_write_en
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=526, unset)          0.924     7.924    j1/clk
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_CE)      -0.205     7.684    j1/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.602ns (25.452%)  route 4.692ns (74.548%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.973     0.973    fsm6/clk
    SLICE_X66Y59         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=12, routed)          1.048     2.539    fsm6/fsm6_out[2]
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.663 f  fsm6/out[31]_i_6__2/O
                         net (fo=7, routed)           0.924     3.587    fsm5/out_reg[31]_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I2_O)        0.148     3.735 f  fsm5/y2_addr0[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.832     4.566    fsm3/out_reg[3]_5
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.328     4.894 f  fsm3/x2_addr0[3]_INST_0_i_4/O
                         net (fo=69, routed)          0.905     5.799    fsm3/out_reg[3]_1
    SLICE_X39Y64         LUT2 (Prop_lut2_I0_O)        0.152     5.951 f  fsm3/out[3]_i_5/O
                         net (fo=2, routed)           0.482     6.433    fsm2/out_reg[0]_6
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.332     6.765 r  fsm2/out[3]_i_2/O
                         net (fo=5, routed)           0.502     7.267    j1/j1_write_en
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=526, unset)          0.924     7.924    j1/clk
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_CE)      -0.205     7.684    j1/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.684    
                         arrival time                          -7.267    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 2.810ns (43.264%)  route 3.685ns (56.736%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.973     0.973    fsm6/clk
    SLICE_X66Y59         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=12, routed)          1.048     2.539    fsm6/fsm6_out[2]
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.663 f  fsm6/out[31]_i_6__2/O
                         net (fo=7, routed)           0.924     3.587    fsm5/out_reg[31]_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I2_O)        0.148     3.735 f  fsm5/y2_addr0[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.668     4.403    fsm3/out_reg[3]_5
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.328     4.731 r  fsm3/out_tmp_reg_i_34/O
                         net (fo=196, routed)         1.045     5.776    fsm3/fsm2_write_en
    SLICE_X37Y57         LUT4 (Prop_lut4_I0_O)        0.124     5.900 r  fsm3/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.900    add3/S[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.450 r  add3/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.450    add3/out_carry_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.564 r  add3/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.564    add3/out_carry__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.678 r  add3/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.678    add3/out_carry__1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.792 r  add3/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.792    add3/out_carry__2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  add3/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.906    add3/out_carry__3_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.020    add3/out_carry__4_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.134    add3/out_carry__5_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.468 r  add3/out_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.468    x2Write00/add3_out[29]
    SLICE_X37Y64         FDRE                                         r  x2Write00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=526, unset)          0.924     7.924    x2Write00/clk
    SLICE_X37Y64         FDRE                                         r  x2Write00/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    x2Write00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x2Write00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 2.789ns (43.080%)  route 3.685ns (56.920%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.973     0.973    fsm6/clk
    SLICE_X66Y59         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm6/out_reg[2]/Q
                         net (fo=12, routed)          1.048     2.539    fsm6/fsm6_out[2]
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.663 f  fsm6/out[31]_i_6__2/O
                         net (fo=7, routed)           0.924     3.587    fsm5/out_reg[31]_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I2_O)        0.148     3.735 f  fsm5/y2_addr0[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.668     4.403    fsm3/out_reg[3]_5
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.328     4.731 r  fsm3/out_tmp_reg_i_34/O
                         net (fo=196, routed)         1.045     5.776    fsm3/fsm2_write_en
    SLICE_X37Y57         LUT4 (Prop_lut4_I0_O)        0.124     5.900 r  fsm3/out_carry_i_7/O
                         net (fo=1, routed)           0.000     5.900    add3/S[1]
    SLICE_X37Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.450 r  add3/out_carry/CO[3]
                         net (fo=1, routed)           0.000     6.450    add3/out_carry_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.564 r  add3/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.564    add3/out_carry__0_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.678 r  add3/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.678    add3/out_carry__1_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.792 r  add3/out_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.792    add3/out_carry__2_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.906 r  add3/out_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.906    add3/out_carry__3_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  add3/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.020    add3/out_carry__4_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  add3/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.134    add3/out_carry__5_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.447 r  add3/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     7.447    x2Write00/add3_out[31]
    SLICE_X37Y64         FDRE                                         r  x2Write00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=526, unset)          0.924     7.924    x2Write00/clk
    SLICE_X37Y64         FDRE                                         r  x2Write00/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.062     7.951    x2Write00/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 1.602ns (26.782%)  route 4.380ns (73.218%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.973     0.973    fsm6/clk
    SLICE_X66Y59         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm6/out_reg[2]/Q
                         net (fo=12, routed)          1.048     2.539    fsm6/fsm6_out[2]
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  fsm6/out[31]_i_6__2/O
                         net (fo=7, routed)           0.924     3.587    fsm5/out_reg[31]_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I2_O)        0.148     3.735 r  fsm5/y2_addr0[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.832     4.566    fsm3/out_reg[3]_5
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.328     4.894 r  fsm3/x2_addr0[3]_INST_0_i_4/O
                         net (fo=69, routed)          0.905     5.799    fsm3/out_reg[3]_1
    SLICE_X39Y64         LUT2 (Prop_lut2_I0_O)        0.152     5.951 r  fsm3/out[3]_i_5/O
                         net (fo=2, routed)           0.323     6.274    fsm2/out_reg[0]_6
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.332     6.606 r  fsm2/out[3]_i_1__1/O
                         net (fo=4, routed)           0.348     6.955    j1/out_reg[0]_0
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=526, unset)          0.924     7.924    j1/clk
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_R)       -0.429     7.460    j1/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 1.602ns (26.782%)  route 4.380ns (73.218%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.973     0.973    fsm6/clk
    SLICE_X66Y59         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm6/out_reg[2]/Q
                         net (fo=12, routed)          1.048     2.539    fsm6/fsm6_out[2]
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  fsm6/out[31]_i_6__2/O
                         net (fo=7, routed)           0.924     3.587    fsm5/out_reg[31]_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I2_O)        0.148     3.735 r  fsm5/y2_addr0[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.832     4.566    fsm3/out_reg[3]_5
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.328     4.894 r  fsm3/x2_addr0[3]_INST_0_i_4/O
                         net (fo=69, routed)          0.905     5.799    fsm3/out_reg[3]_1
    SLICE_X39Y64         LUT2 (Prop_lut2_I0_O)        0.152     5.951 r  fsm3/out[3]_i_5/O
                         net (fo=2, routed)           0.323     6.274    fsm2/out_reg[0]_6
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.332     6.606 r  fsm2/out[3]_i_1__1/O
                         net (fo=4, routed)           0.348     6.955    j1/out_reg[0]_0
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=526, unset)          0.924     7.924    j1/clk
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_R)       -0.429     7.460    j1/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 1.602ns (26.782%)  route 4.380ns (73.218%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.973     0.973    fsm6/clk
    SLICE_X66Y59         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm6/out_reg[2]/Q
                         net (fo=12, routed)          1.048     2.539    fsm6/fsm6_out[2]
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  fsm6/out[31]_i_6__2/O
                         net (fo=7, routed)           0.924     3.587    fsm5/out_reg[31]_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I2_O)        0.148     3.735 r  fsm5/y2_addr0[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.832     4.566    fsm3/out_reg[3]_5
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.328     4.894 r  fsm3/x2_addr0[3]_INST_0_i_4/O
                         net (fo=69, routed)          0.905     5.799    fsm3/out_reg[3]_1
    SLICE_X39Y64         LUT2 (Prop_lut2_I0_O)        0.152     5.951 r  fsm3/out[3]_i_5/O
                         net (fo=2, routed)           0.323     6.274    fsm2/out_reg[0]_6
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.332     6.606 r  fsm2/out[3]_i_1__1/O
                         net (fo=4, routed)           0.348     6.955    j1/out_reg[0]_0
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=526, unset)          0.924     7.924    j1/clk
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_R)       -0.429     7.460    j1/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 fsm6/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j1/out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.982ns  (logic 1.602ns (26.782%)  route 4.380ns (73.218%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.973     0.973    fsm6/clk
    SLICE_X66Y59         FDRE                                         r  fsm6/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm6/out_reg[2]/Q
                         net (fo=12, routed)          1.048     2.539    fsm6/fsm6_out[2]
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  fsm6/out[31]_i_6__2/O
                         net (fo=7, routed)           0.924     3.587    fsm5/out_reg[31]_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I2_O)        0.148     3.735 r  fsm5/y2_addr0[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.832     4.566    fsm3/out_reg[3]_5
    SLICE_X40Y65         LUT6 (Prop_lut6_I5_O)        0.328     4.894 r  fsm3/x2_addr0[3]_INST_0_i_4/O
                         net (fo=69, routed)          0.905     5.799    fsm3/out_reg[3]_1
    SLICE_X39Y64         LUT2 (Prop_lut2_I0_O)        0.152     5.951 r  fsm3/out[3]_i_5/O
                         net (fo=2, routed)           0.323     6.274    fsm2/out_reg[0]_6
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.332     6.606 r  fsm2/out[3]_i_1__1/O
                         net (fo=4, routed)           0.348     6.955    j1/out_reg[0]_0
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=526, unset)          0.924     7.924    j1/clk
    SLICE_X41Y63         FDRE                                         r  j1/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y63         FDRE (Setup_fdre_C_R)       -0.429     7.460    j1/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  0.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.410     0.410    mult1/clk
    SLICE_X38Y59         FDRE                                         r  mult1/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.057     0.615    mult1/p_1_in[4]
    SLICE_X38Y59         FDRE                                         r  mult1/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.432     0.432    mult1/clk
    SLICE_X38Y59         FDRE                                         r  mult1/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.023     0.455    mult1/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y59         FDRE                                         r  mult1/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult1/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.052     0.590    mult1/p_1_in[5]
    SLICE_X35Y59         FDRE                                         r  mult1/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.432     0.432    mult1/clk
    SLICE_X35Y59         FDRE                                         r  mult1/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y59         FDRE (Hold_fdre_C_D)        -0.006     0.426    mult1/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.410     0.410    mult0/clk
    SLICE_X83Y56         FDRE                                         r  mult0/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.116     0.667    mult0/p_1_in[1]
    SLICE_X83Y56         FDRE                                         r  mult0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.432     0.432    mult0/clk
    SLICE_X83Y56         FDRE                                         r  mult0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X83Y56         FDRE (Hold_fdre_C_D)         0.070     0.502    mult0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.410     0.410    mult0/clk
    SLICE_X87Y58         FDRE                                         r  mult0/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.053     0.592    mult0/p_1_in[6]
    SLICE_X87Y58         FDRE                                         r  mult0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.432     0.432    mult0/clk
    SLICE_X87Y58         FDRE                                         r  mult0/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X87Y58         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.410     0.410    mult0/clk
    SLICE_X83Y56         FDRE                                         r  mult0/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.116     0.667    mult0/p_1_in[3]
    SLICE_X83Y56         FDRE                                         r  mult0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.432     0.432    mult0/clk
    SLICE_X83Y56         FDRE                                         r  mult0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X83Y56         FDRE (Hold_fdre_C_D)         0.066     0.498    mult0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.410     0.410    fsm4/clk
    SLICE_X83Y59         FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm4/out_reg[0]/Q
                         net (fo=11, routed)          0.145     0.696    fsm4/fsm4_out[0]
    SLICE_X82Y59         LUT5 (Prop_lut5_I2_O)        0.045     0.741 r  fsm4/out[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.741    cond_computed0/out_reg[0]_0
    SLICE_X82Y59         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X82Y59         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X82Y59         FDRE (Hold_fdre_C_D)         0.120     0.552    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.410     0.410    mult0/clk
    SLICE_X86Y60         FDRE                                         r  mult0/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y60         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult0/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.113     0.687    mult0/p_1_in[13]
    SLICE_X86Y59         FDRE                                         r  mult0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.432     0.432    mult0/clk
    SLICE_X86Y59         FDRE                                         r  mult0/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X86Y59         FDRE (Hold_fdre_C_D)         0.063     0.495    mult0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.410     0.410    mult0/clk
    SLICE_X82Y55         FDRE                                         r  mult0/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult0/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.116     0.690    mult0/p_1_in[2]
    SLICE_X82Y57         FDRE                                         r  mult0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.432     0.432    mult0/clk
    SLICE_X82Y57         FDRE                                         r  mult0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X82Y57         FDRE (Hold_fdre_C_D)         0.052     0.484    mult0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 x1_t0/out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x1Write00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.249ns (74.566%)  route 0.085ns (25.434%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.410     0.410    x1_t0/clk
    SLICE_X80Y64         FDRE                                         r  x1_t0/out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x1_t0/out_reg[31]/Q
                         net (fo=1, routed)           0.085     0.636    fsm0/out_reg[31]_2
    SLICE_X81Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.681 r  fsm0/out_carry__6_i_4__0/O
                         net (fo=1, routed)           0.000     0.681    add0/out_reg[31][3]
    SLICE_X81Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.744 r  add0/out_carry__6/O[3]
                         net (fo=1, routed)           0.000     0.744    x1Write00/add0_out[31]
    SLICE_X81Y64         FDRE                                         r  x1Write00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.432     0.432    x1Write00/clk
    SLICE_X81Y64         FDRE                                         r  x1Write00/out_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X81Y64         FDRE (Hold_fdre_C_D)         0.105     0.537    x1Write00/out_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.410     0.410    mult0/clk
    SLICE_X87Y58         FDRE                                         r  mult0/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.113     0.652    mult0/p_1_in[9]
    SLICE_X86Y58         FDRE                                         r  mult0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=526, unset)          0.432     0.432    mult0/clk
    SLICE_X86Y58         FDRE                                         r  mult0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X86Y58         FDRE (Hold_fdre_C_D)         0.010     0.442    mult0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y22   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y22   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X3Y24   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y25   mult1/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X66Y56  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X66Y57  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X66Y57  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X67Y58  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X67Y58  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X67Y58  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X66Y56  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X66Y57  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X66Y57  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y58  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y58  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y58  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y58  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y59  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X66Y60  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y59  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X66Y56  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X66Y57  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X66Y57  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y58  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y58  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y58  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y58  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y59  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X66Y60  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y59  ARead00/out_reg[18]/C



