	.text
	.amdgcn_target "amdgcn-amd-amdhsa--gfx942"
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dwordx4 s[40:43], s[0:1], 0x0
	s_load_dwordx2 s[28:29], s[0:1], 0x18
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[20:23], s[0:1], 0x38
	s_load_dwordx2 s[34:35], s[0:1], 0x48
	s_load_dwordx4 s[24:27], s[0:1], 0x60
	s_lshl_b32 s33, s4, 8
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s22, -1
	s_mul_i32 s6, s24, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s23, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s8, s23, 15
	s_add_i32 s9, s35, -1
	s_mul_i32 s63, s25, s9
	s_add_u32 s61, s42, s5
	s_addc_u32 s62, s43, s4
	s_add_i32 s6, s6, s7
	s_ashr_i32 s4, s8, 31
	s_lshr_b32 s4, s4, 28
	s_add_i32 s8, s8, s4
	s_ashr_i32 s64, s8, 4
	s_add_i32 s63, s63, s7
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s58, v33
	s_lshr_b32 s4, s58, 2
	s_add_i32 s4, s4, s3
	s_mul_i32 s5, s4, s24
	s_cmp_gt_i32 s22, s4
	s_cselect_b64 s[44:45], -1, 0
	s_lshl_b32 s59, s6, 1
	s_mov_b32 s39, 0x20000
	s_mov_b32 s36, s40
	s_mov_b32 s37, s41
	s_mov_b32 s38, s59
	s_lshl_b32 s12, s5, 1
	v_mov_b32_e32 v0, s12
	buffer_load_dwordx4 v[2:5], v0, s[36:39], 0 offen
	buffer_load_dwordx4 v[6:9], v0, s[36:39], 0 offen offset:16
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v77, -1, v0
	v_lshlrev_b32_e32 v0, 3, v77
	v_lshrrev_b32_e32 v72, 1, v77
	v_and_b32_e32 v32, 8, v0
	v_lshl_add_u32 v26, s58, 5, v72
	v_mad_u64_u32 v[0:1], s[4:5], v26, s25, v[32:33]
	s_cmp_gt_i32 s23, 8
	s_mov_b32 s36, s61
	s_mov_b32 s37, s62
	s_mov_b32 s38, s63
	buffer_load_dwordx2 v[10:11], v0, s[36:39], 0 offen
	s_cselect_b64 s[48:49], -1, 0
	s_cmp_gt_i32 s23, 0
	s_cselect_b64 s[50:51], -1, 0
	s_lshl_b32 s65, s25, 7
	v_add_u32_e32 v1, s65, v0
	buffer_load_dwordx2 v[12:13], v1, s[36:39], 0 offen
	v_add_u32_e32 v1, s65, v1
	buffer_load_dwordx2 v[14:15], v1, s[36:39], 0 offen
	v_add_u32_e32 v1, s65, v1
	buffer_load_dwordx2 v[16:17], v1, s[36:39], 0 offen
	v_mov_b32_e32 v1, 0xffff
	s_load_dwordx2 s[42:43], s[0:1], 0x78
	v_and_b32_e32 v73, 63, v77
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v18, 16, v2
	v_bfi_b32 v2, v1, 0, v2
	v_lshlrev_b32_e32 v19, 16, v3
	v_bfi_b32 v3, v1, 0, v3
	v_lshlrev_b32_e32 v20, 16, v4
	v_bfi_b32 v4, v1, 0, v4
	v_lshlrev_b32_e32 v21, 16, v5
	v_bfi_b32 v5, v1, 0, v5
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v22, 16, v6
	v_bfi_b32 v6, v1, 0, v6
	v_lshlrev_b32_e32 v23, 16, v7
	v_bfi_b32 v7, v1, 0, v7
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v23, v23
	s_and_b64 vcc, s[50:51], s[44:45]
	v_cndmask_b32_e32 v18, 0, v18, vcc
	v_cndmask_b32_e32 v24, 0, v2, vcc
	v_cndmask_b32_e32 v19, 0, v19, vcc
	v_cndmask_b32_e32 v3, 0, v3, vcc
	v_cndmask_b32_e32 v20, 0, v20, vcc
	v_cndmask_b32_e32 v25, 0, v4, vcc
	v_cndmask_b32_e32 v21, 0, v21, vcc
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cvt_f16_f32_e32 v2, v7
	s_and_b64 vcc, s[48:49], s[44:45]
	v_cndmask_b32_e32 v7, 0, v22, vcc
	v_cndmask_b32_e32 v22, 0, v6, vcc
	v_cndmask_b32_e32 v23, 0, v23, vcc
	v_cndmask_b32_e32 v27, 0, v2, vcc
	v_lshlrev_b32_e32 v2, 16, v8
	v_cvt_f16_f32_e32 v2, v2
	v_bfi_b32 v4, v1, 0, v8
	v_cvt_f16_f32_e32 v4, v4
	v_lshlrev_b32_e32 v6, 16, v9
	v_cvt_f16_f32_e32 v6, v6
	v_bfi_b32 v8, v1, 0, v9
	v_cvt_f16_f32_e32 v8, v8
	v_cndmask_b32_e32 v9, 0, v2, vcc
	v_cndmask_b32_e32 v28, 0, v4, vcc
	v_cndmask_b32_e32 v29, 0, v6, vcc
	v_cndmask_b32_e32 v8, 0, v8, vcc
	v_cmp_gt_i32_e64 s[18:19], s23, v32
	v_cmp_gt_i32_e32 vcc, s35, v26
	s_and_b64 s[4:5], vcc, s[18:19]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v10, 0, v10, s[4:5]
	v_cndmask_b32_e64 v30, 0, v11, s[4:5]
	v_lshrrev_b32_e32 v11, 24, v10
	v_add_u32_e32 v6, 0x80, v26
	v_cmp_gt_i32_e64 s[4:5], s35, v6
	s_and_b64 s[6:7], s[18:19], s[4:5]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v31, 0, v12, s[6:7]
	v_cndmask_b32_e64 v34, 0, v13, s[6:7]
	v_lshrrev_b32_e32 v35, 24, v31
	v_add_u32_e32 v4, 0x100, v26
	v_cmp_gt_i32_e64 s[6:7], s35, v4
	s_and_b64 s[8:9], s[18:19], s[6:7]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v36, 0, v14, s[8:9]
	v_cndmask_b32_e64 v37, 0, v15, s[8:9]
	v_lshrrev_b32_e32 v38, 24, v36
	v_add_u32_e32 v2, 0x180, v26
	v_cmp_gt_i32_e64 s[8:9], s35, v2
	s_and_b64 s[10:11], s[18:19], s[8:9]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v39, 0, v16, s[10:11]
	v_cndmask_b32_e64 v40, 0, v17, s[10:11]
	v_lshrrev_b32_e32 v41, 24, v39
	v_pack_b32_f16 v86, v18, v24
	v_pack_b32_f16 v85, v19, v3
	v_pack_b32_f16 v84, v20, v25
	v_pack_b32_f16 v83, v21, v5
	v_pack_b32_f16 v82, v7, v22
	v_pack_b32_f16 v81, v23, v27
	v_pack_b32_f16 v80, v9, v28
	v_pack_b32_f16 v79, v29, v8
	v_lshrrev_b32_e32 v3, 24, v30
	v_lshrrev_b32_e32 v5, 24, v34
	v_lshrrev_b32_e32 v7, 24, v37
	v_lshrrev_b32_e32 v27, 24, v40
	v_and_b32_e32 v8, 0xff, v10
	v_cvt_f32_fp8_sdwa v12, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_fma_mixlo_f16 v14, s20, v12, 0
	s_mov_b32 s30, s20
	s_mov_b32 s31, s20
	v_pk_mul_f32 v[8:9], s[20:21], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v11 src0_sel:BYTE_0
	v_and_b32_e32 v11, 0xff, v30
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_bfe_u32 v12, v30, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v30, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[20:21], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v15, v11
	v_pk_mul_f32 v[12:13], s[20:21], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v16, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v15, v12
	v_pack_b32_f16 v9, v9, v16
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v31
	v_cvt_f32_fp8_sdwa v15, v12 src0_sel:BYTE_0
	v_bfe_u32 v12, v31, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v31, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v14, v8
	v_fma_mixhi_f16 v11, s20, v3, 0
	v_fma_mixlo_f16 v3, s20, v15, 0
	v_pk_mul_f32 v[12:13], s[20:21], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v35 src0_sel:BYTE_0
	v_and_b32_e32 v15, 0xff, v34
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_bfe_u32 v16, v34, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v34, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[20:21], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v15
	v_pk_mul_f32 v[16:17], s[20:21], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v18, v16
	v_pack_b32_f16 v13, v13, v19
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v36
	v_cvt_f32_fp8_sdwa v18, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v36, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v36, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v3, v12
	v_fma_mixhi_f16 v15, s20, v5, 0
	v_fma_mixlo_f16 v3, s20, v18, 0
	v_pk_mul_f32 v[16:17], s[20:21], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v18, v38 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v37
	v_cvt_f32_fp8_sdwa v19, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v37, 8, 8
	v_cvt_f32_fp8_sdwa v20, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v37, 16, 8
	v_cvt_f32_fp8_sdwa v21, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v17
	v_pk_mul_f32 v[18:19], s[20:21], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v19
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v22, v18
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v21
	v_pack_b32_f16 v18, v17, v20
	v_pack_b32_f16 v17, v5, v22
	v_cvt_f32_fp8_sdwa v5, v7 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v39
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v20, v39, 8, 8
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_bfe_u32 v21, v39, 16, 8
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_pack_b32_f16 v16, v3, v16
	v_fma_mixhi_f16 v19, s20, v5, 0
	v_fma_mixlo_f16 v3, s20, v7, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v20
	v_cvt_f32_fp8_sdwa v22, v41 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v40
	v_cvt_f32_fp8_sdwa v23, v7 src0_sel:BYTE_0
	v_bfe_u32 v7, v40, 8, 8
	v_cvt_f32_fp8_sdwa v24, v7 src0_sel:BYTE_0
	v_bfe_u32 v7, v40, 16, 8
	v_cvt_f32_fp8_sdwa v25, v7 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v7, v21
	v_pk_mul_f32 v[20:21], s[20:21], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[22:23], s[20:21], v[24:25] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v23, v23
	v_cvt_f32_fp8_sdwa v24, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v21, v22
	v_pack_b32_f16 v21, v7, v20
	v_pack_b32_f16 v20, v3, v5
	v_fma_mixhi_f16 v23, s20, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v75, 1, v32
	v_ashrrev_i32_e32 v3, 31, v26
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v26, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v3, v26, v3
	v_add_u32_e32 v3, v75, v3
	v_lshrrev_b32_e32 v7, 29, v5
	v_add_u32_e32 v7, v5, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v5, v7
	v_xor_b32_e32 v3, v3, v7
	v_lshlrev_b32_e32 v7, 3, v3
	v_lshlrev_b32_e32 v5, 7, v5
	v_lshl_add_u32 v5, v3, 4, v5
	ds_write_b128 v5, v[8:11] offset:32
	v_ashrrev_i32_e32 v5, 31, v6
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v6, v5
	v_ashrrev_i32_e32 v8, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v6, v5
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v9, 29, v8
	v_add_u32_e32 v9, v8, v9
	v_and_b32_e32 v9, -8, v9
	v_sub_u32_e32 v9, v8, v9
	v_xor_b32_e32 v5, v5, v9
	v_sub_u32_e32 v3, v5, v3
	v_lshlrev_b32_e32 v3, 3, v3
	v_lshlrev_b32_e32 v9, 6, v8
	v_add3_u32 v3, v7, v9, v3
	v_lshlrev_b32_e32 v7, 1, v3
	ds_write_b128 v7, v[12:15] offset:32
	v_ashrrev_i32_e32 v9, 31, v4
	v_lshrrev_b32_e32 v9, 30, v9
	v_add_u32_e32 v9, v4, v9
	v_ashrrev_i32_e32 v10, 2, v9
	v_sub_u32_e32 v8, v10, v8
	v_and_b32_e32 v9, -4, v9
	v_sub_u32_e32 v9, v4, v9
	v_add_u32_e32 v9, v9, v75
	v_lshrrev_b32_e32 v11, 29, v10
	v_add_u32_e32 v11, v10, v11
	v_and_b32_e32 v11, -8, v11
	v_sub_u32_e32 v11, v10, v11
	v_xor_b32_e32 v9, v9, v11
	v_sub_u32_e32 v5, v9, v5
	v_lshlrev_b32_e32 v8, 6, v8
	v_lshl_add_u32 v5, v5, 3, v8
	v_lshlrev_b32_e32 v8, 1, v5
	v_add3_u32 v7, v7, 32, v8
	ds_write_b128 v7, v[16:19]
	v_ashrrev_i32_e32 v7, 31, v2
	v_lshrrev_b32_e32 v7, 30, v7
	v_add_u32_e32 v7, v2, v7
	v_ashrrev_i32_e32 v8, 2, v7
	v_sub_u32_e32 v10, v8, v10
	v_and_b32_e32 v7, 0xffffffc, v7
	v_sub_u32_e32 v7, v2, v7
	v_add_u32_e32 v7, v7, v75
	v_lshrrev_b32_e32 v11, 29, v8
	v_add_u32_e32 v11, v8, v11
	v_and_b32_e32 v11, 0xffffff8, v11
	v_sub_u32_e32 v8, v8, v11
	v_xor_b32_e32 v7, v7, v8
	v_sub_u32_e32 v7, v7, v9
	v_lshlrev_b32_e32 v7, 4, v7
	v_lshlrev_b32_e32 v8, 7, v10
	v_add_lshl_u32 v3, v5, v3, 1
	v_add3_u32 v3, v7, v8, v3
	ds_write_b128 v3, v[20:23] offset:32
	s_mov_b32 s56, 16
	s_cmp_gt_i32 s23, 16
	s_cselect_b64 s[52:53], -1, 0
	s_cmp_lt_i32 s23, 17
	v_lshrrev_b32_e32 v3, 3, v77
	v_lshrrev_b32_e32 v74, 6, v77
	v_lshlrev_b32_e32 v76, 2, v74
	v_add_u32_e32 v3, 8, v3
	v_lshrrev_b32_e32 v78, 3, v3
	v_sub_u32_e32 v3, v78, v74
	v_lshlrev_b32_e32 v87, 2, v3
	v_mov_b32_e32 v35, 0
	s_cbranch_scc1 .LBB0_3
; %bb.1:                                ; %.preheader.i.i.i.i.i
	s_max_i32 s13, s64, 2
	v_mad_u64_u32 v[2:3], s[10:11], s25, v2, v[32:33]
	v_mad_u64_u32 v[4:5], s[10:11], s25, v4, v[32:33]
	v_mad_u64_u32 v[6:7], s[10:11], s25, v6, v[32:33]
	s_add_i32 s57, s12, 48
	s_lshl_b32 s60, s13, 4
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v3, s61
	v_mov_b32_e32 v5, s62
	v_mov_b32_e32 v7, s63
	v_mov_b32_e32 v36, s40
	v_mov_b32_e32 v37, s41
	v_mov_b32_e32 v38, s59
	v_mov_b32_e32 v35, v34
.LBB0_2:                                ; %.lr.ph.i687.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v24, s56, v0
	v_add_u32_e32 v25, s56, v32
	v_readfirstlane_b32 s36, v3
	v_readfirstlane_b32 s37, v5
	v_readfirstlane_b32 s38, v7
	v_add_u32_e32 v26, s56, v6
	v_add_u32_e32 v27, s56, v4
	v_add_u32_e32 v39, s56, v2
	v_readfirstlane_b32 s46, v33
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v18, 0
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v19, 0
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	s_add_i32 s12, s57, -16
	s_add_i32 s47, s56, 8
	v_mov_b32_e32 v60, s57
	v_cmp_gt_i32_e64 s[10:11], s23, v25
	buffer_load_dwordx2 v[30:31], v24, s[36:39], 0 offen
	buffer_load_dwordx2 v[28:29], v26, s[36:39], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[26:27], v27, s[36:39], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[24:25], v39, s[36:39], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s54, s46, 31
	v_readfirstlane_b32 s36, v36
	v_readfirstlane_b32 s37, v37
	v_readfirstlane_b32 s38, v38
	v_mov_b32_e32 v39, s12
	v_lshl_add_u32 v40, s46, 5, v72
	s_and_b64 s[16:17], vcc, s[10:11]
	s_and_b64 s[14:15], s[4:5], s[10:11]
	s_and_b64 s[12:13], s[6:7], s[10:11]
	s_and_b64 s[10:11], s[8:9], s[10:11]
	s_lshr_b32 s54, s54, 30
	v_ashrrev_i32_e32 v41, 31, v40
	v_add_u32_e32 v42, 0x80, v40
	v_add_u32_e32 v43, 0x100, v40
	v_add_u32_e32 v44, 0x180, v40
	s_add_i32 s54, s46, s54
	v_lshrrev_b32_e32 v41, 30, v41
	v_ashrrev_i32_e32 v45, 31, v42
	v_ashrrev_i32_e32 v46, 31, v43
	v_ashrrev_i32_e32 v47, 31, v44
	s_and_b32 s54, s54, 0x3fffffc
	v_add_u32_e32 v41, v40, v41
	v_lshrrev_b32_e32 v45, 30, v45
	v_lshrrev_b32_e32 v46, 30, v46
	v_lshrrev_b32_e32 v47, 30, v47
	s_sub_i32 s46, s46, s54
	v_ashrrev_i32_e32 v48, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_add_u32_e32 v45, v42, v45
	v_add_u32_e32 v46, v43, v46
	v_add_u32_e32 v47, v44, v47
	v_lshl_or_b32 v49, s46, 6, v73
	s_cmp_gt_i32 s23, s47
	v_sub_u32_e32 v40, v40, v41
	v_lshrrev_b32_e32 v41, 29, v48
	v_lshlrev_b32_e32 v50, 7, v48
	v_ashrrev_i32_e32 v51, 2, v45
	v_and_b32_e32 v45, -4, v45
	v_ashrrev_i32_e32 v52, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_ashrrev_i32_e32 v53, 2, v47
	v_and_b32_e32 v47, 0xffffffc, v47
	v_ashrrev_i32_e32 v54, 31, v49
	v_add_u32_e32 v55, 0x100, v49
	s_cselect_b64 s[46:47], -1, 0
	s_cmp_gt_i32 s23, s56
	v_add_u32_e32 v40, v40, v75
	v_add_u32_e32 v41, v48, v41
	v_sub_u32_e32 v42, v42, v45
	v_lshrrev_b32_e32 v45, 29, v51
	v_lshlrev_b32_e32 v56, 6, v51
	v_sub_u32_e32 v57, v52, v51
	v_sub_u32_e32 v43, v43, v46
	v_lshrrev_b32_e32 v46, 29, v52
	v_sub_u32_e32 v58, v53, v52
	v_sub_u32_e32 v44, v44, v47
	v_lshrrev_b32_e32 v47, 29, v53
	v_lshrrev_b32_e32 v54, 30, v54
	v_ashrrev_i32_e32 v59, 31, v55
	s_cselect_b64 s[54:55], -1, 0
	v_and_b32_e32 v41, -8, v41
	v_add_u32_e32 v42, v42, v75
	v_add_u32_e32 v45, v51, v45
	v_add_u32_e32 v43, v43, v75
	v_add_u32_e32 v46, v52, v46
	v_lshlrev_b32_e32 v57, 6, v57
	v_add_u32_e32 v44, v44, v75
	v_add_u32_e32 v47, v53, v47
	v_lshlrev_b32_e32 v58, 7, v58
	s_add_i32 s56, s56, 16
	s_add_i32 s57, s57, 32
	v_add_u32_e32 v54, v49, v54
	v_lshrrev_b32_e32 v59, 30, v59
	v_sub_u32_e32 v41, v48, v41
	v_and_b32_e32 v45, -8, v45
	v_and_b32_e32 v46, -8, v46
	v_and_b32_e32 v47, 0xffffff8, v47
	v_ashrrev_i32_e32 v48, 2, v54
	v_and_b32_e32 v54, -4, v54
	v_add_u32_e32 v59, v55, v59
	v_xor_b32_e32 v40, v40, v41
	v_sub_u32_e32 v41, v51, v45
	v_sub_u32_e32 v45, v52, v46
	v_sub_u32_e32 v46, v53, v47
	v_sub_u32_e32 v47, v49, v54
	v_lshrrev_b32_e32 v49, 29, v48
	v_lshlrev_b32_e32 v51, 6, v48
	v_ashrrev_i32_e32 v52, 2, v59
	v_and_b32_e32 v53, -4, v59
	v_lshlrev_b32_e32 v54, 3, v40
	v_lshl_add_u32 v64, v40, 4, v50
	v_xor_b32_e32 v41, v42, v41
	v_xor_b32_e32 v42, v43, v45
	v_xor_b32_e32 v43, v44, v46
	v_add_u32_e32 v44, v47, v76
	v_add_u32_e32 v45, v48, v49
	v_sub_u32_e32 v46, v55, v53
	v_lshrrev_b32_e32 v47, 29, v52
	v_lshlrev_b32_e32 v49, 7, v52
	v_sub_u32_e32 v40, v41, v40
	v_sub_u32_e32 v41, v42, v41
	v_sub_u32_e32 v42, v43, v42
	v_and_b32_e32 v43, -8, v45
	v_add_u32_e32 v45, v44, v87
	v_add_u32_e32 v46, v46, v76
	v_add_u32_e32 v47, v52, v47
	v_lshlrev_b32_e32 v40, 3, v40
	v_lshl_add_u32 v41, v41, 3, v57
	v_lshlrev_b32_e32 v42, 4, v42
	v_sub_u32_e32 v43, v48, v43
	v_and_b32_e32 v47, -8, v47
	v_add_u32_e32 v48, v46, v87
	v_add3_u32 v40, v54, v56, v40
	v_lshlrev_b32_e32 v50, 1, v41
	v_xor_b32_e32 v44, v44, v43
	v_xor_b32_e32 v43, v45, v43
	v_sub_u32_e32 v45, v52, v47
	v_lshlrev_b32_e32 v65, 1, v40
	v_add_lshl_u32 v40, v41, v40, 1
	v_lshlrev_b32_e32 v41, 3, v44
	v_sub_u32_e32 v43, v43, v44
	v_xor_b32_e32 v46, v46, v45
	v_xor_b32_e32 v45, v48, v45
	v_lshlrev_b32_e32 v47, 4, v44
	v_add3_u32 v66, v65, 32, v50
	v_add3_u32 v67, v42, v58, v40
	v_sub_u32_e32 v40, v46, v44
	v_sub_u32_e32 v42, v45, v44
	v_add_lshl_u32 v41, v41, v51, 1
	v_add3_u32 v44, v47, v49, 32
	v_lshlrev_b32_e32 v43, 4, v43
	v_lshl_add_u32 v45, v40, 4, v44
	v_add3_u32 v48, v41, 32, v43
	v_lshl_add_u32 v52, v42, 4, v44
	ds_read_b128 v[40:43], v41 offset:32
	ds_read_b128 v[44:47], v45
	ds_read_b128 v[48:51], v48
	ds_read_b128 v[52:55], v52
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[56:59], v39, s[36:39], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[60:63], v60, s[36:39], 0 offen
	v_dot2c_f32_f16_e32 v8, v86, v40
	v_dot2c_f32_f16_e32 v10, v85, v41
	v_dot2c_f32_f16_e32 v12, v84, v42
	v_dot2c_f32_f16_e32 v14, v83, v43
	v_dot2c_f32_f16_e32 v9, v86, v44
	v_dot2c_f32_f16_e32 v11, v85, v45
	v_dot2c_f32_f16_e32 v13, v84, v46
	v_dot2c_f32_f16_e32 v15, v83, v47
	v_dot2c_f32_f16_e32 v16, v82, v48
	v_dot2c_f32_f16_e32 v18, v81, v49
	v_dot2c_f32_f16_e32 v20, v80, v50
	v_dot2c_f32_f16_e32 v22, v79, v51
	v_dot2c_f32_f16_e32 v17, v82, v52
	v_dot2c_f32_f16_e32 v19, v81, v53
	v_dot2c_f32_f16_e32 v21, v80, v54
	v_dot2c_f32_f16_e32 v23, v79, v55
	v_pk_add_f32 v[8:9], v[34:35], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[10:11], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[12:13], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[14:15], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[16:17], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[18:19], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[20:21], v[8:9]
	s_nop 0
	v_pk_add_f32 v[34:35], v[22:23], v[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v8, 0, v30, s[16:17]
	v_cndmask_b32_e64 v9, 0, v31, s[16:17]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v10, 0, v28, s[14:15]
	v_cndmask_b32_e64 v11, 0, v29, s[14:15]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v12, 0, v26, s[12:13]
	v_cndmask_b32_e64 v13, 0, v27, s[12:13]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v14, 0, v24, s[10:11]
	v_cndmask_b32_e64 v15, 0, v25, s[10:11]
	v_lshrrev_b32_e32 v16, 24, v8
	v_lshrrev_b32_e32 v17, 24, v10
	v_lshrrev_b32_e32 v22, 24, v12
	v_lshrrev_b32_e32 v28, 24, v14
	v_lshrrev_b32_e32 v18, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_lshrrev_b32_e32 v26, 24, v13
	v_lshrrev_b32_e32 v39, 24, v15
	v_and_b32_e32 v19, 0xff, v8
	v_bfe_u32 v21, v8, 8, 8
	v_bfe_u32 v23, v8, 16, 8
	v_and_b32_e32 v24, 0xff, v9
	v_bfe_u32 v25, v9, 8, 8
	v_bfe_u32 v27, v9, 16, 8
	v_and_b32_e32 v29, 0xff, v10
	v_bfe_u32 v30, v10, 8, 8
	v_bfe_u32 v31, v10, 16, 8
	v_and_b32_e32 v40, 0xff, v11
	v_bfe_u32 v41, v11, 8, 8
	v_bfe_u32 v42, v11, 16, 8
	v_and_b32_e32 v43, 0xff, v12
	v_bfe_u32 v44, v12, 8, 8
	v_bfe_u32 v45, v12, 16, 8
	v_and_b32_e32 v46, 0xff, v13
	v_bfe_u32 v47, v13, 8, 8
	v_bfe_u32 v48, v13, 16, 8
	v_and_b32_e32 v49, 0xff, v14
	v_bfe_u32 v50, v14, 8, 8
	v_bfe_u32 v51, v14, 16, 8
	v_and_b32_e32 v52, 0xff, v15
	v_bfe_u32 v53, v15, 8, 8
	v_bfe_u32 v54, v15, 16, 8
	v_cvt_f32_fp8_sdwa v55, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v39 src0_sel:BYTE_0
	v_fma_mixlo_f16 v44, s20, v55, 0
	v_pk_mul_f32 v[8:9], s[30:31], v[8:9]
	v_pk_mul_f32 v[10:11], s[30:31], v[10:11]
	v_pk_mul_f32 v[12:13], s[30:31], v[12:13]
	v_fma_mixlo_f16 v45, s20, v69, 0
	v_pk_mul_f32 v[14:15], s[30:31], v[14:15]
	v_pk_mul_f32 v[16:17], s[30:31], v[16:17]
	v_pk_mul_f32 v[18:19], s[30:31], v[18:19]
	v_fma_mixlo_f16 v41, s20, v41, 0
	v_pk_mul_f32 v[20:21], s[30:31], v[20:21]
	v_pk_mul_f32 v[22:23], s[30:31], v[22:23]
	v_pk_mul_f32 v[24:25], s[30:31], v[24:25]
	v_fma_mixlo_f16 v43, s20, v43, 0
	v_pk_mul_f32 v[26:27], s[30:31], v[26:27]
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	v_pk_mul_f32 v[30:31], s[30:31], v[30:31]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v46, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v47, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v18, v23
	v_cvt_f16_f32_e32 v19, v25
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v23, v31
	v_cvt_f16_f32_e32 v29, v30
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v46
	v_pack_b32_f16 v8, v44, v8
	v_fma_mixhi_f16 v11, s20, v68, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v45, v47
	v_fma_mixhi_f16 v15, s20, v40, 0
	v_pack_b32_f16 v18, v18, v24
	v_pack_b32_f16 v17, v21, v22
	v_pack_b32_f16 v16, v41, v20
	v_fma_mixhi_f16 v19, s20, v42, 0
	v_pack_b32_f16 v22, v28, v29
	v_pack_b32_f16 v21, v26, v27
	v_pack_b32_f16 v20, v43, v25
	v_fma_mixhi_f16 v23, s20, v39, 0
	ds_write_b128 v64, v[8:11] offset:32
	ds_write_b128 v65, v[12:15] offset:32
	ds_write_b128 v66, v[16:19]
	ds_write_b128 v67, v[20:23] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v56
	v_bfi_b32 v9, v1, 0, v56
	v_lshlrev_b32_e32 v10, 16, v57
	v_bfi_b32 v11, v1, 0, v57
	v_lshlrev_b32_e32 v12, 16, v58
	v_bfi_b32 v13, v1, 0, v58
	v_lshlrev_b32_e32 v14, 16, v59
	v_bfi_b32 v15, v1, 0, v59
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v16, 16, v60
	v_bfi_b32 v17, v1, 0, v60
	v_lshlrev_b32_e32 v18, 16, v61
	v_bfi_b32 v19, v1, 0, v61
	v_lshlrev_b32_e32 v20, 16, v62
	v_bfi_b32 v21, v1, 0, v62
	v_lshlrev_b32_e32 v22, 16, v63
	v_bfi_b32 v23, v1, 0, v63
	v_cvt_f16_f32_e32 v16, v16
	s_and_b64 s[10:11], s[44:45], s[46:47]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v23, v23
	s_and_b64 s[12:13], s[44:45], s[54:55]
	s_cmp_lg_u32 s60, s56
	v_cndmask_b32_e64 v8, 0, v8, s[12:13]
	v_cndmask_b32_e64 v9, 0, v9, s[12:13]
	v_cndmask_b32_e64 v10, 0, v10, s[12:13]
	v_cndmask_b32_e64 v11, 0, v11, s[12:13]
	v_cndmask_b32_e64 v12, 0, v12, s[12:13]
	v_cndmask_b32_e64 v13, 0, v13, s[12:13]
	v_cndmask_b32_e64 v14, 0, v14, s[12:13]
	v_cndmask_b32_e64 v15, 0, v15, s[12:13]
	v_cndmask_b32_e64 v16, 0, v16, s[10:11]
	v_cndmask_b32_e64 v17, 0, v17, s[10:11]
	v_cndmask_b32_e64 v18, 0, v18, s[10:11]
	v_cndmask_b32_e64 v19, 0, v19, s[10:11]
	v_cndmask_b32_e64 v20, 0, v20, s[10:11]
	v_cndmask_b32_e64 v21, 0, v21, s[10:11]
	v_cndmask_b32_e64 v22, 0, v22, s[10:11]
	v_cndmask_b32_e64 v23, 0, v23, s[10:11]
	v_pack_b32_f16 v86, v8, v9
	v_pack_b32_f16 v85, v10, v11
	v_pack_b32_f16 v84, v12, v13
	v_pack_b32_f16 v83, v14, v15
	v_pack_b32_f16 v82, v16, v17
	v_pack_b32_f16 v81, v18, v19
	v_pack_b32_f16 v80, v20, v21
	v_pack_b32_f16 v79, v22, v23
	s_cbranch_scc1 .LBB0_2
	s_branch .LBB0_4
.LBB0_3:
	v_mov_b32_e32 v34, 0
.LBB0_4:                                ; %Flow253
	s_load_dwordx4 s[36:39], s[0:1], 0x28
	s_mov_b32 s60, s35
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s3
	s_mul_i32 s4, s1, s24
	s_cmp_gt_i32 s22, s1
	s_cselect_b64 s[54:55], -1, 0
	s_mov_b32 s47, 0x20000
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	s_lshl_b32 s12, s4, 1
	v_mov_b32_e32 v16, s12
	buffer_load_dwordx4 v[18:21], v16, s[44:47], 0 offen
	buffer_load_dwordx4 v[22:25], v16, s[44:47], 0 offen offset:16
	v_lshl_add_u32 v46, s0, 5, v72
	v_add_u32_e32 v38, 0x200, v46
	v_mad_u64_u32 v[16:17], s[0:1], v38, s25, v[32:33]
	s_mov_b32 s44, s61
	s_mov_b32 s45, s62
	s_mov_b32 s46, s63
	buffer_load_dwordx2 v[26:27], v16, s[44:47], 0 offen
	v_add_u32_e32 v17, s65, v16
	buffer_load_dwordx2 v[28:29], v17, s[44:47], 0 offen
	v_add_u32_e32 v17, s65, v17
	buffer_load_dwordx2 v[30:31], v17, s[44:47], 0 offen
	v_add_u32_e32 v17, s65, v17
	buffer_load_dwordx2 v[36:37], v17, s[44:47], 0 offen
	v_mov_b32_e32 v17, 0xffff
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v39, 16, v18
	v_bfi_b32 v18, v17, 0, v18
	v_lshlrev_b32_e32 v40, 16, v19
	v_bfi_b32 v19, v17, 0, v19
	v_lshlrev_b32_e32 v41, 16, v20
	v_bfi_b32 v20, v17, 0, v20
	v_lshlrev_b32_e32 v42, 16, v21
	v_bfi_b32 v21, v17, 0, v21
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[50:51], s[54:55]
	v_cndmask_b32_e32 v39, 0, v39, vcc
	v_cndmask_b32_e32 v43, 0, v18, vcc
	v_cndmask_b32_e32 v40, 0, v40, vcc
	v_cndmask_b32_e32 v19, 0, v19, vcc
	v_cvt_f16_f32_e32 v18, v21
	v_cndmask_b32_e32 v21, 0, v41, vcc
	v_cndmask_b32_e32 v41, 0, v20, vcc
	v_cndmask_b32_e32 v42, 0, v42, vcc
	v_cndmask_b32_e32 v44, 0, v18, vcc
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v18, 16, v22
	v_cvt_f16_f32_e32 v18, v18
	v_bfi_b32 v20, v17, 0, v22
	v_cvt_f16_f32_e32 v20, v20
	v_lshlrev_b32_e32 v22, 16, v23
	v_cvt_f16_f32_e32 v22, v22
	v_bfi_b32 v23, v17, 0, v23
	v_cvt_f16_f32_e32 v23, v23
	s_and_b64 vcc, s[48:49], s[54:55]
	v_cndmask_b32_e32 v45, 0, v18, vcc
	v_cndmask_b32_e32 v47, 0, v20, vcc
	v_cndmask_b32_e32 v48, 0, v22, vcc
	v_cndmask_b32_e32 v23, 0, v23, vcc
	v_lshlrev_b32_e32 v18, 16, v24
	v_cvt_f16_f32_e32 v18, v18
	v_bfi_b32 v20, v17, 0, v24
	v_cvt_f16_f32_e32 v20, v20
	v_lshlrev_b32_e32 v22, 16, v25
	v_cvt_f16_f32_e32 v22, v22
	v_bfi_b32 v24, v17, 0, v25
	v_cvt_f16_f32_e32 v24, v24
	v_cndmask_b32_e32 v25, 0, v18, vcc
	v_cndmask_b32_e32 v49, 0, v20, vcc
	v_cndmask_b32_e32 v50, 0, v22, vcc
	v_cndmask_b32_e32 v24, 0, v24, vcc
	v_cmp_gt_i32_e64 s[4:5], s35, v38
	s_and_b64 vcc, s[18:19], s[4:5]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v26, 0, v26, vcc
	v_cndmask_b32_e32 v38, 0, v27, vcc
	v_lshrrev_b32_e32 v27, 24, v26
	v_add_u32_e32 v22, 0x280, v46
	v_cmp_gt_i32_e64 s[6:7], s35, v22
	s_and_b64 vcc, s[18:19], s[6:7]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v51, 0, v28, vcc
	v_cndmask_b32_e32 v52, 0, v29, vcc
	v_lshrrev_b32_e32 v53, 24, v51
	v_add_u32_e32 v20, 0x300, v46
	v_cmp_gt_i32_e64 s[8:9], s35, v20
	s_and_b64 vcc, s[18:19], s[8:9]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v54, 0, v30, vcc
	v_cndmask_b32_e32 v55, 0, v31, vcc
	v_lshrrev_b32_e32 v56, 24, v54
	v_add_u32_e32 v18, 0x380, v46
	v_cmp_gt_i32_e64 s[10:11], s35, v18
	s_and_b64 vcc, s[18:19], s[10:11]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v57, 0, v36, vcc
	v_cndmask_b32_e32 v58, 0, v37, vcc
	v_lshrrev_b32_e32 v59, 24, v57
	v_pack_b32_f16 v95, v39, v43
	v_pack_b32_f16 v94, v40, v19
	v_pack_b32_f16 v93, v21, v41
	v_pack_b32_f16 v92, v42, v44
	v_pack_b32_f16 v91, v45, v47
	v_pack_b32_f16 v90, v48, v23
	v_pack_b32_f16 v89, v25, v49
	v_pack_b32_f16 v88, v50, v24
	v_lshrrev_b32_e32 v19, 24, v38
	v_lshrrev_b32_e32 v21, 24, v52
	v_and_b32_e32 v23, 0xff, v26
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_bfe_u32 v24, v26, 8, 8
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_bfe_u32 v25, v26, 16, 8
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v42, 24, v55
	v_lshrrev_b32_e32 v47, 24, v58
	v_fma_mixlo_f16 v23, s20, v23, 0
	v_pk_mul_f32 v[24:25], s[30:31], v[24:25]
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_and_b32_e32 v27, 0xff, v38
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_bfe_u32 v28, v38, 8, 8
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_bfe_u32 v29, v38, 16, 8
	v_cvt_f32_fp8_sdwa v29, v29 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v25
	v_pk_mul_f32 v[26:27], s[30:31], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v27
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v31, v26
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v29
	v_pack_b32_f16 v26, v30, v28
	v_pack_b32_f16 v25, v25, v31
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_and_b32_e32 v28, 0xff, v51
	v_cvt_f32_fp8_sdwa v30, v28 src0_sel:BYTE_0
	v_bfe_u32 v28, v51, 8, 8
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_bfe_u32 v29, v51, 16, 8
	v_cvt_f32_fp8_sdwa v29, v29 src0_sel:BYTE_0
	v_pack_b32_f16 v24, v23, v24
	v_fma_mixhi_f16 v27, s20, v19, 0
	v_fma_mixlo_f16 v19, s20, v30, 0
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	v_cvt_f32_fp8_sdwa v30, v53 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v52
	v_cvt_f32_fp8_sdwa v31, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v52, 8, 8
	v_cvt_f32_fp8_sdwa v36, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v52, 16, 8
	v_cvt_f32_fp8_sdwa v37, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v23, v29
	v_pk_mul_f32 v[30:31], s[30:31], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v29, v31
	v_pk_mul_f32 v[36:37], s[30:31], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v38, v30
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v31, v37
	v_pack_b32_f16 v30, v29, v36
	v_pack_b32_f16 v29, v23, v38
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v54
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_bfe_u32 v36, v54, 8, 8
	v_cvt_f32_fp8_sdwa v36, v36 src0_sel:BYTE_0
	v_bfe_u32 v37, v54, 16, 8
	v_cvt_f32_fp8_sdwa v37, v37 src0_sel:BYTE_0
	v_pack_b32_f16 v28, v19, v28
	v_fma_mixhi_f16 v31, s20, v21, 0
	v_fma_mixlo_f16 v19, s20, v23, 0
	v_pk_mul_f32 v[36:37], s[30:31], v[36:37]
	v_cvt_f32_fp8_sdwa v38, v56 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v55
	v_cvt_f32_fp8_sdwa v39, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v55, 8, 8
	v_cvt_f32_fp8_sdwa v40, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v55, 16, 8
	v_cvt_f32_fp8_sdwa v41, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v37
	v_pk_mul_f32 v[38:39], s[30:31], v[38:39]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v39
	v_pk_mul_f32 v[40:41], s[30:31], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v40
	v_cvt_f16_f32_e32 v40, v38
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v39, v41
	v_pack_b32_f16 v38, v23, v37
	v_pack_b32_f16 v37, v21, v40
	v_cvt_f32_fp8_sdwa v21, v42 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v57
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_bfe_u32 v40, v57, 8, 8
	v_cvt_f32_fp8_sdwa v40, v40 src0_sel:BYTE_0
	v_bfe_u32 v41, v57, 16, 8
	v_cvt_f32_fp8_sdwa v41, v41 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v36
	v_fma_mixhi_f16 v39, s20, v21, 0
	v_fma_mixlo_f16 v19, s20, v23, 0
	v_pk_mul_f32 v[40:41], s[30:31], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v40
	v_cvt_f32_fp8_sdwa v42, v59 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v58
	v_cvt_f32_fp8_sdwa v43, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v58, 8, 8
	v_cvt_f32_fp8_sdwa v44, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v58, 16, 8
	v_cvt_f32_fp8_sdwa v45, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v23, v41
	v_pk_mul_f32 v[40:41], s[30:31], v[42:43]
	s_nop 0
	v_cvt_f16_f32_e32 v41, v41
	v_pk_mul_f32 v[42:43], s[30:31], v[44:45]
	s_nop 0
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f32_fp8_sdwa v44, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v42, v41, v42
	v_pack_b32_f16 v41, v23, v40
	v_pack_b32_f16 v40, v19, v21
	v_fma_mixhi_f16 v43, s20, v44, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v46
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v46, v19
	v_ashrrev_i32_e32 v21, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v46, v19
	v_add_u32_e32 v19, v19, v75
	v_lshrrev_b32_e32 v23, 29, v21
	v_add_u32_e32 v23, v21, v23
	v_and_b32_e32 v23, -8, v23
	v_sub_u32_e32 v23, v21, v23
	v_xor_b32_e32 v19, v19, v23
	v_lshlrev_b32_e32 v23, 3, v19
	v_lshlrev_b32_e32 v21, 7, v21
	v_lshl_add_u32 v21, v19, 4, v21
	ds_write_b128 v21, v[24:27] offset:32
	v_add_u32_e32 v21, 0x80, v46
	v_ashrrev_i32_e32 v24, 31, v21
	v_lshrrev_b32_e32 v24, 30, v24
	v_add_u32_e32 v24, v21, v24
	v_ashrrev_i32_e32 v25, 2, v24
	v_and_b32_e32 v24, -4, v24
	v_sub_u32_e32 v21, v21, v24
	v_add_u32_e32 v21, v21, v75
	v_lshrrev_b32_e32 v24, 29, v25
	v_add_u32_e32 v24, v25, v24
	v_and_b32_e32 v24, -8, v24
	v_sub_u32_e32 v24, v25, v24
	v_xor_b32_e32 v21, v21, v24
	v_sub_u32_e32 v19, v21, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v24, 6, v25
	v_add3_u32 v19, v23, v24, v19
	v_lshlrev_b32_e32 v23, 1, v19
	ds_write_b128 v23, v[28:31] offset:32
	v_add_u32_e32 v24, 0x100, v46
	v_ashrrev_i32_e32 v26, 31, v24
	v_lshrrev_b32_e32 v26, 30, v26
	v_add_u32_e32 v26, v24, v26
	v_ashrrev_i32_e32 v27, 2, v26
	v_sub_u32_e32 v25, v27, v25
	v_and_b32_e32 v26, -4, v26
	v_sub_u32_e32 v24, v24, v26
	v_add_u32_e32 v24, v24, v75
	v_lshrrev_b32_e32 v26, 29, v27
	v_add_u32_e32 v26, v27, v26
	v_and_b32_e32 v26, -8, v26
	v_sub_u32_e32 v26, v27, v26
	v_xor_b32_e32 v24, v24, v26
	v_sub_u32_e32 v21, v24, v21
	v_lshlrev_b32_e32 v25, 6, v25
	v_lshl_add_u32 v21, v21, 3, v25
	v_lshlrev_b32_e32 v25, 1, v21
	v_add3_u32 v23, v23, 32, v25
	ds_write_b128 v23, v[36:39]
	v_add_u32_e32 v23, 0x180, v46
	v_ashrrev_i32_e32 v25, 31, v23
	v_lshrrev_b32_e32 v25, 30, v25
	v_add_u32_e32 v25, v23, v25
	v_ashrrev_i32_e32 v26, 2, v25
	v_sub_u32_e32 v27, v26, v27
	v_and_b32_e32 v25, 0xffffffc, v25
	v_sub_u32_e32 v23, v23, v25
	v_add_u32_e32 v23, v23, v75
	v_lshrrev_b32_e32 v25, 29, v26
	v_add_u32_e32 v25, v26, v25
	v_and_b32_e32 v25, 0xffffff8, v25
	v_sub_u32_e32 v25, v26, v25
	v_xor_b32_e32 v23, v23, v25
	v_sub_u32_e32 v23, v23, v24
	v_lshlrev_b32_e32 v23, 4, v23
	v_lshlrev_b32_e32 v24, 7, v27
	v_add_lshl_u32 v19, v21, v19, 1
	v_add3_u32 v19, v23, v24, v19
	ds_write_b128 v19, v[40:43] offset:32
	v_cndmask_b32_e64 v19, 0, 1, s[52:53]
	v_cmp_ne_u32_e64 s[0:1], 1, v19
	s_andn2_b64 vcc, exec, s[52:53]
	v_mov_b32_e32 v37, 0
	s_cbranch_vccnz .LBB0_7
; %bb.5:                                ; %.preheader.i143.i.i.i.i
	s_max_i32 s13, s64, 2
	v_mad_u64_u32 v[18:19], s[14:15], s25, v18, v[32:33]
	v_mad_u64_u32 v[20:21], s[14:15], s25, v20, v[32:33]
	v_mad_u64_u32 v[22:23], s[14:15], s25, v22, v[32:33]
	s_add_i32 s66, s12, 48
	s_lshl_b32 s67, s13, 4
	s_mov_b32 s68, 16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v19, s61
	v_mov_b32_e32 v21, s62
	v_mov_b32_e32 v23, s63
	v_mov_b32_e32 v37, v36
.LBB0_6:                                ; %.lr.ph.i687.i144.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v46, s68, v16
	v_add_u32_e32 v47, s68, v32
	v_readfirstlane_b32 s44, v19
	v_readfirstlane_b32 s45, v21
	v_readfirstlane_b32 s46, v23
	v_add_u32_e32 v48, s68, v22
	v_add_u32_e32 v49, s68, v20
	v_add_u32_e32 v54, s68, v18
	v_readfirstlane_b32 s52, v33
	v_mov_b32_e32 v24, 0
	v_mov_b32_e32 v26, 0
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v25, 0
	v_mov_b32_e32 v27, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v38, 0
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v42, 0
	v_mov_b32_e32 v44, 0
	v_mov_b32_e32 v39, 0
	v_mov_b32_e32 v41, 0
	v_mov_b32_e32 v43, 0
	v_mov_b32_e32 v45, 0
	s_add_i32 s12, s66, -16
	s_add_i32 s53, s68, 8
	v_mov_b32_e32 v70, s66
	v_cmp_gt_i32_e32 vcc, s23, v47
	buffer_load_dwordx2 v[52:53], v46, s[44:47], 0 offen
	buffer_load_dwordx2 v[50:51], v48, s[44:47], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[48:49], v49, s[44:47], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[46:47], v54, s[44:47], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s56, s52, 31
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	v_mov_b32_e32 v71, s12
	v_lshl_add_u32 v54, s52, 5, v72
	s_and_b64 s[16:17], s[4:5], vcc
	s_and_b64 s[14:15], s[6:7], vcc
	s_and_b64 s[12:13], s[8:9], vcc
	s_and_b64 vcc, s[10:11], vcc
	s_lshr_b32 s56, s56, 30
	v_ashrrev_i32_e32 v55, 31, v54
	v_add_u32_e32 v56, 0x80, v54
	v_add_u32_e32 v57, 0x100, v54
	v_add_u32_e32 v58, 0x180, v54
	s_add_i32 s56, s52, s56
	v_lshrrev_b32_e32 v55, 30, v55
	v_ashrrev_i32_e32 v59, 31, v56
	v_ashrrev_i32_e32 v60, 31, v57
	v_ashrrev_i32_e32 v61, 31, v58
	s_and_b32 s56, s56, 0x3fffffc
	v_add_u32_e32 v55, v54, v55
	v_lshrrev_b32_e32 v59, 30, v59
	v_lshrrev_b32_e32 v60, 30, v60
	v_lshrrev_b32_e32 v61, 30, v61
	s_sub_i32 s52, s52, s56
	v_ashrrev_i32_e32 v62, 2, v55
	v_and_b32_e32 v55, -4, v55
	v_add_u32_e32 v59, v56, v59
	v_add_u32_e32 v60, v57, v60
	v_add_u32_e32 v61, v58, v61
	v_lshl_or_b32 v63, s52, 6, v73
	s_cmp_gt_i32 s23, s53
	v_sub_u32_e32 v54, v54, v55
	v_lshrrev_b32_e32 v55, 29, v62
	v_lshlrev_b32_e32 v64, 7, v62
	v_ashrrev_i32_e32 v65, 2, v59
	v_and_b32_e32 v59, -4, v59
	v_ashrrev_i32_e32 v66, 2, v60
	v_and_b32_e32 v60, -4, v60
	v_ashrrev_i32_e32 v67, 2, v61
	v_and_b32_e32 v61, 0xffffffc, v61
	v_ashrrev_i32_e32 v68, 31, v63
	v_add_u32_e32 v69, 0x100, v63
	s_cselect_b64 s[52:53], -1, 0
	s_cmp_gt_i32 s23, s68
	v_add_u32_e32 v54, v54, v75
	v_add_u32_e32 v55, v62, v55
	v_sub_u32_e32 v56, v56, v59
	v_lshrrev_b32_e32 v59, 29, v65
	v_lshlrev_b32_e32 v96, 6, v65
	v_sub_u32_e32 v97, v66, v65
	v_sub_u32_e32 v57, v57, v60
	v_lshrrev_b32_e32 v60, 29, v66
	v_sub_u32_e32 v98, v67, v66
	v_sub_u32_e32 v58, v58, v61
	v_lshrrev_b32_e32 v61, 29, v67
	v_lshrrev_b32_e32 v68, 30, v68
	v_ashrrev_i32_e32 v99, 31, v69
	s_cselect_b64 s[56:57], -1, 0
	v_and_b32_e32 v55, -8, v55
	v_add_u32_e32 v56, v56, v75
	v_add_u32_e32 v59, v65, v59
	v_add_u32_e32 v57, v57, v75
	v_add_u32_e32 v60, v66, v60
	v_lshlrev_b32_e32 v97, 6, v97
	v_add_u32_e32 v58, v58, v75
	v_add_u32_e32 v61, v67, v61
	v_lshlrev_b32_e32 v98, 7, v98
	s_add_i32 s68, s68, 16
	s_add_i32 s66, s66, 32
	v_add_u32_e32 v68, v63, v68
	v_lshrrev_b32_e32 v99, 30, v99
	v_sub_u32_e32 v55, v62, v55
	v_and_b32_e32 v59, -8, v59
	v_and_b32_e32 v60, -8, v60
	v_and_b32_e32 v61, 0xffffff8, v61
	v_ashrrev_i32_e32 v62, 2, v68
	v_and_b32_e32 v68, -4, v68
	v_add_u32_e32 v99, v69, v99
	v_xor_b32_e32 v54, v54, v55
	v_sub_u32_e32 v55, v65, v59
	v_sub_u32_e32 v59, v66, v60
	v_sub_u32_e32 v60, v67, v61
	v_sub_u32_e32 v61, v63, v68
	v_lshrrev_b32_e32 v63, 29, v62
	v_lshlrev_b32_e32 v65, 6, v62
	v_ashrrev_i32_e32 v66, 2, v99
	v_and_b32_e32 v67, -4, v99
	v_lshlrev_b32_e32 v68, 3, v54
	v_lshl_add_u32 v104, v54, 4, v64
	v_xor_b32_e32 v55, v56, v55
	v_xor_b32_e32 v56, v57, v59
	v_xor_b32_e32 v57, v58, v60
	v_add_u32_e32 v58, v61, v76
	v_add_u32_e32 v59, v62, v63
	v_sub_u32_e32 v60, v69, v67
	v_lshrrev_b32_e32 v61, 29, v66
	v_lshlrev_b32_e32 v63, 7, v66
	v_sub_u32_e32 v54, v55, v54
	v_sub_u32_e32 v55, v56, v55
	v_sub_u32_e32 v56, v57, v56
	v_and_b32_e32 v57, -8, v59
	v_add_u32_e32 v59, v58, v87
	v_add_u32_e32 v60, v60, v76
	v_add_u32_e32 v61, v66, v61
	v_lshlrev_b32_e32 v54, 3, v54
	v_lshl_add_u32 v55, v55, 3, v97
	v_lshlrev_b32_e32 v56, 4, v56
	v_sub_u32_e32 v57, v62, v57
	v_and_b32_e32 v61, -8, v61
	v_add_u32_e32 v62, v60, v87
	v_add3_u32 v54, v68, v96, v54
	v_lshlrev_b32_e32 v64, 1, v55
	v_xor_b32_e32 v58, v58, v57
	v_xor_b32_e32 v57, v59, v57
	v_sub_u32_e32 v59, v66, v61
	v_lshlrev_b32_e32 v105, 1, v54
	v_add_lshl_u32 v54, v55, v54, 1
	v_lshlrev_b32_e32 v55, 3, v58
	v_sub_u32_e32 v57, v57, v58
	v_xor_b32_e32 v60, v60, v59
	v_xor_b32_e32 v59, v62, v59
	v_lshlrev_b32_e32 v61, 4, v58
	v_add3_u32 v106, v105, 32, v64
	v_add3_u32 v107, v56, v98, v54
	v_sub_u32_e32 v54, v60, v58
	v_sub_u32_e32 v56, v59, v58
	v_add_lshl_u32 v55, v55, v65, 1
	v_add3_u32 v58, v61, v63, 32
	v_lshlrev_b32_e32 v57, 4, v57
	v_lshl_add_u32 v59, v54, 4, v58
	v_add3_u32 v62, v55, 32, v57
	v_lshl_add_u32 v66, v56, 4, v58
	ds_read_b128 v[54:57], v55 offset:32
	ds_read_b128 v[58:61], v59
	ds_read_b128 v[62:65], v62
	ds_read_b128 v[66:69], v66
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[96:99], v71, s[44:47], 0 offen
	buffer_load_dwordx4 v[100:103], v70, s[44:47], 0 offen
	v_dot2c_f32_f16_e32 v24, v95, v54
	v_dot2c_f32_f16_e32 v26, v94, v55
	v_dot2c_f32_f16_e32 v28, v93, v56
	v_dot2c_f32_f16_e32 v30, v92, v57
	v_dot2c_f32_f16_e32 v25, v95, v58
	v_dot2c_f32_f16_e32 v27, v94, v59
	v_dot2c_f32_f16_e32 v29, v93, v60
	v_dot2c_f32_f16_e32 v31, v92, v61
	v_dot2c_f32_f16_e32 v38, v91, v62
	v_dot2c_f32_f16_e32 v40, v90, v63
	v_dot2c_f32_f16_e32 v42, v89, v64
	v_dot2c_f32_f16_e32 v44, v88, v65
	v_dot2c_f32_f16_e32 v39, v91, v66
	v_dot2c_f32_f16_e32 v41, v90, v67
	v_dot2c_f32_f16_e32 v43, v89, v68
	v_dot2c_f32_f16_e32 v45, v88, v69
	v_pk_add_f32 v[24:25], v[36:37], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[26:27], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[28:29], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[30:31], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[38:39], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[40:41], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[42:43], v[24:25]
	s_nop 0
	v_pk_add_f32 v[36:37], v[44:45], v[24:25]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v24, 0, v52, s[16:17]
	v_cndmask_b32_e64 v25, 0, v53, s[16:17]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v26, 0, v50, s[14:15]
	v_cndmask_b32_e64 v27, 0, v51, s[14:15]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v28, 0, v48, s[12:13]
	v_cndmask_b32_e64 v29, 0, v49, s[12:13]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v30, 0, v46, vcc
	v_cndmask_b32_e32 v31, 0, v47, vcc
	v_lshrrev_b32_e32 v38, 24, v24
	v_lshrrev_b32_e32 v39, 24, v26
	v_lshrrev_b32_e32 v44, 24, v28
	v_lshrrev_b32_e32 v50, 24, v30
	v_lshrrev_b32_e32 v40, 24, v25
	v_lshrrev_b32_e32 v42, 24, v27
	v_lshrrev_b32_e32 v48, 24, v29
	v_lshrrev_b32_e32 v54, 24, v31
	v_and_b32_e32 v41, 0xff, v24
	v_bfe_u32 v43, v24, 8, 8
	v_bfe_u32 v45, v24, 16, 8
	v_and_b32_e32 v46, 0xff, v25
	v_bfe_u32 v47, v25, 8, 8
	v_bfe_u32 v49, v25, 16, 8
	v_and_b32_e32 v51, 0xff, v26
	v_bfe_u32 v52, v26, 8, 8
	v_bfe_u32 v53, v26, 16, 8
	v_and_b32_e32 v55, 0xff, v27
	v_bfe_u32 v56, v27, 8, 8
	v_bfe_u32 v57, v27, 16, 8
	v_and_b32_e32 v58, 0xff, v28
	v_bfe_u32 v59, v28, 8, 8
	v_bfe_u32 v60, v28, 16, 8
	v_and_b32_e32 v61, 0xff, v29
	v_bfe_u32 v62, v29, 8, 8
	v_bfe_u32 v63, v29, 16, 8
	v_and_b32_e32 v64, 0xff, v30
	v_bfe_u32 v65, v30, 8, 8
	v_bfe_u32 v66, v30, 16, 8
	v_and_b32_e32 v67, 0xff, v31
	v_bfe_u32 v68, v31, 8, 8
	v_bfe_u32 v69, v31, 16, 8
	v_cvt_f32_fp8_sdwa v70, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v88, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_fma_mixlo_f16 v59, s20, v70, 0
	v_pk_mul_f32 v[24:25], s[30:31], v[24:25]
	v_pk_mul_f32 v[26:27], s[30:31], v[26:27]
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	v_fma_mixlo_f16 v60, s20, v88, 0
	v_pk_mul_f32 v[30:31], s[30:31], v[30:31]
	v_pk_mul_f32 v[38:39], s[30:31], v[38:39]
	v_pk_mul_f32 v[40:41], s[30:31], v[40:41]
	v_fma_mixlo_f16 v56, s20, v56, 0
	v_pk_mul_f32 v[42:43], s[30:31], v[42:43]
	v_pk_mul_f32 v[44:45], s[30:31], v[44:45]
	v_pk_mul_f32 v[46:47], s[30:31], v[46:47]
	v_fma_mixlo_f16 v58, s20, v58, 0
	v_pk_mul_f32 v[48:49], s[30:31], v[48:49]
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	v_pk_mul_f32 v[52:53], s[30:31], v[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v61, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v29
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v62, v30
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v30, v39
	v_cvt_f16_f32_e32 v31, v41
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v40, v45
	v_cvt_f16_f32_e32 v41, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v47, v48
	v_cvt_f16_f32_e32 v48, v49
	v_cvt_f16_f32_e32 v49, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v45, v53
	v_cvt_f16_f32_e32 v51, v52
	v_pack_b32_f16 v26, v26, v28
	v_pack_b32_f16 v25, v25, v61
	v_pack_b32_f16 v24, v59, v24
	v_fma_mixhi_f16 v27, s20, v71, 0
	v_pack_b32_f16 v30, v30, v39
	v_pack_b32_f16 v29, v29, v38
	v_pack_b32_f16 v28, v60, v62
	v_fma_mixhi_f16 v31, s20, v55, 0
	v_pack_b32_f16 v40, v40, v46
	v_pack_b32_f16 v39, v43, v44
	v_pack_b32_f16 v38, v56, v42
	v_fma_mixhi_f16 v41, s20, v57, 0
	v_pack_b32_f16 v44, v50, v51
	v_pack_b32_f16 v43, v48, v49
	v_pack_b32_f16 v42, v58, v47
	v_fma_mixhi_f16 v45, s20, v54, 0
	ds_write_b128 v104, v[24:27] offset:32
	ds_write_b128 v105, v[28:31] offset:32
	ds_write_b128 v106, v[38:41]
	ds_write_b128 v107, v[42:45] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v24, 16, v96
	v_bfi_b32 v25, v17, 0, v96
	v_lshlrev_b32_e32 v26, 16, v97
	v_bfi_b32 v27, v17, 0, v97
	v_lshlrev_b32_e32 v28, 16, v98
	v_bfi_b32 v29, v17, 0, v98
	v_lshlrev_b32_e32 v30, 16, v99
	v_bfi_b32 v31, v17, 0, v99
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v38, 16, v100
	v_bfi_b32 v39, v17, 0, v100
	v_lshlrev_b32_e32 v40, 16, v101
	v_bfi_b32 v41, v17, 0, v101
	v_lshlrev_b32_e32 v42, 16, v102
	v_bfi_b32 v43, v17, 0, v102
	v_lshlrev_b32_e32 v44, 16, v103
	v_bfi_b32 v45, v17, 0, v103
	v_cvt_f16_f32_e32 v38, v38
	s_and_b64 vcc, s[54:55], s[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v29, v29
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v31
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v45, v45
	s_and_b64 s[12:13], s[54:55], s[56:57]
	s_cmp_lg_u32 s67, s68
	v_cndmask_b32_e64 v24, 0, v24, s[12:13]
	v_cndmask_b32_e64 v25, 0, v25, s[12:13]
	v_cndmask_b32_e64 v26, 0, v26, s[12:13]
	v_cndmask_b32_e64 v27, 0, v27, s[12:13]
	v_cndmask_b32_e64 v28, 0, v28, s[12:13]
	v_cndmask_b32_e64 v29, 0, v29, s[12:13]
	v_cndmask_b32_e64 v30, 0, v30, s[12:13]
	v_cndmask_b32_e64 v31, 0, v31, s[12:13]
	v_cndmask_b32_e32 v38, 0, v38, vcc
	v_cndmask_b32_e32 v39, 0, v39, vcc
	v_cndmask_b32_e32 v40, 0, v40, vcc
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_cndmask_b32_e32 v42, 0, v42, vcc
	v_cndmask_b32_e32 v43, 0, v43, vcc
	v_cndmask_b32_e32 v44, 0, v44, vcc
	v_cndmask_b32_e32 v45, 0, v45, vcc
	v_pack_b32_f16 v95, v24, v25
	v_pack_b32_f16 v94, v26, v27
	v_pack_b32_f16 v93, v28, v29
	v_pack_b32_f16 v92, v30, v31
	v_pack_b32_f16 v91, v38, v39
	v_pack_b32_f16 v90, v40, v41
	v_pack_b32_f16 v89, v42, v43
	v_pack_b32_f16 v88, v44, v45
	s_cbranch_scc1 .LBB0_6
	s_branch .LBB0_8
.LBB0_7:
	v_mov_b32_e32 v36, 0
.LBB0_8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi8ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v33
	s_ashr_i32 s5, s4, 31
	s_lshr_b32 s5, s5, 30
	s_add_i32 s5, s4, s5
	s_and_b32 s5, s5, 0x3fffffc
	s_sub_i32 s5, s4, s5
	v_lshl_or_b32 v16, s5, 6, v73
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v76
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v87
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v76
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v87
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s5, s4, 2
	s_add_i32 s5, s5, s3
	s_mul_i32 s6, s5, s24
	s_cmp_gt_i32 s22, s5
	s_cselect_b64 s[16:17], -1, 0
	s_mov_b32 s47, 0x20000
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	s_lshl_b32 s12, s6, 1
	v_mov_b32_e32 v38, s12
	buffer_load_dwordx4 v[40:43], v38, s[44:47], 0 offen
	buffer_load_dwordx4 v[44:47], v38, s[44:47], 0 offen offset:16
	v_lshl_add_u32 v64, s4, 5, v72
	v_add_u32_e32 v56, 0x400, v64
	v_mad_u64_u32 v[38:39], s[4:5], v56, s25, v[32:33]
	s_mov_b32 s44, s61
	s_mov_b32 s45, s62
	s_mov_b32 s46, s63
	buffer_load_dwordx2 v[48:49], v38, s[44:47], 0 offen
	v_add_u32_e32 v39, s65, v38
	buffer_load_dwordx2 v[50:51], v39, s[44:47], 0 offen
	v_add_u32_e32 v39, s65, v39
	buffer_load_dwordx2 v[52:53], v39, s[44:47], 0 offen
	v_add_u32_e32 v39, s65, v39
	buffer_load_dwordx2 v[54:55], v39, s[44:47], 0 offen
	v_mov_b32_e32 v39, 0xffff
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v57, 16, v40
	v_bfi_b32 v40, v39, 0, v40
	v_lshlrev_b32_e32 v58, 16, v41
	v_bfi_b32 v41, v39, 0, v41
	v_lshlrev_b32_e32 v59, 16, v42
	v_bfi_b32 v42, v39, 0, v42
	v_lshlrev_b32_e32 v60, 16, v43
	v_bfi_b32 v43, v39, 0, v43
	v_cvt_f16_f32_e32 v57, v57
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v59, v59
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v60, v60
	s_and_b64 vcc, s[50:51], s[16:17]
	v_cndmask_b32_e32 v57, 0, v57, vcc
	v_cndmask_b32_e32 v61, 0, v40, vcc
	v_cndmask_b32_e32 v58, 0, v58, vcc
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_cvt_f16_f32_e32 v40, v43
	v_cndmask_b32_e32 v43, 0, v59, vcc
	v_cndmask_b32_e32 v59, 0, v42, vcc
	v_cndmask_b32_e32 v60, 0, v60, vcc
	v_cndmask_b32_e32 v62, 0, v40, vcc
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v40, 16, v44
	v_cvt_f16_f32_e32 v40, v40
	v_bfi_b32 v42, v39, 0, v44
	v_cvt_f16_f32_e32 v42, v42
	v_lshlrev_b32_e32 v44, 16, v45
	v_cvt_f16_f32_e32 v44, v44
	v_bfi_b32 v45, v39, 0, v45
	v_cvt_f16_f32_e32 v45, v45
	s_and_b64 vcc, s[48:49], s[16:17]
	v_cndmask_b32_e32 v63, 0, v40, vcc
	v_cndmask_b32_e32 v65, 0, v42, vcc
	v_cndmask_b32_e32 v66, 0, v44, vcc
	v_cndmask_b32_e32 v45, 0, v45, vcc
	v_lshlrev_b32_e32 v40, 16, v46
	v_cvt_f16_f32_e32 v40, v40
	v_bfi_b32 v42, v39, 0, v46
	v_cvt_f16_f32_e32 v42, v42
	v_lshlrev_b32_e32 v44, 16, v47
	v_cvt_f16_f32_e32 v44, v44
	v_bfi_b32 v46, v39, 0, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cndmask_b32_e32 v47, 0, v40, vcc
	v_cndmask_b32_e32 v67, 0, v42, vcc
	v_cndmask_b32_e32 v68, 0, v44, vcc
	v_cndmask_b32_e32 v46, 0, v46, vcc
	v_cmp_gt_i32_e64 s[4:5], s35, v56
	s_and_b64 vcc, s[18:19], s[4:5]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v48, 0, v48, vcc
	v_cndmask_b32_e32 v56, 0, v49, vcc
	v_lshrrev_b32_e32 v49, 24, v48
	v_add_u32_e32 v40, 0x480, v64
	v_cmp_gt_i32_e64 s[6:7], s35, v40
	s_and_b64 vcc, s[18:19], s[6:7]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v69, 0, v50, vcc
	v_cndmask_b32_e32 v70, 0, v51, vcc
	v_lshrrev_b32_e32 v71, 24, v69
	v_add_u32_e32 v44, 0x500, v64
	v_cmp_gt_i32_e64 s[8:9], s35, v44
	s_and_b64 vcc, s[18:19], s[8:9]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v104, 0, v52, vcc
	v_cndmask_b32_e32 v105, 0, v53, vcc
	v_lshrrev_b32_e32 v106, 24, v104
	v_add_u32_e32 v42, 0x580, v64
	v_cmp_gt_i32_e64 s[10:11], s35, v42
	s_and_b64 vcc, s[18:19], s[10:11]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v107, 0, v54, vcc
	v_cndmask_b32_e32 v108, 0, v55, vcc
	v_lshrrev_b32_e32 v109, 24, v107
	v_pack_b32_f16 v103, v57, v61
	v_pack_b32_f16 v102, v58, v41
	v_pack_b32_f16 v101, v43, v59
	v_pack_b32_f16 v100, v60, v62
	v_pack_b32_f16 v99, v63, v65
	v_pack_b32_f16 v98, v66, v45
	v_pack_b32_f16 v97, v47, v67
	v_pack_b32_f16 v96, v68, v46
	v_lshrrev_b32_e32 v41, 24, v56
	v_lshrrev_b32_e32 v43, 24, v70
	v_and_b32_e32 v45, 0xff, v48
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v46, v48, 8, 8
	v_cvt_f32_fp8_sdwa v46, v46 src0_sel:BYTE_0
	v_bfe_u32 v47, v48, 16, 8
	v_cvt_f32_fp8_sdwa v47, v47 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v60, 24, v105
	v_lshrrev_b32_e32 v65, 24, v108
	v_fma_mixlo_f16 v45, s20, v45, 0
	v_pk_mul_f32 v[46:47], s[30:31], v[46:47]
	v_cvt_f32_fp8_sdwa v48, v49 src0_sel:BYTE_0
	v_and_b32_e32 v49, 0xff, v56
	v_cvt_f32_fp8_sdwa v49, v49 src0_sel:BYTE_0
	v_bfe_u32 v50, v56, 8, 8
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_bfe_u32 v51, v56, 16, 8
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v47, v47
	v_pk_mul_f32 v[48:49], s[30:31], v[48:49]
	s_nop 0
	v_cvt_f16_f32_e32 v52, v49
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	s_nop 0
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v48
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v49, v51
	v_pack_b32_f16 v48, v52, v50
	v_pack_b32_f16 v47, v47, v53
	v_cvt_f32_fp8_sdwa v41, v41 src0_sel:BYTE_0
	v_and_b32_e32 v50, 0xff, v69
	v_cvt_f32_fp8_sdwa v52, v50 src0_sel:BYTE_0
	v_bfe_u32 v50, v69, 8, 8
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_bfe_u32 v51, v69, 16, 8
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v45, v46
	v_fma_mixhi_f16 v49, s20, v41, 0
	v_fma_mixlo_f16 v41, s20, v52, 0
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	v_cvt_f32_fp8_sdwa v52, v71 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v70
	v_cvt_f32_fp8_sdwa v53, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v70, 8, 8
	v_cvt_f32_fp8_sdwa v54, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v70, 16, 8
	v_cvt_f32_fp8_sdwa v55, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v51
	v_pk_mul_f32 v[52:53], s[30:31], v[52:53]
	s_nop 0
	v_cvt_f16_f32_e32 v51, v53
	v_pk_mul_f32 v[54:55], s[30:31], v[54:55]
	s_nop 0
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v56, v52
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v55
	v_pack_b32_f16 v52, v51, v54
	v_pack_b32_f16 v51, v45, v56
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v104
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v54, v104, 8, 8
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_bfe_u32 v55, v104, 16, 8
	v_cvt_f32_fp8_sdwa v55, v55 src0_sel:BYTE_0
	v_pack_b32_f16 v50, v41, v50
	v_fma_mixhi_f16 v53, s20, v43, 0
	v_fma_mixlo_f16 v41, s20, v45, 0
	v_pk_mul_f32 v[54:55], s[30:31], v[54:55]
	v_cvt_f32_fp8_sdwa v56, v106 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v105
	v_cvt_f32_fp8_sdwa v57, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v105, 8, 8
	v_cvt_f32_fp8_sdwa v58, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v105, 16, 8
	v_cvt_f32_fp8_sdwa v59, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v55
	v_pk_mul_f32 v[56:57], s[30:31], v[56:57]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v57
	v_pk_mul_f32 v[58:59], s[30:31], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v55, v58
	v_cvt_f16_f32_e32 v58, v56
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v59
	v_pack_b32_f16 v56, v45, v55
	v_pack_b32_f16 v55, v43, v58
	v_cvt_f32_fp8_sdwa v43, v60 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v107
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v58, v107, 8, 8
	v_cvt_f32_fp8_sdwa v58, v58 src0_sel:BYTE_0
	v_bfe_u32 v59, v107, 16, 8
	v_cvt_f32_fp8_sdwa v59, v59 src0_sel:BYTE_0
	v_pack_b32_f16 v54, v41, v54
	v_fma_mixhi_f16 v57, s20, v43, 0
	v_fma_mixlo_f16 v41, s20, v45, 0
	v_pk_mul_f32 v[58:59], s[30:31], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v58
	v_cvt_f32_fp8_sdwa v60, v109 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v108
	v_cvt_f32_fp8_sdwa v61, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v108, 8, 8
	v_cvt_f32_fp8_sdwa v62, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v108, 16, 8
	v_cvt_f32_fp8_sdwa v63, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v59
	v_pk_mul_f32 v[58:59], s[30:31], v[60:61]
	s_nop 0
	v_cvt_f16_f32_e32 v59, v59
	v_pk_mul_f32 v[60:61], s[30:31], v[62:63]
	s_nop 0
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f32_fp8_sdwa v62, v65 src0_sel:BYTE_0
	v_pack_b32_f16 v60, v59, v60
	v_pack_b32_f16 v59, v45, v58
	v_pack_b32_f16 v58, v41, v43
	v_fma_mixhi_f16 v61, s20, v62, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v64
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v64, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v64, v41
	v_add_u32_e32 v41, v41, v75
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[46:49] offset:32
	v_add_u32_e32 v43, 0x80, v64
	v_ashrrev_i32_e32 v46, 31, v43
	v_lshrrev_b32_e32 v46, 30, v46
	v_add_u32_e32 v46, v43, v46
	v_ashrrev_i32_e32 v47, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_sub_u32_e32 v43, v43, v46
	v_add_u32_e32 v43, v43, v75
	v_lshrrev_b32_e32 v46, 29, v47
	v_add_u32_e32 v46, v47, v46
	v_and_b32_e32 v46, -8, v46
	v_sub_u32_e32 v46, v47, v46
	v_xor_b32_e32 v43, v43, v46
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v46, 6, v47
	v_add3_u32 v41, v45, v46, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[50:53] offset:32
	v_add_u32_e32 v46, 0x100, v64
	v_ashrrev_i32_e32 v48, 31, v46
	v_lshrrev_b32_e32 v48, 30, v48
	v_add_u32_e32 v48, v46, v48
	v_ashrrev_i32_e32 v49, 2, v48
	v_sub_u32_e32 v47, v49, v47
	v_and_b32_e32 v48, -4, v48
	v_sub_u32_e32 v46, v46, v48
	v_add_u32_e32 v46, v46, v75
	v_lshrrev_b32_e32 v48, 29, v49
	v_add_u32_e32 v48, v49, v48
	v_and_b32_e32 v48, -8, v48
	v_sub_u32_e32 v48, v49, v48
	v_xor_b32_e32 v46, v46, v48
	v_sub_u32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v47, 6, v47
	v_lshl_add_u32 v43, v43, 3, v47
	v_lshlrev_b32_e32 v47, 1, v43
	v_add3_u32 v45, v45, 32, v47
	ds_write_b128 v45, v[54:57]
	v_add_u32_e32 v45, 0x180, v64
	v_ashrrev_i32_e32 v47, 31, v45
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v45, v47
	v_ashrrev_i32_e32 v48, 2, v47
	v_sub_u32_e32 v49, v48, v49
	v_and_b32_e32 v47, 0xffffffc, v47
	v_sub_u32_e32 v45, v45, v47
	v_add_u32_e32 v45, v45, v75
	v_lshrrev_b32_e32 v47, 29, v48
	v_add_u32_e32 v47, v48, v47
	v_and_b32_e32 v47, 0xffffff8, v47
	v_sub_u32_e32 v47, v48, v47
	v_xor_b32_e32 v45, v45, v47
	v_sub_u32_e32 v45, v45, v46
	v_lshlrev_b32_e32 v45, 4, v45
	v_lshlrev_b32_e32 v46, 7, v49
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v41, v45, v46, v41
	ds_write_b128 v41, v[58:61] offset:32
	s_and_b64 vcc, exec, s[0:1]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB0_11
; %bb.9:                                ; %.preheader.i407.i.i.i.i
	s_max_i32 s13, s64, 2
	v_mad_u64_u32 v[42:43], s[0:1], s25, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s25, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s25, v40, v[32:33]
	s_add_i32 s48, s12, 48
	s_lshl_b32 s49, s13, 4
	s_mov_b32 s50, 16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s61
	v_mov_b32_e32 v45, s62
	v_mov_b32_e32 v47, s63
	v_mov_b32_e32 v41, v40
.LBB0_10:                               ; %.lr.ph.i687.i408.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v104, s50, v38
	v_add_u32_e32 v64, s50, v32
	v_readfirstlane_b32 s44, v43
	v_readfirstlane_b32 s45, v45
	v_readfirstlane_b32 s46, v47
	v_add_u32_e32 v105, s50, v46
	v_add_u32_e32 v106, s50, v44
	v_add_u32_e32 v107, s50, v42
	v_readfirstlane_b32 s18, v33
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v62, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v63, 0
	s_add_i32 s0, s48, -16
	s_add_i32 s19, s50, 8
	v_mov_b32_e32 v124, s48
	v_cmp_gt_i32_e32 vcc, s23, v64
	buffer_load_dwordx2 v[70:71], v104, s[44:47], 0 offen
	buffer_load_dwordx2 v[68:69], v105, s[44:47], 0 offen
	buffer_load_dwordx2 v[66:67], v106, s[44:47], 0 offen
	buffer_load_dwordx2 v[64:65], v107, s[44:47], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s24, s18, 31
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	v_mov_b32_e32 v120, s0
	v_lshl_add_u32 v104, s18, 5, v72
	s_and_b64 s[12:13], s[4:5], vcc
	s_and_b64 s[14:15], s[6:7], vcc
	s_and_b64 s[0:1], s[8:9], vcc
	s_and_b64 vcc, s[10:11], vcc
	s_lshr_b32 s24, s24, 30
	v_ashrrev_i32_e32 v105, 31, v104
	v_add_u32_e32 v106, 0x80, v104
	v_add_u32_e32 v107, 0x100, v104
	v_add_u32_e32 v108, 0x180, v104
	s_add_i32 s24, s18, s24
	v_lshrrev_b32_e32 v105, 30, v105
	v_ashrrev_i32_e32 v109, 31, v106
	v_ashrrev_i32_e32 v110, 31, v107
	v_ashrrev_i32_e32 v111, 31, v108
	s_and_b32 s24, s24, 0x3fffffc
	v_add_u32_e32 v105, v104, v105
	v_lshrrev_b32_e32 v109, 30, v109
	v_lshrrev_b32_e32 v110, 30, v110
	v_lshrrev_b32_e32 v111, 30, v111
	s_sub_i32 s18, s18, s24
	v_ashrrev_i32_e32 v112, 2, v105
	v_and_b32_e32 v105, -4, v105
	v_add_u32_e32 v109, v106, v109
	v_add_u32_e32 v110, v107, v110
	v_add_u32_e32 v111, v108, v111
	v_lshl_or_b32 v113, s18, 6, v73
	s_cmp_gt_i32 s23, s19
	v_sub_u32_e32 v104, v104, v105
	v_lshrrev_b32_e32 v105, 29, v112
	v_lshlrev_b32_e32 v114, 7, v112
	v_ashrrev_i32_e32 v115, 2, v109
	v_and_b32_e32 v109, -4, v109
	v_ashrrev_i32_e32 v116, 2, v110
	v_and_b32_e32 v110, -4, v110
	v_ashrrev_i32_e32 v117, 2, v111
	v_and_b32_e32 v111, 0xffffffc, v111
	v_ashrrev_i32_e32 v118, 31, v113
	v_add_u32_e32 v119, 0x100, v113
	s_cselect_b64 s[18:19], -1, 0
	s_cmp_gt_i32 s23, s50
	v_add_u32_e32 v104, v104, v75
	v_add_u32_e32 v105, v112, v105
	v_sub_u32_e32 v106, v106, v109
	v_lshrrev_b32_e32 v109, 29, v115
	v_lshlrev_b32_e32 v121, 6, v115
	v_sub_u32_e32 v122, v116, v115
	v_sub_u32_e32 v107, v107, v110
	v_lshrrev_b32_e32 v110, 29, v116
	v_sub_u32_e32 v123, v117, v116
	v_sub_u32_e32 v108, v108, v111
	v_lshrrev_b32_e32 v111, 29, v117
	v_lshrrev_b32_e32 v118, 30, v118
	v_ashrrev_i32_e32 v125, 31, v119
	s_cselect_b64 s[24:25], -1, 0
	v_and_b32_e32 v105, -8, v105
	v_add_u32_e32 v106, v106, v75
	v_add_u32_e32 v109, v115, v109
	v_add_u32_e32 v107, v107, v75
	v_add_u32_e32 v110, v116, v110
	v_lshlrev_b32_e32 v122, 6, v122
	v_add_u32_e32 v108, v108, v75
	v_add_u32_e32 v111, v117, v111
	v_lshlrev_b32_e32 v123, 7, v123
	s_add_i32 s50, s50, 16
	s_add_i32 s48, s48, 32
	v_add_u32_e32 v118, v113, v118
	v_lshrrev_b32_e32 v125, 30, v125
	v_sub_u32_e32 v105, v112, v105
	v_and_b32_e32 v109, -8, v109
	v_and_b32_e32 v110, -8, v110
	v_and_b32_e32 v111, 0xffffff8, v111
	v_ashrrev_i32_e32 v112, 2, v118
	v_and_b32_e32 v118, -4, v118
	v_add_u32_e32 v125, v119, v125
	v_xor_b32_e32 v104, v104, v105
	v_sub_u32_e32 v105, v115, v109
	v_sub_u32_e32 v109, v116, v110
	v_sub_u32_e32 v110, v117, v111
	v_sub_u32_e32 v111, v113, v118
	v_lshrrev_b32_e32 v113, 29, v112
	v_lshlrev_b32_e32 v115, 6, v112
	v_ashrrev_i32_e32 v116, 2, v125
	v_and_b32_e32 v117, -4, v125
	v_lshlrev_b32_e32 v118, 3, v104
	v_lshl_add_u32 v128, v104, 4, v114
	v_xor_b32_e32 v105, v106, v105
	v_xor_b32_e32 v106, v107, v109
	v_xor_b32_e32 v107, v108, v110
	v_add_u32_e32 v108, v111, v76
	v_add_u32_e32 v109, v112, v113
	v_sub_u32_e32 v110, v119, v117
	v_lshrrev_b32_e32 v111, 29, v116
	v_lshlrev_b32_e32 v113, 7, v116
	v_sub_u32_e32 v104, v105, v104
	v_sub_u32_e32 v105, v106, v105
	v_sub_u32_e32 v106, v107, v106
	v_and_b32_e32 v107, -8, v109
	v_add_u32_e32 v109, v108, v87
	v_add_u32_e32 v110, v110, v76
	v_add_u32_e32 v111, v116, v111
	v_lshlrev_b32_e32 v104, 3, v104
	v_lshl_add_u32 v105, v105, 3, v122
	v_lshlrev_b32_e32 v106, 4, v106
	v_sub_u32_e32 v107, v112, v107
	v_and_b32_e32 v111, -8, v111
	v_add_u32_e32 v112, v110, v87
	v_add3_u32 v104, v118, v121, v104
	v_lshlrev_b32_e32 v114, 1, v105
	v_xor_b32_e32 v108, v108, v107
	v_xor_b32_e32 v107, v109, v107
	v_sub_u32_e32 v109, v116, v111
	v_lshlrev_b32_e32 v129, 1, v104
	v_add_lshl_u32 v104, v105, v104, 1
	v_lshlrev_b32_e32 v105, 3, v108
	v_sub_u32_e32 v107, v107, v108
	v_xor_b32_e32 v110, v110, v109
	v_xor_b32_e32 v109, v112, v109
	v_lshlrev_b32_e32 v111, 4, v108
	v_add3_u32 v130, v129, 32, v114
	v_add3_u32 v131, v106, v123, v104
	v_sub_u32_e32 v104, v110, v108
	v_sub_u32_e32 v106, v109, v108
	v_add_lshl_u32 v105, v105, v115, 1
	v_add3_u32 v108, v111, v113, 32
	v_lshlrev_b32_e32 v107, 4, v107
	v_lshl_add_u32 v109, v104, 4, v108
	v_add3_u32 v112, v105, 32, v107
	v_lshl_add_u32 v116, v106, 4, v108
	ds_read_b128 v[104:107], v105 offset:32
	ds_read_b128 v[108:111], v109
	ds_read_b128 v[112:115], v112
	ds_read_b128 v[116:119], v116
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[120:123], v120, s[44:47], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[124:127], v124, s[44:47], 0 offen
	v_dot2c_f32_f16_e32 v48, v103, v104
	v_dot2c_f32_f16_e32 v50, v102, v105
	v_dot2c_f32_f16_e32 v52, v101, v106
	v_dot2c_f32_f16_e32 v54, v100, v107
	v_dot2c_f32_f16_e32 v49, v103, v108
	v_dot2c_f32_f16_e32 v51, v102, v109
	v_dot2c_f32_f16_e32 v53, v101, v110
	v_dot2c_f32_f16_e32 v55, v100, v111
	v_dot2c_f32_f16_e32 v56, v99, v112
	v_dot2c_f32_f16_e32 v58, v98, v113
	v_dot2c_f32_f16_e32 v60, v97, v114
	v_dot2c_f32_f16_e32 v62, v96, v115
	v_dot2c_f32_f16_e32 v57, v99, v116
	v_dot2c_f32_f16_e32 v59, v98, v117
	v_dot2c_f32_f16_e32 v61, v97, v118
	v_dot2c_f32_f16_e32 v63, v96, v119
	v_pk_add_f32 v[40:41], v[40:41], v[48:49]
	s_nop 0
	v_pk_add_f32 v[40:41], v[50:51], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[52:53], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[54:55], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[56:57], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[58:59], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[60:61], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[62:63], v[40:41]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v48, 0, v70, s[12:13]
	v_cndmask_b32_e64 v49, 0, v71, s[12:13]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v50, 0, v68, s[14:15]
	v_cndmask_b32_e64 v51, 0, v69, s[14:15]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v52, 0, v66, s[0:1]
	v_cndmask_b32_e64 v53, 0, v67, s[0:1]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v54, 0, v64, vcc
	v_cndmask_b32_e32 v55, 0, v65, vcc
	v_lshrrev_b32_e32 v56, 24, v48
	v_lshrrev_b32_e32 v57, 24, v50
	v_lshrrev_b32_e32 v62, 24, v52
	v_lshrrev_b32_e32 v68, 24, v54
	v_lshrrev_b32_e32 v58, 24, v49
	v_lshrrev_b32_e32 v60, 24, v51
	v_lshrrev_b32_e32 v66, 24, v53
	v_lshrrev_b32_e32 v96, 24, v55
	v_and_b32_e32 v59, 0xff, v48
	v_bfe_u32 v61, v48, 8, 8
	v_bfe_u32 v63, v48, 16, 8
	v_and_b32_e32 v64, 0xff, v49
	v_bfe_u32 v65, v49, 8, 8
	v_bfe_u32 v67, v49, 16, 8
	v_and_b32_e32 v69, 0xff, v50
	v_bfe_u32 v70, v50, 8, 8
	v_bfe_u32 v71, v50, 16, 8
	v_and_b32_e32 v97, 0xff, v51
	v_bfe_u32 v98, v51, 8, 8
	v_bfe_u32 v99, v51, 16, 8
	v_and_b32_e32 v100, 0xff, v52
	v_bfe_u32 v101, v52, 8, 8
	v_bfe_u32 v102, v52, 16, 8
	v_and_b32_e32 v103, 0xff, v53
	v_bfe_u32 v104, v53, 8, 8
	v_bfe_u32 v105, v53, 16, 8
	v_and_b32_e32 v106, 0xff, v54
	v_bfe_u32 v107, v54, 8, 8
	v_bfe_u32 v108, v54, 16, 8
	v_and_b32_e32 v109, 0xff, v55
	v_bfe_u32 v110, v55, 8, 8
	v_bfe_u32 v111, v55, 16, 8
	v_cvt_f32_fp8_sdwa v112, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v113, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v114, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v100 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v101 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v102 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v103 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v104 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v105 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v100, v106 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v70, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v96 src0_sel:BYTE_0
	v_fma_mixlo_f16 v101, s20, v112, 0
	v_pk_mul_f32 v[48:49], s[30:31], v[48:49]
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	v_pk_mul_f32 v[52:53], s[30:31], v[52:53]
	v_fma_mixlo_f16 v102, s20, v114, 0
	v_pk_mul_f32 v[54:55], s[30:31], v[54:55]
	v_pk_mul_f32 v[56:57], s[30:31], v[56:57]
	v_pk_mul_f32 v[58:59], s[30:31], v[58:59]
	v_fma_mixlo_f16 v98, s20, v98, 0
	v_pk_mul_f32 v[60:61], s[30:31], v[60:61]
	v_pk_mul_f32 v[62:63], s[30:31], v[62:63]
	v_pk_mul_f32 v[64:65], s[30:31], v[64:65]
	v_fma_mixlo_f16 v100, s20, v100, 0
	v_pk_mul_f32 v[66:67], s[30:31], v[66:67]
	v_pk_mul_f32 v[68:69], s[30:31], v[68:69]
	v_pk_mul_f32 v[70:71], s[30:31], v[70:71]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v103, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v51, v53
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v104, v54
	v_cvt_f16_f32_e32 v53, v55
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v54, v57
	v_cvt_f16_f32_e32 v55, v59
	v_cvt_f16_f32_e32 v57, v58
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v58, v63
	v_cvt_f16_f32_e32 v59, v65
	v_cvt_f16_f32_e32 v64, v64
	v_cvt_f16_f32_e32 v65, v66
	v_cvt_f16_f32_e32 v66, v67
	v_cvt_f16_f32_e32 v67, v68
	v_cvt_f16_f32_e32 v68, v69
	v_cvt_f16_f32_e32 v63, v71
	v_cvt_f16_f32_e32 v69, v70
	v_pack_b32_f16 v50, v50, v52
	v_pack_b32_f16 v49, v49, v103
	v_pack_b32_f16 v48, v101, v48
	v_fma_mixhi_f16 v51, s20, v113, 0
	v_pack_b32_f16 v54, v54, v57
	v_pack_b32_f16 v53, v53, v56
	v_pack_b32_f16 v52, v102, v104
	v_fma_mixhi_f16 v55, s20, v97, 0
	v_pack_b32_f16 v58, v58, v64
	v_pack_b32_f16 v57, v61, v62
	v_pack_b32_f16 v56, v98, v60
	v_fma_mixhi_f16 v59, s20, v99, 0
	v_pack_b32_f16 v62, v68, v69
	v_pack_b32_f16 v61, v66, v67
	v_pack_b32_f16 v60, v100, v65
	v_fma_mixhi_f16 v63, s20, v96, 0
	ds_write_b128 v128, v[48:51] offset:32
	ds_write_b128 v129, v[52:55] offset:32
	ds_write_b128 v130, v[56:59]
	ds_write_b128 v131, v[60:63] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v48, 16, v120
	v_bfi_b32 v49, v39, 0, v120
	v_lshlrev_b32_e32 v50, 16, v121
	v_bfi_b32 v51, v39, 0, v121
	v_lshlrev_b32_e32 v52, 16, v122
	v_bfi_b32 v53, v39, 0, v122
	v_lshlrev_b32_e32 v54, 16, v123
	v_bfi_b32 v55, v39, 0, v123
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v56, 16, v124
	v_bfi_b32 v57, v39, 0, v124
	v_lshlrev_b32_e32 v58, 16, v125
	v_bfi_b32 v59, v39, 0, v125
	v_lshlrev_b32_e32 v60, 16, v126
	v_bfi_b32 v61, v39, 0, v126
	v_lshlrev_b32_e32 v62, 16, v127
	v_bfi_b32 v63, v39, 0, v127
	v_cvt_f16_f32_e32 v56, v56
	s_and_b64 vcc, s[16:17], s[18:19]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v51, v51
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v53, v53
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v55, v55
	v_cvt_f16_f32_e32 v57, v57
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v59, v59
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v63, v63
	s_and_b64 s[0:1], s[16:17], s[24:25]
	s_cmp_lg_u32 s49, s50
	v_cndmask_b32_e64 v48, 0, v48, s[0:1]
	v_cndmask_b32_e64 v49, 0, v49, s[0:1]
	v_cndmask_b32_e64 v50, 0, v50, s[0:1]
	v_cndmask_b32_e64 v51, 0, v51, s[0:1]
	v_cndmask_b32_e64 v52, 0, v52, s[0:1]
	v_cndmask_b32_e64 v53, 0, v53, s[0:1]
	v_cndmask_b32_e64 v54, 0, v54, s[0:1]
	v_cndmask_b32_e64 v55, 0, v55, s[0:1]
	v_cndmask_b32_e32 v56, 0, v56, vcc
	v_cndmask_b32_e32 v57, 0, v57, vcc
	v_cndmask_b32_e32 v58, 0, v58, vcc
	v_cndmask_b32_e32 v59, 0, v59, vcc
	v_cndmask_b32_e32 v60, 0, v60, vcc
	v_cndmask_b32_e32 v61, 0, v61, vcc
	v_cndmask_b32_e32 v62, 0, v62, vcc
	v_cndmask_b32_e32 v63, 0, v63, vcc
	v_pack_b32_f16 v103, v48, v49
	v_pack_b32_f16 v102, v50, v51
	v_pack_b32_f16 v101, v52, v53
	v_pack_b32_f16 v100, v54, v55
	v_pack_b32_f16 v99, v56, v57
	v_pack_b32_f16 v98, v58, v59
	v_pack_b32_f16 v97, v60, v61
	v_pack_b32_f16 v96, v62, v63
	s_cbranch_scc1 .LBB0_10
	s_branch .LBB0_12
.LBB0_11:
	v_mov_b32_e32 v40, 0
.LBB0_12:                               ; %_ZNK7ck_tile10static_forILi0ELi3ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS7_IJLi1ELi4ELi1EEEENS7_IJLi1ELi64ELi8EEEES9_SA_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSQ_IJiiEEESS_Lb0EEENS_9right_padIiiLb0EEESV_EEENSQ_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSQ_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi8ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSQ_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSI_INSJ_INSK_ILSL_1EKS5_lLb1ELSN_0EEES18_LS19_0EEENSQ_IJNS1B_ILi512EEES1D_EEEEENSI_INSJ_INSK_ILSL_1EKDF16_lLb1ELSN_0EEENSP_INSQ_IJNSR_INSQ_
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v95, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v94, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v93, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v92, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v95, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v94, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v93, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v92, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v91, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v90, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v89, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v88, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v91, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v90, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v89, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v88, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v86, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v85, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v84, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v83, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v86, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v85, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v84, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v83, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v82, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v81, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v80, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v79, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v82, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v81, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v80, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v79, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v33
	s_ashr_i32 s0, s4, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s4, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s4, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v103, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v102, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v101, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v100, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v103, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v102, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v101, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v100, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v99, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v98, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v97, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v96, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v99, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v98, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v97, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v96, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s35, 31
	s_lshr_b32 s5, s1, 26
	s_add_i32 s5, s35, s5
	s_andn2_b32 s5, s5, 63
	s_sub_i32 s5, s35, s5
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s35, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s5, v77
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v77
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[6:7], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[6:7], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[6:7], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[6:7], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[6:7], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s5, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v77
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB0_14
; %bb.13:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[6:7], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[6:7], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s4, s4, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s4
	ds_write_b32 v6, v1
.LBB0_14:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s42, s2
	s_mul_i32 s0, s42, s2
	s_add_i32 s4, s34, -1
	s_mul_i32 s4, s26, s4
	s_add_u32 s6, 0, 0
	s_addc_u32 s6, s60, -1
	s_add_i32 s4, s6, s4
	s_add_u32 s0, s36, s0
	s_addc_u32 s1, s37, s1
	s_lshl_b32 s6, s58, 6
	s_and_b32 s6, s6, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s6, v73
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s5, s5, 4
	v_mov_b32_e32 v1, s5
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s30, s35, 1
	s_mov_b32 s31, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[28:31], 0 offen
	buffer_load_ushort v12, v1, s[28:31], 0 offen offset:512
	buffer_load_ushort v13, v1, s[28:31], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[28:31], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[28:31], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[28:31], 0 offen offset:2560
	s_mov_b32 s10, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s7, v33
	s_add_i32 s8, s4, 1
	s_lshl_b32 s6, s7, 5
	s_add_i32 s4, s6, s33
	v_add_u32_e32 v19, s4, v72
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s26
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s28, s0
	s_mov_b32 s29, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s30, s8
	v_lshl_add_u32 v27, s26, 7, v26
	v_div_scale_f32 v28, s[4:5], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[28:31], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[28:31], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s35, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s35, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s35, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s35, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s35, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s35, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s4, s7, 2
	s_lshl_b32 s5, s7, 6
	s_and_b32 s5, s5, 0xc0
	v_or_b32_e32 v12, s5, v73
	v_add_u32_e32 v13, s4, v74
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s4, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s4
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s4, 0x600
	v_mul_lo_u32 v13, v13, s4
	v_and_or_b32 v13, v77, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s4, 0x2000
	v_add3_u32 v15, v16, s4, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[4:5], s35, v32
	v_cmp_gt_i32_e32 vcc, s34, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s8
	s_and_b64 s[0:1], s[4:5], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s34, v14
	s_and_b64 s[4:5], s[4:5], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[4:5]
	v_cndmask_b32_e64 v15, 0, v9, s[4:5]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s21, v8, 0
	s_mov_b32 s8, s21
	s_mov_b32 s9, s21
	v_pk_mul_f32 v[6:7], s[20:21], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[20:21], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[20:21], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s21, v7, 0
	v_pk_mul_f32 v[6:7], s[20:21], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[20:21], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[20:21], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s21, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s21, v17, 0
	v_add_u32_e32 v5, s6, v72
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v75
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v78
	v_mul_lo_u32 v6, s26, v14
	v_or_b32_e32 v7, 16, v32
.LBB0_15:                               ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s35, v7
	v_readfirstlane_b32 s28, v2
	v_readfirstlane_b32 s29, v3
	v_readfirstlane_b32 s30, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s11, v33
	s_add_i32 s12, s10, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[28:31], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[28:31], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s13, s11, 31
	v_lshl_add_u32 v8, s11, 5, v72
	s_lshr_b32 s13, s13, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s13, s11, s13
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s14, s13, 2
	s_and_b32 s13, s13, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s11, s11, s13
	s_mul_hi_i32 s13, s14, 0x2aaaaaab
	s_mul_i32 s15, s14, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s16, s13, 31
	s_ashr_i32 s13, s13, 5
	v_lshl_or_b32 v13, s11, 6, v73
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s11, s13, s16
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v75
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s11, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v75
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s11, s14, s11
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s12, s11, s12
	s_xor_b32 s11, s11, s10
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s10, s10, 2
	s_sub_i32 s12, s12, s11
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s11, s11, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v76
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s11, s11, s15
	s_lshl_b32 s12, s12, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s13, s11, 0x2000
	v_mov_b32_e32 v10, s11
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s11, s13, s12
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s11
	s_cmpk_lg_i32 s10, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s21, v28, 0
	v_pk_mul_f32 v[8:9], s[8:9], v[8:9]
	v_pk_mul_f32 v[10:11], s[8:9], v[10:11]
	v_pk_mul_f32 v[12:13], s[8:9], v[12:13]
	v_fma_mixlo_f16 v22, s21, v22, 0
	v_pk_mul_f32 v[14:15], s[8:9], v[14:15]
	v_pk_mul_f32 v[16:17], s[8:9], v[16:17]
	v_pk_mul_f32 v[18:19], s[8:9], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s21, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s21, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB0_15
; %bb.16:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s6, v33
	s_ashr_i32 s0, s6, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s6, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s6, s0
	v_lshl_or_b32 v1, s0, 6, v73
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v76
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s4, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s4
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s4, s0, 0xbe
	s_lshl_b32 s5, s4, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s5, s1
	s_add_i32 s5, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s4
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s5, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s43, s2
	s_mul_i32 s0, s43, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s38, s0
	s_addc_u32 s5, s39, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s22, 0x7fffffff
	s_mul_i32 s2, s0, s27
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s6, 2
	s_lshl_b32 s1, s6, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v73
	s_add_i32 s0, s0, s3
	v_add_u32_e32 v4, s0, v74
	v_add_u32_e32 v0, s33, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s27, v[0:1]
	v_cmp_gt_i32_e32 vcc, s34, v0
	v_cmp_gt_i32_e64 s[0:1], s22, v4
	s_add_i32 s2, s34, s2
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 132
		.amdhsa_next_free_sgpr 69
		.amdhsa_accum_offset 132
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end0:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end0-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 18924
; NumSgprs: 75
; NumVgprs: 132
; NumAgprs: 0
; TotalNumVgprs: 132
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 9
; VGPRBlocks: 16
; NumSGPRsForWavesPerEU: 75
; NumVGPRsForWavesPerEU: 132
; AccumOffset: 132
; Occupancy: 3
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 32
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dwordx4 s[40:43], s[0:1], 0x0
	s_load_dwordx2 s[28:29], s[0:1], 0x18
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[20:23], s[0:1], 0x38
	s_load_dwordx2 s[34:35], s[0:1], 0x48
	s_load_dwordx4 s[24:27], s[0:1], 0x60
	s_lshl_b32 s33, s4, 8
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s22, -1
	s_mul_i32 s6, s24, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s23, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s8, s23, 15
	s_add_i32 s9, s35, -1
	s_mul_i32 s63, s25, s9
	s_add_u32 s61, s42, s5
	s_addc_u32 s62, s43, s4
	s_add_i32 s6, s6, s7
	s_ashr_i32 s4, s8, 31
	s_lshr_b32 s4, s4, 28
	s_add_i32 s8, s8, s4
	s_ashr_i32 s64, s8, 4
	s_add_i32 s63, s63, s7
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s58, v33
	s_lshr_b32 s4, s58, 2
	s_add_i32 s4, s4, s3
	s_mul_i32 s5, s4, s24
	s_cmp_gt_i32 s22, s4
	s_cselect_b64 s[44:45], -1, 0
	s_lshl_b32 s59, s6, 1
	s_mov_b32 s39, 0x20000
	s_mov_b32 s36, s40
	s_mov_b32 s37, s41
	s_mov_b32 s38, s59
	s_lshl_b32 s12, s5, 1
	v_mov_b32_e32 v0, s12
	buffer_load_dwordx4 v[2:5], v0, s[36:39], 0 offen
	buffer_load_dwordx4 v[6:9], v0, s[36:39], 0 offen offset:16
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v77, -1, v0
	v_lshlrev_b32_e32 v0, 3, v77
	v_lshrrev_b32_e32 v72, 1, v77
	v_and_b32_e32 v32, 8, v0
	v_lshl_add_u32 v26, s58, 5, v72
	v_mad_u64_u32 v[0:1], s[4:5], v26, s25, v[32:33]
	s_cmp_gt_i32 s23, 8
	s_mov_b32 s36, s61
	s_mov_b32 s37, s62
	s_mov_b32 s38, s63
	buffer_load_dwordx2 v[10:11], v0, s[36:39], 0 offen
	s_cselect_b64 s[48:49], -1, 0
	s_cmp_gt_i32 s23, 0
	s_cselect_b64 s[50:51], -1, 0
	s_lshl_b32 s65, s25, 7
	v_add_u32_e32 v1, s65, v0
	buffer_load_dwordx2 v[12:13], v1, s[36:39], 0 offen
	v_add_u32_e32 v1, s65, v1
	buffer_load_dwordx2 v[14:15], v1, s[36:39], 0 offen
	v_add_u32_e32 v1, s65, v1
	buffer_load_dwordx2 v[16:17], v1, s[36:39], 0 offen
	v_mov_b32_e32 v1, 0xffff
	s_load_dwordx2 s[42:43], s[0:1], 0x78
	v_and_b32_e32 v73, 63, v77
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v18, 16, v2
	v_bfi_b32 v2, v1, 0, v2
	v_lshlrev_b32_e32 v19, 16, v3
	v_bfi_b32 v3, v1, 0, v3
	v_lshlrev_b32_e32 v20, 16, v4
	v_bfi_b32 v4, v1, 0, v4
	v_lshlrev_b32_e32 v21, 16, v5
	v_bfi_b32 v5, v1, 0, v5
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v22, 16, v6
	v_bfi_b32 v6, v1, 0, v6
	v_lshlrev_b32_e32 v23, 16, v7
	v_bfi_b32 v7, v1, 0, v7
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v23, v23
	s_and_b64 vcc, s[50:51], s[44:45]
	v_cndmask_b32_e32 v18, 0, v18, vcc
	v_cndmask_b32_e32 v24, 0, v2, vcc
	v_cndmask_b32_e32 v19, 0, v19, vcc
	v_cndmask_b32_e32 v3, 0, v3, vcc
	v_cndmask_b32_e32 v20, 0, v20, vcc
	v_cndmask_b32_e32 v25, 0, v4, vcc
	v_cndmask_b32_e32 v21, 0, v21, vcc
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cvt_f16_f32_e32 v2, v7
	s_and_b64 vcc, s[48:49], s[44:45]
	v_cndmask_b32_e32 v7, 0, v22, vcc
	v_cndmask_b32_e32 v22, 0, v6, vcc
	v_cndmask_b32_e32 v23, 0, v23, vcc
	v_cndmask_b32_e32 v27, 0, v2, vcc
	v_lshlrev_b32_e32 v2, 16, v8
	v_cvt_f16_f32_e32 v2, v2
	v_bfi_b32 v4, v1, 0, v8
	v_cvt_f16_f32_e32 v4, v4
	v_lshlrev_b32_e32 v6, 16, v9
	v_cvt_f16_f32_e32 v6, v6
	v_bfi_b32 v8, v1, 0, v9
	v_cvt_f16_f32_e32 v8, v8
	v_cndmask_b32_e32 v9, 0, v2, vcc
	v_cndmask_b32_e32 v28, 0, v4, vcc
	v_cndmask_b32_e32 v29, 0, v6, vcc
	v_cndmask_b32_e32 v8, 0, v8, vcc
	v_cmp_gt_i32_e64 s[18:19], s23, v32
	v_cmp_gt_i32_e32 vcc, s35, v26
	s_and_b64 s[4:5], vcc, s[18:19]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v10, 0, v10, s[4:5]
	v_cndmask_b32_e64 v30, 0, v11, s[4:5]
	v_lshrrev_b32_e32 v11, 24, v10
	v_add_u32_e32 v6, 0x80, v26
	v_cmp_gt_i32_e64 s[4:5], s35, v6
	s_and_b64 s[6:7], s[18:19], s[4:5]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v31, 0, v12, s[6:7]
	v_cndmask_b32_e64 v34, 0, v13, s[6:7]
	v_lshrrev_b32_e32 v35, 24, v31
	v_add_u32_e32 v4, 0x100, v26
	v_cmp_gt_i32_e64 s[6:7], s35, v4
	s_and_b64 s[8:9], s[18:19], s[6:7]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v36, 0, v14, s[8:9]
	v_cndmask_b32_e64 v37, 0, v15, s[8:9]
	v_lshrrev_b32_e32 v38, 24, v36
	v_add_u32_e32 v2, 0x180, v26
	v_cmp_gt_i32_e64 s[8:9], s35, v2
	s_and_b64 s[10:11], s[18:19], s[8:9]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v39, 0, v16, s[10:11]
	v_cndmask_b32_e64 v40, 0, v17, s[10:11]
	v_lshrrev_b32_e32 v41, 24, v39
	v_pack_b32_f16 v86, v18, v24
	v_pack_b32_f16 v85, v19, v3
	v_pack_b32_f16 v84, v20, v25
	v_pack_b32_f16 v83, v21, v5
	v_pack_b32_f16 v82, v7, v22
	v_pack_b32_f16 v81, v23, v27
	v_pack_b32_f16 v80, v9, v28
	v_pack_b32_f16 v79, v29, v8
	v_lshrrev_b32_e32 v3, 24, v30
	v_lshrrev_b32_e32 v5, 24, v34
	v_lshrrev_b32_e32 v7, 24, v37
	v_lshrrev_b32_e32 v27, 24, v40
	v_and_b32_e32 v8, 0xff, v10
	v_cvt_f32_fp8_sdwa v12, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_fma_mixlo_f16 v14, s20, v12, 0
	s_mov_b32 s30, s20
	s_mov_b32 s31, s20
	v_pk_mul_f32 v[8:9], s[20:21], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v11 src0_sel:BYTE_0
	v_and_b32_e32 v11, 0xff, v30
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_bfe_u32 v12, v30, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v30, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[20:21], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v15, v11
	v_pk_mul_f32 v[12:13], s[20:21], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v16, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v15, v12
	v_pack_b32_f16 v9, v9, v16
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v31
	v_cvt_f32_fp8_sdwa v15, v12 src0_sel:BYTE_0
	v_bfe_u32 v12, v31, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v31, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v14, v8
	v_fma_mixhi_f16 v11, s20, v3, 0
	v_fma_mixlo_f16 v3, s20, v15, 0
	v_pk_mul_f32 v[12:13], s[20:21], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v35 src0_sel:BYTE_0
	v_and_b32_e32 v15, 0xff, v34
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_bfe_u32 v16, v34, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v34, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[20:21], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v15
	v_pk_mul_f32 v[16:17], s[20:21], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v18, v16
	v_pack_b32_f16 v13, v13, v19
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v36
	v_cvt_f32_fp8_sdwa v18, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v36, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v36, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v3, v12
	v_fma_mixhi_f16 v15, s20, v5, 0
	v_fma_mixlo_f16 v3, s20, v18, 0
	v_pk_mul_f32 v[16:17], s[20:21], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v18, v38 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v37
	v_cvt_f32_fp8_sdwa v19, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v37, 8, 8
	v_cvt_f32_fp8_sdwa v20, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v37, 16, 8
	v_cvt_f32_fp8_sdwa v21, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v17
	v_pk_mul_f32 v[18:19], s[20:21], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v19
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v22, v18
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v21
	v_pack_b32_f16 v18, v17, v20
	v_pack_b32_f16 v17, v5, v22
	v_cvt_f32_fp8_sdwa v5, v7 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v39
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v20, v39, 8, 8
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_bfe_u32 v21, v39, 16, 8
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_pack_b32_f16 v16, v3, v16
	v_fma_mixhi_f16 v19, s20, v5, 0
	v_fma_mixlo_f16 v3, s20, v7, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v20
	v_cvt_f32_fp8_sdwa v22, v41 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v40
	v_cvt_f32_fp8_sdwa v23, v7 src0_sel:BYTE_0
	v_bfe_u32 v7, v40, 8, 8
	v_cvt_f32_fp8_sdwa v24, v7 src0_sel:BYTE_0
	v_bfe_u32 v7, v40, 16, 8
	v_cvt_f32_fp8_sdwa v25, v7 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v7, v21
	v_pk_mul_f32 v[20:21], s[20:21], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[22:23], s[20:21], v[24:25] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v23, v23
	v_cvt_f32_fp8_sdwa v24, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v21, v22
	v_pack_b32_f16 v21, v7, v20
	v_pack_b32_f16 v20, v3, v5
	v_fma_mixhi_f16 v23, s20, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v75, 1, v32
	v_ashrrev_i32_e32 v3, 31, v26
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v26, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v3, v26, v3
	v_add_u32_e32 v3, v75, v3
	v_lshrrev_b32_e32 v7, 29, v5
	v_add_u32_e32 v7, v5, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v5, v7
	v_xor_b32_e32 v3, v3, v7
	v_lshlrev_b32_e32 v7, 3, v3
	v_lshlrev_b32_e32 v5, 7, v5
	v_lshl_add_u32 v5, v3, 4, v5
	ds_write_b128 v5, v[8:11] offset:32
	v_ashrrev_i32_e32 v5, 31, v6
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v6, v5
	v_ashrrev_i32_e32 v8, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v6, v5
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v9, 29, v8
	v_add_u32_e32 v9, v8, v9
	v_and_b32_e32 v9, -8, v9
	v_sub_u32_e32 v9, v8, v9
	v_xor_b32_e32 v5, v5, v9
	v_sub_u32_e32 v3, v5, v3
	v_lshlrev_b32_e32 v3, 3, v3
	v_lshlrev_b32_e32 v9, 6, v8
	v_add3_u32 v3, v7, v9, v3
	v_lshlrev_b32_e32 v7, 1, v3
	ds_write_b128 v7, v[12:15] offset:32
	v_ashrrev_i32_e32 v9, 31, v4
	v_lshrrev_b32_e32 v9, 30, v9
	v_add_u32_e32 v9, v4, v9
	v_ashrrev_i32_e32 v10, 2, v9
	v_sub_u32_e32 v8, v10, v8
	v_and_b32_e32 v9, -4, v9
	v_sub_u32_e32 v9, v4, v9
	v_add_u32_e32 v9, v9, v75
	v_lshrrev_b32_e32 v11, 29, v10
	v_add_u32_e32 v11, v10, v11
	v_and_b32_e32 v11, -8, v11
	v_sub_u32_e32 v11, v10, v11
	v_xor_b32_e32 v9, v9, v11
	v_sub_u32_e32 v5, v9, v5
	v_lshlrev_b32_e32 v8, 6, v8
	v_lshl_add_u32 v5, v5, 3, v8
	v_lshlrev_b32_e32 v8, 1, v5
	v_add3_u32 v7, v7, 32, v8
	ds_write_b128 v7, v[16:19]
	v_ashrrev_i32_e32 v7, 31, v2
	v_lshrrev_b32_e32 v7, 30, v7
	v_add_u32_e32 v7, v2, v7
	v_ashrrev_i32_e32 v8, 2, v7
	v_sub_u32_e32 v10, v8, v10
	v_and_b32_e32 v7, 0xffffffc, v7
	v_sub_u32_e32 v7, v2, v7
	v_add_u32_e32 v7, v7, v75
	v_lshrrev_b32_e32 v11, 29, v8
	v_add_u32_e32 v11, v8, v11
	v_and_b32_e32 v11, 0xffffff8, v11
	v_sub_u32_e32 v8, v8, v11
	v_xor_b32_e32 v7, v7, v8
	v_sub_u32_e32 v7, v7, v9
	v_lshlrev_b32_e32 v7, 4, v7
	v_lshlrev_b32_e32 v8, 7, v10
	v_add_lshl_u32 v3, v5, v3, 1
	v_add3_u32 v3, v7, v8, v3
	ds_write_b128 v3, v[20:23] offset:32
	s_mov_b32 s56, 16
	s_cmp_gt_i32 s23, 16
	s_cselect_b64 s[52:53], -1, 0
	s_cmp_lt_i32 s23, 17
	v_lshrrev_b32_e32 v3, 3, v77
	v_lshrrev_b32_e32 v74, 6, v77
	v_lshlrev_b32_e32 v76, 2, v74
	v_add_u32_e32 v3, 8, v3
	v_lshrrev_b32_e32 v78, 3, v3
	v_sub_u32_e32 v3, v78, v74
	v_lshlrev_b32_e32 v87, 2, v3
	v_mov_b32_e32 v35, 0
	s_cbranch_scc1 .LBB1_3
; %bb.1:                                ; %.preheader.i.i.i.i.i
	s_max_i32 s13, s64, 2
	v_mad_u64_u32 v[2:3], s[10:11], s25, v2, v[32:33]
	v_mad_u64_u32 v[4:5], s[10:11], s25, v4, v[32:33]
	v_mad_u64_u32 v[6:7], s[10:11], s25, v6, v[32:33]
	s_add_i32 s57, s12, 48
	s_lshl_b32 s60, s13, 4
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v3, s61
	v_mov_b32_e32 v5, s62
	v_mov_b32_e32 v7, s63
	v_mov_b32_e32 v36, s40
	v_mov_b32_e32 v37, s41
	v_mov_b32_e32 v38, s59
	v_mov_b32_e32 v35, v34
.LBB1_2:                                ; %.lr.ph.i687.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v24, s56, v0
	v_add_u32_e32 v25, s56, v32
	v_readfirstlane_b32 s36, v3
	v_readfirstlane_b32 s37, v5
	v_readfirstlane_b32 s38, v7
	v_add_u32_e32 v26, s56, v6
	v_add_u32_e32 v27, s56, v4
	v_add_u32_e32 v39, s56, v2
	v_readfirstlane_b32 s46, v33
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v18, 0
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v19, 0
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	s_add_i32 s12, s57, -16
	s_add_i32 s47, s56, 8
	v_mov_b32_e32 v60, s57
	v_cmp_gt_i32_e64 s[10:11], s23, v25
	buffer_load_dwordx2 v[30:31], v24, s[36:39], 0 offen
	buffer_load_dwordx2 v[28:29], v26, s[36:39], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[26:27], v27, s[36:39], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[24:25], v39, s[36:39], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s54, s46, 31
	v_readfirstlane_b32 s36, v36
	v_readfirstlane_b32 s37, v37
	v_readfirstlane_b32 s38, v38
	v_mov_b32_e32 v39, s12
	v_lshl_add_u32 v40, s46, 5, v72
	s_and_b64 s[16:17], vcc, s[10:11]
	s_and_b64 s[14:15], s[4:5], s[10:11]
	s_and_b64 s[12:13], s[6:7], s[10:11]
	s_and_b64 s[10:11], s[8:9], s[10:11]
	s_lshr_b32 s54, s54, 30
	v_ashrrev_i32_e32 v41, 31, v40
	v_add_u32_e32 v42, 0x80, v40
	v_add_u32_e32 v43, 0x100, v40
	v_add_u32_e32 v44, 0x180, v40
	s_add_i32 s54, s46, s54
	v_lshrrev_b32_e32 v41, 30, v41
	v_ashrrev_i32_e32 v45, 31, v42
	v_ashrrev_i32_e32 v46, 31, v43
	v_ashrrev_i32_e32 v47, 31, v44
	s_and_b32 s54, s54, 0x3fffffc
	v_add_u32_e32 v41, v40, v41
	v_lshrrev_b32_e32 v45, 30, v45
	v_lshrrev_b32_e32 v46, 30, v46
	v_lshrrev_b32_e32 v47, 30, v47
	s_sub_i32 s46, s46, s54
	v_ashrrev_i32_e32 v48, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_add_u32_e32 v45, v42, v45
	v_add_u32_e32 v46, v43, v46
	v_add_u32_e32 v47, v44, v47
	v_lshl_or_b32 v49, s46, 6, v73
	s_cmp_gt_i32 s23, s47
	v_sub_u32_e32 v40, v40, v41
	v_lshrrev_b32_e32 v41, 29, v48
	v_lshlrev_b32_e32 v50, 7, v48
	v_ashrrev_i32_e32 v51, 2, v45
	v_and_b32_e32 v45, -4, v45
	v_ashrrev_i32_e32 v52, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_ashrrev_i32_e32 v53, 2, v47
	v_and_b32_e32 v47, 0xffffffc, v47
	v_ashrrev_i32_e32 v54, 31, v49
	v_add_u32_e32 v55, 0x100, v49
	s_cselect_b64 s[46:47], -1, 0
	s_cmp_gt_i32 s23, s56
	v_add_u32_e32 v40, v40, v75
	v_add_u32_e32 v41, v48, v41
	v_sub_u32_e32 v42, v42, v45
	v_lshrrev_b32_e32 v45, 29, v51
	v_lshlrev_b32_e32 v56, 6, v51
	v_sub_u32_e32 v57, v52, v51
	v_sub_u32_e32 v43, v43, v46
	v_lshrrev_b32_e32 v46, 29, v52
	v_sub_u32_e32 v58, v53, v52
	v_sub_u32_e32 v44, v44, v47
	v_lshrrev_b32_e32 v47, 29, v53
	v_lshrrev_b32_e32 v54, 30, v54
	v_ashrrev_i32_e32 v59, 31, v55
	s_cselect_b64 s[54:55], -1, 0
	v_and_b32_e32 v41, -8, v41
	v_add_u32_e32 v42, v42, v75
	v_add_u32_e32 v45, v51, v45
	v_add_u32_e32 v43, v43, v75
	v_add_u32_e32 v46, v52, v46
	v_lshlrev_b32_e32 v57, 6, v57
	v_add_u32_e32 v44, v44, v75
	v_add_u32_e32 v47, v53, v47
	v_lshlrev_b32_e32 v58, 7, v58
	s_add_i32 s56, s56, 16
	s_add_i32 s57, s57, 32
	v_add_u32_e32 v54, v49, v54
	v_lshrrev_b32_e32 v59, 30, v59
	v_sub_u32_e32 v41, v48, v41
	v_and_b32_e32 v45, -8, v45
	v_and_b32_e32 v46, -8, v46
	v_and_b32_e32 v47, 0xffffff8, v47
	v_ashrrev_i32_e32 v48, 2, v54
	v_and_b32_e32 v54, -4, v54
	v_add_u32_e32 v59, v55, v59
	v_xor_b32_e32 v40, v40, v41
	v_sub_u32_e32 v41, v51, v45
	v_sub_u32_e32 v45, v52, v46
	v_sub_u32_e32 v46, v53, v47
	v_sub_u32_e32 v47, v49, v54
	v_lshrrev_b32_e32 v49, 29, v48
	v_lshlrev_b32_e32 v51, 6, v48
	v_ashrrev_i32_e32 v52, 2, v59
	v_and_b32_e32 v53, -4, v59
	v_lshlrev_b32_e32 v54, 3, v40
	v_lshl_add_u32 v64, v40, 4, v50
	v_xor_b32_e32 v41, v42, v41
	v_xor_b32_e32 v42, v43, v45
	v_xor_b32_e32 v43, v44, v46
	v_add_u32_e32 v44, v47, v76
	v_add_u32_e32 v45, v48, v49
	v_sub_u32_e32 v46, v55, v53
	v_lshrrev_b32_e32 v47, 29, v52
	v_lshlrev_b32_e32 v49, 7, v52
	v_sub_u32_e32 v40, v41, v40
	v_sub_u32_e32 v41, v42, v41
	v_sub_u32_e32 v42, v43, v42
	v_and_b32_e32 v43, -8, v45
	v_add_u32_e32 v45, v44, v87
	v_add_u32_e32 v46, v46, v76
	v_add_u32_e32 v47, v52, v47
	v_lshlrev_b32_e32 v40, 3, v40
	v_lshl_add_u32 v41, v41, 3, v57
	v_lshlrev_b32_e32 v42, 4, v42
	v_sub_u32_e32 v43, v48, v43
	v_and_b32_e32 v47, -8, v47
	v_add_u32_e32 v48, v46, v87
	v_add3_u32 v40, v54, v56, v40
	v_lshlrev_b32_e32 v50, 1, v41
	v_xor_b32_e32 v44, v44, v43
	v_xor_b32_e32 v43, v45, v43
	v_sub_u32_e32 v45, v52, v47
	v_lshlrev_b32_e32 v65, 1, v40
	v_add_lshl_u32 v40, v41, v40, 1
	v_lshlrev_b32_e32 v41, 3, v44
	v_sub_u32_e32 v43, v43, v44
	v_xor_b32_e32 v46, v46, v45
	v_xor_b32_e32 v45, v48, v45
	v_lshlrev_b32_e32 v47, 4, v44
	v_add3_u32 v66, v65, 32, v50
	v_add3_u32 v67, v42, v58, v40
	v_sub_u32_e32 v40, v46, v44
	v_sub_u32_e32 v42, v45, v44
	v_add_lshl_u32 v41, v41, v51, 1
	v_add3_u32 v44, v47, v49, 32
	v_lshlrev_b32_e32 v43, 4, v43
	v_lshl_add_u32 v45, v40, 4, v44
	v_add3_u32 v48, v41, 32, v43
	v_lshl_add_u32 v52, v42, 4, v44
	ds_read_b128 v[40:43], v41 offset:32
	ds_read_b128 v[44:47], v45
	ds_read_b128 v[48:51], v48
	ds_read_b128 v[52:55], v52
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[56:59], v39, s[36:39], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[60:63], v60, s[36:39], 0 offen
	v_dot2c_f32_f16_e32 v8, v86, v40
	v_dot2c_f32_f16_e32 v10, v85, v41
	v_dot2c_f32_f16_e32 v12, v84, v42
	v_dot2c_f32_f16_e32 v14, v83, v43
	v_dot2c_f32_f16_e32 v9, v86, v44
	v_dot2c_f32_f16_e32 v11, v85, v45
	v_dot2c_f32_f16_e32 v13, v84, v46
	v_dot2c_f32_f16_e32 v15, v83, v47
	v_dot2c_f32_f16_e32 v16, v82, v48
	v_dot2c_f32_f16_e32 v18, v81, v49
	v_dot2c_f32_f16_e32 v20, v80, v50
	v_dot2c_f32_f16_e32 v22, v79, v51
	v_dot2c_f32_f16_e32 v17, v82, v52
	v_dot2c_f32_f16_e32 v19, v81, v53
	v_dot2c_f32_f16_e32 v21, v80, v54
	v_dot2c_f32_f16_e32 v23, v79, v55
	v_pk_add_f32 v[8:9], v[34:35], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[10:11], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[12:13], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[14:15], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[16:17], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[18:19], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[20:21], v[8:9]
	s_nop 0
	v_pk_add_f32 v[34:35], v[22:23], v[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v8, 0, v30, s[16:17]
	v_cndmask_b32_e64 v9, 0, v31, s[16:17]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v10, 0, v28, s[14:15]
	v_cndmask_b32_e64 v11, 0, v29, s[14:15]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v12, 0, v26, s[12:13]
	v_cndmask_b32_e64 v13, 0, v27, s[12:13]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v14, 0, v24, s[10:11]
	v_cndmask_b32_e64 v15, 0, v25, s[10:11]
	v_lshrrev_b32_e32 v16, 24, v8
	v_lshrrev_b32_e32 v17, 24, v10
	v_lshrrev_b32_e32 v22, 24, v12
	v_lshrrev_b32_e32 v28, 24, v14
	v_lshrrev_b32_e32 v18, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_lshrrev_b32_e32 v26, 24, v13
	v_lshrrev_b32_e32 v39, 24, v15
	v_and_b32_e32 v19, 0xff, v8
	v_bfe_u32 v21, v8, 8, 8
	v_bfe_u32 v23, v8, 16, 8
	v_and_b32_e32 v24, 0xff, v9
	v_bfe_u32 v25, v9, 8, 8
	v_bfe_u32 v27, v9, 16, 8
	v_and_b32_e32 v29, 0xff, v10
	v_bfe_u32 v30, v10, 8, 8
	v_bfe_u32 v31, v10, 16, 8
	v_and_b32_e32 v40, 0xff, v11
	v_bfe_u32 v41, v11, 8, 8
	v_bfe_u32 v42, v11, 16, 8
	v_and_b32_e32 v43, 0xff, v12
	v_bfe_u32 v44, v12, 8, 8
	v_bfe_u32 v45, v12, 16, 8
	v_and_b32_e32 v46, 0xff, v13
	v_bfe_u32 v47, v13, 8, 8
	v_bfe_u32 v48, v13, 16, 8
	v_and_b32_e32 v49, 0xff, v14
	v_bfe_u32 v50, v14, 8, 8
	v_bfe_u32 v51, v14, 16, 8
	v_and_b32_e32 v52, 0xff, v15
	v_bfe_u32 v53, v15, 8, 8
	v_bfe_u32 v54, v15, 16, 8
	v_cvt_f32_fp8_sdwa v55, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v39 src0_sel:BYTE_0
	v_fma_mixlo_f16 v44, s20, v55, 0
	v_pk_mul_f32 v[8:9], s[30:31], v[8:9]
	v_pk_mul_f32 v[10:11], s[30:31], v[10:11]
	v_pk_mul_f32 v[12:13], s[30:31], v[12:13]
	v_fma_mixlo_f16 v45, s20, v69, 0
	v_pk_mul_f32 v[14:15], s[30:31], v[14:15]
	v_pk_mul_f32 v[16:17], s[30:31], v[16:17]
	v_pk_mul_f32 v[18:19], s[30:31], v[18:19]
	v_fma_mixlo_f16 v41, s20, v41, 0
	v_pk_mul_f32 v[20:21], s[30:31], v[20:21]
	v_pk_mul_f32 v[22:23], s[30:31], v[22:23]
	v_pk_mul_f32 v[24:25], s[30:31], v[24:25]
	v_fma_mixlo_f16 v43, s20, v43, 0
	v_pk_mul_f32 v[26:27], s[30:31], v[26:27]
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	v_pk_mul_f32 v[30:31], s[30:31], v[30:31]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v46, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v47, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v18, v23
	v_cvt_f16_f32_e32 v19, v25
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v23, v31
	v_cvt_f16_f32_e32 v29, v30
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v46
	v_pack_b32_f16 v8, v44, v8
	v_fma_mixhi_f16 v11, s20, v68, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v45, v47
	v_fma_mixhi_f16 v15, s20, v40, 0
	v_pack_b32_f16 v18, v18, v24
	v_pack_b32_f16 v17, v21, v22
	v_pack_b32_f16 v16, v41, v20
	v_fma_mixhi_f16 v19, s20, v42, 0
	v_pack_b32_f16 v22, v28, v29
	v_pack_b32_f16 v21, v26, v27
	v_pack_b32_f16 v20, v43, v25
	v_fma_mixhi_f16 v23, s20, v39, 0
	ds_write_b128 v64, v[8:11] offset:32
	ds_write_b128 v65, v[12:15] offset:32
	ds_write_b128 v66, v[16:19]
	ds_write_b128 v67, v[20:23] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v56
	v_bfi_b32 v9, v1, 0, v56
	v_lshlrev_b32_e32 v10, 16, v57
	v_bfi_b32 v11, v1, 0, v57
	v_lshlrev_b32_e32 v12, 16, v58
	v_bfi_b32 v13, v1, 0, v58
	v_lshlrev_b32_e32 v14, 16, v59
	v_bfi_b32 v15, v1, 0, v59
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v16, 16, v60
	v_bfi_b32 v17, v1, 0, v60
	v_lshlrev_b32_e32 v18, 16, v61
	v_bfi_b32 v19, v1, 0, v61
	v_lshlrev_b32_e32 v20, 16, v62
	v_bfi_b32 v21, v1, 0, v62
	v_lshlrev_b32_e32 v22, 16, v63
	v_bfi_b32 v23, v1, 0, v63
	v_cvt_f16_f32_e32 v16, v16
	s_and_b64 s[10:11], s[44:45], s[46:47]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v23, v23
	s_and_b64 s[12:13], s[44:45], s[54:55]
	s_cmp_lg_u32 s60, s56
	v_cndmask_b32_e64 v8, 0, v8, s[12:13]
	v_cndmask_b32_e64 v9, 0, v9, s[12:13]
	v_cndmask_b32_e64 v10, 0, v10, s[12:13]
	v_cndmask_b32_e64 v11, 0, v11, s[12:13]
	v_cndmask_b32_e64 v12, 0, v12, s[12:13]
	v_cndmask_b32_e64 v13, 0, v13, s[12:13]
	v_cndmask_b32_e64 v14, 0, v14, s[12:13]
	v_cndmask_b32_e64 v15, 0, v15, s[12:13]
	v_cndmask_b32_e64 v16, 0, v16, s[10:11]
	v_cndmask_b32_e64 v17, 0, v17, s[10:11]
	v_cndmask_b32_e64 v18, 0, v18, s[10:11]
	v_cndmask_b32_e64 v19, 0, v19, s[10:11]
	v_cndmask_b32_e64 v20, 0, v20, s[10:11]
	v_cndmask_b32_e64 v21, 0, v21, s[10:11]
	v_cndmask_b32_e64 v22, 0, v22, s[10:11]
	v_cndmask_b32_e64 v23, 0, v23, s[10:11]
	v_pack_b32_f16 v86, v8, v9
	v_pack_b32_f16 v85, v10, v11
	v_pack_b32_f16 v84, v12, v13
	v_pack_b32_f16 v83, v14, v15
	v_pack_b32_f16 v82, v16, v17
	v_pack_b32_f16 v81, v18, v19
	v_pack_b32_f16 v80, v20, v21
	v_pack_b32_f16 v79, v22, v23
	s_cbranch_scc1 .LBB1_2
	s_branch .LBB1_4
.LBB1_3:
	v_mov_b32_e32 v34, 0
.LBB1_4:                                ; %Flow253
	s_load_dwordx4 s[36:39], s[0:1], 0x28
	s_mov_b32 s60, s35
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s3
	s_mul_i32 s4, s1, s24
	s_cmp_gt_i32 s22, s1
	s_cselect_b64 s[54:55], -1, 0
	s_mov_b32 s47, 0x20000
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	s_lshl_b32 s12, s4, 1
	v_mov_b32_e32 v16, s12
	buffer_load_dwordx4 v[18:21], v16, s[44:47], 0 offen
	buffer_load_dwordx4 v[22:25], v16, s[44:47], 0 offen offset:16
	v_lshl_add_u32 v46, s0, 5, v72
	v_add_u32_e32 v38, 0x200, v46
	v_mad_u64_u32 v[16:17], s[0:1], v38, s25, v[32:33]
	s_mov_b32 s44, s61
	s_mov_b32 s45, s62
	s_mov_b32 s46, s63
	buffer_load_dwordx2 v[26:27], v16, s[44:47], 0 offen
	v_add_u32_e32 v17, s65, v16
	buffer_load_dwordx2 v[28:29], v17, s[44:47], 0 offen
	v_add_u32_e32 v17, s65, v17
	buffer_load_dwordx2 v[30:31], v17, s[44:47], 0 offen
	v_add_u32_e32 v17, s65, v17
	buffer_load_dwordx2 v[36:37], v17, s[44:47], 0 offen
	v_mov_b32_e32 v17, 0xffff
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v39, 16, v18
	v_bfi_b32 v18, v17, 0, v18
	v_lshlrev_b32_e32 v40, 16, v19
	v_bfi_b32 v19, v17, 0, v19
	v_lshlrev_b32_e32 v41, 16, v20
	v_bfi_b32 v20, v17, 0, v20
	v_lshlrev_b32_e32 v42, 16, v21
	v_bfi_b32 v21, v17, 0, v21
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[50:51], s[54:55]
	v_cndmask_b32_e32 v39, 0, v39, vcc
	v_cndmask_b32_e32 v43, 0, v18, vcc
	v_cndmask_b32_e32 v40, 0, v40, vcc
	v_cndmask_b32_e32 v19, 0, v19, vcc
	v_cvt_f16_f32_e32 v18, v21
	v_cndmask_b32_e32 v21, 0, v41, vcc
	v_cndmask_b32_e32 v41, 0, v20, vcc
	v_cndmask_b32_e32 v42, 0, v42, vcc
	v_cndmask_b32_e32 v44, 0, v18, vcc
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v18, 16, v22
	v_cvt_f16_f32_e32 v18, v18
	v_bfi_b32 v20, v17, 0, v22
	v_cvt_f16_f32_e32 v20, v20
	v_lshlrev_b32_e32 v22, 16, v23
	v_cvt_f16_f32_e32 v22, v22
	v_bfi_b32 v23, v17, 0, v23
	v_cvt_f16_f32_e32 v23, v23
	s_and_b64 vcc, s[48:49], s[54:55]
	v_cndmask_b32_e32 v45, 0, v18, vcc
	v_cndmask_b32_e32 v47, 0, v20, vcc
	v_cndmask_b32_e32 v48, 0, v22, vcc
	v_cndmask_b32_e32 v23, 0, v23, vcc
	v_lshlrev_b32_e32 v18, 16, v24
	v_cvt_f16_f32_e32 v18, v18
	v_bfi_b32 v20, v17, 0, v24
	v_cvt_f16_f32_e32 v20, v20
	v_lshlrev_b32_e32 v22, 16, v25
	v_cvt_f16_f32_e32 v22, v22
	v_bfi_b32 v24, v17, 0, v25
	v_cvt_f16_f32_e32 v24, v24
	v_cndmask_b32_e32 v25, 0, v18, vcc
	v_cndmask_b32_e32 v49, 0, v20, vcc
	v_cndmask_b32_e32 v50, 0, v22, vcc
	v_cndmask_b32_e32 v24, 0, v24, vcc
	v_cmp_gt_i32_e64 s[4:5], s35, v38
	s_and_b64 vcc, s[18:19], s[4:5]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v26, 0, v26, vcc
	v_cndmask_b32_e32 v38, 0, v27, vcc
	v_lshrrev_b32_e32 v27, 24, v26
	v_add_u32_e32 v22, 0x280, v46
	v_cmp_gt_i32_e64 s[6:7], s35, v22
	s_and_b64 vcc, s[18:19], s[6:7]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v51, 0, v28, vcc
	v_cndmask_b32_e32 v52, 0, v29, vcc
	v_lshrrev_b32_e32 v53, 24, v51
	v_add_u32_e32 v20, 0x300, v46
	v_cmp_gt_i32_e64 s[8:9], s35, v20
	s_and_b64 vcc, s[18:19], s[8:9]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v54, 0, v30, vcc
	v_cndmask_b32_e32 v55, 0, v31, vcc
	v_lshrrev_b32_e32 v56, 24, v54
	v_add_u32_e32 v18, 0x380, v46
	v_cmp_gt_i32_e64 s[10:11], s35, v18
	s_and_b64 vcc, s[18:19], s[10:11]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v57, 0, v36, vcc
	v_cndmask_b32_e32 v58, 0, v37, vcc
	v_lshrrev_b32_e32 v59, 24, v57
	v_pack_b32_f16 v95, v39, v43
	v_pack_b32_f16 v94, v40, v19
	v_pack_b32_f16 v93, v21, v41
	v_pack_b32_f16 v92, v42, v44
	v_pack_b32_f16 v91, v45, v47
	v_pack_b32_f16 v90, v48, v23
	v_pack_b32_f16 v89, v25, v49
	v_pack_b32_f16 v88, v50, v24
	v_lshrrev_b32_e32 v19, 24, v38
	v_lshrrev_b32_e32 v21, 24, v52
	v_and_b32_e32 v23, 0xff, v26
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_bfe_u32 v24, v26, 8, 8
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_bfe_u32 v25, v26, 16, 8
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v42, 24, v55
	v_lshrrev_b32_e32 v47, 24, v58
	v_fma_mixlo_f16 v23, s20, v23, 0
	v_pk_mul_f32 v[24:25], s[30:31], v[24:25]
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_and_b32_e32 v27, 0xff, v38
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_bfe_u32 v28, v38, 8, 8
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_bfe_u32 v29, v38, 16, 8
	v_cvt_f32_fp8_sdwa v29, v29 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v25
	v_pk_mul_f32 v[26:27], s[30:31], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v27
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v31, v26
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v29
	v_pack_b32_f16 v26, v30, v28
	v_pack_b32_f16 v25, v25, v31
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_and_b32_e32 v28, 0xff, v51
	v_cvt_f32_fp8_sdwa v30, v28 src0_sel:BYTE_0
	v_bfe_u32 v28, v51, 8, 8
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_bfe_u32 v29, v51, 16, 8
	v_cvt_f32_fp8_sdwa v29, v29 src0_sel:BYTE_0
	v_pack_b32_f16 v24, v23, v24
	v_fma_mixhi_f16 v27, s20, v19, 0
	v_fma_mixlo_f16 v19, s20, v30, 0
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	v_cvt_f32_fp8_sdwa v30, v53 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v52
	v_cvt_f32_fp8_sdwa v31, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v52, 8, 8
	v_cvt_f32_fp8_sdwa v36, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v52, 16, 8
	v_cvt_f32_fp8_sdwa v37, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v23, v29
	v_pk_mul_f32 v[30:31], s[30:31], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v29, v31
	v_pk_mul_f32 v[36:37], s[30:31], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v38, v30
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v31, v37
	v_pack_b32_f16 v30, v29, v36
	v_pack_b32_f16 v29, v23, v38
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v54
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_bfe_u32 v36, v54, 8, 8
	v_cvt_f32_fp8_sdwa v36, v36 src0_sel:BYTE_0
	v_bfe_u32 v37, v54, 16, 8
	v_cvt_f32_fp8_sdwa v37, v37 src0_sel:BYTE_0
	v_pack_b32_f16 v28, v19, v28
	v_fma_mixhi_f16 v31, s20, v21, 0
	v_fma_mixlo_f16 v19, s20, v23, 0
	v_pk_mul_f32 v[36:37], s[30:31], v[36:37]
	v_cvt_f32_fp8_sdwa v38, v56 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v55
	v_cvt_f32_fp8_sdwa v39, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v55, 8, 8
	v_cvt_f32_fp8_sdwa v40, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v55, 16, 8
	v_cvt_f32_fp8_sdwa v41, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v37
	v_pk_mul_f32 v[38:39], s[30:31], v[38:39]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v39
	v_pk_mul_f32 v[40:41], s[30:31], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v40
	v_cvt_f16_f32_e32 v40, v38
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v39, v41
	v_pack_b32_f16 v38, v23, v37
	v_pack_b32_f16 v37, v21, v40
	v_cvt_f32_fp8_sdwa v21, v42 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v57
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_bfe_u32 v40, v57, 8, 8
	v_cvt_f32_fp8_sdwa v40, v40 src0_sel:BYTE_0
	v_bfe_u32 v41, v57, 16, 8
	v_cvt_f32_fp8_sdwa v41, v41 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v36
	v_fma_mixhi_f16 v39, s20, v21, 0
	v_fma_mixlo_f16 v19, s20, v23, 0
	v_pk_mul_f32 v[40:41], s[30:31], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v40
	v_cvt_f32_fp8_sdwa v42, v59 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v58
	v_cvt_f32_fp8_sdwa v43, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v58, 8, 8
	v_cvt_f32_fp8_sdwa v44, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v58, 16, 8
	v_cvt_f32_fp8_sdwa v45, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v23, v41
	v_pk_mul_f32 v[40:41], s[30:31], v[42:43]
	s_nop 0
	v_cvt_f16_f32_e32 v41, v41
	v_pk_mul_f32 v[42:43], s[30:31], v[44:45]
	s_nop 0
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f32_fp8_sdwa v44, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v42, v41, v42
	v_pack_b32_f16 v41, v23, v40
	v_pack_b32_f16 v40, v19, v21
	v_fma_mixhi_f16 v43, s20, v44, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v46
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v46, v19
	v_ashrrev_i32_e32 v21, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v46, v19
	v_add_u32_e32 v19, v19, v75
	v_lshrrev_b32_e32 v23, 29, v21
	v_add_u32_e32 v23, v21, v23
	v_and_b32_e32 v23, -8, v23
	v_sub_u32_e32 v23, v21, v23
	v_xor_b32_e32 v19, v19, v23
	v_lshlrev_b32_e32 v23, 3, v19
	v_lshlrev_b32_e32 v21, 7, v21
	v_lshl_add_u32 v21, v19, 4, v21
	ds_write_b128 v21, v[24:27] offset:32
	v_add_u32_e32 v21, 0x80, v46
	v_ashrrev_i32_e32 v24, 31, v21
	v_lshrrev_b32_e32 v24, 30, v24
	v_add_u32_e32 v24, v21, v24
	v_ashrrev_i32_e32 v25, 2, v24
	v_and_b32_e32 v24, -4, v24
	v_sub_u32_e32 v21, v21, v24
	v_add_u32_e32 v21, v21, v75
	v_lshrrev_b32_e32 v24, 29, v25
	v_add_u32_e32 v24, v25, v24
	v_and_b32_e32 v24, -8, v24
	v_sub_u32_e32 v24, v25, v24
	v_xor_b32_e32 v21, v21, v24
	v_sub_u32_e32 v19, v21, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v24, 6, v25
	v_add3_u32 v19, v23, v24, v19
	v_lshlrev_b32_e32 v23, 1, v19
	ds_write_b128 v23, v[28:31] offset:32
	v_add_u32_e32 v24, 0x100, v46
	v_ashrrev_i32_e32 v26, 31, v24
	v_lshrrev_b32_e32 v26, 30, v26
	v_add_u32_e32 v26, v24, v26
	v_ashrrev_i32_e32 v27, 2, v26
	v_sub_u32_e32 v25, v27, v25
	v_and_b32_e32 v26, -4, v26
	v_sub_u32_e32 v24, v24, v26
	v_add_u32_e32 v24, v24, v75
	v_lshrrev_b32_e32 v26, 29, v27
	v_add_u32_e32 v26, v27, v26
	v_and_b32_e32 v26, -8, v26
	v_sub_u32_e32 v26, v27, v26
	v_xor_b32_e32 v24, v24, v26
	v_sub_u32_e32 v21, v24, v21
	v_lshlrev_b32_e32 v25, 6, v25
	v_lshl_add_u32 v21, v21, 3, v25
	v_lshlrev_b32_e32 v25, 1, v21
	v_add3_u32 v23, v23, 32, v25
	ds_write_b128 v23, v[36:39]
	v_add_u32_e32 v23, 0x180, v46
	v_ashrrev_i32_e32 v25, 31, v23
	v_lshrrev_b32_e32 v25, 30, v25
	v_add_u32_e32 v25, v23, v25
	v_ashrrev_i32_e32 v26, 2, v25
	v_sub_u32_e32 v27, v26, v27
	v_and_b32_e32 v25, 0xffffffc, v25
	v_sub_u32_e32 v23, v23, v25
	v_add_u32_e32 v23, v23, v75
	v_lshrrev_b32_e32 v25, 29, v26
	v_add_u32_e32 v25, v26, v25
	v_and_b32_e32 v25, 0xffffff8, v25
	v_sub_u32_e32 v25, v26, v25
	v_xor_b32_e32 v23, v23, v25
	v_sub_u32_e32 v23, v23, v24
	v_lshlrev_b32_e32 v23, 4, v23
	v_lshlrev_b32_e32 v24, 7, v27
	v_add_lshl_u32 v19, v21, v19, 1
	v_add3_u32 v19, v23, v24, v19
	ds_write_b128 v19, v[40:43] offset:32
	v_cndmask_b32_e64 v19, 0, 1, s[52:53]
	v_cmp_ne_u32_e64 s[0:1], 1, v19
	s_andn2_b64 vcc, exec, s[52:53]
	v_mov_b32_e32 v37, 0
	s_cbranch_vccnz .LBB1_7
; %bb.5:                                ; %.preheader.i143.i.i.i.i
	s_max_i32 s13, s64, 2
	v_mad_u64_u32 v[18:19], s[14:15], s25, v18, v[32:33]
	v_mad_u64_u32 v[20:21], s[14:15], s25, v20, v[32:33]
	v_mad_u64_u32 v[22:23], s[14:15], s25, v22, v[32:33]
	s_add_i32 s66, s12, 48
	s_lshl_b32 s67, s13, 4
	s_mov_b32 s68, 16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v19, s61
	v_mov_b32_e32 v21, s62
	v_mov_b32_e32 v23, s63
	v_mov_b32_e32 v37, v36
.LBB1_6:                                ; %.lr.ph.i687.i144.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v46, s68, v16
	v_add_u32_e32 v47, s68, v32
	v_readfirstlane_b32 s44, v19
	v_readfirstlane_b32 s45, v21
	v_readfirstlane_b32 s46, v23
	v_add_u32_e32 v48, s68, v22
	v_add_u32_e32 v49, s68, v20
	v_add_u32_e32 v54, s68, v18
	v_readfirstlane_b32 s52, v33
	v_mov_b32_e32 v24, 0
	v_mov_b32_e32 v26, 0
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v25, 0
	v_mov_b32_e32 v27, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v38, 0
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v42, 0
	v_mov_b32_e32 v44, 0
	v_mov_b32_e32 v39, 0
	v_mov_b32_e32 v41, 0
	v_mov_b32_e32 v43, 0
	v_mov_b32_e32 v45, 0
	s_add_i32 s12, s66, -16
	s_add_i32 s53, s68, 8
	v_mov_b32_e32 v70, s66
	v_cmp_gt_i32_e32 vcc, s23, v47
	buffer_load_dwordx2 v[52:53], v46, s[44:47], 0 offen
	buffer_load_dwordx2 v[50:51], v48, s[44:47], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[48:49], v49, s[44:47], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[46:47], v54, s[44:47], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s56, s52, 31
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	v_mov_b32_e32 v71, s12
	v_lshl_add_u32 v54, s52, 5, v72
	s_and_b64 s[16:17], s[4:5], vcc
	s_and_b64 s[14:15], s[6:7], vcc
	s_and_b64 s[12:13], s[8:9], vcc
	s_and_b64 vcc, s[10:11], vcc
	s_lshr_b32 s56, s56, 30
	v_ashrrev_i32_e32 v55, 31, v54
	v_add_u32_e32 v56, 0x80, v54
	v_add_u32_e32 v57, 0x100, v54
	v_add_u32_e32 v58, 0x180, v54
	s_add_i32 s56, s52, s56
	v_lshrrev_b32_e32 v55, 30, v55
	v_ashrrev_i32_e32 v59, 31, v56
	v_ashrrev_i32_e32 v60, 31, v57
	v_ashrrev_i32_e32 v61, 31, v58
	s_and_b32 s56, s56, 0x3fffffc
	v_add_u32_e32 v55, v54, v55
	v_lshrrev_b32_e32 v59, 30, v59
	v_lshrrev_b32_e32 v60, 30, v60
	v_lshrrev_b32_e32 v61, 30, v61
	s_sub_i32 s52, s52, s56
	v_ashrrev_i32_e32 v62, 2, v55
	v_and_b32_e32 v55, -4, v55
	v_add_u32_e32 v59, v56, v59
	v_add_u32_e32 v60, v57, v60
	v_add_u32_e32 v61, v58, v61
	v_lshl_or_b32 v63, s52, 6, v73
	s_cmp_gt_i32 s23, s53
	v_sub_u32_e32 v54, v54, v55
	v_lshrrev_b32_e32 v55, 29, v62
	v_lshlrev_b32_e32 v64, 7, v62
	v_ashrrev_i32_e32 v65, 2, v59
	v_and_b32_e32 v59, -4, v59
	v_ashrrev_i32_e32 v66, 2, v60
	v_and_b32_e32 v60, -4, v60
	v_ashrrev_i32_e32 v67, 2, v61
	v_and_b32_e32 v61, 0xffffffc, v61
	v_ashrrev_i32_e32 v68, 31, v63
	v_add_u32_e32 v69, 0x100, v63
	s_cselect_b64 s[52:53], -1, 0
	s_cmp_gt_i32 s23, s68
	v_add_u32_e32 v54, v54, v75
	v_add_u32_e32 v55, v62, v55
	v_sub_u32_e32 v56, v56, v59
	v_lshrrev_b32_e32 v59, 29, v65
	v_lshlrev_b32_e32 v96, 6, v65
	v_sub_u32_e32 v97, v66, v65
	v_sub_u32_e32 v57, v57, v60
	v_lshrrev_b32_e32 v60, 29, v66
	v_sub_u32_e32 v98, v67, v66
	v_sub_u32_e32 v58, v58, v61
	v_lshrrev_b32_e32 v61, 29, v67
	v_lshrrev_b32_e32 v68, 30, v68
	v_ashrrev_i32_e32 v99, 31, v69
	s_cselect_b64 s[56:57], -1, 0
	v_and_b32_e32 v55, -8, v55
	v_add_u32_e32 v56, v56, v75
	v_add_u32_e32 v59, v65, v59
	v_add_u32_e32 v57, v57, v75
	v_add_u32_e32 v60, v66, v60
	v_lshlrev_b32_e32 v97, 6, v97
	v_add_u32_e32 v58, v58, v75
	v_add_u32_e32 v61, v67, v61
	v_lshlrev_b32_e32 v98, 7, v98
	s_add_i32 s68, s68, 16
	s_add_i32 s66, s66, 32
	v_add_u32_e32 v68, v63, v68
	v_lshrrev_b32_e32 v99, 30, v99
	v_sub_u32_e32 v55, v62, v55
	v_and_b32_e32 v59, -8, v59
	v_and_b32_e32 v60, -8, v60
	v_and_b32_e32 v61, 0xffffff8, v61
	v_ashrrev_i32_e32 v62, 2, v68
	v_and_b32_e32 v68, -4, v68
	v_add_u32_e32 v99, v69, v99
	v_xor_b32_e32 v54, v54, v55
	v_sub_u32_e32 v55, v65, v59
	v_sub_u32_e32 v59, v66, v60
	v_sub_u32_e32 v60, v67, v61
	v_sub_u32_e32 v61, v63, v68
	v_lshrrev_b32_e32 v63, 29, v62
	v_lshlrev_b32_e32 v65, 6, v62
	v_ashrrev_i32_e32 v66, 2, v99
	v_and_b32_e32 v67, -4, v99
	v_lshlrev_b32_e32 v68, 3, v54
	v_lshl_add_u32 v104, v54, 4, v64
	v_xor_b32_e32 v55, v56, v55
	v_xor_b32_e32 v56, v57, v59
	v_xor_b32_e32 v57, v58, v60
	v_add_u32_e32 v58, v61, v76
	v_add_u32_e32 v59, v62, v63
	v_sub_u32_e32 v60, v69, v67
	v_lshrrev_b32_e32 v61, 29, v66
	v_lshlrev_b32_e32 v63, 7, v66
	v_sub_u32_e32 v54, v55, v54
	v_sub_u32_e32 v55, v56, v55
	v_sub_u32_e32 v56, v57, v56
	v_and_b32_e32 v57, -8, v59
	v_add_u32_e32 v59, v58, v87
	v_add_u32_e32 v60, v60, v76
	v_add_u32_e32 v61, v66, v61
	v_lshlrev_b32_e32 v54, 3, v54
	v_lshl_add_u32 v55, v55, 3, v97
	v_lshlrev_b32_e32 v56, 4, v56
	v_sub_u32_e32 v57, v62, v57
	v_and_b32_e32 v61, -8, v61
	v_add_u32_e32 v62, v60, v87
	v_add3_u32 v54, v68, v96, v54
	v_lshlrev_b32_e32 v64, 1, v55
	v_xor_b32_e32 v58, v58, v57
	v_xor_b32_e32 v57, v59, v57
	v_sub_u32_e32 v59, v66, v61
	v_lshlrev_b32_e32 v105, 1, v54
	v_add_lshl_u32 v54, v55, v54, 1
	v_lshlrev_b32_e32 v55, 3, v58
	v_sub_u32_e32 v57, v57, v58
	v_xor_b32_e32 v60, v60, v59
	v_xor_b32_e32 v59, v62, v59
	v_lshlrev_b32_e32 v61, 4, v58
	v_add3_u32 v106, v105, 32, v64
	v_add3_u32 v107, v56, v98, v54
	v_sub_u32_e32 v54, v60, v58
	v_sub_u32_e32 v56, v59, v58
	v_add_lshl_u32 v55, v55, v65, 1
	v_add3_u32 v58, v61, v63, 32
	v_lshlrev_b32_e32 v57, 4, v57
	v_lshl_add_u32 v59, v54, 4, v58
	v_add3_u32 v62, v55, 32, v57
	v_lshl_add_u32 v66, v56, 4, v58
	ds_read_b128 v[54:57], v55 offset:32
	ds_read_b128 v[58:61], v59
	ds_read_b128 v[62:65], v62
	ds_read_b128 v[66:69], v66
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[96:99], v71, s[44:47], 0 offen
	buffer_load_dwordx4 v[100:103], v70, s[44:47], 0 offen
	v_dot2c_f32_f16_e32 v24, v95, v54
	v_dot2c_f32_f16_e32 v26, v94, v55
	v_dot2c_f32_f16_e32 v28, v93, v56
	v_dot2c_f32_f16_e32 v30, v92, v57
	v_dot2c_f32_f16_e32 v25, v95, v58
	v_dot2c_f32_f16_e32 v27, v94, v59
	v_dot2c_f32_f16_e32 v29, v93, v60
	v_dot2c_f32_f16_e32 v31, v92, v61
	v_dot2c_f32_f16_e32 v38, v91, v62
	v_dot2c_f32_f16_e32 v40, v90, v63
	v_dot2c_f32_f16_e32 v42, v89, v64
	v_dot2c_f32_f16_e32 v44, v88, v65
	v_dot2c_f32_f16_e32 v39, v91, v66
	v_dot2c_f32_f16_e32 v41, v90, v67
	v_dot2c_f32_f16_e32 v43, v89, v68
	v_dot2c_f32_f16_e32 v45, v88, v69
	v_pk_add_f32 v[24:25], v[36:37], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[26:27], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[28:29], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[30:31], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[38:39], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[40:41], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[42:43], v[24:25]
	s_nop 0
	v_pk_add_f32 v[36:37], v[44:45], v[24:25]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v24, 0, v52, s[16:17]
	v_cndmask_b32_e64 v25, 0, v53, s[16:17]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v26, 0, v50, s[14:15]
	v_cndmask_b32_e64 v27, 0, v51, s[14:15]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v28, 0, v48, s[12:13]
	v_cndmask_b32_e64 v29, 0, v49, s[12:13]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v30, 0, v46, vcc
	v_cndmask_b32_e32 v31, 0, v47, vcc
	v_lshrrev_b32_e32 v38, 24, v24
	v_lshrrev_b32_e32 v39, 24, v26
	v_lshrrev_b32_e32 v44, 24, v28
	v_lshrrev_b32_e32 v50, 24, v30
	v_lshrrev_b32_e32 v40, 24, v25
	v_lshrrev_b32_e32 v42, 24, v27
	v_lshrrev_b32_e32 v48, 24, v29
	v_lshrrev_b32_e32 v54, 24, v31
	v_and_b32_e32 v41, 0xff, v24
	v_bfe_u32 v43, v24, 8, 8
	v_bfe_u32 v45, v24, 16, 8
	v_and_b32_e32 v46, 0xff, v25
	v_bfe_u32 v47, v25, 8, 8
	v_bfe_u32 v49, v25, 16, 8
	v_and_b32_e32 v51, 0xff, v26
	v_bfe_u32 v52, v26, 8, 8
	v_bfe_u32 v53, v26, 16, 8
	v_and_b32_e32 v55, 0xff, v27
	v_bfe_u32 v56, v27, 8, 8
	v_bfe_u32 v57, v27, 16, 8
	v_and_b32_e32 v58, 0xff, v28
	v_bfe_u32 v59, v28, 8, 8
	v_bfe_u32 v60, v28, 16, 8
	v_and_b32_e32 v61, 0xff, v29
	v_bfe_u32 v62, v29, 8, 8
	v_bfe_u32 v63, v29, 16, 8
	v_and_b32_e32 v64, 0xff, v30
	v_bfe_u32 v65, v30, 8, 8
	v_bfe_u32 v66, v30, 16, 8
	v_and_b32_e32 v67, 0xff, v31
	v_bfe_u32 v68, v31, 8, 8
	v_bfe_u32 v69, v31, 16, 8
	v_cvt_f32_fp8_sdwa v70, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v88, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_fma_mixlo_f16 v59, s20, v70, 0
	v_pk_mul_f32 v[24:25], s[30:31], v[24:25]
	v_pk_mul_f32 v[26:27], s[30:31], v[26:27]
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	v_fma_mixlo_f16 v60, s20, v88, 0
	v_pk_mul_f32 v[30:31], s[30:31], v[30:31]
	v_pk_mul_f32 v[38:39], s[30:31], v[38:39]
	v_pk_mul_f32 v[40:41], s[30:31], v[40:41]
	v_fma_mixlo_f16 v56, s20, v56, 0
	v_pk_mul_f32 v[42:43], s[30:31], v[42:43]
	v_pk_mul_f32 v[44:45], s[30:31], v[44:45]
	v_pk_mul_f32 v[46:47], s[30:31], v[46:47]
	v_fma_mixlo_f16 v58, s20, v58, 0
	v_pk_mul_f32 v[48:49], s[30:31], v[48:49]
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	v_pk_mul_f32 v[52:53], s[30:31], v[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v61, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v29
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v62, v30
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v30, v39
	v_cvt_f16_f32_e32 v31, v41
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v40, v45
	v_cvt_f16_f32_e32 v41, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v47, v48
	v_cvt_f16_f32_e32 v48, v49
	v_cvt_f16_f32_e32 v49, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v45, v53
	v_cvt_f16_f32_e32 v51, v52
	v_pack_b32_f16 v26, v26, v28
	v_pack_b32_f16 v25, v25, v61
	v_pack_b32_f16 v24, v59, v24
	v_fma_mixhi_f16 v27, s20, v71, 0
	v_pack_b32_f16 v30, v30, v39
	v_pack_b32_f16 v29, v29, v38
	v_pack_b32_f16 v28, v60, v62
	v_fma_mixhi_f16 v31, s20, v55, 0
	v_pack_b32_f16 v40, v40, v46
	v_pack_b32_f16 v39, v43, v44
	v_pack_b32_f16 v38, v56, v42
	v_fma_mixhi_f16 v41, s20, v57, 0
	v_pack_b32_f16 v44, v50, v51
	v_pack_b32_f16 v43, v48, v49
	v_pack_b32_f16 v42, v58, v47
	v_fma_mixhi_f16 v45, s20, v54, 0
	ds_write_b128 v104, v[24:27] offset:32
	ds_write_b128 v105, v[28:31] offset:32
	ds_write_b128 v106, v[38:41]
	ds_write_b128 v107, v[42:45] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v24, 16, v96
	v_bfi_b32 v25, v17, 0, v96
	v_lshlrev_b32_e32 v26, 16, v97
	v_bfi_b32 v27, v17, 0, v97
	v_lshlrev_b32_e32 v28, 16, v98
	v_bfi_b32 v29, v17, 0, v98
	v_lshlrev_b32_e32 v30, 16, v99
	v_bfi_b32 v31, v17, 0, v99
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v38, 16, v100
	v_bfi_b32 v39, v17, 0, v100
	v_lshlrev_b32_e32 v40, 16, v101
	v_bfi_b32 v41, v17, 0, v101
	v_lshlrev_b32_e32 v42, 16, v102
	v_bfi_b32 v43, v17, 0, v102
	v_lshlrev_b32_e32 v44, 16, v103
	v_bfi_b32 v45, v17, 0, v103
	v_cvt_f16_f32_e32 v38, v38
	s_and_b64 vcc, s[54:55], s[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v29, v29
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v31
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v45, v45
	s_and_b64 s[12:13], s[54:55], s[56:57]
	s_cmp_lg_u32 s67, s68
	v_cndmask_b32_e64 v24, 0, v24, s[12:13]
	v_cndmask_b32_e64 v25, 0, v25, s[12:13]
	v_cndmask_b32_e64 v26, 0, v26, s[12:13]
	v_cndmask_b32_e64 v27, 0, v27, s[12:13]
	v_cndmask_b32_e64 v28, 0, v28, s[12:13]
	v_cndmask_b32_e64 v29, 0, v29, s[12:13]
	v_cndmask_b32_e64 v30, 0, v30, s[12:13]
	v_cndmask_b32_e64 v31, 0, v31, s[12:13]
	v_cndmask_b32_e32 v38, 0, v38, vcc
	v_cndmask_b32_e32 v39, 0, v39, vcc
	v_cndmask_b32_e32 v40, 0, v40, vcc
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_cndmask_b32_e32 v42, 0, v42, vcc
	v_cndmask_b32_e32 v43, 0, v43, vcc
	v_cndmask_b32_e32 v44, 0, v44, vcc
	v_cndmask_b32_e32 v45, 0, v45, vcc
	v_pack_b32_f16 v95, v24, v25
	v_pack_b32_f16 v94, v26, v27
	v_pack_b32_f16 v93, v28, v29
	v_pack_b32_f16 v92, v30, v31
	v_pack_b32_f16 v91, v38, v39
	v_pack_b32_f16 v90, v40, v41
	v_pack_b32_f16 v89, v42, v43
	v_pack_b32_f16 v88, v44, v45
	s_cbranch_scc1 .LBB1_6
	s_branch .LBB1_8
.LBB1_7:
	v_mov_b32_e32 v36, 0
.LBB1_8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi8ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v33
	s_ashr_i32 s5, s4, 31
	s_lshr_b32 s5, s5, 30
	s_add_i32 s5, s4, s5
	s_and_b32 s5, s5, 0x3fffffc
	s_sub_i32 s5, s4, s5
	v_lshl_or_b32 v16, s5, 6, v73
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v76
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v87
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v76
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v87
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s5, s4, 2
	s_add_i32 s5, s5, s3
	s_mul_i32 s6, s5, s24
	s_cmp_gt_i32 s22, s5
	s_cselect_b64 s[16:17], -1, 0
	s_mov_b32 s47, 0x20000
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	s_lshl_b32 s12, s6, 1
	v_mov_b32_e32 v38, s12
	buffer_load_dwordx4 v[40:43], v38, s[44:47], 0 offen
	buffer_load_dwordx4 v[44:47], v38, s[44:47], 0 offen offset:16
	v_lshl_add_u32 v64, s4, 5, v72
	v_add_u32_e32 v56, 0x400, v64
	v_mad_u64_u32 v[38:39], s[4:5], v56, s25, v[32:33]
	s_mov_b32 s44, s61
	s_mov_b32 s45, s62
	s_mov_b32 s46, s63
	buffer_load_dwordx2 v[48:49], v38, s[44:47], 0 offen
	v_add_u32_e32 v39, s65, v38
	buffer_load_dwordx2 v[50:51], v39, s[44:47], 0 offen
	v_add_u32_e32 v39, s65, v39
	buffer_load_dwordx2 v[52:53], v39, s[44:47], 0 offen
	v_add_u32_e32 v39, s65, v39
	buffer_load_dwordx2 v[54:55], v39, s[44:47], 0 offen
	v_mov_b32_e32 v39, 0xffff
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v57, 16, v40
	v_bfi_b32 v40, v39, 0, v40
	v_lshlrev_b32_e32 v58, 16, v41
	v_bfi_b32 v41, v39, 0, v41
	v_lshlrev_b32_e32 v59, 16, v42
	v_bfi_b32 v42, v39, 0, v42
	v_lshlrev_b32_e32 v60, 16, v43
	v_bfi_b32 v43, v39, 0, v43
	v_cvt_f16_f32_e32 v57, v57
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v59, v59
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v60, v60
	s_and_b64 vcc, s[50:51], s[16:17]
	v_cndmask_b32_e32 v57, 0, v57, vcc
	v_cndmask_b32_e32 v61, 0, v40, vcc
	v_cndmask_b32_e32 v58, 0, v58, vcc
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_cvt_f16_f32_e32 v40, v43
	v_cndmask_b32_e32 v43, 0, v59, vcc
	v_cndmask_b32_e32 v59, 0, v42, vcc
	v_cndmask_b32_e32 v60, 0, v60, vcc
	v_cndmask_b32_e32 v62, 0, v40, vcc
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v40, 16, v44
	v_cvt_f16_f32_e32 v40, v40
	v_bfi_b32 v42, v39, 0, v44
	v_cvt_f16_f32_e32 v42, v42
	v_lshlrev_b32_e32 v44, 16, v45
	v_cvt_f16_f32_e32 v44, v44
	v_bfi_b32 v45, v39, 0, v45
	v_cvt_f16_f32_e32 v45, v45
	s_and_b64 vcc, s[48:49], s[16:17]
	v_cndmask_b32_e32 v63, 0, v40, vcc
	v_cndmask_b32_e32 v65, 0, v42, vcc
	v_cndmask_b32_e32 v66, 0, v44, vcc
	v_cndmask_b32_e32 v45, 0, v45, vcc
	v_lshlrev_b32_e32 v40, 16, v46
	v_cvt_f16_f32_e32 v40, v40
	v_bfi_b32 v42, v39, 0, v46
	v_cvt_f16_f32_e32 v42, v42
	v_lshlrev_b32_e32 v44, 16, v47
	v_cvt_f16_f32_e32 v44, v44
	v_bfi_b32 v46, v39, 0, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cndmask_b32_e32 v47, 0, v40, vcc
	v_cndmask_b32_e32 v67, 0, v42, vcc
	v_cndmask_b32_e32 v68, 0, v44, vcc
	v_cndmask_b32_e32 v46, 0, v46, vcc
	v_cmp_gt_i32_e64 s[4:5], s35, v56
	s_and_b64 vcc, s[18:19], s[4:5]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v48, 0, v48, vcc
	v_cndmask_b32_e32 v56, 0, v49, vcc
	v_lshrrev_b32_e32 v49, 24, v48
	v_add_u32_e32 v40, 0x480, v64
	v_cmp_gt_i32_e64 s[6:7], s35, v40
	s_and_b64 vcc, s[18:19], s[6:7]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v69, 0, v50, vcc
	v_cndmask_b32_e32 v70, 0, v51, vcc
	v_lshrrev_b32_e32 v71, 24, v69
	v_add_u32_e32 v44, 0x500, v64
	v_cmp_gt_i32_e64 s[8:9], s35, v44
	s_and_b64 vcc, s[18:19], s[8:9]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v104, 0, v52, vcc
	v_cndmask_b32_e32 v105, 0, v53, vcc
	v_lshrrev_b32_e32 v106, 24, v104
	v_add_u32_e32 v42, 0x580, v64
	v_cmp_gt_i32_e64 s[10:11], s35, v42
	s_and_b64 vcc, s[18:19], s[10:11]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v107, 0, v54, vcc
	v_cndmask_b32_e32 v108, 0, v55, vcc
	v_lshrrev_b32_e32 v109, 24, v107
	v_pack_b32_f16 v103, v57, v61
	v_pack_b32_f16 v102, v58, v41
	v_pack_b32_f16 v101, v43, v59
	v_pack_b32_f16 v100, v60, v62
	v_pack_b32_f16 v99, v63, v65
	v_pack_b32_f16 v98, v66, v45
	v_pack_b32_f16 v97, v47, v67
	v_pack_b32_f16 v96, v68, v46
	v_lshrrev_b32_e32 v41, 24, v56
	v_lshrrev_b32_e32 v43, 24, v70
	v_and_b32_e32 v45, 0xff, v48
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v46, v48, 8, 8
	v_cvt_f32_fp8_sdwa v46, v46 src0_sel:BYTE_0
	v_bfe_u32 v47, v48, 16, 8
	v_cvt_f32_fp8_sdwa v47, v47 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v60, 24, v105
	v_lshrrev_b32_e32 v65, 24, v108
	v_fma_mixlo_f16 v45, s20, v45, 0
	v_pk_mul_f32 v[46:47], s[30:31], v[46:47]
	v_cvt_f32_fp8_sdwa v48, v49 src0_sel:BYTE_0
	v_and_b32_e32 v49, 0xff, v56
	v_cvt_f32_fp8_sdwa v49, v49 src0_sel:BYTE_0
	v_bfe_u32 v50, v56, 8, 8
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_bfe_u32 v51, v56, 16, 8
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v47, v47
	v_pk_mul_f32 v[48:49], s[30:31], v[48:49]
	s_nop 0
	v_cvt_f16_f32_e32 v52, v49
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	s_nop 0
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v48
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v49, v51
	v_pack_b32_f16 v48, v52, v50
	v_pack_b32_f16 v47, v47, v53
	v_cvt_f32_fp8_sdwa v41, v41 src0_sel:BYTE_0
	v_and_b32_e32 v50, 0xff, v69
	v_cvt_f32_fp8_sdwa v52, v50 src0_sel:BYTE_0
	v_bfe_u32 v50, v69, 8, 8
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_bfe_u32 v51, v69, 16, 8
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v45, v46
	v_fma_mixhi_f16 v49, s20, v41, 0
	v_fma_mixlo_f16 v41, s20, v52, 0
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	v_cvt_f32_fp8_sdwa v52, v71 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v70
	v_cvt_f32_fp8_sdwa v53, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v70, 8, 8
	v_cvt_f32_fp8_sdwa v54, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v70, 16, 8
	v_cvt_f32_fp8_sdwa v55, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v51
	v_pk_mul_f32 v[52:53], s[30:31], v[52:53]
	s_nop 0
	v_cvt_f16_f32_e32 v51, v53
	v_pk_mul_f32 v[54:55], s[30:31], v[54:55]
	s_nop 0
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v56, v52
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v55
	v_pack_b32_f16 v52, v51, v54
	v_pack_b32_f16 v51, v45, v56
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v104
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v54, v104, 8, 8
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_bfe_u32 v55, v104, 16, 8
	v_cvt_f32_fp8_sdwa v55, v55 src0_sel:BYTE_0
	v_pack_b32_f16 v50, v41, v50
	v_fma_mixhi_f16 v53, s20, v43, 0
	v_fma_mixlo_f16 v41, s20, v45, 0
	v_pk_mul_f32 v[54:55], s[30:31], v[54:55]
	v_cvt_f32_fp8_sdwa v56, v106 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v105
	v_cvt_f32_fp8_sdwa v57, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v105, 8, 8
	v_cvt_f32_fp8_sdwa v58, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v105, 16, 8
	v_cvt_f32_fp8_sdwa v59, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v55
	v_pk_mul_f32 v[56:57], s[30:31], v[56:57]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v57
	v_pk_mul_f32 v[58:59], s[30:31], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v55, v58
	v_cvt_f16_f32_e32 v58, v56
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v59
	v_pack_b32_f16 v56, v45, v55
	v_pack_b32_f16 v55, v43, v58
	v_cvt_f32_fp8_sdwa v43, v60 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v107
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v58, v107, 8, 8
	v_cvt_f32_fp8_sdwa v58, v58 src0_sel:BYTE_0
	v_bfe_u32 v59, v107, 16, 8
	v_cvt_f32_fp8_sdwa v59, v59 src0_sel:BYTE_0
	v_pack_b32_f16 v54, v41, v54
	v_fma_mixhi_f16 v57, s20, v43, 0
	v_fma_mixlo_f16 v41, s20, v45, 0
	v_pk_mul_f32 v[58:59], s[30:31], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v58
	v_cvt_f32_fp8_sdwa v60, v109 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v108
	v_cvt_f32_fp8_sdwa v61, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v108, 8, 8
	v_cvt_f32_fp8_sdwa v62, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v108, 16, 8
	v_cvt_f32_fp8_sdwa v63, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v59
	v_pk_mul_f32 v[58:59], s[30:31], v[60:61]
	s_nop 0
	v_cvt_f16_f32_e32 v59, v59
	v_pk_mul_f32 v[60:61], s[30:31], v[62:63]
	s_nop 0
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f32_fp8_sdwa v62, v65 src0_sel:BYTE_0
	v_pack_b32_f16 v60, v59, v60
	v_pack_b32_f16 v59, v45, v58
	v_pack_b32_f16 v58, v41, v43
	v_fma_mixhi_f16 v61, s20, v62, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v64
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v64, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v64, v41
	v_add_u32_e32 v41, v41, v75
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[46:49] offset:32
	v_add_u32_e32 v43, 0x80, v64
	v_ashrrev_i32_e32 v46, 31, v43
	v_lshrrev_b32_e32 v46, 30, v46
	v_add_u32_e32 v46, v43, v46
	v_ashrrev_i32_e32 v47, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_sub_u32_e32 v43, v43, v46
	v_add_u32_e32 v43, v43, v75
	v_lshrrev_b32_e32 v46, 29, v47
	v_add_u32_e32 v46, v47, v46
	v_and_b32_e32 v46, -8, v46
	v_sub_u32_e32 v46, v47, v46
	v_xor_b32_e32 v43, v43, v46
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v46, 6, v47
	v_add3_u32 v41, v45, v46, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[50:53] offset:32
	v_add_u32_e32 v46, 0x100, v64
	v_ashrrev_i32_e32 v48, 31, v46
	v_lshrrev_b32_e32 v48, 30, v48
	v_add_u32_e32 v48, v46, v48
	v_ashrrev_i32_e32 v49, 2, v48
	v_sub_u32_e32 v47, v49, v47
	v_and_b32_e32 v48, -4, v48
	v_sub_u32_e32 v46, v46, v48
	v_add_u32_e32 v46, v46, v75
	v_lshrrev_b32_e32 v48, 29, v49
	v_add_u32_e32 v48, v49, v48
	v_and_b32_e32 v48, -8, v48
	v_sub_u32_e32 v48, v49, v48
	v_xor_b32_e32 v46, v46, v48
	v_sub_u32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v47, 6, v47
	v_lshl_add_u32 v43, v43, 3, v47
	v_lshlrev_b32_e32 v47, 1, v43
	v_add3_u32 v45, v45, 32, v47
	ds_write_b128 v45, v[54:57]
	v_add_u32_e32 v45, 0x180, v64
	v_ashrrev_i32_e32 v47, 31, v45
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v45, v47
	v_ashrrev_i32_e32 v48, 2, v47
	v_sub_u32_e32 v49, v48, v49
	v_and_b32_e32 v47, 0xffffffc, v47
	v_sub_u32_e32 v45, v45, v47
	v_add_u32_e32 v45, v45, v75
	v_lshrrev_b32_e32 v47, 29, v48
	v_add_u32_e32 v47, v48, v47
	v_and_b32_e32 v47, 0xffffff8, v47
	v_sub_u32_e32 v47, v48, v47
	v_xor_b32_e32 v45, v45, v47
	v_sub_u32_e32 v45, v45, v46
	v_lshlrev_b32_e32 v45, 4, v45
	v_lshlrev_b32_e32 v46, 7, v49
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v41, v45, v46, v41
	ds_write_b128 v41, v[58:61] offset:32
	s_and_b64 vcc, exec, s[0:1]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB1_11
; %bb.9:                                ; %.preheader.i407.i.i.i.i
	s_max_i32 s13, s64, 2
	v_mad_u64_u32 v[42:43], s[0:1], s25, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s25, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s25, v40, v[32:33]
	s_add_i32 s48, s12, 48
	s_lshl_b32 s49, s13, 4
	s_mov_b32 s50, 16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s61
	v_mov_b32_e32 v45, s62
	v_mov_b32_e32 v47, s63
	v_mov_b32_e32 v41, v40
.LBB1_10:                               ; %.lr.ph.i687.i408.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v104, s50, v38
	v_add_u32_e32 v64, s50, v32
	v_readfirstlane_b32 s44, v43
	v_readfirstlane_b32 s45, v45
	v_readfirstlane_b32 s46, v47
	v_add_u32_e32 v105, s50, v46
	v_add_u32_e32 v106, s50, v44
	v_add_u32_e32 v107, s50, v42
	v_readfirstlane_b32 s18, v33
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v62, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v63, 0
	s_add_i32 s0, s48, -16
	s_add_i32 s19, s50, 8
	v_mov_b32_e32 v124, s48
	v_cmp_gt_i32_e32 vcc, s23, v64
	buffer_load_dwordx2 v[70:71], v104, s[44:47], 0 offen
	buffer_load_dwordx2 v[68:69], v105, s[44:47], 0 offen
	buffer_load_dwordx2 v[66:67], v106, s[44:47], 0 offen
	buffer_load_dwordx2 v[64:65], v107, s[44:47], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s24, s18, 31
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	v_mov_b32_e32 v120, s0
	v_lshl_add_u32 v104, s18, 5, v72
	s_and_b64 s[12:13], s[4:5], vcc
	s_and_b64 s[14:15], s[6:7], vcc
	s_and_b64 s[0:1], s[8:9], vcc
	s_and_b64 vcc, s[10:11], vcc
	s_lshr_b32 s24, s24, 30
	v_ashrrev_i32_e32 v105, 31, v104
	v_add_u32_e32 v106, 0x80, v104
	v_add_u32_e32 v107, 0x100, v104
	v_add_u32_e32 v108, 0x180, v104
	s_add_i32 s24, s18, s24
	v_lshrrev_b32_e32 v105, 30, v105
	v_ashrrev_i32_e32 v109, 31, v106
	v_ashrrev_i32_e32 v110, 31, v107
	v_ashrrev_i32_e32 v111, 31, v108
	s_and_b32 s24, s24, 0x3fffffc
	v_add_u32_e32 v105, v104, v105
	v_lshrrev_b32_e32 v109, 30, v109
	v_lshrrev_b32_e32 v110, 30, v110
	v_lshrrev_b32_e32 v111, 30, v111
	s_sub_i32 s18, s18, s24
	v_ashrrev_i32_e32 v112, 2, v105
	v_and_b32_e32 v105, -4, v105
	v_add_u32_e32 v109, v106, v109
	v_add_u32_e32 v110, v107, v110
	v_add_u32_e32 v111, v108, v111
	v_lshl_or_b32 v113, s18, 6, v73
	s_cmp_gt_i32 s23, s19
	v_sub_u32_e32 v104, v104, v105
	v_lshrrev_b32_e32 v105, 29, v112
	v_lshlrev_b32_e32 v114, 7, v112
	v_ashrrev_i32_e32 v115, 2, v109
	v_and_b32_e32 v109, -4, v109
	v_ashrrev_i32_e32 v116, 2, v110
	v_and_b32_e32 v110, -4, v110
	v_ashrrev_i32_e32 v117, 2, v111
	v_and_b32_e32 v111, 0xffffffc, v111
	v_ashrrev_i32_e32 v118, 31, v113
	v_add_u32_e32 v119, 0x100, v113
	s_cselect_b64 s[18:19], -1, 0
	s_cmp_gt_i32 s23, s50
	v_add_u32_e32 v104, v104, v75
	v_add_u32_e32 v105, v112, v105
	v_sub_u32_e32 v106, v106, v109
	v_lshrrev_b32_e32 v109, 29, v115
	v_lshlrev_b32_e32 v121, 6, v115
	v_sub_u32_e32 v122, v116, v115
	v_sub_u32_e32 v107, v107, v110
	v_lshrrev_b32_e32 v110, 29, v116
	v_sub_u32_e32 v123, v117, v116
	v_sub_u32_e32 v108, v108, v111
	v_lshrrev_b32_e32 v111, 29, v117
	v_lshrrev_b32_e32 v118, 30, v118
	v_ashrrev_i32_e32 v125, 31, v119
	s_cselect_b64 s[24:25], -1, 0
	v_and_b32_e32 v105, -8, v105
	v_add_u32_e32 v106, v106, v75
	v_add_u32_e32 v109, v115, v109
	v_add_u32_e32 v107, v107, v75
	v_add_u32_e32 v110, v116, v110
	v_lshlrev_b32_e32 v122, 6, v122
	v_add_u32_e32 v108, v108, v75
	v_add_u32_e32 v111, v117, v111
	v_lshlrev_b32_e32 v123, 7, v123
	s_add_i32 s50, s50, 16
	s_add_i32 s48, s48, 32
	v_add_u32_e32 v118, v113, v118
	v_lshrrev_b32_e32 v125, 30, v125
	v_sub_u32_e32 v105, v112, v105
	v_and_b32_e32 v109, -8, v109
	v_and_b32_e32 v110, -8, v110
	v_and_b32_e32 v111, 0xffffff8, v111
	v_ashrrev_i32_e32 v112, 2, v118
	v_and_b32_e32 v118, -4, v118
	v_add_u32_e32 v125, v119, v125
	v_xor_b32_e32 v104, v104, v105
	v_sub_u32_e32 v105, v115, v109
	v_sub_u32_e32 v109, v116, v110
	v_sub_u32_e32 v110, v117, v111
	v_sub_u32_e32 v111, v113, v118
	v_lshrrev_b32_e32 v113, 29, v112
	v_lshlrev_b32_e32 v115, 6, v112
	v_ashrrev_i32_e32 v116, 2, v125
	v_and_b32_e32 v117, -4, v125
	v_lshlrev_b32_e32 v118, 3, v104
	v_lshl_add_u32 v128, v104, 4, v114
	v_xor_b32_e32 v105, v106, v105
	v_xor_b32_e32 v106, v107, v109
	v_xor_b32_e32 v107, v108, v110
	v_add_u32_e32 v108, v111, v76
	v_add_u32_e32 v109, v112, v113
	v_sub_u32_e32 v110, v119, v117
	v_lshrrev_b32_e32 v111, 29, v116
	v_lshlrev_b32_e32 v113, 7, v116
	v_sub_u32_e32 v104, v105, v104
	v_sub_u32_e32 v105, v106, v105
	v_sub_u32_e32 v106, v107, v106
	v_and_b32_e32 v107, -8, v109
	v_add_u32_e32 v109, v108, v87
	v_add_u32_e32 v110, v110, v76
	v_add_u32_e32 v111, v116, v111
	v_lshlrev_b32_e32 v104, 3, v104
	v_lshl_add_u32 v105, v105, 3, v122
	v_lshlrev_b32_e32 v106, 4, v106
	v_sub_u32_e32 v107, v112, v107
	v_and_b32_e32 v111, -8, v111
	v_add_u32_e32 v112, v110, v87
	v_add3_u32 v104, v118, v121, v104
	v_lshlrev_b32_e32 v114, 1, v105
	v_xor_b32_e32 v108, v108, v107
	v_xor_b32_e32 v107, v109, v107
	v_sub_u32_e32 v109, v116, v111
	v_lshlrev_b32_e32 v129, 1, v104
	v_add_lshl_u32 v104, v105, v104, 1
	v_lshlrev_b32_e32 v105, 3, v108
	v_sub_u32_e32 v107, v107, v108
	v_xor_b32_e32 v110, v110, v109
	v_xor_b32_e32 v109, v112, v109
	v_lshlrev_b32_e32 v111, 4, v108
	v_add3_u32 v130, v129, 32, v114
	v_add3_u32 v131, v106, v123, v104
	v_sub_u32_e32 v104, v110, v108
	v_sub_u32_e32 v106, v109, v108
	v_add_lshl_u32 v105, v105, v115, 1
	v_add3_u32 v108, v111, v113, 32
	v_lshlrev_b32_e32 v107, 4, v107
	v_lshl_add_u32 v109, v104, 4, v108
	v_add3_u32 v112, v105, 32, v107
	v_lshl_add_u32 v116, v106, 4, v108
	ds_read_b128 v[104:107], v105 offset:32
	ds_read_b128 v[108:111], v109
	ds_read_b128 v[112:115], v112
	ds_read_b128 v[116:119], v116
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[120:123], v120, s[44:47], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[124:127], v124, s[44:47], 0 offen
	v_dot2c_f32_f16_e32 v48, v103, v104
	v_dot2c_f32_f16_e32 v50, v102, v105
	v_dot2c_f32_f16_e32 v52, v101, v106
	v_dot2c_f32_f16_e32 v54, v100, v107
	v_dot2c_f32_f16_e32 v49, v103, v108
	v_dot2c_f32_f16_e32 v51, v102, v109
	v_dot2c_f32_f16_e32 v53, v101, v110
	v_dot2c_f32_f16_e32 v55, v100, v111
	v_dot2c_f32_f16_e32 v56, v99, v112
	v_dot2c_f32_f16_e32 v58, v98, v113
	v_dot2c_f32_f16_e32 v60, v97, v114
	v_dot2c_f32_f16_e32 v62, v96, v115
	v_dot2c_f32_f16_e32 v57, v99, v116
	v_dot2c_f32_f16_e32 v59, v98, v117
	v_dot2c_f32_f16_e32 v61, v97, v118
	v_dot2c_f32_f16_e32 v63, v96, v119
	v_pk_add_f32 v[40:41], v[40:41], v[48:49]
	s_nop 0
	v_pk_add_f32 v[40:41], v[50:51], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[52:53], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[54:55], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[56:57], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[58:59], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[60:61], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[62:63], v[40:41]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v48, 0, v70, s[12:13]
	v_cndmask_b32_e64 v49, 0, v71, s[12:13]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v50, 0, v68, s[14:15]
	v_cndmask_b32_e64 v51, 0, v69, s[14:15]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v52, 0, v66, s[0:1]
	v_cndmask_b32_e64 v53, 0, v67, s[0:1]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v54, 0, v64, vcc
	v_cndmask_b32_e32 v55, 0, v65, vcc
	v_lshrrev_b32_e32 v56, 24, v48
	v_lshrrev_b32_e32 v57, 24, v50
	v_lshrrev_b32_e32 v62, 24, v52
	v_lshrrev_b32_e32 v68, 24, v54
	v_lshrrev_b32_e32 v58, 24, v49
	v_lshrrev_b32_e32 v60, 24, v51
	v_lshrrev_b32_e32 v66, 24, v53
	v_lshrrev_b32_e32 v96, 24, v55
	v_and_b32_e32 v59, 0xff, v48
	v_bfe_u32 v61, v48, 8, 8
	v_bfe_u32 v63, v48, 16, 8
	v_and_b32_e32 v64, 0xff, v49
	v_bfe_u32 v65, v49, 8, 8
	v_bfe_u32 v67, v49, 16, 8
	v_and_b32_e32 v69, 0xff, v50
	v_bfe_u32 v70, v50, 8, 8
	v_bfe_u32 v71, v50, 16, 8
	v_and_b32_e32 v97, 0xff, v51
	v_bfe_u32 v98, v51, 8, 8
	v_bfe_u32 v99, v51, 16, 8
	v_and_b32_e32 v100, 0xff, v52
	v_bfe_u32 v101, v52, 8, 8
	v_bfe_u32 v102, v52, 16, 8
	v_and_b32_e32 v103, 0xff, v53
	v_bfe_u32 v104, v53, 8, 8
	v_bfe_u32 v105, v53, 16, 8
	v_and_b32_e32 v106, 0xff, v54
	v_bfe_u32 v107, v54, 8, 8
	v_bfe_u32 v108, v54, 16, 8
	v_and_b32_e32 v109, 0xff, v55
	v_bfe_u32 v110, v55, 8, 8
	v_bfe_u32 v111, v55, 16, 8
	v_cvt_f32_fp8_sdwa v112, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v113, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v114, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v100 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v101 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v102 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v103 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v104 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v105 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v100, v106 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v70, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v96 src0_sel:BYTE_0
	v_fma_mixlo_f16 v101, s20, v112, 0
	v_pk_mul_f32 v[48:49], s[30:31], v[48:49]
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	v_pk_mul_f32 v[52:53], s[30:31], v[52:53]
	v_fma_mixlo_f16 v102, s20, v114, 0
	v_pk_mul_f32 v[54:55], s[30:31], v[54:55]
	v_pk_mul_f32 v[56:57], s[30:31], v[56:57]
	v_pk_mul_f32 v[58:59], s[30:31], v[58:59]
	v_fma_mixlo_f16 v98, s20, v98, 0
	v_pk_mul_f32 v[60:61], s[30:31], v[60:61]
	v_pk_mul_f32 v[62:63], s[30:31], v[62:63]
	v_pk_mul_f32 v[64:65], s[30:31], v[64:65]
	v_fma_mixlo_f16 v100, s20, v100, 0
	v_pk_mul_f32 v[66:67], s[30:31], v[66:67]
	v_pk_mul_f32 v[68:69], s[30:31], v[68:69]
	v_pk_mul_f32 v[70:71], s[30:31], v[70:71]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v103, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v51, v53
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v104, v54
	v_cvt_f16_f32_e32 v53, v55
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v54, v57
	v_cvt_f16_f32_e32 v55, v59
	v_cvt_f16_f32_e32 v57, v58
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v58, v63
	v_cvt_f16_f32_e32 v59, v65
	v_cvt_f16_f32_e32 v64, v64
	v_cvt_f16_f32_e32 v65, v66
	v_cvt_f16_f32_e32 v66, v67
	v_cvt_f16_f32_e32 v67, v68
	v_cvt_f16_f32_e32 v68, v69
	v_cvt_f16_f32_e32 v63, v71
	v_cvt_f16_f32_e32 v69, v70
	v_pack_b32_f16 v50, v50, v52
	v_pack_b32_f16 v49, v49, v103
	v_pack_b32_f16 v48, v101, v48
	v_fma_mixhi_f16 v51, s20, v113, 0
	v_pack_b32_f16 v54, v54, v57
	v_pack_b32_f16 v53, v53, v56
	v_pack_b32_f16 v52, v102, v104
	v_fma_mixhi_f16 v55, s20, v97, 0
	v_pack_b32_f16 v58, v58, v64
	v_pack_b32_f16 v57, v61, v62
	v_pack_b32_f16 v56, v98, v60
	v_fma_mixhi_f16 v59, s20, v99, 0
	v_pack_b32_f16 v62, v68, v69
	v_pack_b32_f16 v61, v66, v67
	v_pack_b32_f16 v60, v100, v65
	v_fma_mixhi_f16 v63, s20, v96, 0
	ds_write_b128 v128, v[48:51] offset:32
	ds_write_b128 v129, v[52:55] offset:32
	ds_write_b128 v130, v[56:59]
	ds_write_b128 v131, v[60:63] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v48, 16, v120
	v_bfi_b32 v49, v39, 0, v120
	v_lshlrev_b32_e32 v50, 16, v121
	v_bfi_b32 v51, v39, 0, v121
	v_lshlrev_b32_e32 v52, 16, v122
	v_bfi_b32 v53, v39, 0, v122
	v_lshlrev_b32_e32 v54, 16, v123
	v_bfi_b32 v55, v39, 0, v123
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v56, 16, v124
	v_bfi_b32 v57, v39, 0, v124
	v_lshlrev_b32_e32 v58, 16, v125
	v_bfi_b32 v59, v39, 0, v125
	v_lshlrev_b32_e32 v60, 16, v126
	v_bfi_b32 v61, v39, 0, v126
	v_lshlrev_b32_e32 v62, 16, v127
	v_bfi_b32 v63, v39, 0, v127
	v_cvt_f16_f32_e32 v56, v56
	s_and_b64 vcc, s[16:17], s[18:19]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v51, v51
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v53, v53
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v55, v55
	v_cvt_f16_f32_e32 v57, v57
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v59, v59
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v63, v63
	s_and_b64 s[0:1], s[16:17], s[24:25]
	s_cmp_lg_u32 s49, s50
	v_cndmask_b32_e64 v48, 0, v48, s[0:1]
	v_cndmask_b32_e64 v49, 0, v49, s[0:1]
	v_cndmask_b32_e64 v50, 0, v50, s[0:1]
	v_cndmask_b32_e64 v51, 0, v51, s[0:1]
	v_cndmask_b32_e64 v52, 0, v52, s[0:1]
	v_cndmask_b32_e64 v53, 0, v53, s[0:1]
	v_cndmask_b32_e64 v54, 0, v54, s[0:1]
	v_cndmask_b32_e64 v55, 0, v55, s[0:1]
	v_cndmask_b32_e32 v56, 0, v56, vcc
	v_cndmask_b32_e32 v57, 0, v57, vcc
	v_cndmask_b32_e32 v58, 0, v58, vcc
	v_cndmask_b32_e32 v59, 0, v59, vcc
	v_cndmask_b32_e32 v60, 0, v60, vcc
	v_cndmask_b32_e32 v61, 0, v61, vcc
	v_cndmask_b32_e32 v62, 0, v62, vcc
	v_cndmask_b32_e32 v63, 0, v63, vcc
	v_pack_b32_f16 v103, v48, v49
	v_pack_b32_f16 v102, v50, v51
	v_pack_b32_f16 v101, v52, v53
	v_pack_b32_f16 v100, v54, v55
	v_pack_b32_f16 v99, v56, v57
	v_pack_b32_f16 v98, v58, v59
	v_pack_b32_f16 v97, v60, v61
	v_pack_b32_f16 v96, v62, v63
	s_cbranch_scc1 .LBB1_10
	s_branch .LBB1_12
.LBB1_11:
	v_mov_b32_e32 v40, 0
.LBB1_12:                               ; %_ZNK7ck_tile10static_forILi0ELi3ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS7_IJLi1ELi4ELi1EEEENS7_IJLi1ELi64ELi8EEEES9_SA_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSQ_IJiiEEESS_Lb0EEENS_9right_padIiiLb0EEESV_EEENSQ_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSQ_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi8ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSQ_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSI_INSJ_INSK_ILSL_1EKS5_lLb1ELSN_0EEES18_LS19_0EEENSQ_IJNS1B_ILi512EEES1D_EEEEENSI_INSJ_INSK_ILSL_1EKDF16_lLb1ELSN_0EEENSP_INSQ_IJNSR_INSQ_
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v95, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v94, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v93, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v92, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v95, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v94, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v93, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v92, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v91, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v90, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v89, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v88, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v91, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v90, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v89, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v88, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v86, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v85, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v84, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v83, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v86, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v85, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v84, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v83, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v82, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v81, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v80, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v79, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v82, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v81, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v80, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v79, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v33
	s_ashr_i32 s0, s4, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s4, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s4, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v103, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v102, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v101, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v100, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v103, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v102, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v101, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v100, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v99, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v98, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v97, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v96, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v99, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v98, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v97, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v96, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s35, 31
	s_lshr_b32 s5, s1, 26
	s_add_i32 s5, s35, s5
	s_andn2_b32 s5, s5, 63
	s_sub_i32 s5, s35, s5
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s35, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s5, v77
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v77
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[6:7], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[6:7], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[6:7], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[6:7], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[6:7], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s5, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v77
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB1_14
; %bb.13:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[6:7], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[6:7], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s4, s4, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s4
	ds_write_b32 v6, v1
.LBB1_14:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s42, s2
	s_mul_i32 s0, s42, s2
	s_add_i32 s4, s34, -1
	s_mul_i32 s4, s26, s4
	s_add_u32 s6, 0, 0
	s_addc_u32 s6, s60, -1
	s_add_i32 s4, s6, s4
	s_add_u32 s0, s36, s0
	s_addc_u32 s1, s37, s1
	s_lshl_b32 s6, s58, 6
	s_and_b32 s6, s6, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s6, v73
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s5, s5, 4
	v_mov_b32_e32 v1, s5
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s30, s35, 1
	s_mov_b32 s31, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[28:31], 0 offen
	buffer_load_ushort v12, v1, s[28:31], 0 offen offset:512
	buffer_load_ushort v13, v1, s[28:31], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[28:31], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[28:31], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[28:31], 0 offen offset:2560
	s_mov_b32 s10, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s7, v33
	s_add_i32 s8, s4, 1
	s_lshl_b32 s6, s7, 5
	s_add_i32 s4, s6, s33
	v_add_u32_e32 v19, s4, v72
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s26
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s28, s0
	s_mov_b32 s29, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s30, s8
	v_lshl_add_u32 v27, s26, 7, v26
	v_div_scale_f32 v28, s[4:5], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[28:31], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[28:31], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s35, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s35, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s35, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s35, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s35, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s35, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s4, s7, 2
	s_lshl_b32 s5, s7, 6
	s_and_b32 s5, s5, 0xc0
	v_or_b32_e32 v12, s5, v73
	v_add_u32_e32 v13, s4, v74
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s4, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s4
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s4, 0x600
	v_mul_lo_u32 v13, v13, s4
	v_and_or_b32 v13, v77, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s4, 0x2000
	v_add3_u32 v15, v16, s4, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[4:5], s35, v32
	v_cmp_gt_i32_e32 vcc, s34, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s8
	s_and_b64 s[0:1], s[4:5], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s34, v14
	s_and_b64 s[4:5], s[4:5], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[4:5]
	v_cndmask_b32_e64 v15, 0, v9, s[4:5]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s21, v8, 0
	s_mov_b32 s8, s21
	s_mov_b32 s9, s21
	v_pk_mul_f32 v[6:7], s[20:21], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[20:21], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[20:21], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s21, v7, 0
	v_pk_mul_f32 v[6:7], s[20:21], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[20:21], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[20:21], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s21, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s21, v17, 0
	v_add_u32_e32 v5, s6, v72
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v75
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v78
	v_mul_lo_u32 v6, s26, v14
	v_or_b32_e32 v7, 16, v32
.LBB1_15:                               ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s35, v7
	v_readfirstlane_b32 s28, v2
	v_readfirstlane_b32 s29, v3
	v_readfirstlane_b32 s30, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s11, v33
	s_add_i32 s12, s10, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[28:31], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[28:31], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s13, s11, 31
	v_lshl_add_u32 v8, s11, 5, v72
	s_lshr_b32 s13, s13, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s13, s11, s13
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s14, s13, 2
	s_and_b32 s13, s13, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s11, s11, s13
	s_mul_hi_i32 s13, s14, 0x2aaaaaab
	s_mul_i32 s15, s14, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s16, s13, 31
	s_ashr_i32 s13, s13, 5
	v_lshl_or_b32 v13, s11, 6, v73
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s11, s13, s16
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v75
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s11, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v75
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s11, s14, s11
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s12, s11, s12
	s_xor_b32 s11, s11, s10
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s10, s10, 2
	s_sub_i32 s12, s12, s11
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s11, s11, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v76
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s11, s11, s15
	s_lshl_b32 s12, s12, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s13, s11, 0x2000
	v_mov_b32_e32 v10, s11
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s11, s13, s12
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s11
	s_cmpk_lg_i32 s10, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s21, v28, 0
	v_pk_mul_f32 v[8:9], s[8:9], v[8:9]
	v_pk_mul_f32 v[10:11], s[8:9], v[10:11]
	v_pk_mul_f32 v[12:13], s[8:9], v[12:13]
	v_fma_mixlo_f16 v22, s21, v22, 0
	v_pk_mul_f32 v[14:15], s[8:9], v[14:15]
	v_pk_mul_f32 v[16:17], s[8:9], v[16:17]
	v_pk_mul_f32 v[18:19], s[8:9], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s21, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s21, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB1_15
; %bb.16:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s6, v33
	s_ashr_i32 s0, s6, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s6, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s6, s0
	v_lshl_or_b32 v1, s0, 6, v73
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v76
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s4, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s4
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s4, s0, 0xbe
	s_lshl_b32 s5, s4, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s5, s1
	s_add_i32 s5, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s4
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s5, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s43, s2
	s_mul_i32 s0, s43, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s38, s0
	s_addc_u32 s5, s39, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s22, 0x7fffffff
	s_mul_i32 s2, s0, s27
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s6, 2
	s_lshl_b32 s1, s6, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v73
	s_add_i32 s0, s0, s3
	v_add_u32_e32 v4, s0, v74
	v_add_u32_e32 v0, s33, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s27, v[0:1]
	v_cmp_gt_i32_e32 vcc, s34, v0
	v_cmp_gt_i32_e64 s[0:1], s22, v4
	s_add_i32 s2, s34, s2
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 132
		.amdhsa_next_free_sgpr 69
		.amdhsa_accum_offset 132
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end1:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end1-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 18924
; NumSgprs: 75
; NumVgprs: 132
; NumAgprs: 0
; TotalNumVgprs: 132
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 9
; VGPRBlocks: 16
; NumSGPRsForWavesPerEU: 75
; NumVGPRsForWavesPerEU: 132
; AccumOffset: 132
; Occupancy: 3
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 32
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dwordx4 s[40:43], s[0:1], 0x0
	s_load_dwordx2 s[28:29], s[0:1], 0x18
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[20:23], s[0:1], 0x38
	s_load_dwordx2 s[34:35], s[0:1], 0x48
	s_load_dwordx4 s[24:27], s[0:1], 0x60
	s_lshl_b32 s33, s4, 8
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s22, -1
	s_mul_i32 s6, s24, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s23, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s8, s23, 15
	s_add_i32 s9, s35, -1
	s_mul_i32 s63, s25, s9
	s_add_u32 s61, s42, s5
	s_addc_u32 s62, s43, s4
	s_add_i32 s6, s6, s7
	s_ashr_i32 s4, s8, 31
	s_lshr_b32 s4, s4, 28
	s_add_i32 s8, s8, s4
	s_ashr_i32 s64, s8, 4
	s_add_i32 s63, s63, s7
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s58, v33
	s_lshr_b32 s4, s58, 2
	s_add_i32 s4, s4, s3
	s_mul_i32 s5, s4, s24
	s_cmp_gt_i32 s22, s4
	s_cselect_b64 s[44:45], -1, 0
	s_lshl_b32 s59, s6, 1
	s_mov_b32 s39, 0x20000
	s_mov_b32 s36, s40
	s_mov_b32 s37, s41
	s_mov_b32 s38, s59
	s_lshl_b32 s12, s5, 1
	v_mov_b32_e32 v0, s12
	buffer_load_dwordx4 v[2:5], v0, s[36:39], 0 offen
	buffer_load_dwordx4 v[6:9], v0, s[36:39], 0 offen offset:16
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v77, -1, v0
	v_lshlrev_b32_e32 v0, 3, v77
	v_lshrrev_b32_e32 v72, 1, v77
	v_and_b32_e32 v32, 8, v0
	v_lshl_add_u32 v26, s58, 5, v72
	v_mad_u64_u32 v[0:1], s[4:5], v26, s25, v[32:33]
	s_cmp_gt_i32 s23, 8
	s_mov_b32 s36, s61
	s_mov_b32 s37, s62
	s_mov_b32 s38, s63
	buffer_load_dwordx2 v[10:11], v0, s[36:39], 0 offen
	s_cselect_b64 s[48:49], -1, 0
	s_cmp_gt_i32 s23, 0
	s_cselect_b64 s[50:51], -1, 0
	s_lshl_b32 s65, s25, 7
	v_add_u32_e32 v1, s65, v0
	buffer_load_dwordx2 v[12:13], v1, s[36:39], 0 offen
	v_add_u32_e32 v1, s65, v1
	buffer_load_dwordx2 v[14:15], v1, s[36:39], 0 offen
	v_add_u32_e32 v1, s65, v1
	buffer_load_dwordx2 v[16:17], v1, s[36:39], 0 offen
	v_mov_b32_e32 v1, 0xffff
	s_load_dwordx2 s[42:43], s[0:1], 0x78
	v_and_b32_e32 v73, 63, v77
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v18, 16, v2
	v_bfi_b32 v2, v1, 0, v2
	v_lshlrev_b32_e32 v19, 16, v3
	v_bfi_b32 v3, v1, 0, v3
	v_lshlrev_b32_e32 v20, 16, v4
	v_bfi_b32 v4, v1, 0, v4
	v_lshlrev_b32_e32 v21, 16, v5
	v_bfi_b32 v5, v1, 0, v5
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v22, 16, v6
	v_bfi_b32 v6, v1, 0, v6
	v_lshlrev_b32_e32 v23, 16, v7
	v_bfi_b32 v7, v1, 0, v7
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v23, v23
	s_and_b64 vcc, s[50:51], s[44:45]
	v_cndmask_b32_e32 v18, 0, v18, vcc
	v_cndmask_b32_e32 v24, 0, v2, vcc
	v_cndmask_b32_e32 v19, 0, v19, vcc
	v_cndmask_b32_e32 v3, 0, v3, vcc
	v_cndmask_b32_e32 v20, 0, v20, vcc
	v_cndmask_b32_e32 v25, 0, v4, vcc
	v_cndmask_b32_e32 v21, 0, v21, vcc
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cvt_f16_f32_e32 v2, v7
	s_and_b64 vcc, s[48:49], s[44:45]
	v_cndmask_b32_e32 v7, 0, v22, vcc
	v_cndmask_b32_e32 v22, 0, v6, vcc
	v_cndmask_b32_e32 v23, 0, v23, vcc
	v_cndmask_b32_e32 v27, 0, v2, vcc
	v_lshlrev_b32_e32 v2, 16, v8
	v_cvt_f16_f32_e32 v2, v2
	v_bfi_b32 v4, v1, 0, v8
	v_cvt_f16_f32_e32 v4, v4
	v_lshlrev_b32_e32 v6, 16, v9
	v_cvt_f16_f32_e32 v6, v6
	v_bfi_b32 v8, v1, 0, v9
	v_cvt_f16_f32_e32 v8, v8
	v_cndmask_b32_e32 v9, 0, v2, vcc
	v_cndmask_b32_e32 v28, 0, v4, vcc
	v_cndmask_b32_e32 v29, 0, v6, vcc
	v_cndmask_b32_e32 v8, 0, v8, vcc
	v_cmp_gt_i32_e64 s[18:19], s23, v32
	v_cmp_gt_i32_e32 vcc, s35, v26
	s_and_b64 s[4:5], vcc, s[18:19]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v10, 0, v10, s[4:5]
	v_cndmask_b32_e64 v30, 0, v11, s[4:5]
	v_lshrrev_b32_e32 v11, 24, v10
	v_add_u32_e32 v6, 0x80, v26
	v_cmp_gt_i32_e64 s[4:5], s35, v6
	s_and_b64 s[6:7], s[18:19], s[4:5]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v31, 0, v12, s[6:7]
	v_cndmask_b32_e64 v34, 0, v13, s[6:7]
	v_lshrrev_b32_e32 v35, 24, v31
	v_add_u32_e32 v4, 0x100, v26
	v_cmp_gt_i32_e64 s[6:7], s35, v4
	s_and_b64 s[8:9], s[18:19], s[6:7]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v36, 0, v14, s[8:9]
	v_cndmask_b32_e64 v37, 0, v15, s[8:9]
	v_lshrrev_b32_e32 v38, 24, v36
	v_add_u32_e32 v2, 0x180, v26
	v_cmp_gt_i32_e64 s[8:9], s35, v2
	s_and_b64 s[10:11], s[18:19], s[8:9]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v39, 0, v16, s[10:11]
	v_cndmask_b32_e64 v40, 0, v17, s[10:11]
	v_lshrrev_b32_e32 v41, 24, v39
	v_pack_b32_f16 v86, v18, v24
	v_pack_b32_f16 v85, v19, v3
	v_pack_b32_f16 v84, v20, v25
	v_pack_b32_f16 v83, v21, v5
	v_pack_b32_f16 v82, v7, v22
	v_pack_b32_f16 v81, v23, v27
	v_pack_b32_f16 v80, v9, v28
	v_pack_b32_f16 v79, v29, v8
	v_lshrrev_b32_e32 v3, 24, v30
	v_lshrrev_b32_e32 v5, 24, v34
	v_lshrrev_b32_e32 v7, 24, v37
	v_lshrrev_b32_e32 v27, 24, v40
	v_and_b32_e32 v8, 0xff, v10
	v_cvt_f32_fp8_sdwa v12, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_fma_mixlo_f16 v14, s20, v12, 0
	s_mov_b32 s30, s20
	s_mov_b32 s31, s20
	v_pk_mul_f32 v[8:9], s[20:21], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v11 src0_sel:BYTE_0
	v_and_b32_e32 v11, 0xff, v30
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_bfe_u32 v12, v30, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v30, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[20:21], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v15, v11
	v_pk_mul_f32 v[12:13], s[20:21], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v16, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v15, v12
	v_pack_b32_f16 v9, v9, v16
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v31
	v_cvt_f32_fp8_sdwa v15, v12 src0_sel:BYTE_0
	v_bfe_u32 v12, v31, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v31, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v14, v8
	v_fma_mixhi_f16 v11, s20, v3, 0
	v_fma_mixlo_f16 v3, s20, v15, 0
	v_pk_mul_f32 v[12:13], s[20:21], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v35 src0_sel:BYTE_0
	v_and_b32_e32 v15, 0xff, v34
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_bfe_u32 v16, v34, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v34, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[20:21], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v15
	v_pk_mul_f32 v[16:17], s[20:21], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v18, v16
	v_pack_b32_f16 v13, v13, v19
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v36
	v_cvt_f32_fp8_sdwa v18, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v36, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v36, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v3, v12
	v_fma_mixhi_f16 v15, s20, v5, 0
	v_fma_mixlo_f16 v3, s20, v18, 0
	v_pk_mul_f32 v[16:17], s[20:21], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v18, v38 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v37
	v_cvt_f32_fp8_sdwa v19, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v37, 8, 8
	v_cvt_f32_fp8_sdwa v20, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v37, 16, 8
	v_cvt_f32_fp8_sdwa v21, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v17
	v_pk_mul_f32 v[18:19], s[20:21], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v19
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v22, v18
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v21
	v_pack_b32_f16 v18, v17, v20
	v_pack_b32_f16 v17, v5, v22
	v_cvt_f32_fp8_sdwa v5, v7 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v39
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v20, v39, 8, 8
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_bfe_u32 v21, v39, 16, 8
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_pack_b32_f16 v16, v3, v16
	v_fma_mixhi_f16 v19, s20, v5, 0
	v_fma_mixlo_f16 v3, s20, v7, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v20
	v_cvt_f32_fp8_sdwa v22, v41 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v40
	v_cvt_f32_fp8_sdwa v23, v7 src0_sel:BYTE_0
	v_bfe_u32 v7, v40, 8, 8
	v_cvt_f32_fp8_sdwa v24, v7 src0_sel:BYTE_0
	v_bfe_u32 v7, v40, 16, 8
	v_cvt_f32_fp8_sdwa v25, v7 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v7, v21
	v_pk_mul_f32 v[20:21], s[20:21], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[22:23], s[20:21], v[24:25] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v23, v23
	v_cvt_f32_fp8_sdwa v24, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v21, v22
	v_pack_b32_f16 v21, v7, v20
	v_pack_b32_f16 v20, v3, v5
	v_fma_mixhi_f16 v23, s20, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v75, 1, v32
	v_ashrrev_i32_e32 v3, 31, v26
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v26, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v3, v26, v3
	v_add_u32_e32 v3, v75, v3
	v_lshrrev_b32_e32 v7, 29, v5
	v_add_u32_e32 v7, v5, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v5, v7
	v_xor_b32_e32 v3, v3, v7
	v_lshlrev_b32_e32 v7, 3, v3
	v_lshlrev_b32_e32 v5, 7, v5
	v_lshl_add_u32 v5, v3, 4, v5
	ds_write_b128 v5, v[8:11] offset:32
	v_ashrrev_i32_e32 v5, 31, v6
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v6, v5
	v_ashrrev_i32_e32 v8, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v6, v5
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v9, 29, v8
	v_add_u32_e32 v9, v8, v9
	v_and_b32_e32 v9, -8, v9
	v_sub_u32_e32 v9, v8, v9
	v_xor_b32_e32 v5, v5, v9
	v_sub_u32_e32 v3, v5, v3
	v_lshlrev_b32_e32 v3, 3, v3
	v_lshlrev_b32_e32 v9, 6, v8
	v_add3_u32 v3, v7, v9, v3
	v_lshlrev_b32_e32 v7, 1, v3
	ds_write_b128 v7, v[12:15] offset:32
	v_ashrrev_i32_e32 v9, 31, v4
	v_lshrrev_b32_e32 v9, 30, v9
	v_add_u32_e32 v9, v4, v9
	v_ashrrev_i32_e32 v10, 2, v9
	v_sub_u32_e32 v8, v10, v8
	v_and_b32_e32 v9, -4, v9
	v_sub_u32_e32 v9, v4, v9
	v_add_u32_e32 v9, v9, v75
	v_lshrrev_b32_e32 v11, 29, v10
	v_add_u32_e32 v11, v10, v11
	v_and_b32_e32 v11, -8, v11
	v_sub_u32_e32 v11, v10, v11
	v_xor_b32_e32 v9, v9, v11
	v_sub_u32_e32 v5, v9, v5
	v_lshlrev_b32_e32 v8, 6, v8
	v_lshl_add_u32 v5, v5, 3, v8
	v_lshlrev_b32_e32 v8, 1, v5
	v_add3_u32 v7, v7, 32, v8
	ds_write_b128 v7, v[16:19]
	v_ashrrev_i32_e32 v7, 31, v2
	v_lshrrev_b32_e32 v7, 30, v7
	v_add_u32_e32 v7, v2, v7
	v_ashrrev_i32_e32 v8, 2, v7
	v_sub_u32_e32 v10, v8, v10
	v_and_b32_e32 v7, 0xffffffc, v7
	v_sub_u32_e32 v7, v2, v7
	v_add_u32_e32 v7, v7, v75
	v_lshrrev_b32_e32 v11, 29, v8
	v_add_u32_e32 v11, v8, v11
	v_and_b32_e32 v11, 0xffffff8, v11
	v_sub_u32_e32 v8, v8, v11
	v_xor_b32_e32 v7, v7, v8
	v_sub_u32_e32 v7, v7, v9
	v_lshlrev_b32_e32 v7, 4, v7
	v_lshlrev_b32_e32 v8, 7, v10
	v_add_lshl_u32 v3, v5, v3, 1
	v_add3_u32 v3, v7, v8, v3
	ds_write_b128 v3, v[20:23] offset:32
	s_mov_b32 s56, 16
	s_cmp_gt_i32 s23, 16
	s_cselect_b64 s[52:53], -1, 0
	s_cmp_lt_i32 s23, 17
	v_lshrrev_b32_e32 v3, 3, v77
	v_lshrrev_b32_e32 v74, 6, v77
	v_lshlrev_b32_e32 v76, 2, v74
	v_add_u32_e32 v3, 8, v3
	v_lshrrev_b32_e32 v78, 3, v3
	v_sub_u32_e32 v3, v78, v74
	v_lshlrev_b32_e32 v87, 2, v3
	v_mov_b32_e32 v35, 0
	s_cbranch_scc1 .LBB2_3
; %bb.1:                                ; %.preheader.i.i.i.i.i
	s_max_i32 s13, s64, 2
	v_mad_u64_u32 v[2:3], s[10:11], s25, v2, v[32:33]
	v_mad_u64_u32 v[4:5], s[10:11], s25, v4, v[32:33]
	v_mad_u64_u32 v[6:7], s[10:11], s25, v6, v[32:33]
	s_add_i32 s57, s12, 48
	s_lshl_b32 s60, s13, 4
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v3, s61
	v_mov_b32_e32 v5, s62
	v_mov_b32_e32 v7, s63
	v_mov_b32_e32 v36, s40
	v_mov_b32_e32 v37, s41
	v_mov_b32_e32 v38, s59
	v_mov_b32_e32 v35, v34
.LBB2_2:                                ; %.lr.ph.i687.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v24, s56, v0
	v_add_u32_e32 v25, s56, v32
	v_readfirstlane_b32 s36, v3
	v_readfirstlane_b32 s37, v5
	v_readfirstlane_b32 s38, v7
	v_add_u32_e32 v26, s56, v6
	v_add_u32_e32 v27, s56, v4
	v_add_u32_e32 v39, s56, v2
	v_readfirstlane_b32 s46, v33
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v18, 0
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v19, 0
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	s_add_i32 s12, s57, -16
	s_add_i32 s47, s56, 8
	v_mov_b32_e32 v60, s57
	v_cmp_gt_i32_e64 s[10:11], s23, v25
	buffer_load_dwordx2 v[30:31], v24, s[36:39], 0 offen
	buffer_load_dwordx2 v[28:29], v26, s[36:39], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[26:27], v27, s[36:39], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[24:25], v39, s[36:39], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s54, s46, 31
	v_readfirstlane_b32 s36, v36
	v_readfirstlane_b32 s37, v37
	v_readfirstlane_b32 s38, v38
	v_mov_b32_e32 v39, s12
	v_lshl_add_u32 v40, s46, 5, v72
	s_and_b64 s[16:17], vcc, s[10:11]
	s_and_b64 s[14:15], s[4:5], s[10:11]
	s_and_b64 s[12:13], s[6:7], s[10:11]
	s_and_b64 s[10:11], s[8:9], s[10:11]
	s_lshr_b32 s54, s54, 30
	v_ashrrev_i32_e32 v41, 31, v40
	v_add_u32_e32 v42, 0x80, v40
	v_add_u32_e32 v43, 0x100, v40
	v_add_u32_e32 v44, 0x180, v40
	s_add_i32 s54, s46, s54
	v_lshrrev_b32_e32 v41, 30, v41
	v_ashrrev_i32_e32 v45, 31, v42
	v_ashrrev_i32_e32 v46, 31, v43
	v_ashrrev_i32_e32 v47, 31, v44
	s_and_b32 s54, s54, 0x3fffffc
	v_add_u32_e32 v41, v40, v41
	v_lshrrev_b32_e32 v45, 30, v45
	v_lshrrev_b32_e32 v46, 30, v46
	v_lshrrev_b32_e32 v47, 30, v47
	s_sub_i32 s46, s46, s54
	v_ashrrev_i32_e32 v48, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_add_u32_e32 v45, v42, v45
	v_add_u32_e32 v46, v43, v46
	v_add_u32_e32 v47, v44, v47
	v_lshl_or_b32 v49, s46, 6, v73
	s_cmp_gt_i32 s23, s47
	v_sub_u32_e32 v40, v40, v41
	v_lshrrev_b32_e32 v41, 29, v48
	v_lshlrev_b32_e32 v50, 7, v48
	v_ashrrev_i32_e32 v51, 2, v45
	v_and_b32_e32 v45, -4, v45
	v_ashrrev_i32_e32 v52, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_ashrrev_i32_e32 v53, 2, v47
	v_and_b32_e32 v47, 0xffffffc, v47
	v_ashrrev_i32_e32 v54, 31, v49
	v_add_u32_e32 v55, 0x100, v49
	s_cselect_b64 s[46:47], -1, 0
	s_cmp_gt_i32 s23, s56
	v_add_u32_e32 v40, v40, v75
	v_add_u32_e32 v41, v48, v41
	v_sub_u32_e32 v42, v42, v45
	v_lshrrev_b32_e32 v45, 29, v51
	v_lshlrev_b32_e32 v56, 6, v51
	v_sub_u32_e32 v57, v52, v51
	v_sub_u32_e32 v43, v43, v46
	v_lshrrev_b32_e32 v46, 29, v52
	v_sub_u32_e32 v58, v53, v52
	v_sub_u32_e32 v44, v44, v47
	v_lshrrev_b32_e32 v47, 29, v53
	v_lshrrev_b32_e32 v54, 30, v54
	v_ashrrev_i32_e32 v59, 31, v55
	s_cselect_b64 s[54:55], -1, 0
	v_and_b32_e32 v41, -8, v41
	v_add_u32_e32 v42, v42, v75
	v_add_u32_e32 v45, v51, v45
	v_add_u32_e32 v43, v43, v75
	v_add_u32_e32 v46, v52, v46
	v_lshlrev_b32_e32 v57, 6, v57
	v_add_u32_e32 v44, v44, v75
	v_add_u32_e32 v47, v53, v47
	v_lshlrev_b32_e32 v58, 7, v58
	s_add_i32 s56, s56, 16
	s_add_i32 s57, s57, 32
	v_add_u32_e32 v54, v49, v54
	v_lshrrev_b32_e32 v59, 30, v59
	v_sub_u32_e32 v41, v48, v41
	v_and_b32_e32 v45, -8, v45
	v_and_b32_e32 v46, -8, v46
	v_and_b32_e32 v47, 0xffffff8, v47
	v_ashrrev_i32_e32 v48, 2, v54
	v_and_b32_e32 v54, -4, v54
	v_add_u32_e32 v59, v55, v59
	v_xor_b32_e32 v40, v40, v41
	v_sub_u32_e32 v41, v51, v45
	v_sub_u32_e32 v45, v52, v46
	v_sub_u32_e32 v46, v53, v47
	v_sub_u32_e32 v47, v49, v54
	v_lshrrev_b32_e32 v49, 29, v48
	v_lshlrev_b32_e32 v51, 6, v48
	v_ashrrev_i32_e32 v52, 2, v59
	v_and_b32_e32 v53, -4, v59
	v_lshlrev_b32_e32 v54, 3, v40
	v_lshl_add_u32 v64, v40, 4, v50
	v_xor_b32_e32 v41, v42, v41
	v_xor_b32_e32 v42, v43, v45
	v_xor_b32_e32 v43, v44, v46
	v_add_u32_e32 v44, v47, v76
	v_add_u32_e32 v45, v48, v49
	v_sub_u32_e32 v46, v55, v53
	v_lshrrev_b32_e32 v47, 29, v52
	v_lshlrev_b32_e32 v49, 7, v52
	v_sub_u32_e32 v40, v41, v40
	v_sub_u32_e32 v41, v42, v41
	v_sub_u32_e32 v42, v43, v42
	v_and_b32_e32 v43, -8, v45
	v_add_u32_e32 v45, v44, v87
	v_add_u32_e32 v46, v46, v76
	v_add_u32_e32 v47, v52, v47
	v_lshlrev_b32_e32 v40, 3, v40
	v_lshl_add_u32 v41, v41, 3, v57
	v_lshlrev_b32_e32 v42, 4, v42
	v_sub_u32_e32 v43, v48, v43
	v_and_b32_e32 v47, -8, v47
	v_add_u32_e32 v48, v46, v87
	v_add3_u32 v40, v54, v56, v40
	v_lshlrev_b32_e32 v50, 1, v41
	v_xor_b32_e32 v44, v44, v43
	v_xor_b32_e32 v43, v45, v43
	v_sub_u32_e32 v45, v52, v47
	v_lshlrev_b32_e32 v65, 1, v40
	v_add_lshl_u32 v40, v41, v40, 1
	v_lshlrev_b32_e32 v41, 3, v44
	v_sub_u32_e32 v43, v43, v44
	v_xor_b32_e32 v46, v46, v45
	v_xor_b32_e32 v45, v48, v45
	v_lshlrev_b32_e32 v47, 4, v44
	v_add3_u32 v66, v65, 32, v50
	v_add3_u32 v67, v42, v58, v40
	v_sub_u32_e32 v40, v46, v44
	v_sub_u32_e32 v42, v45, v44
	v_add_lshl_u32 v41, v41, v51, 1
	v_add3_u32 v44, v47, v49, 32
	v_lshlrev_b32_e32 v43, 4, v43
	v_lshl_add_u32 v45, v40, 4, v44
	v_add3_u32 v48, v41, 32, v43
	v_lshl_add_u32 v52, v42, 4, v44
	ds_read_b128 v[40:43], v41 offset:32
	ds_read_b128 v[44:47], v45
	ds_read_b128 v[48:51], v48
	ds_read_b128 v[52:55], v52
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[56:59], v39, s[36:39], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[60:63], v60, s[36:39], 0 offen
	v_dot2c_f32_f16_e32 v8, v86, v40
	v_dot2c_f32_f16_e32 v10, v85, v41
	v_dot2c_f32_f16_e32 v12, v84, v42
	v_dot2c_f32_f16_e32 v14, v83, v43
	v_dot2c_f32_f16_e32 v9, v86, v44
	v_dot2c_f32_f16_e32 v11, v85, v45
	v_dot2c_f32_f16_e32 v13, v84, v46
	v_dot2c_f32_f16_e32 v15, v83, v47
	v_dot2c_f32_f16_e32 v16, v82, v48
	v_dot2c_f32_f16_e32 v18, v81, v49
	v_dot2c_f32_f16_e32 v20, v80, v50
	v_dot2c_f32_f16_e32 v22, v79, v51
	v_dot2c_f32_f16_e32 v17, v82, v52
	v_dot2c_f32_f16_e32 v19, v81, v53
	v_dot2c_f32_f16_e32 v21, v80, v54
	v_dot2c_f32_f16_e32 v23, v79, v55
	v_pk_add_f32 v[8:9], v[34:35], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[10:11], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[12:13], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[14:15], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[16:17], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[18:19], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[20:21], v[8:9]
	s_nop 0
	v_pk_add_f32 v[34:35], v[22:23], v[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v8, 0, v30, s[16:17]
	v_cndmask_b32_e64 v9, 0, v31, s[16:17]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v10, 0, v28, s[14:15]
	v_cndmask_b32_e64 v11, 0, v29, s[14:15]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v12, 0, v26, s[12:13]
	v_cndmask_b32_e64 v13, 0, v27, s[12:13]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v14, 0, v24, s[10:11]
	v_cndmask_b32_e64 v15, 0, v25, s[10:11]
	v_lshrrev_b32_e32 v16, 24, v8
	v_lshrrev_b32_e32 v17, 24, v10
	v_lshrrev_b32_e32 v22, 24, v12
	v_lshrrev_b32_e32 v28, 24, v14
	v_lshrrev_b32_e32 v18, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_lshrrev_b32_e32 v26, 24, v13
	v_lshrrev_b32_e32 v39, 24, v15
	v_and_b32_e32 v19, 0xff, v8
	v_bfe_u32 v21, v8, 8, 8
	v_bfe_u32 v23, v8, 16, 8
	v_and_b32_e32 v24, 0xff, v9
	v_bfe_u32 v25, v9, 8, 8
	v_bfe_u32 v27, v9, 16, 8
	v_and_b32_e32 v29, 0xff, v10
	v_bfe_u32 v30, v10, 8, 8
	v_bfe_u32 v31, v10, 16, 8
	v_and_b32_e32 v40, 0xff, v11
	v_bfe_u32 v41, v11, 8, 8
	v_bfe_u32 v42, v11, 16, 8
	v_and_b32_e32 v43, 0xff, v12
	v_bfe_u32 v44, v12, 8, 8
	v_bfe_u32 v45, v12, 16, 8
	v_and_b32_e32 v46, 0xff, v13
	v_bfe_u32 v47, v13, 8, 8
	v_bfe_u32 v48, v13, 16, 8
	v_and_b32_e32 v49, 0xff, v14
	v_bfe_u32 v50, v14, 8, 8
	v_bfe_u32 v51, v14, 16, 8
	v_and_b32_e32 v52, 0xff, v15
	v_bfe_u32 v53, v15, 8, 8
	v_bfe_u32 v54, v15, 16, 8
	v_cvt_f32_fp8_sdwa v55, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v39 src0_sel:BYTE_0
	v_fma_mixlo_f16 v44, s20, v55, 0
	v_pk_mul_f32 v[8:9], s[30:31], v[8:9]
	v_pk_mul_f32 v[10:11], s[30:31], v[10:11]
	v_pk_mul_f32 v[12:13], s[30:31], v[12:13]
	v_fma_mixlo_f16 v45, s20, v69, 0
	v_pk_mul_f32 v[14:15], s[30:31], v[14:15]
	v_pk_mul_f32 v[16:17], s[30:31], v[16:17]
	v_pk_mul_f32 v[18:19], s[30:31], v[18:19]
	v_fma_mixlo_f16 v41, s20, v41, 0
	v_pk_mul_f32 v[20:21], s[30:31], v[20:21]
	v_pk_mul_f32 v[22:23], s[30:31], v[22:23]
	v_pk_mul_f32 v[24:25], s[30:31], v[24:25]
	v_fma_mixlo_f16 v43, s20, v43, 0
	v_pk_mul_f32 v[26:27], s[30:31], v[26:27]
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	v_pk_mul_f32 v[30:31], s[30:31], v[30:31]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v46, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v47, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v18, v23
	v_cvt_f16_f32_e32 v19, v25
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v23, v31
	v_cvt_f16_f32_e32 v29, v30
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v46
	v_pack_b32_f16 v8, v44, v8
	v_fma_mixhi_f16 v11, s20, v68, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v45, v47
	v_fma_mixhi_f16 v15, s20, v40, 0
	v_pack_b32_f16 v18, v18, v24
	v_pack_b32_f16 v17, v21, v22
	v_pack_b32_f16 v16, v41, v20
	v_fma_mixhi_f16 v19, s20, v42, 0
	v_pack_b32_f16 v22, v28, v29
	v_pack_b32_f16 v21, v26, v27
	v_pack_b32_f16 v20, v43, v25
	v_fma_mixhi_f16 v23, s20, v39, 0
	ds_write_b128 v64, v[8:11] offset:32
	ds_write_b128 v65, v[12:15] offset:32
	ds_write_b128 v66, v[16:19]
	ds_write_b128 v67, v[20:23] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v56
	v_bfi_b32 v9, v1, 0, v56
	v_lshlrev_b32_e32 v10, 16, v57
	v_bfi_b32 v11, v1, 0, v57
	v_lshlrev_b32_e32 v12, 16, v58
	v_bfi_b32 v13, v1, 0, v58
	v_lshlrev_b32_e32 v14, 16, v59
	v_bfi_b32 v15, v1, 0, v59
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v16, 16, v60
	v_bfi_b32 v17, v1, 0, v60
	v_lshlrev_b32_e32 v18, 16, v61
	v_bfi_b32 v19, v1, 0, v61
	v_lshlrev_b32_e32 v20, 16, v62
	v_bfi_b32 v21, v1, 0, v62
	v_lshlrev_b32_e32 v22, 16, v63
	v_bfi_b32 v23, v1, 0, v63
	v_cvt_f16_f32_e32 v16, v16
	s_and_b64 s[10:11], s[44:45], s[46:47]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v23, v23
	s_and_b64 s[12:13], s[44:45], s[54:55]
	s_cmp_lg_u32 s60, s56
	v_cndmask_b32_e64 v8, 0, v8, s[12:13]
	v_cndmask_b32_e64 v9, 0, v9, s[12:13]
	v_cndmask_b32_e64 v10, 0, v10, s[12:13]
	v_cndmask_b32_e64 v11, 0, v11, s[12:13]
	v_cndmask_b32_e64 v12, 0, v12, s[12:13]
	v_cndmask_b32_e64 v13, 0, v13, s[12:13]
	v_cndmask_b32_e64 v14, 0, v14, s[12:13]
	v_cndmask_b32_e64 v15, 0, v15, s[12:13]
	v_cndmask_b32_e64 v16, 0, v16, s[10:11]
	v_cndmask_b32_e64 v17, 0, v17, s[10:11]
	v_cndmask_b32_e64 v18, 0, v18, s[10:11]
	v_cndmask_b32_e64 v19, 0, v19, s[10:11]
	v_cndmask_b32_e64 v20, 0, v20, s[10:11]
	v_cndmask_b32_e64 v21, 0, v21, s[10:11]
	v_cndmask_b32_e64 v22, 0, v22, s[10:11]
	v_cndmask_b32_e64 v23, 0, v23, s[10:11]
	v_pack_b32_f16 v86, v8, v9
	v_pack_b32_f16 v85, v10, v11
	v_pack_b32_f16 v84, v12, v13
	v_pack_b32_f16 v83, v14, v15
	v_pack_b32_f16 v82, v16, v17
	v_pack_b32_f16 v81, v18, v19
	v_pack_b32_f16 v80, v20, v21
	v_pack_b32_f16 v79, v22, v23
	s_cbranch_scc1 .LBB2_2
	s_branch .LBB2_4
.LBB2_3:
	v_mov_b32_e32 v34, 0
.LBB2_4:                                ; %Flow253
	s_load_dwordx4 s[36:39], s[0:1], 0x28
	s_mov_b32 s60, s35
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s3
	s_mul_i32 s4, s1, s24
	s_cmp_gt_i32 s22, s1
	s_cselect_b64 s[54:55], -1, 0
	s_mov_b32 s47, 0x20000
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	s_lshl_b32 s12, s4, 1
	v_mov_b32_e32 v16, s12
	buffer_load_dwordx4 v[18:21], v16, s[44:47], 0 offen
	buffer_load_dwordx4 v[22:25], v16, s[44:47], 0 offen offset:16
	v_lshl_add_u32 v46, s0, 5, v72
	v_add_u32_e32 v38, 0x200, v46
	v_mad_u64_u32 v[16:17], s[0:1], v38, s25, v[32:33]
	s_mov_b32 s44, s61
	s_mov_b32 s45, s62
	s_mov_b32 s46, s63
	buffer_load_dwordx2 v[26:27], v16, s[44:47], 0 offen
	v_add_u32_e32 v17, s65, v16
	buffer_load_dwordx2 v[28:29], v17, s[44:47], 0 offen
	v_add_u32_e32 v17, s65, v17
	buffer_load_dwordx2 v[30:31], v17, s[44:47], 0 offen
	v_add_u32_e32 v17, s65, v17
	buffer_load_dwordx2 v[36:37], v17, s[44:47], 0 offen
	v_mov_b32_e32 v17, 0xffff
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v39, 16, v18
	v_bfi_b32 v18, v17, 0, v18
	v_lshlrev_b32_e32 v40, 16, v19
	v_bfi_b32 v19, v17, 0, v19
	v_lshlrev_b32_e32 v41, 16, v20
	v_bfi_b32 v20, v17, 0, v20
	v_lshlrev_b32_e32 v42, 16, v21
	v_bfi_b32 v21, v17, 0, v21
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[50:51], s[54:55]
	v_cndmask_b32_e32 v39, 0, v39, vcc
	v_cndmask_b32_e32 v43, 0, v18, vcc
	v_cndmask_b32_e32 v40, 0, v40, vcc
	v_cndmask_b32_e32 v19, 0, v19, vcc
	v_cvt_f16_f32_e32 v18, v21
	v_cndmask_b32_e32 v21, 0, v41, vcc
	v_cndmask_b32_e32 v41, 0, v20, vcc
	v_cndmask_b32_e32 v42, 0, v42, vcc
	v_cndmask_b32_e32 v44, 0, v18, vcc
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v18, 16, v22
	v_cvt_f16_f32_e32 v18, v18
	v_bfi_b32 v20, v17, 0, v22
	v_cvt_f16_f32_e32 v20, v20
	v_lshlrev_b32_e32 v22, 16, v23
	v_cvt_f16_f32_e32 v22, v22
	v_bfi_b32 v23, v17, 0, v23
	v_cvt_f16_f32_e32 v23, v23
	s_and_b64 vcc, s[48:49], s[54:55]
	v_cndmask_b32_e32 v45, 0, v18, vcc
	v_cndmask_b32_e32 v47, 0, v20, vcc
	v_cndmask_b32_e32 v48, 0, v22, vcc
	v_cndmask_b32_e32 v23, 0, v23, vcc
	v_lshlrev_b32_e32 v18, 16, v24
	v_cvt_f16_f32_e32 v18, v18
	v_bfi_b32 v20, v17, 0, v24
	v_cvt_f16_f32_e32 v20, v20
	v_lshlrev_b32_e32 v22, 16, v25
	v_cvt_f16_f32_e32 v22, v22
	v_bfi_b32 v24, v17, 0, v25
	v_cvt_f16_f32_e32 v24, v24
	v_cndmask_b32_e32 v25, 0, v18, vcc
	v_cndmask_b32_e32 v49, 0, v20, vcc
	v_cndmask_b32_e32 v50, 0, v22, vcc
	v_cndmask_b32_e32 v24, 0, v24, vcc
	v_cmp_gt_i32_e64 s[4:5], s35, v38
	s_and_b64 vcc, s[18:19], s[4:5]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v26, 0, v26, vcc
	v_cndmask_b32_e32 v38, 0, v27, vcc
	v_lshrrev_b32_e32 v27, 24, v26
	v_add_u32_e32 v22, 0x280, v46
	v_cmp_gt_i32_e64 s[6:7], s35, v22
	s_and_b64 vcc, s[18:19], s[6:7]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v51, 0, v28, vcc
	v_cndmask_b32_e32 v52, 0, v29, vcc
	v_lshrrev_b32_e32 v53, 24, v51
	v_add_u32_e32 v20, 0x300, v46
	v_cmp_gt_i32_e64 s[8:9], s35, v20
	s_and_b64 vcc, s[18:19], s[8:9]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v54, 0, v30, vcc
	v_cndmask_b32_e32 v55, 0, v31, vcc
	v_lshrrev_b32_e32 v56, 24, v54
	v_add_u32_e32 v18, 0x380, v46
	v_cmp_gt_i32_e64 s[10:11], s35, v18
	s_and_b64 vcc, s[18:19], s[10:11]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v57, 0, v36, vcc
	v_cndmask_b32_e32 v58, 0, v37, vcc
	v_lshrrev_b32_e32 v59, 24, v57
	v_pack_b32_f16 v95, v39, v43
	v_pack_b32_f16 v94, v40, v19
	v_pack_b32_f16 v93, v21, v41
	v_pack_b32_f16 v92, v42, v44
	v_pack_b32_f16 v91, v45, v47
	v_pack_b32_f16 v90, v48, v23
	v_pack_b32_f16 v89, v25, v49
	v_pack_b32_f16 v88, v50, v24
	v_lshrrev_b32_e32 v19, 24, v38
	v_lshrrev_b32_e32 v21, 24, v52
	v_and_b32_e32 v23, 0xff, v26
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_bfe_u32 v24, v26, 8, 8
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_bfe_u32 v25, v26, 16, 8
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v42, 24, v55
	v_lshrrev_b32_e32 v47, 24, v58
	v_fma_mixlo_f16 v23, s20, v23, 0
	v_pk_mul_f32 v[24:25], s[30:31], v[24:25]
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_and_b32_e32 v27, 0xff, v38
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_bfe_u32 v28, v38, 8, 8
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_bfe_u32 v29, v38, 16, 8
	v_cvt_f32_fp8_sdwa v29, v29 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v25
	v_pk_mul_f32 v[26:27], s[30:31], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v27
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v31, v26
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v29
	v_pack_b32_f16 v26, v30, v28
	v_pack_b32_f16 v25, v25, v31
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_and_b32_e32 v28, 0xff, v51
	v_cvt_f32_fp8_sdwa v30, v28 src0_sel:BYTE_0
	v_bfe_u32 v28, v51, 8, 8
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_bfe_u32 v29, v51, 16, 8
	v_cvt_f32_fp8_sdwa v29, v29 src0_sel:BYTE_0
	v_pack_b32_f16 v24, v23, v24
	v_fma_mixhi_f16 v27, s20, v19, 0
	v_fma_mixlo_f16 v19, s20, v30, 0
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	v_cvt_f32_fp8_sdwa v30, v53 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v52
	v_cvt_f32_fp8_sdwa v31, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v52, 8, 8
	v_cvt_f32_fp8_sdwa v36, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v52, 16, 8
	v_cvt_f32_fp8_sdwa v37, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v23, v29
	v_pk_mul_f32 v[30:31], s[30:31], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v29, v31
	v_pk_mul_f32 v[36:37], s[30:31], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v38, v30
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v31, v37
	v_pack_b32_f16 v30, v29, v36
	v_pack_b32_f16 v29, v23, v38
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v54
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_bfe_u32 v36, v54, 8, 8
	v_cvt_f32_fp8_sdwa v36, v36 src0_sel:BYTE_0
	v_bfe_u32 v37, v54, 16, 8
	v_cvt_f32_fp8_sdwa v37, v37 src0_sel:BYTE_0
	v_pack_b32_f16 v28, v19, v28
	v_fma_mixhi_f16 v31, s20, v21, 0
	v_fma_mixlo_f16 v19, s20, v23, 0
	v_pk_mul_f32 v[36:37], s[30:31], v[36:37]
	v_cvt_f32_fp8_sdwa v38, v56 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v55
	v_cvt_f32_fp8_sdwa v39, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v55, 8, 8
	v_cvt_f32_fp8_sdwa v40, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v55, 16, 8
	v_cvt_f32_fp8_sdwa v41, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v37
	v_pk_mul_f32 v[38:39], s[30:31], v[38:39]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v39
	v_pk_mul_f32 v[40:41], s[30:31], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v40
	v_cvt_f16_f32_e32 v40, v38
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v39, v41
	v_pack_b32_f16 v38, v23, v37
	v_pack_b32_f16 v37, v21, v40
	v_cvt_f32_fp8_sdwa v21, v42 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v57
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_bfe_u32 v40, v57, 8, 8
	v_cvt_f32_fp8_sdwa v40, v40 src0_sel:BYTE_0
	v_bfe_u32 v41, v57, 16, 8
	v_cvt_f32_fp8_sdwa v41, v41 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v36
	v_fma_mixhi_f16 v39, s20, v21, 0
	v_fma_mixlo_f16 v19, s20, v23, 0
	v_pk_mul_f32 v[40:41], s[30:31], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v40
	v_cvt_f32_fp8_sdwa v42, v59 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v58
	v_cvt_f32_fp8_sdwa v43, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v58, 8, 8
	v_cvt_f32_fp8_sdwa v44, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v58, 16, 8
	v_cvt_f32_fp8_sdwa v45, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v23, v41
	v_pk_mul_f32 v[40:41], s[30:31], v[42:43]
	s_nop 0
	v_cvt_f16_f32_e32 v41, v41
	v_pk_mul_f32 v[42:43], s[30:31], v[44:45]
	s_nop 0
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f32_fp8_sdwa v44, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v42, v41, v42
	v_pack_b32_f16 v41, v23, v40
	v_pack_b32_f16 v40, v19, v21
	v_fma_mixhi_f16 v43, s20, v44, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v46
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v46, v19
	v_ashrrev_i32_e32 v21, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v46, v19
	v_add_u32_e32 v19, v19, v75
	v_lshrrev_b32_e32 v23, 29, v21
	v_add_u32_e32 v23, v21, v23
	v_and_b32_e32 v23, -8, v23
	v_sub_u32_e32 v23, v21, v23
	v_xor_b32_e32 v19, v19, v23
	v_lshlrev_b32_e32 v23, 3, v19
	v_lshlrev_b32_e32 v21, 7, v21
	v_lshl_add_u32 v21, v19, 4, v21
	ds_write_b128 v21, v[24:27] offset:32
	v_add_u32_e32 v21, 0x80, v46
	v_ashrrev_i32_e32 v24, 31, v21
	v_lshrrev_b32_e32 v24, 30, v24
	v_add_u32_e32 v24, v21, v24
	v_ashrrev_i32_e32 v25, 2, v24
	v_and_b32_e32 v24, -4, v24
	v_sub_u32_e32 v21, v21, v24
	v_add_u32_e32 v21, v21, v75
	v_lshrrev_b32_e32 v24, 29, v25
	v_add_u32_e32 v24, v25, v24
	v_and_b32_e32 v24, -8, v24
	v_sub_u32_e32 v24, v25, v24
	v_xor_b32_e32 v21, v21, v24
	v_sub_u32_e32 v19, v21, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v24, 6, v25
	v_add3_u32 v19, v23, v24, v19
	v_lshlrev_b32_e32 v23, 1, v19
	ds_write_b128 v23, v[28:31] offset:32
	v_add_u32_e32 v24, 0x100, v46
	v_ashrrev_i32_e32 v26, 31, v24
	v_lshrrev_b32_e32 v26, 30, v26
	v_add_u32_e32 v26, v24, v26
	v_ashrrev_i32_e32 v27, 2, v26
	v_sub_u32_e32 v25, v27, v25
	v_and_b32_e32 v26, -4, v26
	v_sub_u32_e32 v24, v24, v26
	v_add_u32_e32 v24, v24, v75
	v_lshrrev_b32_e32 v26, 29, v27
	v_add_u32_e32 v26, v27, v26
	v_and_b32_e32 v26, -8, v26
	v_sub_u32_e32 v26, v27, v26
	v_xor_b32_e32 v24, v24, v26
	v_sub_u32_e32 v21, v24, v21
	v_lshlrev_b32_e32 v25, 6, v25
	v_lshl_add_u32 v21, v21, 3, v25
	v_lshlrev_b32_e32 v25, 1, v21
	v_add3_u32 v23, v23, 32, v25
	ds_write_b128 v23, v[36:39]
	v_add_u32_e32 v23, 0x180, v46
	v_ashrrev_i32_e32 v25, 31, v23
	v_lshrrev_b32_e32 v25, 30, v25
	v_add_u32_e32 v25, v23, v25
	v_ashrrev_i32_e32 v26, 2, v25
	v_sub_u32_e32 v27, v26, v27
	v_and_b32_e32 v25, 0xffffffc, v25
	v_sub_u32_e32 v23, v23, v25
	v_add_u32_e32 v23, v23, v75
	v_lshrrev_b32_e32 v25, 29, v26
	v_add_u32_e32 v25, v26, v25
	v_and_b32_e32 v25, 0xffffff8, v25
	v_sub_u32_e32 v25, v26, v25
	v_xor_b32_e32 v23, v23, v25
	v_sub_u32_e32 v23, v23, v24
	v_lshlrev_b32_e32 v23, 4, v23
	v_lshlrev_b32_e32 v24, 7, v27
	v_add_lshl_u32 v19, v21, v19, 1
	v_add3_u32 v19, v23, v24, v19
	ds_write_b128 v19, v[40:43] offset:32
	v_cndmask_b32_e64 v19, 0, 1, s[52:53]
	v_cmp_ne_u32_e64 s[0:1], 1, v19
	s_andn2_b64 vcc, exec, s[52:53]
	v_mov_b32_e32 v37, 0
	s_cbranch_vccnz .LBB2_7
; %bb.5:                                ; %.preheader.i143.i.i.i.i
	s_max_i32 s13, s64, 2
	v_mad_u64_u32 v[18:19], s[14:15], s25, v18, v[32:33]
	v_mad_u64_u32 v[20:21], s[14:15], s25, v20, v[32:33]
	v_mad_u64_u32 v[22:23], s[14:15], s25, v22, v[32:33]
	s_add_i32 s66, s12, 48
	s_lshl_b32 s67, s13, 4
	s_mov_b32 s68, 16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v19, s61
	v_mov_b32_e32 v21, s62
	v_mov_b32_e32 v23, s63
	v_mov_b32_e32 v37, v36
.LBB2_6:                                ; %.lr.ph.i687.i144.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v46, s68, v16
	v_add_u32_e32 v47, s68, v32
	v_readfirstlane_b32 s44, v19
	v_readfirstlane_b32 s45, v21
	v_readfirstlane_b32 s46, v23
	v_add_u32_e32 v48, s68, v22
	v_add_u32_e32 v49, s68, v20
	v_add_u32_e32 v54, s68, v18
	v_readfirstlane_b32 s52, v33
	v_mov_b32_e32 v24, 0
	v_mov_b32_e32 v26, 0
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v25, 0
	v_mov_b32_e32 v27, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v38, 0
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v42, 0
	v_mov_b32_e32 v44, 0
	v_mov_b32_e32 v39, 0
	v_mov_b32_e32 v41, 0
	v_mov_b32_e32 v43, 0
	v_mov_b32_e32 v45, 0
	s_add_i32 s12, s66, -16
	s_add_i32 s53, s68, 8
	v_mov_b32_e32 v70, s66
	v_cmp_gt_i32_e32 vcc, s23, v47
	buffer_load_dwordx2 v[52:53], v46, s[44:47], 0 offen
	buffer_load_dwordx2 v[50:51], v48, s[44:47], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[48:49], v49, s[44:47], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[46:47], v54, s[44:47], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s56, s52, 31
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	v_mov_b32_e32 v71, s12
	v_lshl_add_u32 v54, s52, 5, v72
	s_and_b64 s[16:17], s[4:5], vcc
	s_and_b64 s[14:15], s[6:7], vcc
	s_and_b64 s[12:13], s[8:9], vcc
	s_and_b64 vcc, s[10:11], vcc
	s_lshr_b32 s56, s56, 30
	v_ashrrev_i32_e32 v55, 31, v54
	v_add_u32_e32 v56, 0x80, v54
	v_add_u32_e32 v57, 0x100, v54
	v_add_u32_e32 v58, 0x180, v54
	s_add_i32 s56, s52, s56
	v_lshrrev_b32_e32 v55, 30, v55
	v_ashrrev_i32_e32 v59, 31, v56
	v_ashrrev_i32_e32 v60, 31, v57
	v_ashrrev_i32_e32 v61, 31, v58
	s_and_b32 s56, s56, 0x3fffffc
	v_add_u32_e32 v55, v54, v55
	v_lshrrev_b32_e32 v59, 30, v59
	v_lshrrev_b32_e32 v60, 30, v60
	v_lshrrev_b32_e32 v61, 30, v61
	s_sub_i32 s52, s52, s56
	v_ashrrev_i32_e32 v62, 2, v55
	v_and_b32_e32 v55, -4, v55
	v_add_u32_e32 v59, v56, v59
	v_add_u32_e32 v60, v57, v60
	v_add_u32_e32 v61, v58, v61
	v_lshl_or_b32 v63, s52, 6, v73
	s_cmp_gt_i32 s23, s53
	v_sub_u32_e32 v54, v54, v55
	v_lshrrev_b32_e32 v55, 29, v62
	v_lshlrev_b32_e32 v64, 7, v62
	v_ashrrev_i32_e32 v65, 2, v59
	v_and_b32_e32 v59, -4, v59
	v_ashrrev_i32_e32 v66, 2, v60
	v_and_b32_e32 v60, -4, v60
	v_ashrrev_i32_e32 v67, 2, v61
	v_and_b32_e32 v61, 0xffffffc, v61
	v_ashrrev_i32_e32 v68, 31, v63
	v_add_u32_e32 v69, 0x100, v63
	s_cselect_b64 s[52:53], -1, 0
	s_cmp_gt_i32 s23, s68
	v_add_u32_e32 v54, v54, v75
	v_add_u32_e32 v55, v62, v55
	v_sub_u32_e32 v56, v56, v59
	v_lshrrev_b32_e32 v59, 29, v65
	v_lshlrev_b32_e32 v96, 6, v65
	v_sub_u32_e32 v97, v66, v65
	v_sub_u32_e32 v57, v57, v60
	v_lshrrev_b32_e32 v60, 29, v66
	v_sub_u32_e32 v98, v67, v66
	v_sub_u32_e32 v58, v58, v61
	v_lshrrev_b32_e32 v61, 29, v67
	v_lshrrev_b32_e32 v68, 30, v68
	v_ashrrev_i32_e32 v99, 31, v69
	s_cselect_b64 s[56:57], -1, 0
	v_and_b32_e32 v55, -8, v55
	v_add_u32_e32 v56, v56, v75
	v_add_u32_e32 v59, v65, v59
	v_add_u32_e32 v57, v57, v75
	v_add_u32_e32 v60, v66, v60
	v_lshlrev_b32_e32 v97, 6, v97
	v_add_u32_e32 v58, v58, v75
	v_add_u32_e32 v61, v67, v61
	v_lshlrev_b32_e32 v98, 7, v98
	s_add_i32 s68, s68, 16
	s_add_i32 s66, s66, 32
	v_add_u32_e32 v68, v63, v68
	v_lshrrev_b32_e32 v99, 30, v99
	v_sub_u32_e32 v55, v62, v55
	v_and_b32_e32 v59, -8, v59
	v_and_b32_e32 v60, -8, v60
	v_and_b32_e32 v61, 0xffffff8, v61
	v_ashrrev_i32_e32 v62, 2, v68
	v_and_b32_e32 v68, -4, v68
	v_add_u32_e32 v99, v69, v99
	v_xor_b32_e32 v54, v54, v55
	v_sub_u32_e32 v55, v65, v59
	v_sub_u32_e32 v59, v66, v60
	v_sub_u32_e32 v60, v67, v61
	v_sub_u32_e32 v61, v63, v68
	v_lshrrev_b32_e32 v63, 29, v62
	v_lshlrev_b32_e32 v65, 6, v62
	v_ashrrev_i32_e32 v66, 2, v99
	v_and_b32_e32 v67, -4, v99
	v_lshlrev_b32_e32 v68, 3, v54
	v_lshl_add_u32 v104, v54, 4, v64
	v_xor_b32_e32 v55, v56, v55
	v_xor_b32_e32 v56, v57, v59
	v_xor_b32_e32 v57, v58, v60
	v_add_u32_e32 v58, v61, v76
	v_add_u32_e32 v59, v62, v63
	v_sub_u32_e32 v60, v69, v67
	v_lshrrev_b32_e32 v61, 29, v66
	v_lshlrev_b32_e32 v63, 7, v66
	v_sub_u32_e32 v54, v55, v54
	v_sub_u32_e32 v55, v56, v55
	v_sub_u32_e32 v56, v57, v56
	v_and_b32_e32 v57, -8, v59
	v_add_u32_e32 v59, v58, v87
	v_add_u32_e32 v60, v60, v76
	v_add_u32_e32 v61, v66, v61
	v_lshlrev_b32_e32 v54, 3, v54
	v_lshl_add_u32 v55, v55, 3, v97
	v_lshlrev_b32_e32 v56, 4, v56
	v_sub_u32_e32 v57, v62, v57
	v_and_b32_e32 v61, -8, v61
	v_add_u32_e32 v62, v60, v87
	v_add3_u32 v54, v68, v96, v54
	v_lshlrev_b32_e32 v64, 1, v55
	v_xor_b32_e32 v58, v58, v57
	v_xor_b32_e32 v57, v59, v57
	v_sub_u32_e32 v59, v66, v61
	v_lshlrev_b32_e32 v105, 1, v54
	v_add_lshl_u32 v54, v55, v54, 1
	v_lshlrev_b32_e32 v55, 3, v58
	v_sub_u32_e32 v57, v57, v58
	v_xor_b32_e32 v60, v60, v59
	v_xor_b32_e32 v59, v62, v59
	v_lshlrev_b32_e32 v61, 4, v58
	v_add3_u32 v106, v105, 32, v64
	v_add3_u32 v107, v56, v98, v54
	v_sub_u32_e32 v54, v60, v58
	v_sub_u32_e32 v56, v59, v58
	v_add_lshl_u32 v55, v55, v65, 1
	v_add3_u32 v58, v61, v63, 32
	v_lshlrev_b32_e32 v57, 4, v57
	v_lshl_add_u32 v59, v54, 4, v58
	v_add3_u32 v62, v55, 32, v57
	v_lshl_add_u32 v66, v56, 4, v58
	ds_read_b128 v[54:57], v55 offset:32
	ds_read_b128 v[58:61], v59
	ds_read_b128 v[62:65], v62
	ds_read_b128 v[66:69], v66
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[96:99], v71, s[44:47], 0 offen
	buffer_load_dwordx4 v[100:103], v70, s[44:47], 0 offen
	v_dot2c_f32_f16_e32 v24, v95, v54
	v_dot2c_f32_f16_e32 v26, v94, v55
	v_dot2c_f32_f16_e32 v28, v93, v56
	v_dot2c_f32_f16_e32 v30, v92, v57
	v_dot2c_f32_f16_e32 v25, v95, v58
	v_dot2c_f32_f16_e32 v27, v94, v59
	v_dot2c_f32_f16_e32 v29, v93, v60
	v_dot2c_f32_f16_e32 v31, v92, v61
	v_dot2c_f32_f16_e32 v38, v91, v62
	v_dot2c_f32_f16_e32 v40, v90, v63
	v_dot2c_f32_f16_e32 v42, v89, v64
	v_dot2c_f32_f16_e32 v44, v88, v65
	v_dot2c_f32_f16_e32 v39, v91, v66
	v_dot2c_f32_f16_e32 v41, v90, v67
	v_dot2c_f32_f16_e32 v43, v89, v68
	v_dot2c_f32_f16_e32 v45, v88, v69
	v_pk_add_f32 v[24:25], v[36:37], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[26:27], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[28:29], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[30:31], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[38:39], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[40:41], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[42:43], v[24:25]
	s_nop 0
	v_pk_add_f32 v[36:37], v[44:45], v[24:25]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v24, 0, v52, s[16:17]
	v_cndmask_b32_e64 v25, 0, v53, s[16:17]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v26, 0, v50, s[14:15]
	v_cndmask_b32_e64 v27, 0, v51, s[14:15]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v28, 0, v48, s[12:13]
	v_cndmask_b32_e64 v29, 0, v49, s[12:13]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v30, 0, v46, vcc
	v_cndmask_b32_e32 v31, 0, v47, vcc
	v_lshrrev_b32_e32 v38, 24, v24
	v_lshrrev_b32_e32 v39, 24, v26
	v_lshrrev_b32_e32 v44, 24, v28
	v_lshrrev_b32_e32 v50, 24, v30
	v_lshrrev_b32_e32 v40, 24, v25
	v_lshrrev_b32_e32 v42, 24, v27
	v_lshrrev_b32_e32 v48, 24, v29
	v_lshrrev_b32_e32 v54, 24, v31
	v_and_b32_e32 v41, 0xff, v24
	v_bfe_u32 v43, v24, 8, 8
	v_bfe_u32 v45, v24, 16, 8
	v_and_b32_e32 v46, 0xff, v25
	v_bfe_u32 v47, v25, 8, 8
	v_bfe_u32 v49, v25, 16, 8
	v_and_b32_e32 v51, 0xff, v26
	v_bfe_u32 v52, v26, 8, 8
	v_bfe_u32 v53, v26, 16, 8
	v_and_b32_e32 v55, 0xff, v27
	v_bfe_u32 v56, v27, 8, 8
	v_bfe_u32 v57, v27, 16, 8
	v_and_b32_e32 v58, 0xff, v28
	v_bfe_u32 v59, v28, 8, 8
	v_bfe_u32 v60, v28, 16, 8
	v_and_b32_e32 v61, 0xff, v29
	v_bfe_u32 v62, v29, 8, 8
	v_bfe_u32 v63, v29, 16, 8
	v_and_b32_e32 v64, 0xff, v30
	v_bfe_u32 v65, v30, 8, 8
	v_bfe_u32 v66, v30, 16, 8
	v_and_b32_e32 v67, 0xff, v31
	v_bfe_u32 v68, v31, 8, 8
	v_bfe_u32 v69, v31, 16, 8
	v_cvt_f32_fp8_sdwa v70, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v88, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_fma_mixlo_f16 v59, s20, v70, 0
	v_pk_mul_f32 v[24:25], s[30:31], v[24:25]
	v_pk_mul_f32 v[26:27], s[30:31], v[26:27]
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	v_fma_mixlo_f16 v60, s20, v88, 0
	v_pk_mul_f32 v[30:31], s[30:31], v[30:31]
	v_pk_mul_f32 v[38:39], s[30:31], v[38:39]
	v_pk_mul_f32 v[40:41], s[30:31], v[40:41]
	v_fma_mixlo_f16 v56, s20, v56, 0
	v_pk_mul_f32 v[42:43], s[30:31], v[42:43]
	v_pk_mul_f32 v[44:45], s[30:31], v[44:45]
	v_pk_mul_f32 v[46:47], s[30:31], v[46:47]
	v_fma_mixlo_f16 v58, s20, v58, 0
	v_pk_mul_f32 v[48:49], s[30:31], v[48:49]
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	v_pk_mul_f32 v[52:53], s[30:31], v[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v61, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v29
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v62, v30
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v30, v39
	v_cvt_f16_f32_e32 v31, v41
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v40, v45
	v_cvt_f16_f32_e32 v41, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v47, v48
	v_cvt_f16_f32_e32 v48, v49
	v_cvt_f16_f32_e32 v49, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v45, v53
	v_cvt_f16_f32_e32 v51, v52
	v_pack_b32_f16 v26, v26, v28
	v_pack_b32_f16 v25, v25, v61
	v_pack_b32_f16 v24, v59, v24
	v_fma_mixhi_f16 v27, s20, v71, 0
	v_pack_b32_f16 v30, v30, v39
	v_pack_b32_f16 v29, v29, v38
	v_pack_b32_f16 v28, v60, v62
	v_fma_mixhi_f16 v31, s20, v55, 0
	v_pack_b32_f16 v40, v40, v46
	v_pack_b32_f16 v39, v43, v44
	v_pack_b32_f16 v38, v56, v42
	v_fma_mixhi_f16 v41, s20, v57, 0
	v_pack_b32_f16 v44, v50, v51
	v_pack_b32_f16 v43, v48, v49
	v_pack_b32_f16 v42, v58, v47
	v_fma_mixhi_f16 v45, s20, v54, 0
	ds_write_b128 v104, v[24:27] offset:32
	ds_write_b128 v105, v[28:31] offset:32
	ds_write_b128 v106, v[38:41]
	ds_write_b128 v107, v[42:45] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v24, 16, v96
	v_bfi_b32 v25, v17, 0, v96
	v_lshlrev_b32_e32 v26, 16, v97
	v_bfi_b32 v27, v17, 0, v97
	v_lshlrev_b32_e32 v28, 16, v98
	v_bfi_b32 v29, v17, 0, v98
	v_lshlrev_b32_e32 v30, 16, v99
	v_bfi_b32 v31, v17, 0, v99
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v38, 16, v100
	v_bfi_b32 v39, v17, 0, v100
	v_lshlrev_b32_e32 v40, 16, v101
	v_bfi_b32 v41, v17, 0, v101
	v_lshlrev_b32_e32 v42, 16, v102
	v_bfi_b32 v43, v17, 0, v102
	v_lshlrev_b32_e32 v44, 16, v103
	v_bfi_b32 v45, v17, 0, v103
	v_cvt_f16_f32_e32 v38, v38
	s_and_b64 vcc, s[54:55], s[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v29, v29
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v31
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v45, v45
	s_and_b64 s[12:13], s[54:55], s[56:57]
	s_cmp_lg_u32 s67, s68
	v_cndmask_b32_e64 v24, 0, v24, s[12:13]
	v_cndmask_b32_e64 v25, 0, v25, s[12:13]
	v_cndmask_b32_e64 v26, 0, v26, s[12:13]
	v_cndmask_b32_e64 v27, 0, v27, s[12:13]
	v_cndmask_b32_e64 v28, 0, v28, s[12:13]
	v_cndmask_b32_e64 v29, 0, v29, s[12:13]
	v_cndmask_b32_e64 v30, 0, v30, s[12:13]
	v_cndmask_b32_e64 v31, 0, v31, s[12:13]
	v_cndmask_b32_e32 v38, 0, v38, vcc
	v_cndmask_b32_e32 v39, 0, v39, vcc
	v_cndmask_b32_e32 v40, 0, v40, vcc
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_cndmask_b32_e32 v42, 0, v42, vcc
	v_cndmask_b32_e32 v43, 0, v43, vcc
	v_cndmask_b32_e32 v44, 0, v44, vcc
	v_cndmask_b32_e32 v45, 0, v45, vcc
	v_pack_b32_f16 v95, v24, v25
	v_pack_b32_f16 v94, v26, v27
	v_pack_b32_f16 v93, v28, v29
	v_pack_b32_f16 v92, v30, v31
	v_pack_b32_f16 v91, v38, v39
	v_pack_b32_f16 v90, v40, v41
	v_pack_b32_f16 v89, v42, v43
	v_pack_b32_f16 v88, v44, v45
	s_cbranch_scc1 .LBB2_6
	s_branch .LBB2_8
.LBB2_7:
	v_mov_b32_e32 v36, 0
.LBB2_8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi8ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v33
	s_ashr_i32 s5, s4, 31
	s_lshr_b32 s5, s5, 30
	s_add_i32 s5, s4, s5
	s_and_b32 s5, s5, 0x3fffffc
	s_sub_i32 s5, s4, s5
	v_lshl_or_b32 v16, s5, 6, v73
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v76
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v87
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v76
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v87
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s5, s4, 2
	s_add_i32 s5, s5, s3
	s_mul_i32 s6, s5, s24
	s_cmp_gt_i32 s22, s5
	s_cselect_b64 s[16:17], -1, 0
	s_mov_b32 s47, 0x20000
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	s_lshl_b32 s12, s6, 1
	v_mov_b32_e32 v38, s12
	buffer_load_dwordx4 v[40:43], v38, s[44:47], 0 offen
	buffer_load_dwordx4 v[44:47], v38, s[44:47], 0 offen offset:16
	v_lshl_add_u32 v64, s4, 5, v72
	v_add_u32_e32 v56, 0x400, v64
	v_mad_u64_u32 v[38:39], s[4:5], v56, s25, v[32:33]
	s_mov_b32 s44, s61
	s_mov_b32 s45, s62
	s_mov_b32 s46, s63
	buffer_load_dwordx2 v[48:49], v38, s[44:47], 0 offen
	v_add_u32_e32 v39, s65, v38
	buffer_load_dwordx2 v[50:51], v39, s[44:47], 0 offen
	v_add_u32_e32 v39, s65, v39
	buffer_load_dwordx2 v[52:53], v39, s[44:47], 0 offen
	v_add_u32_e32 v39, s65, v39
	buffer_load_dwordx2 v[54:55], v39, s[44:47], 0 offen
	v_mov_b32_e32 v39, 0xffff
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v57, 16, v40
	v_bfi_b32 v40, v39, 0, v40
	v_lshlrev_b32_e32 v58, 16, v41
	v_bfi_b32 v41, v39, 0, v41
	v_lshlrev_b32_e32 v59, 16, v42
	v_bfi_b32 v42, v39, 0, v42
	v_lshlrev_b32_e32 v60, 16, v43
	v_bfi_b32 v43, v39, 0, v43
	v_cvt_f16_f32_e32 v57, v57
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v59, v59
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v60, v60
	s_and_b64 vcc, s[50:51], s[16:17]
	v_cndmask_b32_e32 v57, 0, v57, vcc
	v_cndmask_b32_e32 v61, 0, v40, vcc
	v_cndmask_b32_e32 v58, 0, v58, vcc
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_cvt_f16_f32_e32 v40, v43
	v_cndmask_b32_e32 v43, 0, v59, vcc
	v_cndmask_b32_e32 v59, 0, v42, vcc
	v_cndmask_b32_e32 v60, 0, v60, vcc
	v_cndmask_b32_e32 v62, 0, v40, vcc
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v40, 16, v44
	v_cvt_f16_f32_e32 v40, v40
	v_bfi_b32 v42, v39, 0, v44
	v_cvt_f16_f32_e32 v42, v42
	v_lshlrev_b32_e32 v44, 16, v45
	v_cvt_f16_f32_e32 v44, v44
	v_bfi_b32 v45, v39, 0, v45
	v_cvt_f16_f32_e32 v45, v45
	s_and_b64 vcc, s[48:49], s[16:17]
	v_cndmask_b32_e32 v63, 0, v40, vcc
	v_cndmask_b32_e32 v65, 0, v42, vcc
	v_cndmask_b32_e32 v66, 0, v44, vcc
	v_cndmask_b32_e32 v45, 0, v45, vcc
	v_lshlrev_b32_e32 v40, 16, v46
	v_cvt_f16_f32_e32 v40, v40
	v_bfi_b32 v42, v39, 0, v46
	v_cvt_f16_f32_e32 v42, v42
	v_lshlrev_b32_e32 v44, 16, v47
	v_cvt_f16_f32_e32 v44, v44
	v_bfi_b32 v46, v39, 0, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cndmask_b32_e32 v47, 0, v40, vcc
	v_cndmask_b32_e32 v67, 0, v42, vcc
	v_cndmask_b32_e32 v68, 0, v44, vcc
	v_cndmask_b32_e32 v46, 0, v46, vcc
	v_cmp_gt_i32_e64 s[4:5], s35, v56
	s_and_b64 vcc, s[18:19], s[4:5]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v48, 0, v48, vcc
	v_cndmask_b32_e32 v56, 0, v49, vcc
	v_lshrrev_b32_e32 v49, 24, v48
	v_add_u32_e32 v40, 0x480, v64
	v_cmp_gt_i32_e64 s[6:7], s35, v40
	s_and_b64 vcc, s[18:19], s[6:7]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v69, 0, v50, vcc
	v_cndmask_b32_e32 v70, 0, v51, vcc
	v_lshrrev_b32_e32 v71, 24, v69
	v_add_u32_e32 v44, 0x500, v64
	v_cmp_gt_i32_e64 s[8:9], s35, v44
	s_and_b64 vcc, s[18:19], s[8:9]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v104, 0, v52, vcc
	v_cndmask_b32_e32 v105, 0, v53, vcc
	v_lshrrev_b32_e32 v106, 24, v104
	v_add_u32_e32 v42, 0x580, v64
	v_cmp_gt_i32_e64 s[10:11], s35, v42
	s_and_b64 vcc, s[18:19], s[10:11]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v107, 0, v54, vcc
	v_cndmask_b32_e32 v108, 0, v55, vcc
	v_lshrrev_b32_e32 v109, 24, v107
	v_pack_b32_f16 v103, v57, v61
	v_pack_b32_f16 v102, v58, v41
	v_pack_b32_f16 v101, v43, v59
	v_pack_b32_f16 v100, v60, v62
	v_pack_b32_f16 v99, v63, v65
	v_pack_b32_f16 v98, v66, v45
	v_pack_b32_f16 v97, v47, v67
	v_pack_b32_f16 v96, v68, v46
	v_lshrrev_b32_e32 v41, 24, v56
	v_lshrrev_b32_e32 v43, 24, v70
	v_and_b32_e32 v45, 0xff, v48
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v46, v48, 8, 8
	v_cvt_f32_fp8_sdwa v46, v46 src0_sel:BYTE_0
	v_bfe_u32 v47, v48, 16, 8
	v_cvt_f32_fp8_sdwa v47, v47 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v60, 24, v105
	v_lshrrev_b32_e32 v65, 24, v108
	v_fma_mixlo_f16 v45, s20, v45, 0
	v_pk_mul_f32 v[46:47], s[30:31], v[46:47]
	v_cvt_f32_fp8_sdwa v48, v49 src0_sel:BYTE_0
	v_and_b32_e32 v49, 0xff, v56
	v_cvt_f32_fp8_sdwa v49, v49 src0_sel:BYTE_0
	v_bfe_u32 v50, v56, 8, 8
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_bfe_u32 v51, v56, 16, 8
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v47, v47
	v_pk_mul_f32 v[48:49], s[30:31], v[48:49]
	s_nop 0
	v_cvt_f16_f32_e32 v52, v49
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	s_nop 0
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v48
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v49, v51
	v_pack_b32_f16 v48, v52, v50
	v_pack_b32_f16 v47, v47, v53
	v_cvt_f32_fp8_sdwa v41, v41 src0_sel:BYTE_0
	v_and_b32_e32 v50, 0xff, v69
	v_cvt_f32_fp8_sdwa v52, v50 src0_sel:BYTE_0
	v_bfe_u32 v50, v69, 8, 8
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_bfe_u32 v51, v69, 16, 8
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v45, v46
	v_fma_mixhi_f16 v49, s20, v41, 0
	v_fma_mixlo_f16 v41, s20, v52, 0
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	v_cvt_f32_fp8_sdwa v52, v71 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v70
	v_cvt_f32_fp8_sdwa v53, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v70, 8, 8
	v_cvt_f32_fp8_sdwa v54, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v70, 16, 8
	v_cvt_f32_fp8_sdwa v55, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v51
	v_pk_mul_f32 v[52:53], s[30:31], v[52:53]
	s_nop 0
	v_cvt_f16_f32_e32 v51, v53
	v_pk_mul_f32 v[54:55], s[30:31], v[54:55]
	s_nop 0
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v56, v52
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v55
	v_pack_b32_f16 v52, v51, v54
	v_pack_b32_f16 v51, v45, v56
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v104
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v54, v104, 8, 8
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_bfe_u32 v55, v104, 16, 8
	v_cvt_f32_fp8_sdwa v55, v55 src0_sel:BYTE_0
	v_pack_b32_f16 v50, v41, v50
	v_fma_mixhi_f16 v53, s20, v43, 0
	v_fma_mixlo_f16 v41, s20, v45, 0
	v_pk_mul_f32 v[54:55], s[30:31], v[54:55]
	v_cvt_f32_fp8_sdwa v56, v106 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v105
	v_cvt_f32_fp8_sdwa v57, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v105, 8, 8
	v_cvt_f32_fp8_sdwa v58, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v105, 16, 8
	v_cvt_f32_fp8_sdwa v59, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v55
	v_pk_mul_f32 v[56:57], s[30:31], v[56:57]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v57
	v_pk_mul_f32 v[58:59], s[30:31], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v55, v58
	v_cvt_f16_f32_e32 v58, v56
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v59
	v_pack_b32_f16 v56, v45, v55
	v_pack_b32_f16 v55, v43, v58
	v_cvt_f32_fp8_sdwa v43, v60 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v107
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v58, v107, 8, 8
	v_cvt_f32_fp8_sdwa v58, v58 src0_sel:BYTE_0
	v_bfe_u32 v59, v107, 16, 8
	v_cvt_f32_fp8_sdwa v59, v59 src0_sel:BYTE_0
	v_pack_b32_f16 v54, v41, v54
	v_fma_mixhi_f16 v57, s20, v43, 0
	v_fma_mixlo_f16 v41, s20, v45, 0
	v_pk_mul_f32 v[58:59], s[30:31], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v58
	v_cvt_f32_fp8_sdwa v60, v109 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v108
	v_cvt_f32_fp8_sdwa v61, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v108, 8, 8
	v_cvt_f32_fp8_sdwa v62, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v108, 16, 8
	v_cvt_f32_fp8_sdwa v63, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v59
	v_pk_mul_f32 v[58:59], s[30:31], v[60:61]
	s_nop 0
	v_cvt_f16_f32_e32 v59, v59
	v_pk_mul_f32 v[60:61], s[30:31], v[62:63]
	s_nop 0
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f32_fp8_sdwa v62, v65 src0_sel:BYTE_0
	v_pack_b32_f16 v60, v59, v60
	v_pack_b32_f16 v59, v45, v58
	v_pack_b32_f16 v58, v41, v43
	v_fma_mixhi_f16 v61, s20, v62, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v64
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v64, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v64, v41
	v_add_u32_e32 v41, v41, v75
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[46:49] offset:32
	v_add_u32_e32 v43, 0x80, v64
	v_ashrrev_i32_e32 v46, 31, v43
	v_lshrrev_b32_e32 v46, 30, v46
	v_add_u32_e32 v46, v43, v46
	v_ashrrev_i32_e32 v47, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_sub_u32_e32 v43, v43, v46
	v_add_u32_e32 v43, v43, v75
	v_lshrrev_b32_e32 v46, 29, v47
	v_add_u32_e32 v46, v47, v46
	v_and_b32_e32 v46, -8, v46
	v_sub_u32_e32 v46, v47, v46
	v_xor_b32_e32 v43, v43, v46
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v46, 6, v47
	v_add3_u32 v41, v45, v46, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[50:53] offset:32
	v_add_u32_e32 v46, 0x100, v64
	v_ashrrev_i32_e32 v48, 31, v46
	v_lshrrev_b32_e32 v48, 30, v48
	v_add_u32_e32 v48, v46, v48
	v_ashrrev_i32_e32 v49, 2, v48
	v_sub_u32_e32 v47, v49, v47
	v_and_b32_e32 v48, -4, v48
	v_sub_u32_e32 v46, v46, v48
	v_add_u32_e32 v46, v46, v75
	v_lshrrev_b32_e32 v48, 29, v49
	v_add_u32_e32 v48, v49, v48
	v_and_b32_e32 v48, -8, v48
	v_sub_u32_e32 v48, v49, v48
	v_xor_b32_e32 v46, v46, v48
	v_sub_u32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v47, 6, v47
	v_lshl_add_u32 v43, v43, 3, v47
	v_lshlrev_b32_e32 v47, 1, v43
	v_add3_u32 v45, v45, 32, v47
	ds_write_b128 v45, v[54:57]
	v_add_u32_e32 v45, 0x180, v64
	v_ashrrev_i32_e32 v47, 31, v45
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v45, v47
	v_ashrrev_i32_e32 v48, 2, v47
	v_sub_u32_e32 v49, v48, v49
	v_and_b32_e32 v47, 0xffffffc, v47
	v_sub_u32_e32 v45, v45, v47
	v_add_u32_e32 v45, v45, v75
	v_lshrrev_b32_e32 v47, 29, v48
	v_add_u32_e32 v47, v48, v47
	v_and_b32_e32 v47, 0xffffff8, v47
	v_sub_u32_e32 v47, v48, v47
	v_xor_b32_e32 v45, v45, v47
	v_sub_u32_e32 v45, v45, v46
	v_lshlrev_b32_e32 v45, 4, v45
	v_lshlrev_b32_e32 v46, 7, v49
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v41, v45, v46, v41
	ds_write_b128 v41, v[58:61] offset:32
	s_and_b64 vcc, exec, s[0:1]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB2_11
; %bb.9:                                ; %.preheader.i407.i.i.i.i
	s_max_i32 s13, s64, 2
	v_mad_u64_u32 v[42:43], s[0:1], s25, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s25, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s25, v40, v[32:33]
	s_add_i32 s48, s12, 48
	s_lshl_b32 s49, s13, 4
	s_mov_b32 s50, 16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s61
	v_mov_b32_e32 v45, s62
	v_mov_b32_e32 v47, s63
	v_mov_b32_e32 v41, v40
.LBB2_10:                               ; %.lr.ph.i687.i408.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v104, s50, v38
	v_add_u32_e32 v64, s50, v32
	v_readfirstlane_b32 s44, v43
	v_readfirstlane_b32 s45, v45
	v_readfirstlane_b32 s46, v47
	v_add_u32_e32 v105, s50, v46
	v_add_u32_e32 v106, s50, v44
	v_add_u32_e32 v107, s50, v42
	v_readfirstlane_b32 s18, v33
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v62, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v63, 0
	s_add_i32 s0, s48, -16
	s_add_i32 s19, s50, 8
	v_mov_b32_e32 v124, s48
	v_cmp_gt_i32_e32 vcc, s23, v64
	buffer_load_dwordx2 v[70:71], v104, s[44:47], 0 offen
	buffer_load_dwordx2 v[68:69], v105, s[44:47], 0 offen
	buffer_load_dwordx2 v[66:67], v106, s[44:47], 0 offen
	buffer_load_dwordx2 v[64:65], v107, s[44:47], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s24, s18, 31
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	v_mov_b32_e32 v120, s0
	v_lshl_add_u32 v104, s18, 5, v72
	s_and_b64 s[12:13], s[4:5], vcc
	s_and_b64 s[14:15], s[6:7], vcc
	s_and_b64 s[0:1], s[8:9], vcc
	s_and_b64 vcc, s[10:11], vcc
	s_lshr_b32 s24, s24, 30
	v_ashrrev_i32_e32 v105, 31, v104
	v_add_u32_e32 v106, 0x80, v104
	v_add_u32_e32 v107, 0x100, v104
	v_add_u32_e32 v108, 0x180, v104
	s_add_i32 s24, s18, s24
	v_lshrrev_b32_e32 v105, 30, v105
	v_ashrrev_i32_e32 v109, 31, v106
	v_ashrrev_i32_e32 v110, 31, v107
	v_ashrrev_i32_e32 v111, 31, v108
	s_and_b32 s24, s24, 0x3fffffc
	v_add_u32_e32 v105, v104, v105
	v_lshrrev_b32_e32 v109, 30, v109
	v_lshrrev_b32_e32 v110, 30, v110
	v_lshrrev_b32_e32 v111, 30, v111
	s_sub_i32 s18, s18, s24
	v_ashrrev_i32_e32 v112, 2, v105
	v_and_b32_e32 v105, -4, v105
	v_add_u32_e32 v109, v106, v109
	v_add_u32_e32 v110, v107, v110
	v_add_u32_e32 v111, v108, v111
	v_lshl_or_b32 v113, s18, 6, v73
	s_cmp_gt_i32 s23, s19
	v_sub_u32_e32 v104, v104, v105
	v_lshrrev_b32_e32 v105, 29, v112
	v_lshlrev_b32_e32 v114, 7, v112
	v_ashrrev_i32_e32 v115, 2, v109
	v_and_b32_e32 v109, -4, v109
	v_ashrrev_i32_e32 v116, 2, v110
	v_and_b32_e32 v110, -4, v110
	v_ashrrev_i32_e32 v117, 2, v111
	v_and_b32_e32 v111, 0xffffffc, v111
	v_ashrrev_i32_e32 v118, 31, v113
	v_add_u32_e32 v119, 0x100, v113
	s_cselect_b64 s[18:19], -1, 0
	s_cmp_gt_i32 s23, s50
	v_add_u32_e32 v104, v104, v75
	v_add_u32_e32 v105, v112, v105
	v_sub_u32_e32 v106, v106, v109
	v_lshrrev_b32_e32 v109, 29, v115
	v_lshlrev_b32_e32 v121, 6, v115
	v_sub_u32_e32 v122, v116, v115
	v_sub_u32_e32 v107, v107, v110
	v_lshrrev_b32_e32 v110, 29, v116
	v_sub_u32_e32 v123, v117, v116
	v_sub_u32_e32 v108, v108, v111
	v_lshrrev_b32_e32 v111, 29, v117
	v_lshrrev_b32_e32 v118, 30, v118
	v_ashrrev_i32_e32 v125, 31, v119
	s_cselect_b64 s[24:25], -1, 0
	v_and_b32_e32 v105, -8, v105
	v_add_u32_e32 v106, v106, v75
	v_add_u32_e32 v109, v115, v109
	v_add_u32_e32 v107, v107, v75
	v_add_u32_e32 v110, v116, v110
	v_lshlrev_b32_e32 v122, 6, v122
	v_add_u32_e32 v108, v108, v75
	v_add_u32_e32 v111, v117, v111
	v_lshlrev_b32_e32 v123, 7, v123
	s_add_i32 s50, s50, 16
	s_add_i32 s48, s48, 32
	v_add_u32_e32 v118, v113, v118
	v_lshrrev_b32_e32 v125, 30, v125
	v_sub_u32_e32 v105, v112, v105
	v_and_b32_e32 v109, -8, v109
	v_and_b32_e32 v110, -8, v110
	v_and_b32_e32 v111, 0xffffff8, v111
	v_ashrrev_i32_e32 v112, 2, v118
	v_and_b32_e32 v118, -4, v118
	v_add_u32_e32 v125, v119, v125
	v_xor_b32_e32 v104, v104, v105
	v_sub_u32_e32 v105, v115, v109
	v_sub_u32_e32 v109, v116, v110
	v_sub_u32_e32 v110, v117, v111
	v_sub_u32_e32 v111, v113, v118
	v_lshrrev_b32_e32 v113, 29, v112
	v_lshlrev_b32_e32 v115, 6, v112
	v_ashrrev_i32_e32 v116, 2, v125
	v_and_b32_e32 v117, -4, v125
	v_lshlrev_b32_e32 v118, 3, v104
	v_lshl_add_u32 v128, v104, 4, v114
	v_xor_b32_e32 v105, v106, v105
	v_xor_b32_e32 v106, v107, v109
	v_xor_b32_e32 v107, v108, v110
	v_add_u32_e32 v108, v111, v76
	v_add_u32_e32 v109, v112, v113
	v_sub_u32_e32 v110, v119, v117
	v_lshrrev_b32_e32 v111, 29, v116
	v_lshlrev_b32_e32 v113, 7, v116
	v_sub_u32_e32 v104, v105, v104
	v_sub_u32_e32 v105, v106, v105
	v_sub_u32_e32 v106, v107, v106
	v_and_b32_e32 v107, -8, v109
	v_add_u32_e32 v109, v108, v87
	v_add_u32_e32 v110, v110, v76
	v_add_u32_e32 v111, v116, v111
	v_lshlrev_b32_e32 v104, 3, v104
	v_lshl_add_u32 v105, v105, 3, v122
	v_lshlrev_b32_e32 v106, 4, v106
	v_sub_u32_e32 v107, v112, v107
	v_and_b32_e32 v111, -8, v111
	v_add_u32_e32 v112, v110, v87
	v_add3_u32 v104, v118, v121, v104
	v_lshlrev_b32_e32 v114, 1, v105
	v_xor_b32_e32 v108, v108, v107
	v_xor_b32_e32 v107, v109, v107
	v_sub_u32_e32 v109, v116, v111
	v_lshlrev_b32_e32 v129, 1, v104
	v_add_lshl_u32 v104, v105, v104, 1
	v_lshlrev_b32_e32 v105, 3, v108
	v_sub_u32_e32 v107, v107, v108
	v_xor_b32_e32 v110, v110, v109
	v_xor_b32_e32 v109, v112, v109
	v_lshlrev_b32_e32 v111, 4, v108
	v_add3_u32 v130, v129, 32, v114
	v_add3_u32 v131, v106, v123, v104
	v_sub_u32_e32 v104, v110, v108
	v_sub_u32_e32 v106, v109, v108
	v_add_lshl_u32 v105, v105, v115, 1
	v_add3_u32 v108, v111, v113, 32
	v_lshlrev_b32_e32 v107, 4, v107
	v_lshl_add_u32 v109, v104, 4, v108
	v_add3_u32 v112, v105, 32, v107
	v_lshl_add_u32 v116, v106, 4, v108
	ds_read_b128 v[104:107], v105 offset:32
	ds_read_b128 v[108:111], v109
	ds_read_b128 v[112:115], v112
	ds_read_b128 v[116:119], v116
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[120:123], v120, s[44:47], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[124:127], v124, s[44:47], 0 offen
	v_dot2c_f32_f16_e32 v48, v103, v104
	v_dot2c_f32_f16_e32 v50, v102, v105
	v_dot2c_f32_f16_e32 v52, v101, v106
	v_dot2c_f32_f16_e32 v54, v100, v107
	v_dot2c_f32_f16_e32 v49, v103, v108
	v_dot2c_f32_f16_e32 v51, v102, v109
	v_dot2c_f32_f16_e32 v53, v101, v110
	v_dot2c_f32_f16_e32 v55, v100, v111
	v_dot2c_f32_f16_e32 v56, v99, v112
	v_dot2c_f32_f16_e32 v58, v98, v113
	v_dot2c_f32_f16_e32 v60, v97, v114
	v_dot2c_f32_f16_e32 v62, v96, v115
	v_dot2c_f32_f16_e32 v57, v99, v116
	v_dot2c_f32_f16_e32 v59, v98, v117
	v_dot2c_f32_f16_e32 v61, v97, v118
	v_dot2c_f32_f16_e32 v63, v96, v119
	v_pk_add_f32 v[40:41], v[40:41], v[48:49]
	s_nop 0
	v_pk_add_f32 v[40:41], v[50:51], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[52:53], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[54:55], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[56:57], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[58:59], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[60:61], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[62:63], v[40:41]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v48, 0, v70, s[12:13]
	v_cndmask_b32_e64 v49, 0, v71, s[12:13]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v50, 0, v68, s[14:15]
	v_cndmask_b32_e64 v51, 0, v69, s[14:15]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v52, 0, v66, s[0:1]
	v_cndmask_b32_e64 v53, 0, v67, s[0:1]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v54, 0, v64, vcc
	v_cndmask_b32_e32 v55, 0, v65, vcc
	v_lshrrev_b32_e32 v56, 24, v48
	v_lshrrev_b32_e32 v57, 24, v50
	v_lshrrev_b32_e32 v62, 24, v52
	v_lshrrev_b32_e32 v68, 24, v54
	v_lshrrev_b32_e32 v58, 24, v49
	v_lshrrev_b32_e32 v60, 24, v51
	v_lshrrev_b32_e32 v66, 24, v53
	v_lshrrev_b32_e32 v96, 24, v55
	v_and_b32_e32 v59, 0xff, v48
	v_bfe_u32 v61, v48, 8, 8
	v_bfe_u32 v63, v48, 16, 8
	v_and_b32_e32 v64, 0xff, v49
	v_bfe_u32 v65, v49, 8, 8
	v_bfe_u32 v67, v49, 16, 8
	v_and_b32_e32 v69, 0xff, v50
	v_bfe_u32 v70, v50, 8, 8
	v_bfe_u32 v71, v50, 16, 8
	v_and_b32_e32 v97, 0xff, v51
	v_bfe_u32 v98, v51, 8, 8
	v_bfe_u32 v99, v51, 16, 8
	v_and_b32_e32 v100, 0xff, v52
	v_bfe_u32 v101, v52, 8, 8
	v_bfe_u32 v102, v52, 16, 8
	v_and_b32_e32 v103, 0xff, v53
	v_bfe_u32 v104, v53, 8, 8
	v_bfe_u32 v105, v53, 16, 8
	v_and_b32_e32 v106, 0xff, v54
	v_bfe_u32 v107, v54, 8, 8
	v_bfe_u32 v108, v54, 16, 8
	v_and_b32_e32 v109, 0xff, v55
	v_bfe_u32 v110, v55, 8, 8
	v_bfe_u32 v111, v55, 16, 8
	v_cvt_f32_fp8_sdwa v112, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v113, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v114, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v100 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v101 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v102 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v103 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v104 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v105 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v100, v106 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v70, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v96 src0_sel:BYTE_0
	v_fma_mixlo_f16 v101, s20, v112, 0
	v_pk_mul_f32 v[48:49], s[30:31], v[48:49]
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	v_pk_mul_f32 v[52:53], s[30:31], v[52:53]
	v_fma_mixlo_f16 v102, s20, v114, 0
	v_pk_mul_f32 v[54:55], s[30:31], v[54:55]
	v_pk_mul_f32 v[56:57], s[30:31], v[56:57]
	v_pk_mul_f32 v[58:59], s[30:31], v[58:59]
	v_fma_mixlo_f16 v98, s20, v98, 0
	v_pk_mul_f32 v[60:61], s[30:31], v[60:61]
	v_pk_mul_f32 v[62:63], s[30:31], v[62:63]
	v_pk_mul_f32 v[64:65], s[30:31], v[64:65]
	v_fma_mixlo_f16 v100, s20, v100, 0
	v_pk_mul_f32 v[66:67], s[30:31], v[66:67]
	v_pk_mul_f32 v[68:69], s[30:31], v[68:69]
	v_pk_mul_f32 v[70:71], s[30:31], v[70:71]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v103, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v51, v53
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v104, v54
	v_cvt_f16_f32_e32 v53, v55
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v54, v57
	v_cvt_f16_f32_e32 v55, v59
	v_cvt_f16_f32_e32 v57, v58
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v58, v63
	v_cvt_f16_f32_e32 v59, v65
	v_cvt_f16_f32_e32 v64, v64
	v_cvt_f16_f32_e32 v65, v66
	v_cvt_f16_f32_e32 v66, v67
	v_cvt_f16_f32_e32 v67, v68
	v_cvt_f16_f32_e32 v68, v69
	v_cvt_f16_f32_e32 v63, v71
	v_cvt_f16_f32_e32 v69, v70
	v_pack_b32_f16 v50, v50, v52
	v_pack_b32_f16 v49, v49, v103
	v_pack_b32_f16 v48, v101, v48
	v_fma_mixhi_f16 v51, s20, v113, 0
	v_pack_b32_f16 v54, v54, v57
	v_pack_b32_f16 v53, v53, v56
	v_pack_b32_f16 v52, v102, v104
	v_fma_mixhi_f16 v55, s20, v97, 0
	v_pack_b32_f16 v58, v58, v64
	v_pack_b32_f16 v57, v61, v62
	v_pack_b32_f16 v56, v98, v60
	v_fma_mixhi_f16 v59, s20, v99, 0
	v_pack_b32_f16 v62, v68, v69
	v_pack_b32_f16 v61, v66, v67
	v_pack_b32_f16 v60, v100, v65
	v_fma_mixhi_f16 v63, s20, v96, 0
	ds_write_b128 v128, v[48:51] offset:32
	ds_write_b128 v129, v[52:55] offset:32
	ds_write_b128 v130, v[56:59]
	ds_write_b128 v131, v[60:63] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v48, 16, v120
	v_bfi_b32 v49, v39, 0, v120
	v_lshlrev_b32_e32 v50, 16, v121
	v_bfi_b32 v51, v39, 0, v121
	v_lshlrev_b32_e32 v52, 16, v122
	v_bfi_b32 v53, v39, 0, v122
	v_lshlrev_b32_e32 v54, 16, v123
	v_bfi_b32 v55, v39, 0, v123
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v56, 16, v124
	v_bfi_b32 v57, v39, 0, v124
	v_lshlrev_b32_e32 v58, 16, v125
	v_bfi_b32 v59, v39, 0, v125
	v_lshlrev_b32_e32 v60, 16, v126
	v_bfi_b32 v61, v39, 0, v126
	v_lshlrev_b32_e32 v62, 16, v127
	v_bfi_b32 v63, v39, 0, v127
	v_cvt_f16_f32_e32 v56, v56
	s_and_b64 vcc, s[16:17], s[18:19]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v51, v51
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v53, v53
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v55, v55
	v_cvt_f16_f32_e32 v57, v57
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v59, v59
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v63, v63
	s_and_b64 s[0:1], s[16:17], s[24:25]
	s_cmp_lg_u32 s49, s50
	v_cndmask_b32_e64 v48, 0, v48, s[0:1]
	v_cndmask_b32_e64 v49, 0, v49, s[0:1]
	v_cndmask_b32_e64 v50, 0, v50, s[0:1]
	v_cndmask_b32_e64 v51, 0, v51, s[0:1]
	v_cndmask_b32_e64 v52, 0, v52, s[0:1]
	v_cndmask_b32_e64 v53, 0, v53, s[0:1]
	v_cndmask_b32_e64 v54, 0, v54, s[0:1]
	v_cndmask_b32_e64 v55, 0, v55, s[0:1]
	v_cndmask_b32_e32 v56, 0, v56, vcc
	v_cndmask_b32_e32 v57, 0, v57, vcc
	v_cndmask_b32_e32 v58, 0, v58, vcc
	v_cndmask_b32_e32 v59, 0, v59, vcc
	v_cndmask_b32_e32 v60, 0, v60, vcc
	v_cndmask_b32_e32 v61, 0, v61, vcc
	v_cndmask_b32_e32 v62, 0, v62, vcc
	v_cndmask_b32_e32 v63, 0, v63, vcc
	v_pack_b32_f16 v103, v48, v49
	v_pack_b32_f16 v102, v50, v51
	v_pack_b32_f16 v101, v52, v53
	v_pack_b32_f16 v100, v54, v55
	v_pack_b32_f16 v99, v56, v57
	v_pack_b32_f16 v98, v58, v59
	v_pack_b32_f16 v97, v60, v61
	v_pack_b32_f16 v96, v62, v63
	s_cbranch_scc1 .LBB2_10
	s_branch .LBB2_12
.LBB2_11:
	v_mov_b32_e32 v40, 0
.LBB2_12:                               ; %_ZNK7ck_tile10static_forILi0ELi3ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS7_IJLi1ELi4ELi1EEEENS7_IJLi1ELi64ELi8EEEES9_SA_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSQ_IJiiEEESS_Lb0EEENS_9right_padIiiLb0EEESV_EEENSQ_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSQ_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi8ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSQ_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSI_INSJ_INSK_ILSL_1EKS5_lLb1ELSN_0EEES18_LS19_0EEENSQ_IJNS1B_ILi512EEES1D_EEEEENSI_INSJ_INSK_ILSL_1EKDF16_lLb1ELSN_0EEENSP_INSQ_IJNSR_INSQ_
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v95, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v94, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v93, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v92, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v95, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v94, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v93, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v92, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v91, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v90, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v89, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v88, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v91, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v90, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v89, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v88, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v86, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v85, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v84, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v83, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v86, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v85, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v84, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v83, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v82, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v81, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v80, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v79, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v82, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v81, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v80, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v79, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v33
	s_ashr_i32 s0, s4, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s4, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s4, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v103, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v102, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v101, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v100, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v103, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v102, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v101, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v100, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v99, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v98, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v97, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v96, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v99, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v98, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v97, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v96, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s35, 31
	s_lshr_b32 s5, s1, 26
	s_add_i32 s5, s35, s5
	s_andn2_b32 s5, s5, 63
	s_sub_i32 s5, s35, s5
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s35, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s5, v77
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v77
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[6:7], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[6:7], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[6:7], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[6:7], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[6:7], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s5, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v77
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB2_14
; %bb.13:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[6:7], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[6:7], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s4, s4, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s4
	ds_write_b32 v6, v1
.LBB2_14:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s42, s2
	s_mul_i32 s0, s42, s2
	s_add_i32 s4, s34, -1
	s_mul_i32 s4, s26, s4
	s_add_u32 s6, 0, 0
	s_addc_u32 s6, s60, -1
	s_add_i32 s4, s6, s4
	s_add_u32 s0, s36, s0
	s_addc_u32 s1, s37, s1
	s_lshl_b32 s6, s58, 6
	s_and_b32 s6, s6, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s6, v73
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s5, s5, 4
	v_mov_b32_e32 v1, s5
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s30, s35, 1
	s_mov_b32 s31, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[28:31], 0 offen
	buffer_load_ushort v12, v1, s[28:31], 0 offen offset:512
	buffer_load_ushort v13, v1, s[28:31], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[28:31], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[28:31], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[28:31], 0 offen offset:2560
	s_mov_b32 s10, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s7, v33
	s_add_i32 s8, s4, 1
	s_lshl_b32 s6, s7, 5
	s_add_i32 s4, s6, s33
	v_add_u32_e32 v19, s4, v72
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s26
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s28, s0
	s_mov_b32 s29, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s30, s8
	v_lshl_add_u32 v27, s26, 7, v26
	v_div_scale_f32 v28, s[4:5], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[28:31], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[28:31], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s35, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s35, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s35, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s35, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s35, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s35, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s4, s7, 2
	s_lshl_b32 s5, s7, 6
	s_and_b32 s5, s5, 0xc0
	v_or_b32_e32 v12, s5, v73
	v_add_u32_e32 v13, s4, v74
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s4, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s4
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s4, 0x600
	v_mul_lo_u32 v13, v13, s4
	v_and_or_b32 v13, v77, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s4, 0x2000
	v_add3_u32 v15, v16, s4, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[4:5], s35, v32
	v_cmp_gt_i32_e32 vcc, s34, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s8
	s_and_b64 s[0:1], s[4:5], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s34, v14
	s_and_b64 s[4:5], s[4:5], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[4:5]
	v_cndmask_b32_e64 v15, 0, v9, s[4:5]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s21, v8, 0
	s_mov_b32 s8, s21
	s_mov_b32 s9, s21
	v_pk_mul_f32 v[6:7], s[20:21], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[20:21], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[20:21], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s21, v7, 0
	v_pk_mul_f32 v[6:7], s[20:21], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[20:21], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[20:21], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s21, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s21, v17, 0
	v_add_u32_e32 v5, s6, v72
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v75
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v78
	v_mul_lo_u32 v6, s26, v14
	v_or_b32_e32 v7, 16, v32
.LBB2_15:                               ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s35, v7
	v_readfirstlane_b32 s28, v2
	v_readfirstlane_b32 s29, v3
	v_readfirstlane_b32 s30, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s11, v33
	s_add_i32 s12, s10, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[28:31], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[28:31], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s13, s11, 31
	v_lshl_add_u32 v8, s11, 5, v72
	s_lshr_b32 s13, s13, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s13, s11, s13
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s14, s13, 2
	s_and_b32 s13, s13, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s11, s11, s13
	s_mul_hi_i32 s13, s14, 0x2aaaaaab
	s_mul_i32 s15, s14, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s16, s13, 31
	s_ashr_i32 s13, s13, 5
	v_lshl_or_b32 v13, s11, 6, v73
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s11, s13, s16
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v75
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s11, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v75
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s11, s14, s11
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s12, s11, s12
	s_xor_b32 s11, s11, s10
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s10, s10, 2
	s_sub_i32 s12, s12, s11
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s11, s11, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v76
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s11, s11, s15
	s_lshl_b32 s12, s12, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s13, s11, 0x2000
	v_mov_b32_e32 v10, s11
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s11, s13, s12
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s11
	s_cmpk_lg_i32 s10, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s21, v28, 0
	v_pk_mul_f32 v[8:9], s[8:9], v[8:9]
	v_pk_mul_f32 v[10:11], s[8:9], v[10:11]
	v_pk_mul_f32 v[12:13], s[8:9], v[12:13]
	v_fma_mixlo_f16 v22, s21, v22, 0
	v_pk_mul_f32 v[14:15], s[8:9], v[14:15]
	v_pk_mul_f32 v[16:17], s[8:9], v[16:17]
	v_pk_mul_f32 v[18:19], s[8:9], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s21, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s21, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB2_15
; %bb.16:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s6, v33
	s_ashr_i32 s0, s6, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s6, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s6, s0
	v_lshl_or_b32 v1, s0, 6, v73
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v76
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s4, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s4
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s4, s0, 0xbe
	s_lshl_b32 s5, s4, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s5, s1
	s_add_i32 s5, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s4
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s5, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s43, s2
	s_mul_i32 s0, s43, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s38, s0
	s_addc_u32 s5, s39, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s22, 0x7fffffff
	s_mul_i32 s2, s0, s27
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s6, 2
	s_lshl_b32 s1, s6, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v73
	s_add_i32 s0, s0, s3
	v_add_u32_e32 v4, s0, v74
	v_add_u32_e32 v0, s33, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s27, v[0:1]
	v_cmp_gt_i32_e32 vcc, s34, v0
	v_cmp_gt_i32_e64 s[0:1], s22, v4
	s_add_i32 s2, s34, s2
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 132
		.amdhsa_next_free_sgpr 69
		.amdhsa_accum_offset 132
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end2:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end2-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 18924
; NumSgprs: 75
; NumVgprs: 132
; NumAgprs: 0
; TotalNumVgprs: 132
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 9
; VGPRBlocks: 16
; NumSGPRsForWavesPerEU: 75
; NumVGPRsForWavesPerEU: 132
; AccumOffset: 132
; Occupancy: 3
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 32
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dwordx4 s[40:43], s[0:1], 0x0
	s_load_dwordx2 s[28:29], s[0:1], 0x18
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[20:23], s[0:1], 0x38
	s_load_dwordx2 s[34:35], s[0:1], 0x48
	s_load_dwordx4 s[24:27], s[0:1], 0x60
	s_lshl_b32 s33, s4, 8
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s22, -1
	s_mul_i32 s6, s24, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s23, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s8, s23, 15
	s_add_i32 s9, s35, -1
	s_mul_i32 s63, s25, s9
	s_add_u32 s61, s42, s5
	s_addc_u32 s62, s43, s4
	s_add_i32 s6, s6, s7
	s_ashr_i32 s4, s8, 31
	s_lshr_b32 s4, s4, 28
	s_add_i32 s8, s8, s4
	s_ashr_i32 s64, s8, 4
	s_add_i32 s63, s63, s7
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s58, v33
	s_lshr_b32 s4, s58, 2
	s_add_i32 s4, s4, s3
	s_mul_i32 s5, s4, s24
	s_cmp_gt_i32 s22, s4
	s_cselect_b64 s[44:45], -1, 0
	s_lshl_b32 s59, s6, 1
	s_mov_b32 s39, 0x20000
	s_mov_b32 s36, s40
	s_mov_b32 s37, s41
	s_mov_b32 s38, s59
	s_lshl_b32 s12, s5, 1
	v_mov_b32_e32 v0, s12
	buffer_load_dwordx4 v[2:5], v0, s[36:39], 0 offen
	buffer_load_dwordx4 v[6:9], v0, s[36:39], 0 offen offset:16
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v77, -1, v0
	v_lshlrev_b32_e32 v0, 3, v77
	v_lshrrev_b32_e32 v72, 1, v77
	v_and_b32_e32 v32, 8, v0
	v_lshl_add_u32 v26, s58, 5, v72
	v_mad_u64_u32 v[0:1], s[4:5], v26, s25, v[32:33]
	s_cmp_gt_i32 s23, 8
	s_mov_b32 s36, s61
	s_mov_b32 s37, s62
	s_mov_b32 s38, s63
	buffer_load_dwordx2 v[10:11], v0, s[36:39], 0 offen
	s_cselect_b64 s[48:49], -1, 0
	s_cmp_gt_i32 s23, 0
	s_cselect_b64 s[50:51], -1, 0
	s_lshl_b32 s65, s25, 7
	v_add_u32_e32 v1, s65, v0
	buffer_load_dwordx2 v[12:13], v1, s[36:39], 0 offen
	v_add_u32_e32 v1, s65, v1
	buffer_load_dwordx2 v[14:15], v1, s[36:39], 0 offen
	v_add_u32_e32 v1, s65, v1
	buffer_load_dwordx2 v[16:17], v1, s[36:39], 0 offen
	v_mov_b32_e32 v1, 0xffff
	s_load_dwordx2 s[42:43], s[0:1], 0x78
	v_and_b32_e32 v73, 63, v77
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v18, 16, v2
	v_bfi_b32 v2, v1, 0, v2
	v_lshlrev_b32_e32 v19, 16, v3
	v_bfi_b32 v3, v1, 0, v3
	v_lshlrev_b32_e32 v20, 16, v4
	v_bfi_b32 v4, v1, 0, v4
	v_lshlrev_b32_e32 v21, 16, v5
	v_bfi_b32 v5, v1, 0, v5
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v22, 16, v6
	v_bfi_b32 v6, v1, 0, v6
	v_lshlrev_b32_e32 v23, 16, v7
	v_bfi_b32 v7, v1, 0, v7
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v2, v2
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v3, v3
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v5, v5
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v23, v23
	s_and_b64 vcc, s[50:51], s[44:45]
	v_cndmask_b32_e32 v18, 0, v18, vcc
	v_cndmask_b32_e32 v24, 0, v2, vcc
	v_cndmask_b32_e32 v19, 0, v19, vcc
	v_cndmask_b32_e32 v3, 0, v3, vcc
	v_cndmask_b32_e32 v20, 0, v20, vcc
	v_cndmask_b32_e32 v25, 0, v4, vcc
	v_cndmask_b32_e32 v21, 0, v21, vcc
	v_cndmask_b32_e32 v5, 0, v5, vcc
	v_cvt_f16_f32_e32 v2, v7
	s_and_b64 vcc, s[48:49], s[44:45]
	v_cndmask_b32_e32 v7, 0, v22, vcc
	v_cndmask_b32_e32 v22, 0, v6, vcc
	v_cndmask_b32_e32 v23, 0, v23, vcc
	v_cndmask_b32_e32 v27, 0, v2, vcc
	v_lshlrev_b32_e32 v2, 16, v8
	v_cvt_f16_f32_e32 v2, v2
	v_bfi_b32 v4, v1, 0, v8
	v_cvt_f16_f32_e32 v4, v4
	v_lshlrev_b32_e32 v6, 16, v9
	v_cvt_f16_f32_e32 v6, v6
	v_bfi_b32 v8, v1, 0, v9
	v_cvt_f16_f32_e32 v8, v8
	v_cndmask_b32_e32 v9, 0, v2, vcc
	v_cndmask_b32_e32 v28, 0, v4, vcc
	v_cndmask_b32_e32 v29, 0, v6, vcc
	v_cndmask_b32_e32 v8, 0, v8, vcc
	v_cmp_gt_i32_e64 s[18:19], s23, v32
	v_cmp_gt_i32_e32 vcc, s35, v26
	s_and_b64 s[4:5], vcc, s[18:19]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v10, 0, v10, s[4:5]
	v_cndmask_b32_e64 v30, 0, v11, s[4:5]
	v_lshrrev_b32_e32 v11, 24, v10
	v_add_u32_e32 v6, 0x80, v26
	v_cmp_gt_i32_e64 s[4:5], s35, v6
	s_and_b64 s[6:7], s[18:19], s[4:5]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v31, 0, v12, s[6:7]
	v_cndmask_b32_e64 v34, 0, v13, s[6:7]
	v_lshrrev_b32_e32 v35, 24, v31
	v_add_u32_e32 v4, 0x100, v26
	v_cmp_gt_i32_e64 s[6:7], s35, v4
	s_and_b64 s[8:9], s[18:19], s[6:7]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v36, 0, v14, s[8:9]
	v_cndmask_b32_e64 v37, 0, v15, s[8:9]
	v_lshrrev_b32_e32 v38, 24, v36
	v_add_u32_e32 v2, 0x180, v26
	v_cmp_gt_i32_e64 s[8:9], s35, v2
	s_and_b64 s[10:11], s[18:19], s[8:9]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v39, 0, v16, s[10:11]
	v_cndmask_b32_e64 v40, 0, v17, s[10:11]
	v_lshrrev_b32_e32 v41, 24, v39
	v_pack_b32_f16 v86, v18, v24
	v_pack_b32_f16 v85, v19, v3
	v_pack_b32_f16 v84, v20, v25
	v_pack_b32_f16 v83, v21, v5
	v_pack_b32_f16 v82, v7, v22
	v_pack_b32_f16 v81, v23, v27
	v_pack_b32_f16 v80, v9, v28
	v_pack_b32_f16 v79, v29, v8
	v_lshrrev_b32_e32 v3, 24, v30
	v_lshrrev_b32_e32 v5, 24, v34
	v_lshrrev_b32_e32 v7, 24, v37
	v_lshrrev_b32_e32 v27, 24, v40
	v_and_b32_e32 v8, 0xff, v10
	v_cvt_f32_fp8_sdwa v12, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_fma_mixlo_f16 v14, s20, v12, 0
	s_mov_b32 s30, s20
	s_mov_b32 s31, s20
	v_pk_mul_f32 v[8:9], s[20:21], v[8:9] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v10, v11 src0_sel:BYTE_0
	v_and_b32_e32 v11, 0xff, v30
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_bfe_u32 v12, v30, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v30, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[20:21], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v15, v11
	v_pk_mul_f32 v[12:13], s[20:21], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v16, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v11, v13
	v_pack_b32_f16 v10, v15, v12
	v_pack_b32_f16 v9, v9, v16
	v_cvt_f32_fp8_sdwa v3, v3 src0_sel:BYTE_0
	v_and_b32_e32 v12, 0xff, v31
	v_cvt_f32_fp8_sdwa v15, v12 src0_sel:BYTE_0
	v_bfe_u32 v12, v31, 8, 8
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_bfe_u32 v13, v31, 16, 8
	v_cvt_f32_fp8_sdwa v13, v13 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v14, v8
	v_fma_mixhi_f16 v11, s20, v3, 0
	v_fma_mixlo_f16 v3, s20, v15, 0
	v_pk_mul_f32 v[12:13], s[20:21], v[12:13] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v14, v35 src0_sel:BYTE_0
	v_and_b32_e32 v15, 0xff, v34
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_bfe_u32 v16, v34, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v34, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[20:21], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v15
	v_pk_mul_f32 v[16:17], s[20:21], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v15, v17
	v_pack_b32_f16 v14, v18, v16
	v_pack_b32_f16 v13, v13, v19
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_and_b32_e32 v16, 0xff, v36
	v_cvt_f32_fp8_sdwa v18, v16 src0_sel:BYTE_0
	v_bfe_u32 v16, v36, 8, 8
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_bfe_u32 v17, v36, 16, 8
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v3, v12
	v_fma_mixhi_f16 v15, s20, v5, 0
	v_fma_mixlo_f16 v3, s20, v18, 0
	v_pk_mul_f32 v[16:17], s[20:21], v[16:17] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v18, v38 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v37
	v_cvt_f32_fp8_sdwa v19, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v37, 8, 8
	v_cvt_f32_fp8_sdwa v20, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v37, 16, 8
	v_cvt_f32_fp8_sdwa v21, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v17
	v_pk_mul_f32 v[18:19], s[20:21], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v19
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v22, v18
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v19, v21
	v_pack_b32_f16 v18, v17, v20
	v_pack_b32_f16 v17, v5, v22
	v_cvt_f32_fp8_sdwa v5, v7 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v39
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v20, v39, 8, 8
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_bfe_u32 v21, v39, 16, 8
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_pack_b32_f16 v16, v3, v16
	v_fma_mixhi_f16 v19, s20, v5, 0
	v_fma_mixlo_f16 v3, s20, v7, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v20
	v_cvt_f32_fp8_sdwa v22, v41 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v40
	v_cvt_f32_fp8_sdwa v23, v7 src0_sel:BYTE_0
	v_bfe_u32 v7, v40, 8, 8
	v_cvt_f32_fp8_sdwa v24, v7 src0_sel:BYTE_0
	v_bfe_u32 v7, v40, 16, 8
	v_cvt_f32_fp8_sdwa v25, v7 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v7, v21
	v_pk_mul_f32 v[20:21], s[20:21], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[22:23], s[20:21], v[24:25] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v23, v23
	v_cvt_f32_fp8_sdwa v24, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v21, v22
	v_pack_b32_f16 v21, v7, v20
	v_pack_b32_f16 v20, v3, v5
	v_fma_mixhi_f16 v23, s20, v24, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v75, 1, v32
	v_ashrrev_i32_e32 v3, 31, v26
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v26, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v3, v26, v3
	v_add_u32_e32 v3, v75, v3
	v_lshrrev_b32_e32 v7, 29, v5
	v_add_u32_e32 v7, v5, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v5, v7
	v_xor_b32_e32 v3, v3, v7
	v_lshlrev_b32_e32 v7, 3, v3
	v_lshlrev_b32_e32 v5, 7, v5
	v_lshl_add_u32 v5, v3, 4, v5
	ds_write_b128 v5, v[8:11] offset:32
	v_ashrrev_i32_e32 v5, 31, v6
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v6, v5
	v_ashrrev_i32_e32 v8, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v6, v5
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v9, 29, v8
	v_add_u32_e32 v9, v8, v9
	v_and_b32_e32 v9, -8, v9
	v_sub_u32_e32 v9, v8, v9
	v_xor_b32_e32 v5, v5, v9
	v_sub_u32_e32 v3, v5, v3
	v_lshlrev_b32_e32 v3, 3, v3
	v_lshlrev_b32_e32 v9, 6, v8
	v_add3_u32 v3, v7, v9, v3
	v_lshlrev_b32_e32 v7, 1, v3
	ds_write_b128 v7, v[12:15] offset:32
	v_ashrrev_i32_e32 v9, 31, v4
	v_lshrrev_b32_e32 v9, 30, v9
	v_add_u32_e32 v9, v4, v9
	v_ashrrev_i32_e32 v10, 2, v9
	v_sub_u32_e32 v8, v10, v8
	v_and_b32_e32 v9, -4, v9
	v_sub_u32_e32 v9, v4, v9
	v_add_u32_e32 v9, v9, v75
	v_lshrrev_b32_e32 v11, 29, v10
	v_add_u32_e32 v11, v10, v11
	v_and_b32_e32 v11, -8, v11
	v_sub_u32_e32 v11, v10, v11
	v_xor_b32_e32 v9, v9, v11
	v_sub_u32_e32 v5, v9, v5
	v_lshlrev_b32_e32 v8, 6, v8
	v_lshl_add_u32 v5, v5, 3, v8
	v_lshlrev_b32_e32 v8, 1, v5
	v_add3_u32 v7, v7, 32, v8
	ds_write_b128 v7, v[16:19]
	v_ashrrev_i32_e32 v7, 31, v2
	v_lshrrev_b32_e32 v7, 30, v7
	v_add_u32_e32 v7, v2, v7
	v_ashrrev_i32_e32 v8, 2, v7
	v_sub_u32_e32 v10, v8, v10
	v_and_b32_e32 v7, 0xffffffc, v7
	v_sub_u32_e32 v7, v2, v7
	v_add_u32_e32 v7, v7, v75
	v_lshrrev_b32_e32 v11, 29, v8
	v_add_u32_e32 v11, v8, v11
	v_and_b32_e32 v11, 0xffffff8, v11
	v_sub_u32_e32 v8, v8, v11
	v_xor_b32_e32 v7, v7, v8
	v_sub_u32_e32 v7, v7, v9
	v_lshlrev_b32_e32 v7, 4, v7
	v_lshlrev_b32_e32 v8, 7, v10
	v_add_lshl_u32 v3, v5, v3, 1
	v_add3_u32 v3, v7, v8, v3
	ds_write_b128 v3, v[20:23] offset:32
	s_mov_b32 s56, 16
	s_cmp_gt_i32 s23, 16
	s_cselect_b64 s[52:53], -1, 0
	s_cmp_lt_i32 s23, 17
	v_lshrrev_b32_e32 v3, 3, v77
	v_lshrrev_b32_e32 v74, 6, v77
	v_lshlrev_b32_e32 v76, 2, v74
	v_add_u32_e32 v3, 8, v3
	v_lshrrev_b32_e32 v78, 3, v3
	v_sub_u32_e32 v3, v78, v74
	v_lshlrev_b32_e32 v87, 2, v3
	v_mov_b32_e32 v35, 0
	s_cbranch_scc1 .LBB3_3
; %bb.1:                                ; %.preheader.i.i.i.i.i
	s_max_i32 s13, s64, 2
	v_mad_u64_u32 v[2:3], s[10:11], s25, v2, v[32:33]
	v_mad_u64_u32 v[4:5], s[10:11], s25, v4, v[32:33]
	v_mad_u64_u32 v[6:7], s[10:11], s25, v6, v[32:33]
	s_add_i32 s57, s12, 48
	s_lshl_b32 s60, s13, 4
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v3, s61
	v_mov_b32_e32 v5, s62
	v_mov_b32_e32 v7, s63
	v_mov_b32_e32 v36, s40
	v_mov_b32_e32 v37, s41
	v_mov_b32_e32 v38, s59
	v_mov_b32_e32 v35, v34
.LBB3_2:                                ; %.lr.ph.i687.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v24, s56, v0
	v_add_u32_e32 v25, s56, v32
	v_readfirstlane_b32 s36, v3
	v_readfirstlane_b32 s37, v5
	v_readfirstlane_b32 s38, v7
	v_add_u32_e32 v26, s56, v6
	v_add_u32_e32 v27, s56, v4
	v_add_u32_e32 v39, s56, v2
	v_readfirstlane_b32 s46, v33
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v18, 0
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v19, 0
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	s_add_i32 s12, s57, -16
	s_add_i32 s47, s56, 8
	v_mov_b32_e32 v60, s57
	v_cmp_gt_i32_e64 s[10:11], s23, v25
	buffer_load_dwordx2 v[30:31], v24, s[36:39], 0 offen
	buffer_load_dwordx2 v[28:29], v26, s[36:39], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[26:27], v27, s[36:39], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[24:25], v39, s[36:39], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s54, s46, 31
	v_readfirstlane_b32 s36, v36
	v_readfirstlane_b32 s37, v37
	v_readfirstlane_b32 s38, v38
	v_mov_b32_e32 v39, s12
	v_lshl_add_u32 v40, s46, 5, v72
	s_and_b64 s[16:17], vcc, s[10:11]
	s_and_b64 s[14:15], s[4:5], s[10:11]
	s_and_b64 s[12:13], s[6:7], s[10:11]
	s_and_b64 s[10:11], s[8:9], s[10:11]
	s_lshr_b32 s54, s54, 30
	v_ashrrev_i32_e32 v41, 31, v40
	v_add_u32_e32 v42, 0x80, v40
	v_add_u32_e32 v43, 0x100, v40
	v_add_u32_e32 v44, 0x180, v40
	s_add_i32 s54, s46, s54
	v_lshrrev_b32_e32 v41, 30, v41
	v_ashrrev_i32_e32 v45, 31, v42
	v_ashrrev_i32_e32 v46, 31, v43
	v_ashrrev_i32_e32 v47, 31, v44
	s_and_b32 s54, s54, 0x3fffffc
	v_add_u32_e32 v41, v40, v41
	v_lshrrev_b32_e32 v45, 30, v45
	v_lshrrev_b32_e32 v46, 30, v46
	v_lshrrev_b32_e32 v47, 30, v47
	s_sub_i32 s46, s46, s54
	v_ashrrev_i32_e32 v48, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_add_u32_e32 v45, v42, v45
	v_add_u32_e32 v46, v43, v46
	v_add_u32_e32 v47, v44, v47
	v_lshl_or_b32 v49, s46, 6, v73
	s_cmp_gt_i32 s23, s47
	v_sub_u32_e32 v40, v40, v41
	v_lshrrev_b32_e32 v41, 29, v48
	v_lshlrev_b32_e32 v50, 7, v48
	v_ashrrev_i32_e32 v51, 2, v45
	v_and_b32_e32 v45, -4, v45
	v_ashrrev_i32_e32 v52, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_ashrrev_i32_e32 v53, 2, v47
	v_and_b32_e32 v47, 0xffffffc, v47
	v_ashrrev_i32_e32 v54, 31, v49
	v_add_u32_e32 v55, 0x100, v49
	s_cselect_b64 s[46:47], -1, 0
	s_cmp_gt_i32 s23, s56
	v_add_u32_e32 v40, v40, v75
	v_add_u32_e32 v41, v48, v41
	v_sub_u32_e32 v42, v42, v45
	v_lshrrev_b32_e32 v45, 29, v51
	v_lshlrev_b32_e32 v56, 6, v51
	v_sub_u32_e32 v57, v52, v51
	v_sub_u32_e32 v43, v43, v46
	v_lshrrev_b32_e32 v46, 29, v52
	v_sub_u32_e32 v58, v53, v52
	v_sub_u32_e32 v44, v44, v47
	v_lshrrev_b32_e32 v47, 29, v53
	v_lshrrev_b32_e32 v54, 30, v54
	v_ashrrev_i32_e32 v59, 31, v55
	s_cselect_b64 s[54:55], -1, 0
	v_and_b32_e32 v41, -8, v41
	v_add_u32_e32 v42, v42, v75
	v_add_u32_e32 v45, v51, v45
	v_add_u32_e32 v43, v43, v75
	v_add_u32_e32 v46, v52, v46
	v_lshlrev_b32_e32 v57, 6, v57
	v_add_u32_e32 v44, v44, v75
	v_add_u32_e32 v47, v53, v47
	v_lshlrev_b32_e32 v58, 7, v58
	s_add_i32 s56, s56, 16
	s_add_i32 s57, s57, 32
	v_add_u32_e32 v54, v49, v54
	v_lshrrev_b32_e32 v59, 30, v59
	v_sub_u32_e32 v41, v48, v41
	v_and_b32_e32 v45, -8, v45
	v_and_b32_e32 v46, -8, v46
	v_and_b32_e32 v47, 0xffffff8, v47
	v_ashrrev_i32_e32 v48, 2, v54
	v_and_b32_e32 v54, -4, v54
	v_add_u32_e32 v59, v55, v59
	v_xor_b32_e32 v40, v40, v41
	v_sub_u32_e32 v41, v51, v45
	v_sub_u32_e32 v45, v52, v46
	v_sub_u32_e32 v46, v53, v47
	v_sub_u32_e32 v47, v49, v54
	v_lshrrev_b32_e32 v49, 29, v48
	v_lshlrev_b32_e32 v51, 6, v48
	v_ashrrev_i32_e32 v52, 2, v59
	v_and_b32_e32 v53, -4, v59
	v_lshlrev_b32_e32 v54, 3, v40
	v_lshl_add_u32 v64, v40, 4, v50
	v_xor_b32_e32 v41, v42, v41
	v_xor_b32_e32 v42, v43, v45
	v_xor_b32_e32 v43, v44, v46
	v_add_u32_e32 v44, v47, v76
	v_add_u32_e32 v45, v48, v49
	v_sub_u32_e32 v46, v55, v53
	v_lshrrev_b32_e32 v47, 29, v52
	v_lshlrev_b32_e32 v49, 7, v52
	v_sub_u32_e32 v40, v41, v40
	v_sub_u32_e32 v41, v42, v41
	v_sub_u32_e32 v42, v43, v42
	v_and_b32_e32 v43, -8, v45
	v_add_u32_e32 v45, v44, v87
	v_add_u32_e32 v46, v46, v76
	v_add_u32_e32 v47, v52, v47
	v_lshlrev_b32_e32 v40, 3, v40
	v_lshl_add_u32 v41, v41, 3, v57
	v_lshlrev_b32_e32 v42, 4, v42
	v_sub_u32_e32 v43, v48, v43
	v_and_b32_e32 v47, -8, v47
	v_add_u32_e32 v48, v46, v87
	v_add3_u32 v40, v54, v56, v40
	v_lshlrev_b32_e32 v50, 1, v41
	v_xor_b32_e32 v44, v44, v43
	v_xor_b32_e32 v43, v45, v43
	v_sub_u32_e32 v45, v52, v47
	v_lshlrev_b32_e32 v65, 1, v40
	v_add_lshl_u32 v40, v41, v40, 1
	v_lshlrev_b32_e32 v41, 3, v44
	v_sub_u32_e32 v43, v43, v44
	v_xor_b32_e32 v46, v46, v45
	v_xor_b32_e32 v45, v48, v45
	v_lshlrev_b32_e32 v47, 4, v44
	v_add3_u32 v66, v65, 32, v50
	v_add3_u32 v67, v42, v58, v40
	v_sub_u32_e32 v40, v46, v44
	v_sub_u32_e32 v42, v45, v44
	v_add_lshl_u32 v41, v41, v51, 1
	v_add3_u32 v44, v47, v49, 32
	v_lshlrev_b32_e32 v43, 4, v43
	v_lshl_add_u32 v45, v40, 4, v44
	v_add3_u32 v48, v41, 32, v43
	v_lshl_add_u32 v52, v42, 4, v44
	ds_read_b128 v[40:43], v41 offset:32
	ds_read_b128 v[44:47], v45
	ds_read_b128 v[48:51], v48
	ds_read_b128 v[52:55], v52
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[56:59], v39, s[36:39], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[60:63], v60, s[36:39], 0 offen
	v_dot2c_f32_f16_e32 v8, v86, v40
	v_dot2c_f32_f16_e32 v10, v85, v41
	v_dot2c_f32_f16_e32 v12, v84, v42
	v_dot2c_f32_f16_e32 v14, v83, v43
	v_dot2c_f32_f16_e32 v9, v86, v44
	v_dot2c_f32_f16_e32 v11, v85, v45
	v_dot2c_f32_f16_e32 v13, v84, v46
	v_dot2c_f32_f16_e32 v15, v83, v47
	v_dot2c_f32_f16_e32 v16, v82, v48
	v_dot2c_f32_f16_e32 v18, v81, v49
	v_dot2c_f32_f16_e32 v20, v80, v50
	v_dot2c_f32_f16_e32 v22, v79, v51
	v_dot2c_f32_f16_e32 v17, v82, v52
	v_dot2c_f32_f16_e32 v19, v81, v53
	v_dot2c_f32_f16_e32 v21, v80, v54
	v_dot2c_f32_f16_e32 v23, v79, v55
	v_pk_add_f32 v[8:9], v[34:35], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[10:11], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[12:13], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[14:15], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[16:17], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[18:19], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[20:21], v[8:9]
	s_nop 0
	v_pk_add_f32 v[34:35], v[22:23], v[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v8, 0, v30, s[16:17]
	v_cndmask_b32_e64 v9, 0, v31, s[16:17]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v10, 0, v28, s[14:15]
	v_cndmask_b32_e64 v11, 0, v29, s[14:15]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v12, 0, v26, s[12:13]
	v_cndmask_b32_e64 v13, 0, v27, s[12:13]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v14, 0, v24, s[10:11]
	v_cndmask_b32_e64 v15, 0, v25, s[10:11]
	v_lshrrev_b32_e32 v16, 24, v8
	v_lshrrev_b32_e32 v17, 24, v10
	v_lshrrev_b32_e32 v22, 24, v12
	v_lshrrev_b32_e32 v28, 24, v14
	v_lshrrev_b32_e32 v18, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_lshrrev_b32_e32 v26, 24, v13
	v_lshrrev_b32_e32 v39, 24, v15
	v_and_b32_e32 v19, 0xff, v8
	v_bfe_u32 v21, v8, 8, 8
	v_bfe_u32 v23, v8, 16, 8
	v_and_b32_e32 v24, 0xff, v9
	v_bfe_u32 v25, v9, 8, 8
	v_bfe_u32 v27, v9, 16, 8
	v_and_b32_e32 v29, 0xff, v10
	v_bfe_u32 v30, v10, 8, 8
	v_bfe_u32 v31, v10, 16, 8
	v_and_b32_e32 v40, 0xff, v11
	v_bfe_u32 v41, v11, 8, 8
	v_bfe_u32 v42, v11, 16, 8
	v_and_b32_e32 v43, 0xff, v12
	v_bfe_u32 v44, v12, 8, 8
	v_bfe_u32 v45, v12, 16, 8
	v_and_b32_e32 v46, 0xff, v13
	v_bfe_u32 v47, v13, 8, 8
	v_bfe_u32 v48, v13, 16, 8
	v_and_b32_e32 v49, 0xff, v14
	v_bfe_u32 v50, v14, 8, 8
	v_bfe_u32 v51, v14, 16, 8
	v_and_b32_e32 v52, 0xff, v15
	v_bfe_u32 v53, v15, 8, 8
	v_bfe_u32 v54, v15, 16, 8
	v_cvt_f32_fp8_sdwa v55, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v39 src0_sel:BYTE_0
	v_fma_mixlo_f16 v44, s20, v55, 0
	v_pk_mul_f32 v[8:9], s[30:31], v[8:9]
	v_pk_mul_f32 v[10:11], s[30:31], v[10:11]
	v_pk_mul_f32 v[12:13], s[30:31], v[12:13]
	v_fma_mixlo_f16 v45, s20, v69, 0
	v_pk_mul_f32 v[14:15], s[30:31], v[14:15]
	v_pk_mul_f32 v[16:17], s[30:31], v[16:17]
	v_pk_mul_f32 v[18:19], s[30:31], v[18:19]
	v_fma_mixlo_f16 v41, s20, v41, 0
	v_pk_mul_f32 v[20:21], s[30:31], v[20:21]
	v_pk_mul_f32 v[22:23], s[30:31], v[22:23]
	v_pk_mul_f32 v[24:25], s[30:31], v[24:25]
	v_fma_mixlo_f16 v43, s20, v43, 0
	v_pk_mul_f32 v[26:27], s[30:31], v[26:27]
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	v_pk_mul_f32 v[30:31], s[30:31], v[30:31]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v46, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v47, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v18, v23
	v_cvt_f16_f32_e32 v19, v25
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v23, v31
	v_cvt_f16_f32_e32 v29, v30
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v46
	v_pack_b32_f16 v8, v44, v8
	v_fma_mixhi_f16 v11, s20, v68, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v45, v47
	v_fma_mixhi_f16 v15, s20, v40, 0
	v_pack_b32_f16 v18, v18, v24
	v_pack_b32_f16 v17, v21, v22
	v_pack_b32_f16 v16, v41, v20
	v_fma_mixhi_f16 v19, s20, v42, 0
	v_pack_b32_f16 v22, v28, v29
	v_pack_b32_f16 v21, v26, v27
	v_pack_b32_f16 v20, v43, v25
	v_fma_mixhi_f16 v23, s20, v39, 0
	ds_write_b128 v64, v[8:11] offset:32
	ds_write_b128 v65, v[12:15] offset:32
	ds_write_b128 v66, v[16:19]
	ds_write_b128 v67, v[20:23] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v8, 16, v56
	v_bfi_b32 v9, v1, 0, v56
	v_lshlrev_b32_e32 v10, 16, v57
	v_bfi_b32 v11, v1, 0, v57
	v_lshlrev_b32_e32 v12, 16, v58
	v_bfi_b32 v13, v1, 0, v58
	v_lshlrev_b32_e32 v14, 16, v59
	v_bfi_b32 v15, v1, 0, v59
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v16, 16, v60
	v_bfi_b32 v17, v1, 0, v60
	v_lshlrev_b32_e32 v18, 16, v61
	v_bfi_b32 v19, v1, 0, v61
	v_lshlrev_b32_e32 v20, 16, v62
	v_bfi_b32 v21, v1, 0, v62
	v_lshlrev_b32_e32 v22, 16, v63
	v_bfi_b32 v23, v1, 0, v63
	v_cvt_f16_f32_e32 v16, v16
	s_and_b64 s[10:11], s[44:45], s[46:47]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v23, v23
	s_and_b64 s[12:13], s[44:45], s[54:55]
	s_cmp_lg_u32 s60, s56
	v_cndmask_b32_e64 v8, 0, v8, s[12:13]
	v_cndmask_b32_e64 v9, 0, v9, s[12:13]
	v_cndmask_b32_e64 v10, 0, v10, s[12:13]
	v_cndmask_b32_e64 v11, 0, v11, s[12:13]
	v_cndmask_b32_e64 v12, 0, v12, s[12:13]
	v_cndmask_b32_e64 v13, 0, v13, s[12:13]
	v_cndmask_b32_e64 v14, 0, v14, s[12:13]
	v_cndmask_b32_e64 v15, 0, v15, s[12:13]
	v_cndmask_b32_e64 v16, 0, v16, s[10:11]
	v_cndmask_b32_e64 v17, 0, v17, s[10:11]
	v_cndmask_b32_e64 v18, 0, v18, s[10:11]
	v_cndmask_b32_e64 v19, 0, v19, s[10:11]
	v_cndmask_b32_e64 v20, 0, v20, s[10:11]
	v_cndmask_b32_e64 v21, 0, v21, s[10:11]
	v_cndmask_b32_e64 v22, 0, v22, s[10:11]
	v_cndmask_b32_e64 v23, 0, v23, s[10:11]
	v_pack_b32_f16 v86, v8, v9
	v_pack_b32_f16 v85, v10, v11
	v_pack_b32_f16 v84, v12, v13
	v_pack_b32_f16 v83, v14, v15
	v_pack_b32_f16 v82, v16, v17
	v_pack_b32_f16 v81, v18, v19
	v_pack_b32_f16 v80, v20, v21
	v_pack_b32_f16 v79, v22, v23
	s_cbranch_scc1 .LBB3_2
	s_branch .LBB3_4
.LBB3_3:
	v_mov_b32_e32 v34, 0
.LBB3_4:                                ; %Flow253
	s_load_dwordx4 s[36:39], s[0:1], 0x28
	s_mov_b32 s60, s35
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s3
	s_mul_i32 s4, s1, s24
	s_cmp_gt_i32 s22, s1
	s_cselect_b64 s[54:55], -1, 0
	s_mov_b32 s47, 0x20000
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	s_lshl_b32 s12, s4, 1
	v_mov_b32_e32 v16, s12
	buffer_load_dwordx4 v[18:21], v16, s[44:47], 0 offen
	buffer_load_dwordx4 v[22:25], v16, s[44:47], 0 offen offset:16
	v_lshl_add_u32 v46, s0, 5, v72
	v_add_u32_e32 v38, 0x200, v46
	v_mad_u64_u32 v[16:17], s[0:1], v38, s25, v[32:33]
	s_mov_b32 s44, s61
	s_mov_b32 s45, s62
	s_mov_b32 s46, s63
	buffer_load_dwordx2 v[26:27], v16, s[44:47], 0 offen
	v_add_u32_e32 v17, s65, v16
	buffer_load_dwordx2 v[28:29], v17, s[44:47], 0 offen
	v_add_u32_e32 v17, s65, v17
	buffer_load_dwordx2 v[30:31], v17, s[44:47], 0 offen
	v_add_u32_e32 v17, s65, v17
	buffer_load_dwordx2 v[36:37], v17, s[44:47], 0 offen
	v_mov_b32_e32 v17, 0xffff
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v39, 16, v18
	v_bfi_b32 v18, v17, 0, v18
	v_lshlrev_b32_e32 v40, 16, v19
	v_bfi_b32 v19, v17, 0, v19
	v_lshlrev_b32_e32 v41, 16, v20
	v_bfi_b32 v20, v17, 0, v20
	v_lshlrev_b32_e32 v42, 16, v21
	v_bfi_b32 v21, v17, 0, v21
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[50:51], s[54:55]
	v_cndmask_b32_e32 v39, 0, v39, vcc
	v_cndmask_b32_e32 v43, 0, v18, vcc
	v_cndmask_b32_e32 v40, 0, v40, vcc
	v_cndmask_b32_e32 v19, 0, v19, vcc
	v_cvt_f16_f32_e32 v18, v21
	v_cndmask_b32_e32 v21, 0, v41, vcc
	v_cndmask_b32_e32 v41, 0, v20, vcc
	v_cndmask_b32_e32 v42, 0, v42, vcc
	v_cndmask_b32_e32 v44, 0, v18, vcc
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v18, 16, v22
	v_cvt_f16_f32_e32 v18, v18
	v_bfi_b32 v20, v17, 0, v22
	v_cvt_f16_f32_e32 v20, v20
	v_lshlrev_b32_e32 v22, 16, v23
	v_cvt_f16_f32_e32 v22, v22
	v_bfi_b32 v23, v17, 0, v23
	v_cvt_f16_f32_e32 v23, v23
	s_and_b64 vcc, s[48:49], s[54:55]
	v_cndmask_b32_e32 v45, 0, v18, vcc
	v_cndmask_b32_e32 v47, 0, v20, vcc
	v_cndmask_b32_e32 v48, 0, v22, vcc
	v_cndmask_b32_e32 v23, 0, v23, vcc
	v_lshlrev_b32_e32 v18, 16, v24
	v_cvt_f16_f32_e32 v18, v18
	v_bfi_b32 v20, v17, 0, v24
	v_cvt_f16_f32_e32 v20, v20
	v_lshlrev_b32_e32 v22, 16, v25
	v_cvt_f16_f32_e32 v22, v22
	v_bfi_b32 v24, v17, 0, v25
	v_cvt_f16_f32_e32 v24, v24
	v_cndmask_b32_e32 v25, 0, v18, vcc
	v_cndmask_b32_e32 v49, 0, v20, vcc
	v_cndmask_b32_e32 v50, 0, v22, vcc
	v_cndmask_b32_e32 v24, 0, v24, vcc
	v_cmp_gt_i32_e64 s[4:5], s35, v38
	s_and_b64 vcc, s[18:19], s[4:5]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v26, 0, v26, vcc
	v_cndmask_b32_e32 v38, 0, v27, vcc
	v_lshrrev_b32_e32 v27, 24, v26
	v_add_u32_e32 v22, 0x280, v46
	v_cmp_gt_i32_e64 s[6:7], s35, v22
	s_and_b64 vcc, s[18:19], s[6:7]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v51, 0, v28, vcc
	v_cndmask_b32_e32 v52, 0, v29, vcc
	v_lshrrev_b32_e32 v53, 24, v51
	v_add_u32_e32 v20, 0x300, v46
	v_cmp_gt_i32_e64 s[8:9], s35, v20
	s_and_b64 vcc, s[18:19], s[8:9]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v54, 0, v30, vcc
	v_cndmask_b32_e32 v55, 0, v31, vcc
	v_lshrrev_b32_e32 v56, 24, v54
	v_add_u32_e32 v18, 0x380, v46
	v_cmp_gt_i32_e64 s[10:11], s35, v18
	s_and_b64 vcc, s[18:19], s[10:11]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v57, 0, v36, vcc
	v_cndmask_b32_e32 v58, 0, v37, vcc
	v_lshrrev_b32_e32 v59, 24, v57
	v_pack_b32_f16 v95, v39, v43
	v_pack_b32_f16 v94, v40, v19
	v_pack_b32_f16 v93, v21, v41
	v_pack_b32_f16 v92, v42, v44
	v_pack_b32_f16 v91, v45, v47
	v_pack_b32_f16 v90, v48, v23
	v_pack_b32_f16 v89, v25, v49
	v_pack_b32_f16 v88, v50, v24
	v_lshrrev_b32_e32 v19, 24, v38
	v_lshrrev_b32_e32 v21, 24, v52
	v_and_b32_e32 v23, 0xff, v26
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_bfe_u32 v24, v26, 8, 8
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_bfe_u32 v25, v26, 16, 8
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v42, 24, v55
	v_lshrrev_b32_e32 v47, 24, v58
	v_fma_mixlo_f16 v23, s20, v23, 0
	v_pk_mul_f32 v[24:25], s[30:31], v[24:25]
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_and_b32_e32 v27, 0xff, v38
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_bfe_u32 v28, v38, 8, 8
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_bfe_u32 v29, v38, 16, 8
	v_cvt_f32_fp8_sdwa v29, v29 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v25
	v_pk_mul_f32 v[26:27], s[30:31], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v27
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v31, v26
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v27, v29
	v_pack_b32_f16 v26, v30, v28
	v_pack_b32_f16 v25, v25, v31
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_and_b32_e32 v28, 0xff, v51
	v_cvt_f32_fp8_sdwa v30, v28 src0_sel:BYTE_0
	v_bfe_u32 v28, v51, 8, 8
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_bfe_u32 v29, v51, 16, 8
	v_cvt_f32_fp8_sdwa v29, v29 src0_sel:BYTE_0
	v_pack_b32_f16 v24, v23, v24
	v_fma_mixhi_f16 v27, s20, v19, 0
	v_fma_mixlo_f16 v19, s20, v30, 0
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	v_cvt_f32_fp8_sdwa v30, v53 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v52
	v_cvt_f32_fp8_sdwa v31, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v52, 8, 8
	v_cvt_f32_fp8_sdwa v36, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v52, 16, 8
	v_cvt_f32_fp8_sdwa v37, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v23, v29
	v_pk_mul_f32 v[30:31], s[30:31], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v29, v31
	v_pk_mul_f32 v[36:37], s[30:31], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v38, v30
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v31, v37
	v_pack_b32_f16 v30, v29, v36
	v_pack_b32_f16 v29, v23, v38
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v54
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_bfe_u32 v36, v54, 8, 8
	v_cvt_f32_fp8_sdwa v36, v36 src0_sel:BYTE_0
	v_bfe_u32 v37, v54, 16, 8
	v_cvt_f32_fp8_sdwa v37, v37 src0_sel:BYTE_0
	v_pack_b32_f16 v28, v19, v28
	v_fma_mixhi_f16 v31, s20, v21, 0
	v_fma_mixlo_f16 v19, s20, v23, 0
	v_pk_mul_f32 v[36:37], s[30:31], v[36:37]
	v_cvt_f32_fp8_sdwa v38, v56 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v55
	v_cvt_f32_fp8_sdwa v39, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v55, 8, 8
	v_cvt_f32_fp8_sdwa v40, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v55, 16, 8
	v_cvt_f32_fp8_sdwa v41, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v37
	v_pk_mul_f32 v[38:39], s[30:31], v[38:39]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v39
	v_pk_mul_f32 v[40:41], s[30:31], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v40
	v_cvt_f16_f32_e32 v40, v38
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v39, v41
	v_pack_b32_f16 v38, v23, v37
	v_pack_b32_f16 v37, v21, v40
	v_cvt_f32_fp8_sdwa v21, v42 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v57
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_bfe_u32 v40, v57, 8, 8
	v_cvt_f32_fp8_sdwa v40, v40 src0_sel:BYTE_0
	v_bfe_u32 v41, v57, 16, 8
	v_cvt_f32_fp8_sdwa v41, v41 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v36
	v_fma_mixhi_f16 v39, s20, v21, 0
	v_fma_mixlo_f16 v19, s20, v23, 0
	v_pk_mul_f32 v[40:41], s[30:31], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v40
	v_cvt_f32_fp8_sdwa v42, v59 src0_sel:BYTE_0
	v_and_b32_e32 v23, 0xff, v58
	v_cvt_f32_fp8_sdwa v43, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v58, 8, 8
	v_cvt_f32_fp8_sdwa v44, v23 src0_sel:BYTE_0
	v_bfe_u32 v23, v58, 16, 8
	v_cvt_f32_fp8_sdwa v45, v23 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v23, v41
	v_pk_mul_f32 v[40:41], s[30:31], v[42:43]
	s_nop 0
	v_cvt_f16_f32_e32 v41, v41
	v_pk_mul_f32 v[42:43], s[30:31], v[44:45]
	s_nop 0
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f32_fp8_sdwa v44, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v42, v41, v42
	v_pack_b32_f16 v41, v23, v40
	v_pack_b32_f16 v40, v19, v21
	v_fma_mixhi_f16 v43, s20, v44, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v46
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v46, v19
	v_ashrrev_i32_e32 v21, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v46, v19
	v_add_u32_e32 v19, v19, v75
	v_lshrrev_b32_e32 v23, 29, v21
	v_add_u32_e32 v23, v21, v23
	v_and_b32_e32 v23, -8, v23
	v_sub_u32_e32 v23, v21, v23
	v_xor_b32_e32 v19, v19, v23
	v_lshlrev_b32_e32 v23, 3, v19
	v_lshlrev_b32_e32 v21, 7, v21
	v_lshl_add_u32 v21, v19, 4, v21
	ds_write_b128 v21, v[24:27] offset:32
	v_add_u32_e32 v21, 0x80, v46
	v_ashrrev_i32_e32 v24, 31, v21
	v_lshrrev_b32_e32 v24, 30, v24
	v_add_u32_e32 v24, v21, v24
	v_ashrrev_i32_e32 v25, 2, v24
	v_and_b32_e32 v24, -4, v24
	v_sub_u32_e32 v21, v21, v24
	v_add_u32_e32 v21, v21, v75
	v_lshrrev_b32_e32 v24, 29, v25
	v_add_u32_e32 v24, v25, v24
	v_and_b32_e32 v24, -8, v24
	v_sub_u32_e32 v24, v25, v24
	v_xor_b32_e32 v21, v21, v24
	v_sub_u32_e32 v19, v21, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v24, 6, v25
	v_add3_u32 v19, v23, v24, v19
	v_lshlrev_b32_e32 v23, 1, v19
	ds_write_b128 v23, v[28:31] offset:32
	v_add_u32_e32 v24, 0x100, v46
	v_ashrrev_i32_e32 v26, 31, v24
	v_lshrrev_b32_e32 v26, 30, v26
	v_add_u32_e32 v26, v24, v26
	v_ashrrev_i32_e32 v27, 2, v26
	v_sub_u32_e32 v25, v27, v25
	v_and_b32_e32 v26, -4, v26
	v_sub_u32_e32 v24, v24, v26
	v_add_u32_e32 v24, v24, v75
	v_lshrrev_b32_e32 v26, 29, v27
	v_add_u32_e32 v26, v27, v26
	v_and_b32_e32 v26, -8, v26
	v_sub_u32_e32 v26, v27, v26
	v_xor_b32_e32 v24, v24, v26
	v_sub_u32_e32 v21, v24, v21
	v_lshlrev_b32_e32 v25, 6, v25
	v_lshl_add_u32 v21, v21, 3, v25
	v_lshlrev_b32_e32 v25, 1, v21
	v_add3_u32 v23, v23, 32, v25
	ds_write_b128 v23, v[36:39]
	v_add_u32_e32 v23, 0x180, v46
	v_ashrrev_i32_e32 v25, 31, v23
	v_lshrrev_b32_e32 v25, 30, v25
	v_add_u32_e32 v25, v23, v25
	v_ashrrev_i32_e32 v26, 2, v25
	v_sub_u32_e32 v27, v26, v27
	v_and_b32_e32 v25, 0xffffffc, v25
	v_sub_u32_e32 v23, v23, v25
	v_add_u32_e32 v23, v23, v75
	v_lshrrev_b32_e32 v25, 29, v26
	v_add_u32_e32 v25, v26, v25
	v_and_b32_e32 v25, 0xffffff8, v25
	v_sub_u32_e32 v25, v26, v25
	v_xor_b32_e32 v23, v23, v25
	v_sub_u32_e32 v23, v23, v24
	v_lshlrev_b32_e32 v23, 4, v23
	v_lshlrev_b32_e32 v24, 7, v27
	v_add_lshl_u32 v19, v21, v19, 1
	v_add3_u32 v19, v23, v24, v19
	ds_write_b128 v19, v[40:43] offset:32
	v_cndmask_b32_e64 v19, 0, 1, s[52:53]
	v_cmp_ne_u32_e64 s[0:1], 1, v19
	s_andn2_b64 vcc, exec, s[52:53]
	v_mov_b32_e32 v37, 0
	s_cbranch_vccnz .LBB3_7
; %bb.5:                                ; %.preheader.i143.i.i.i.i
	s_max_i32 s13, s64, 2
	v_mad_u64_u32 v[18:19], s[14:15], s25, v18, v[32:33]
	v_mad_u64_u32 v[20:21], s[14:15], s25, v20, v[32:33]
	v_mad_u64_u32 v[22:23], s[14:15], s25, v22, v[32:33]
	s_add_i32 s66, s12, 48
	s_lshl_b32 s67, s13, 4
	s_mov_b32 s68, 16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v19, s61
	v_mov_b32_e32 v21, s62
	v_mov_b32_e32 v23, s63
	v_mov_b32_e32 v37, v36
.LBB3_6:                                ; %.lr.ph.i687.i144.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v46, s68, v16
	v_add_u32_e32 v47, s68, v32
	v_readfirstlane_b32 s44, v19
	v_readfirstlane_b32 s45, v21
	v_readfirstlane_b32 s46, v23
	v_add_u32_e32 v48, s68, v22
	v_add_u32_e32 v49, s68, v20
	v_add_u32_e32 v54, s68, v18
	v_readfirstlane_b32 s52, v33
	v_mov_b32_e32 v24, 0
	v_mov_b32_e32 v26, 0
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v25, 0
	v_mov_b32_e32 v27, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v38, 0
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v42, 0
	v_mov_b32_e32 v44, 0
	v_mov_b32_e32 v39, 0
	v_mov_b32_e32 v41, 0
	v_mov_b32_e32 v43, 0
	v_mov_b32_e32 v45, 0
	s_add_i32 s12, s66, -16
	s_add_i32 s53, s68, 8
	v_mov_b32_e32 v70, s66
	v_cmp_gt_i32_e32 vcc, s23, v47
	buffer_load_dwordx2 v[52:53], v46, s[44:47], 0 offen
	buffer_load_dwordx2 v[50:51], v48, s[44:47], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[48:49], v49, s[44:47], 0 offen
	s_nop 0
	buffer_load_dwordx2 v[46:47], v54, s[44:47], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s56, s52, 31
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	v_mov_b32_e32 v71, s12
	v_lshl_add_u32 v54, s52, 5, v72
	s_and_b64 s[16:17], s[4:5], vcc
	s_and_b64 s[14:15], s[6:7], vcc
	s_and_b64 s[12:13], s[8:9], vcc
	s_and_b64 vcc, s[10:11], vcc
	s_lshr_b32 s56, s56, 30
	v_ashrrev_i32_e32 v55, 31, v54
	v_add_u32_e32 v56, 0x80, v54
	v_add_u32_e32 v57, 0x100, v54
	v_add_u32_e32 v58, 0x180, v54
	s_add_i32 s56, s52, s56
	v_lshrrev_b32_e32 v55, 30, v55
	v_ashrrev_i32_e32 v59, 31, v56
	v_ashrrev_i32_e32 v60, 31, v57
	v_ashrrev_i32_e32 v61, 31, v58
	s_and_b32 s56, s56, 0x3fffffc
	v_add_u32_e32 v55, v54, v55
	v_lshrrev_b32_e32 v59, 30, v59
	v_lshrrev_b32_e32 v60, 30, v60
	v_lshrrev_b32_e32 v61, 30, v61
	s_sub_i32 s52, s52, s56
	v_ashrrev_i32_e32 v62, 2, v55
	v_and_b32_e32 v55, -4, v55
	v_add_u32_e32 v59, v56, v59
	v_add_u32_e32 v60, v57, v60
	v_add_u32_e32 v61, v58, v61
	v_lshl_or_b32 v63, s52, 6, v73
	s_cmp_gt_i32 s23, s53
	v_sub_u32_e32 v54, v54, v55
	v_lshrrev_b32_e32 v55, 29, v62
	v_lshlrev_b32_e32 v64, 7, v62
	v_ashrrev_i32_e32 v65, 2, v59
	v_and_b32_e32 v59, -4, v59
	v_ashrrev_i32_e32 v66, 2, v60
	v_and_b32_e32 v60, -4, v60
	v_ashrrev_i32_e32 v67, 2, v61
	v_and_b32_e32 v61, 0xffffffc, v61
	v_ashrrev_i32_e32 v68, 31, v63
	v_add_u32_e32 v69, 0x100, v63
	s_cselect_b64 s[52:53], -1, 0
	s_cmp_gt_i32 s23, s68
	v_add_u32_e32 v54, v54, v75
	v_add_u32_e32 v55, v62, v55
	v_sub_u32_e32 v56, v56, v59
	v_lshrrev_b32_e32 v59, 29, v65
	v_lshlrev_b32_e32 v96, 6, v65
	v_sub_u32_e32 v97, v66, v65
	v_sub_u32_e32 v57, v57, v60
	v_lshrrev_b32_e32 v60, 29, v66
	v_sub_u32_e32 v98, v67, v66
	v_sub_u32_e32 v58, v58, v61
	v_lshrrev_b32_e32 v61, 29, v67
	v_lshrrev_b32_e32 v68, 30, v68
	v_ashrrev_i32_e32 v99, 31, v69
	s_cselect_b64 s[56:57], -1, 0
	v_and_b32_e32 v55, -8, v55
	v_add_u32_e32 v56, v56, v75
	v_add_u32_e32 v59, v65, v59
	v_add_u32_e32 v57, v57, v75
	v_add_u32_e32 v60, v66, v60
	v_lshlrev_b32_e32 v97, 6, v97
	v_add_u32_e32 v58, v58, v75
	v_add_u32_e32 v61, v67, v61
	v_lshlrev_b32_e32 v98, 7, v98
	s_add_i32 s68, s68, 16
	s_add_i32 s66, s66, 32
	v_add_u32_e32 v68, v63, v68
	v_lshrrev_b32_e32 v99, 30, v99
	v_sub_u32_e32 v55, v62, v55
	v_and_b32_e32 v59, -8, v59
	v_and_b32_e32 v60, -8, v60
	v_and_b32_e32 v61, 0xffffff8, v61
	v_ashrrev_i32_e32 v62, 2, v68
	v_and_b32_e32 v68, -4, v68
	v_add_u32_e32 v99, v69, v99
	v_xor_b32_e32 v54, v54, v55
	v_sub_u32_e32 v55, v65, v59
	v_sub_u32_e32 v59, v66, v60
	v_sub_u32_e32 v60, v67, v61
	v_sub_u32_e32 v61, v63, v68
	v_lshrrev_b32_e32 v63, 29, v62
	v_lshlrev_b32_e32 v65, 6, v62
	v_ashrrev_i32_e32 v66, 2, v99
	v_and_b32_e32 v67, -4, v99
	v_lshlrev_b32_e32 v68, 3, v54
	v_lshl_add_u32 v104, v54, 4, v64
	v_xor_b32_e32 v55, v56, v55
	v_xor_b32_e32 v56, v57, v59
	v_xor_b32_e32 v57, v58, v60
	v_add_u32_e32 v58, v61, v76
	v_add_u32_e32 v59, v62, v63
	v_sub_u32_e32 v60, v69, v67
	v_lshrrev_b32_e32 v61, 29, v66
	v_lshlrev_b32_e32 v63, 7, v66
	v_sub_u32_e32 v54, v55, v54
	v_sub_u32_e32 v55, v56, v55
	v_sub_u32_e32 v56, v57, v56
	v_and_b32_e32 v57, -8, v59
	v_add_u32_e32 v59, v58, v87
	v_add_u32_e32 v60, v60, v76
	v_add_u32_e32 v61, v66, v61
	v_lshlrev_b32_e32 v54, 3, v54
	v_lshl_add_u32 v55, v55, 3, v97
	v_lshlrev_b32_e32 v56, 4, v56
	v_sub_u32_e32 v57, v62, v57
	v_and_b32_e32 v61, -8, v61
	v_add_u32_e32 v62, v60, v87
	v_add3_u32 v54, v68, v96, v54
	v_lshlrev_b32_e32 v64, 1, v55
	v_xor_b32_e32 v58, v58, v57
	v_xor_b32_e32 v57, v59, v57
	v_sub_u32_e32 v59, v66, v61
	v_lshlrev_b32_e32 v105, 1, v54
	v_add_lshl_u32 v54, v55, v54, 1
	v_lshlrev_b32_e32 v55, 3, v58
	v_sub_u32_e32 v57, v57, v58
	v_xor_b32_e32 v60, v60, v59
	v_xor_b32_e32 v59, v62, v59
	v_lshlrev_b32_e32 v61, 4, v58
	v_add3_u32 v106, v105, 32, v64
	v_add3_u32 v107, v56, v98, v54
	v_sub_u32_e32 v54, v60, v58
	v_sub_u32_e32 v56, v59, v58
	v_add_lshl_u32 v55, v55, v65, 1
	v_add3_u32 v58, v61, v63, 32
	v_lshlrev_b32_e32 v57, 4, v57
	v_lshl_add_u32 v59, v54, 4, v58
	v_add3_u32 v62, v55, 32, v57
	v_lshl_add_u32 v66, v56, 4, v58
	ds_read_b128 v[54:57], v55 offset:32
	ds_read_b128 v[58:61], v59
	ds_read_b128 v[62:65], v62
	ds_read_b128 v[66:69], v66
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[96:99], v71, s[44:47], 0 offen
	buffer_load_dwordx4 v[100:103], v70, s[44:47], 0 offen
	v_dot2c_f32_f16_e32 v24, v95, v54
	v_dot2c_f32_f16_e32 v26, v94, v55
	v_dot2c_f32_f16_e32 v28, v93, v56
	v_dot2c_f32_f16_e32 v30, v92, v57
	v_dot2c_f32_f16_e32 v25, v95, v58
	v_dot2c_f32_f16_e32 v27, v94, v59
	v_dot2c_f32_f16_e32 v29, v93, v60
	v_dot2c_f32_f16_e32 v31, v92, v61
	v_dot2c_f32_f16_e32 v38, v91, v62
	v_dot2c_f32_f16_e32 v40, v90, v63
	v_dot2c_f32_f16_e32 v42, v89, v64
	v_dot2c_f32_f16_e32 v44, v88, v65
	v_dot2c_f32_f16_e32 v39, v91, v66
	v_dot2c_f32_f16_e32 v41, v90, v67
	v_dot2c_f32_f16_e32 v43, v89, v68
	v_dot2c_f32_f16_e32 v45, v88, v69
	v_pk_add_f32 v[24:25], v[36:37], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[26:27], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[28:29], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[30:31], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[38:39], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[40:41], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[42:43], v[24:25]
	s_nop 0
	v_pk_add_f32 v[36:37], v[44:45], v[24:25]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v24, 0, v52, s[16:17]
	v_cndmask_b32_e64 v25, 0, v53, s[16:17]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v26, 0, v50, s[14:15]
	v_cndmask_b32_e64 v27, 0, v51, s[14:15]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v28, 0, v48, s[12:13]
	v_cndmask_b32_e64 v29, 0, v49, s[12:13]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v30, 0, v46, vcc
	v_cndmask_b32_e32 v31, 0, v47, vcc
	v_lshrrev_b32_e32 v38, 24, v24
	v_lshrrev_b32_e32 v39, 24, v26
	v_lshrrev_b32_e32 v44, 24, v28
	v_lshrrev_b32_e32 v50, 24, v30
	v_lshrrev_b32_e32 v40, 24, v25
	v_lshrrev_b32_e32 v42, 24, v27
	v_lshrrev_b32_e32 v48, 24, v29
	v_lshrrev_b32_e32 v54, 24, v31
	v_and_b32_e32 v41, 0xff, v24
	v_bfe_u32 v43, v24, 8, 8
	v_bfe_u32 v45, v24, 16, 8
	v_and_b32_e32 v46, 0xff, v25
	v_bfe_u32 v47, v25, 8, 8
	v_bfe_u32 v49, v25, 16, 8
	v_and_b32_e32 v51, 0xff, v26
	v_bfe_u32 v52, v26, 8, 8
	v_bfe_u32 v53, v26, 16, 8
	v_and_b32_e32 v55, 0xff, v27
	v_bfe_u32 v56, v27, 8, 8
	v_bfe_u32 v57, v27, 16, 8
	v_and_b32_e32 v58, 0xff, v28
	v_bfe_u32 v59, v28, 8, 8
	v_bfe_u32 v60, v28, 16, 8
	v_and_b32_e32 v61, 0xff, v29
	v_bfe_u32 v62, v29, 8, 8
	v_bfe_u32 v63, v29, 16, 8
	v_and_b32_e32 v64, 0xff, v30
	v_bfe_u32 v65, v30, 8, 8
	v_bfe_u32 v66, v30, 16, 8
	v_and_b32_e32 v67, 0xff, v31
	v_bfe_u32 v68, v31, 8, 8
	v_bfe_u32 v69, v31, 16, 8
	v_cvt_f32_fp8_sdwa v70, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v88, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_fma_mixlo_f16 v59, s20, v70, 0
	v_pk_mul_f32 v[24:25], s[30:31], v[24:25]
	v_pk_mul_f32 v[26:27], s[30:31], v[26:27]
	v_pk_mul_f32 v[28:29], s[30:31], v[28:29]
	v_fma_mixlo_f16 v60, s20, v88, 0
	v_pk_mul_f32 v[30:31], s[30:31], v[30:31]
	v_pk_mul_f32 v[38:39], s[30:31], v[38:39]
	v_pk_mul_f32 v[40:41], s[30:31], v[40:41]
	v_fma_mixlo_f16 v56, s20, v56, 0
	v_pk_mul_f32 v[42:43], s[30:31], v[42:43]
	v_pk_mul_f32 v[44:45], s[30:31], v[44:45]
	v_pk_mul_f32 v[46:47], s[30:31], v[46:47]
	v_fma_mixlo_f16 v58, s20, v58, 0
	v_pk_mul_f32 v[48:49], s[30:31], v[48:49]
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	v_pk_mul_f32 v[52:53], s[30:31], v[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v61, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v29
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v62, v30
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v30, v39
	v_cvt_f16_f32_e32 v31, v41
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v40, v45
	v_cvt_f16_f32_e32 v41, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v47, v48
	v_cvt_f16_f32_e32 v48, v49
	v_cvt_f16_f32_e32 v49, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v45, v53
	v_cvt_f16_f32_e32 v51, v52
	v_pack_b32_f16 v26, v26, v28
	v_pack_b32_f16 v25, v25, v61
	v_pack_b32_f16 v24, v59, v24
	v_fma_mixhi_f16 v27, s20, v71, 0
	v_pack_b32_f16 v30, v30, v39
	v_pack_b32_f16 v29, v29, v38
	v_pack_b32_f16 v28, v60, v62
	v_fma_mixhi_f16 v31, s20, v55, 0
	v_pack_b32_f16 v40, v40, v46
	v_pack_b32_f16 v39, v43, v44
	v_pack_b32_f16 v38, v56, v42
	v_fma_mixhi_f16 v41, s20, v57, 0
	v_pack_b32_f16 v44, v50, v51
	v_pack_b32_f16 v43, v48, v49
	v_pack_b32_f16 v42, v58, v47
	v_fma_mixhi_f16 v45, s20, v54, 0
	ds_write_b128 v104, v[24:27] offset:32
	ds_write_b128 v105, v[28:31] offset:32
	ds_write_b128 v106, v[38:41]
	ds_write_b128 v107, v[42:45] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v24, 16, v96
	v_bfi_b32 v25, v17, 0, v96
	v_lshlrev_b32_e32 v26, 16, v97
	v_bfi_b32 v27, v17, 0, v97
	v_lshlrev_b32_e32 v28, 16, v98
	v_bfi_b32 v29, v17, 0, v98
	v_lshlrev_b32_e32 v30, 16, v99
	v_bfi_b32 v31, v17, 0, v99
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v38, 16, v100
	v_bfi_b32 v39, v17, 0, v100
	v_lshlrev_b32_e32 v40, 16, v101
	v_bfi_b32 v41, v17, 0, v101
	v_lshlrev_b32_e32 v42, 16, v102
	v_bfi_b32 v43, v17, 0, v102
	v_lshlrev_b32_e32 v44, 16, v103
	v_bfi_b32 v45, v17, 0, v103
	v_cvt_f16_f32_e32 v38, v38
	s_and_b64 vcc, s[54:55], s[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v29, v29
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v31
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v45, v45
	s_and_b64 s[12:13], s[54:55], s[56:57]
	s_cmp_lg_u32 s67, s68
	v_cndmask_b32_e64 v24, 0, v24, s[12:13]
	v_cndmask_b32_e64 v25, 0, v25, s[12:13]
	v_cndmask_b32_e64 v26, 0, v26, s[12:13]
	v_cndmask_b32_e64 v27, 0, v27, s[12:13]
	v_cndmask_b32_e64 v28, 0, v28, s[12:13]
	v_cndmask_b32_e64 v29, 0, v29, s[12:13]
	v_cndmask_b32_e64 v30, 0, v30, s[12:13]
	v_cndmask_b32_e64 v31, 0, v31, s[12:13]
	v_cndmask_b32_e32 v38, 0, v38, vcc
	v_cndmask_b32_e32 v39, 0, v39, vcc
	v_cndmask_b32_e32 v40, 0, v40, vcc
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_cndmask_b32_e32 v42, 0, v42, vcc
	v_cndmask_b32_e32 v43, 0, v43, vcc
	v_cndmask_b32_e32 v44, 0, v44, vcc
	v_cndmask_b32_e32 v45, 0, v45, vcc
	v_pack_b32_f16 v95, v24, v25
	v_pack_b32_f16 v94, v26, v27
	v_pack_b32_f16 v93, v28, v29
	v_pack_b32_f16 v92, v30, v31
	v_pack_b32_f16 v91, v38, v39
	v_pack_b32_f16 v90, v40, v41
	v_pack_b32_f16 v89, v42, v43
	v_pack_b32_f16 v88, v44, v45
	s_cbranch_scc1 .LBB3_6
	s_branch .LBB3_8
.LBB3_7:
	v_mov_b32_e32 v36, 0
.LBB3_8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi8ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v33
	s_ashr_i32 s5, s4, 31
	s_lshr_b32 s5, s5, 30
	s_add_i32 s5, s4, s5
	s_and_b32 s5, s5, 0x3fffffc
	s_sub_i32 s5, s4, s5
	v_lshl_or_b32 v16, s5, 6, v73
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v76
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v87
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v76
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v87
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s5, s4, 2
	s_add_i32 s5, s5, s3
	s_mul_i32 s6, s5, s24
	s_cmp_gt_i32 s22, s5
	s_cselect_b64 s[16:17], -1, 0
	s_mov_b32 s47, 0x20000
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	s_lshl_b32 s12, s6, 1
	v_mov_b32_e32 v38, s12
	buffer_load_dwordx4 v[40:43], v38, s[44:47], 0 offen
	buffer_load_dwordx4 v[44:47], v38, s[44:47], 0 offen offset:16
	v_lshl_add_u32 v64, s4, 5, v72
	v_add_u32_e32 v56, 0x400, v64
	v_mad_u64_u32 v[38:39], s[4:5], v56, s25, v[32:33]
	s_mov_b32 s44, s61
	s_mov_b32 s45, s62
	s_mov_b32 s46, s63
	buffer_load_dwordx2 v[48:49], v38, s[44:47], 0 offen
	v_add_u32_e32 v39, s65, v38
	buffer_load_dwordx2 v[50:51], v39, s[44:47], 0 offen
	v_add_u32_e32 v39, s65, v39
	buffer_load_dwordx2 v[52:53], v39, s[44:47], 0 offen
	v_add_u32_e32 v39, s65, v39
	buffer_load_dwordx2 v[54:55], v39, s[44:47], 0 offen
	v_mov_b32_e32 v39, 0xffff
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v57, 16, v40
	v_bfi_b32 v40, v39, 0, v40
	v_lshlrev_b32_e32 v58, 16, v41
	v_bfi_b32 v41, v39, 0, v41
	v_lshlrev_b32_e32 v59, 16, v42
	v_bfi_b32 v42, v39, 0, v42
	v_lshlrev_b32_e32 v60, 16, v43
	v_bfi_b32 v43, v39, 0, v43
	v_cvt_f16_f32_e32 v57, v57
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v59, v59
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v60, v60
	s_and_b64 vcc, s[50:51], s[16:17]
	v_cndmask_b32_e32 v57, 0, v57, vcc
	v_cndmask_b32_e32 v61, 0, v40, vcc
	v_cndmask_b32_e32 v58, 0, v58, vcc
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_cvt_f16_f32_e32 v40, v43
	v_cndmask_b32_e32 v43, 0, v59, vcc
	v_cndmask_b32_e32 v59, 0, v42, vcc
	v_cndmask_b32_e32 v60, 0, v60, vcc
	v_cndmask_b32_e32 v62, 0, v40, vcc
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v40, 16, v44
	v_cvt_f16_f32_e32 v40, v40
	v_bfi_b32 v42, v39, 0, v44
	v_cvt_f16_f32_e32 v42, v42
	v_lshlrev_b32_e32 v44, 16, v45
	v_cvt_f16_f32_e32 v44, v44
	v_bfi_b32 v45, v39, 0, v45
	v_cvt_f16_f32_e32 v45, v45
	s_and_b64 vcc, s[48:49], s[16:17]
	v_cndmask_b32_e32 v63, 0, v40, vcc
	v_cndmask_b32_e32 v65, 0, v42, vcc
	v_cndmask_b32_e32 v66, 0, v44, vcc
	v_cndmask_b32_e32 v45, 0, v45, vcc
	v_lshlrev_b32_e32 v40, 16, v46
	v_cvt_f16_f32_e32 v40, v40
	v_bfi_b32 v42, v39, 0, v46
	v_cvt_f16_f32_e32 v42, v42
	v_lshlrev_b32_e32 v44, 16, v47
	v_cvt_f16_f32_e32 v44, v44
	v_bfi_b32 v46, v39, 0, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cndmask_b32_e32 v47, 0, v40, vcc
	v_cndmask_b32_e32 v67, 0, v42, vcc
	v_cndmask_b32_e32 v68, 0, v44, vcc
	v_cndmask_b32_e32 v46, 0, v46, vcc
	v_cmp_gt_i32_e64 s[4:5], s35, v56
	s_and_b64 vcc, s[18:19], s[4:5]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v48, 0, v48, vcc
	v_cndmask_b32_e32 v56, 0, v49, vcc
	v_lshrrev_b32_e32 v49, 24, v48
	v_add_u32_e32 v40, 0x480, v64
	v_cmp_gt_i32_e64 s[6:7], s35, v40
	s_and_b64 vcc, s[18:19], s[6:7]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v69, 0, v50, vcc
	v_cndmask_b32_e32 v70, 0, v51, vcc
	v_lshrrev_b32_e32 v71, 24, v69
	v_add_u32_e32 v44, 0x500, v64
	v_cmp_gt_i32_e64 s[8:9], s35, v44
	s_and_b64 vcc, s[18:19], s[8:9]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v104, 0, v52, vcc
	v_cndmask_b32_e32 v105, 0, v53, vcc
	v_lshrrev_b32_e32 v106, 24, v104
	v_add_u32_e32 v42, 0x580, v64
	v_cmp_gt_i32_e64 s[10:11], s35, v42
	s_and_b64 vcc, s[18:19], s[10:11]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v107, 0, v54, vcc
	v_cndmask_b32_e32 v108, 0, v55, vcc
	v_lshrrev_b32_e32 v109, 24, v107
	v_pack_b32_f16 v103, v57, v61
	v_pack_b32_f16 v102, v58, v41
	v_pack_b32_f16 v101, v43, v59
	v_pack_b32_f16 v100, v60, v62
	v_pack_b32_f16 v99, v63, v65
	v_pack_b32_f16 v98, v66, v45
	v_pack_b32_f16 v97, v47, v67
	v_pack_b32_f16 v96, v68, v46
	v_lshrrev_b32_e32 v41, 24, v56
	v_lshrrev_b32_e32 v43, 24, v70
	v_and_b32_e32 v45, 0xff, v48
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v46, v48, 8, 8
	v_cvt_f32_fp8_sdwa v46, v46 src0_sel:BYTE_0
	v_bfe_u32 v47, v48, 16, 8
	v_cvt_f32_fp8_sdwa v47, v47 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v60, 24, v105
	v_lshrrev_b32_e32 v65, 24, v108
	v_fma_mixlo_f16 v45, s20, v45, 0
	v_pk_mul_f32 v[46:47], s[30:31], v[46:47]
	v_cvt_f32_fp8_sdwa v48, v49 src0_sel:BYTE_0
	v_and_b32_e32 v49, 0xff, v56
	v_cvt_f32_fp8_sdwa v49, v49 src0_sel:BYTE_0
	v_bfe_u32 v50, v56, 8, 8
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_bfe_u32 v51, v56, 16, 8
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v47, v47
	v_pk_mul_f32 v[48:49], s[30:31], v[48:49]
	s_nop 0
	v_cvt_f16_f32_e32 v52, v49
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	s_nop 0
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v48
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v49, v51
	v_pack_b32_f16 v48, v52, v50
	v_pack_b32_f16 v47, v47, v53
	v_cvt_f32_fp8_sdwa v41, v41 src0_sel:BYTE_0
	v_and_b32_e32 v50, 0xff, v69
	v_cvt_f32_fp8_sdwa v52, v50 src0_sel:BYTE_0
	v_bfe_u32 v50, v69, 8, 8
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_bfe_u32 v51, v69, 16, 8
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v45, v46
	v_fma_mixhi_f16 v49, s20, v41, 0
	v_fma_mixlo_f16 v41, s20, v52, 0
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	v_cvt_f32_fp8_sdwa v52, v71 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v70
	v_cvt_f32_fp8_sdwa v53, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v70, 8, 8
	v_cvt_f32_fp8_sdwa v54, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v70, 16, 8
	v_cvt_f32_fp8_sdwa v55, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v51
	v_pk_mul_f32 v[52:53], s[30:31], v[52:53]
	s_nop 0
	v_cvt_f16_f32_e32 v51, v53
	v_pk_mul_f32 v[54:55], s[30:31], v[54:55]
	s_nop 0
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v56, v52
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v55
	v_pack_b32_f16 v52, v51, v54
	v_pack_b32_f16 v51, v45, v56
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v104
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v54, v104, 8, 8
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_bfe_u32 v55, v104, 16, 8
	v_cvt_f32_fp8_sdwa v55, v55 src0_sel:BYTE_0
	v_pack_b32_f16 v50, v41, v50
	v_fma_mixhi_f16 v53, s20, v43, 0
	v_fma_mixlo_f16 v41, s20, v45, 0
	v_pk_mul_f32 v[54:55], s[30:31], v[54:55]
	v_cvt_f32_fp8_sdwa v56, v106 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v105
	v_cvt_f32_fp8_sdwa v57, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v105, 8, 8
	v_cvt_f32_fp8_sdwa v58, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v105, 16, 8
	v_cvt_f32_fp8_sdwa v59, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v55
	v_pk_mul_f32 v[56:57], s[30:31], v[56:57]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v57
	v_pk_mul_f32 v[58:59], s[30:31], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v55, v58
	v_cvt_f16_f32_e32 v58, v56
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v59
	v_pack_b32_f16 v56, v45, v55
	v_pack_b32_f16 v55, v43, v58
	v_cvt_f32_fp8_sdwa v43, v60 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v107
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v58, v107, 8, 8
	v_cvt_f32_fp8_sdwa v58, v58 src0_sel:BYTE_0
	v_bfe_u32 v59, v107, 16, 8
	v_cvt_f32_fp8_sdwa v59, v59 src0_sel:BYTE_0
	v_pack_b32_f16 v54, v41, v54
	v_fma_mixhi_f16 v57, s20, v43, 0
	v_fma_mixlo_f16 v41, s20, v45, 0
	v_pk_mul_f32 v[58:59], s[30:31], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v58
	v_cvt_f32_fp8_sdwa v60, v109 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v108
	v_cvt_f32_fp8_sdwa v61, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v108, 8, 8
	v_cvt_f32_fp8_sdwa v62, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v108, 16, 8
	v_cvt_f32_fp8_sdwa v63, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v59
	v_pk_mul_f32 v[58:59], s[30:31], v[60:61]
	s_nop 0
	v_cvt_f16_f32_e32 v59, v59
	v_pk_mul_f32 v[60:61], s[30:31], v[62:63]
	s_nop 0
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f32_fp8_sdwa v62, v65 src0_sel:BYTE_0
	v_pack_b32_f16 v60, v59, v60
	v_pack_b32_f16 v59, v45, v58
	v_pack_b32_f16 v58, v41, v43
	v_fma_mixhi_f16 v61, s20, v62, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v64
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v64, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v64, v41
	v_add_u32_e32 v41, v41, v75
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[46:49] offset:32
	v_add_u32_e32 v43, 0x80, v64
	v_ashrrev_i32_e32 v46, 31, v43
	v_lshrrev_b32_e32 v46, 30, v46
	v_add_u32_e32 v46, v43, v46
	v_ashrrev_i32_e32 v47, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_sub_u32_e32 v43, v43, v46
	v_add_u32_e32 v43, v43, v75
	v_lshrrev_b32_e32 v46, 29, v47
	v_add_u32_e32 v46, v47, v46
	v_and_b32_e32 v46, -8, v46
	v_sub_u32_e32 v46, v47, v46
	v_xor_b32_e32 v43, v43, v46
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v46, 6, v47
	v_add3_u32 v41, v45, v46, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[50:53] offset:32
	v_add_u32_e32 v46, 0x100, v64
	v_ashrrev_i32_e32 v48, 31, v46
	v_lshrrev_b32_e32 v48, 30, v48
	v_add_u32_e32 v48, v46, v48
	v_ashrrev_i32_e32 v49, 2, v48
	v_sub_u32_e32 v47, v49, v47
	v_and_b32_e32 v48, -4, v48
	v_sub_u32_e32 v46, v46, v48
	v_add_u32_e32 v46, v46, v75
	v_lshrrev_b32_e32 v48, 29, v49
	v_add_u32_e32 v48, v49, v48
	v_and_b32_e32 v48, -8, v48
	v_sub_u32_e32 v48, v49, v48
	v_xor_b32_e32 v46, v46, v48
	v_sub_u32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v47, 6, v47
	v_lshl_add_u32 v43, v43, 3, v47
	v_lshlrev_b32_e32 v47, 1, v43
	v_add3_u32 v45, v45, 32, v47
	ds_write_b128 v45, v[54:57]
	v_add_u32_e32 v45, 0x180, v64
	v_ashrrev_i32_e32 v47, 31, v45
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v45, v47
	v_ashrrev_i32_e32 v48, 2, v47
	v_sub_u32_e32 v49, v48, v49
	v_and_b32_e32 v47, 0xffffffc, v47
	v_sub_u32_e32 v45, v45, v47
	v_add_u32_e32 v45, v45, v75
	v_lshrrev_b32_e32 v47, 29, v48
	v_add_u32_e32 v47, v48, v47
	v_and_b32_e32 v47, 0xffffff8, v47
	v_sub_u32_e32 v47, v48, v47
	v_xor_b32_e32 v45, v45, v47
	v_sub_u32_e32 v45, v45, v46
	v_lshlrev_b32_e32 v45, 4, v45
	v_lshlrev_b32_e32 v46, 7, v49
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v41, v45, v46, v41
	ds_write_b128 v41, v[58:61] offset:32
	s_and_b64 vcc, exec, s[0:1]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB3_11
; %bb.9:                                ; %.preheader.i407.i.i.i.i
	s_max_i32 s13, s64, 2
	v_mad_u64_u32 v[42:43], s[0:1], s25, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s25, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s25, v40, v[32:33]
	s_add_i32 s48, s12, 48
	s_lshl_b32 s49, s13, 4
	s_mov_b32 s50, 16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s61
	v_mov_b32_e32 v45, s62
	v_mov_b32_e32 v47, s63
	v_mov_b32_e32 v41, v40
.LBB3_10:                               ; %.lr.ph.i687.i408.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v104, s50, v38
	v_add_u32_e32 v64, s50, v32
	v_readfirstlane_b32 s44, v43
	v_readfirstlane_b32 s45, v45
	v_readfirstlane_b32 s46, v47
	v_add_u32_e32 v105, s50, v46
	v_add_u32_e32 v106, s50, v44
	v_add_u32_e32 v107, s50, v42
	v_readfirstlane_b32 s18, v33
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v62, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v63, 0
	s_add_i32 s0, s48, -16
	s_add_i32 s19, s50, 8
	v_mov_b32_e32 v124, s48
	v_cmp_gt_i32_e32 vcc, s23, v64
	buffer_load_dwordx2 v[70:71], v104, s[44:47], 0 offen
	buffer_load_dwordx2 v[68:69], v105, s[44:47], 0 offen
	buffer_load_dwordx2 v[66:67], v106, s[44:47], 0 offen
	buffer_load_dwordx2 v[64:65], v107, s[44:47], 0 offen
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s24, s18, 31
	s_mov_b32 s44, s40
	s_mov_b32 s45, s41
	s_mov_b32 s46, s59
	v_mov_b32_e32 v120, s0
	v_lshl_add_u32 v104, s18, 5, v72
	s_and_b64 s[12:13], s[4:5], vcc
	s_and_b64 s[14:15], s[6:7], vcc
	s_and_b64 s[0:1], s[8:9], vcc
	s_and_b64 vcc, s[10:11], vcc
	s_lshr_b32 s24, s24, 30
	v_ashrrev_i32_e32 v105, 31, v104
	v_add_u32_e32 v106, 0x80, v104
	v_add_u32_e32 v107, 0x100, v104
	v_add_u32_e32 v108, 0x180, v104
	s_add_i32 s24, s18, s24
	v_lshrrev_b32_e32 v105, 30, v105
	v_ashrrev_i32_e32 v109, 31, v106
	v_ashrrev_i32_e32 v110, 31, v107
	v_ashrrev_i32_e32 v111, 31, v108
	s_and_b32 s24, s24, 0x3fffffc
	v_add_u32_e32 v105, v104, v105
	v_lshrrev_b32_e32 v109, 30, v109
	v_lshrrev_b32_e32 v110, 30, v110
	v_lshrrev_b32_e32 v111, 30, v111
	s_sub_i32 s18, s18, s24
	v_ashrrev_i32_e32 v112, 2, v105
	v_and_b32_e32 v105, -4, v105
	v_add_u32_e32 v109, v106, v109
	v_add_u32_e32 v110, v107, v110
	v_add_u32_e32 v111, v108, v111
	v_lshl_or_b32 v113, s18, 6, v73
	s_cmp_gt_i32 s23, s19
	v_sub_u32_e32 v104, v104, v105
	v_lshrrev_b32_e32 v105, 29, v112
	v_lshlrev_b32_e32 v114, 7, v112
	v_ashrrev_i32_e32 v115, 2, v109
	v_and_b32_e32 v109, -4, v109
	v_ashrrev_i32_e32 v116, 2, v110
	v_and_b32_e32 v110, -4, v110
	v_ashrrev_i32_e32 v117, 2, v111
	v_and_b32_e32 v111, 0xffffffc, v111
	v_ashrrev_i32_e32 v118, 31, v113
	v_add_u32_e32 v119, 0x100, v113
	s_cselect_b64 s[18:19], -1, 0
	s_cmp_gt_i32 s23, s50
	v_add_u32_e32 v104, v104, v75
	v_add_u32_e32 v105, v112, v105
	v_sub_u32_e32 v106, v106, v109
	v_lshrrev_b32_e32 v109, 29, v115
	v_lshlrev_b32_e32 v121, 6, v115
	v_sub_u32_e32 v122, v116, v115
	v_sub_u32_e32 v107, v107, v110
	v_lshrrev_b32_e32 v110, 29, v116
	v_sub_u32_e32 v123, v117, v116
	v_sub_u32_e32 v108, v108, v111
	v_lshrrev_b32_e32 v111, 29, v117
	v_lshrrev_b32_e32 v118, 30, v118
	v_ashrrev_i32_e32 v125, 31, v119
	s_cselect_b64 s[24:25], -1, 0
	v_and_b32_e32 v105, -8, v105
	v_add_u32_e32 v106, v106, v75
	v_add_u32_e32 v109, v115, v109
	v_add_u32_e32 v107, v107, v75
	v_add_u32_e32 v110, v116, v110
	v_lshlrev_b32_e32 v122, 6, v122
	v_add_u32_e32 v108, v108, v75
	v_add_u32_e32 v111, v117, v111
	v_lshlrev_b32_e32 v123, 7, v123
	s_add_i32 s50, s50, 16
	s_add_i32 s48, s48, 32
	v_add_u32_e32 v118, v113, v118
	v_lshrrev_b32_e32 v125, 30, v125
	v_sub_u32_e32 v105, v112, v105
	v_and_b32_e32 v109, -8, v109
	v_and_b32_e32 v110, -8, v110
	v_and_b32_e32 v111, 0xffffff8, v111
	v_ashrrev_i32_e32 v112, 2, v118
	v_and_b32_e32 v118, -4, v118
	v_add_u32_e32 v125, v119, v125
	v_xor_b32_e32 v104, v104, v105
	v_sub_u32_e32 v105, v115, v109
	v_sub_u32_e32 v109, v116, v110
	v_sub_u32_e32 v110, v117, v111
	v_sub_u32_e32 v111, v113, v118
	v_lshrrev_b32_e32 v113, 29, v112
	v_lshlrev_b32_e32 v115, 6, v112
	v_ashrrev_i32_e32 v116, 2, v125
	v_and_b32_e32 v117, -4, v125
	v_lshlrev_b32_e32 v118, 3, v104
	v_lshl_add_u32 v128, v104, 4, v114
	v_xor_b32_e32 v105, v106, v105
	v_xor_b32_e32 v106, v107, v109
	v_xor_b32_e32 v107, v108, v110
	v_add_u32_e32 v108, v111, v76
	v_add_u32_e32 v109, v112, v113
	v_sub_u32_e32 v110, v119, v117
	v_lshrrev_b32_e32 v111, 29, v116
	v_lshlrev_b32_e32 v113, 7, v116
	v_sub_u32_e32 v104, v105, v104
	v_sub_u32_e32 v105, v106, v105
	v_sub_u32_e32 v106, v107, v106
	v_and_b32_e32 v107, -8, v109
	v_add_u32_e32 v109, v108, v87
	v_add_u32_e32 v110, v110, v76
	v_add_u32_e32 v111, v116, v111
	v_lshlrev_b32_e32 v104, 3, v104
	v_lshl_add_u32 v105, v105, 3, v122
	v_lshlrev_b32_e32 v106, 4, v106
	v_sub_u32_e32 v107, v112, v107
	v_and_b32_e32 v111, -8, v111
	v_add_u32_e32 v112, v110, v87
	v_add3_u32 v104, v118, v121, v104
	v_lshlrev_b32_e32 v114, 1, v105
	v_xor_b32_e32 v108, v108, v107
	v_xor_b32_e32 v107, v109, v107
	v_sub_u32_e32 v109, v116, v111
	v_lshlrev_b32_e32 v129, 1, v104
	v_add_lshl_u32 v104, v105, v104, 1
	v_lshlrev_b32_e32 v105, 3, v108
	v_sub_u32_e32 v107, v107, v108
	v_xor_b32_e32 v110, v110, v109
	v_xor_b32_e32 v109, v112, v109
	v_lshlrev_b32_e32 v111, 4, v108
	v_add3_u32 v130, v129, 32, v114
	v_add3_u32 v131, v106, v123, v104
	v_sub_u32_e32 v104, v110, v108
	v_sub_u32_e32 v106, v109, v108
	v_add_lshl_u32 v105, v105, v115, 1
	v_add3_u32 v108, v111, v113, 32
	v_lshlrev_b32_e32 v107, 4, v107
	v_lshl_add_u32 v109, v104, 4, v108
	v_add3_u32 v112, v105, 32, v107
	v_lshl_add_u32 v116, v106, 4, v108
	ds_read_b128 v[104:107], v105 offset:32
	ds_read_b128 v[108:111], v109
	ds_read_b128 v[112:115], v112
	ds_read_b128 v[116:119], v116
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[120:123], v120, s[44:47], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[124:127], v124, s[44:47], 0 offen
	v_dot2c_f32_f16_e32 v48, v103, v104
	v_dot2c_f32_f16_e32 v50, v102, v105
	v_dot2c_f32_f16_e32 v52, v101, v106
	v_dot2c_f32_f16_e32 v54, v100, v107
	v_dot2c_f32_f16_e32 v49, v103, v108
	v_dot2c_f32_f16_e32 v51, v102, v109
	v_dot2c_f32_f16_e32 v53, v101, v110
	v_dot2c_f32_f16_e32 v55, v100, v111
	v_dot2c_f32_f16_e32 v56, v99, v112
	v_dot2c_f32_f16_e32 v58, v98, v113
	v_dot2c_f32_f16_e32 v60, v97, v114
	v_dot2c_f32_f16_e32 v62, v96, v115
	v_dot2c_f32_f16_e32 v57, v99, v116
	v_dot2c_f32_f16_e32 v59, v98, v117
	v_dot2c_f32_f16_e32 v61, v97, v118
	v_dot2c_f32_f16_e32 v63, v96, v119
	v_pk_add_f32 v[40:41], v[40:41], v[48:49]
	s_nop 0
	v_pk_add_f32 v[40:41], v[50:51], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[52:53], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[54:55], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[56:57], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[58:59], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[60:61], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[62:63], v[40:41]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v48, 0, v70, s[12:13]
	v_cndmask_b32_e64 v49, 0, v71, s[12:13]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v50, 0, v68, s[14:15]
	v_cndmask_b32_e64 v51, 0, v69, s[14:15]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v52, 0, v66, s[0:1]
	v_cndmask_b32_e64 v53, 0, v67, s[0:1]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v54, 0, v64, vcc
	v_cndmask_b32_e32 v55, 0, v65, vcc
	v_lshrrev_b32_e32 v56, 24, v48
	v_lshrrev_b32_e32 v57, 24, v50
	v_lshrrev_b32_e32 v62, 24, v52
	v_lshrrev_b32_e32 v68, 24, v54
	v_lshrrev_b32_e32 v58, 24, v49
	v_lshrrev_b32_e32 v60, 24, v51
	v_lshrrev_b32_e32 v66, 24, v53
	v_lshrrev_b32_e32 v96, 24, v55
	v_and_b32_e32 v59, 0xff, v48
	v_bfe_u32 v61, v48, 8, 8
	v_bfe_u32 v63, v48, 16, 8
	v_and_b32_e32 v64, 0xff, v49
	v_bfe_u32 v65, v49, 8, 8
	v_bfe_u32 v67, v49, 16, 8
	v_and_b32_e32 v69, 0xff, v50
	v_bfe_u32 v70, v50, 8, 8
	v_bfe_u32 v71, v50, 16, 8
	v_and_b32_e32 v97, 0xff, v51
	v_bfe_u32 v98, v51, 8, 8
	v_bfe_u32 v99, v51, 16, 8
	v_and_b32_e32 v100, 0xff, v52
	v_bfe_u32 v101, v52, 8, 8
	v_bfe_u32 v102, v52, 16, 8
	v_and_b32_e32 v103, 0xff, v53
	v_bfe_u32 v104, v53, 8, 8
	v_bfe_u32 v105, v53, 16, 8
	v_and_b32_e32 v106, 0xff, v54
	v_bfe_u32 v107, v54, 8, 8
	v_bfe_u32 v108, v54, 16, 8
	v_and_b32_e32 v109, 0xff, v55
	v_bfe_u32 v110, v55, 8, 8
	v_bfe_u32 v111, v55, 16, 8
	v_cvt_f32_fp8_sdwa v112, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v113, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v114, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v100 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v101 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v102 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v103 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v104 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v105 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v100, v106 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v70, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v96 src0_sel:BYTE_0
	v_fma_mixlo_f16 v101, s20, v112, 0
	v_pk_mul_f32 v[48:49], s[30:31], v[48:49]
	v_pk_mul_f32 v[50:51], s[30:31], v[50:51]
	v_pk_mul_f32 v[52:53], s[30:31], v[52:53]
	v_fma_mixlo_f16 v102, s20, v114, 0
	v_pk_mul_f32 v[54:55], s[30:31], v[54:55]
	v_pk_mul_f32 v[56:57], s[30:31], v[56:57]
	v_pk_mul_f32 v[58:59], s[30:31], v[58:59]
	v_fma_mixlo_f16 v98, s20, v98, 0
	v_pk_mul_f32 v[60:61], s[30:31], v[60:61]
	v_pk_mul_f32 v[62:63], s[30:31], v[62:63]
	v_pk_mul_f32 v[64:65], s[30:31], v[64:65]
	v_fma_mixlo_f16 v100, s20, v100, 0
	v_pk_mul_f32 v[66:67], s[30:31], v[66:67]
	v_pk_mul_f32 v[68:69], s[30:31], v[68:69]
	v_pk_mul_f32 v[70:71], s[30:31], v[70:71]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v103, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v51, v53
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v104, v54
	v_cvt_f16_f32_e32 v53, v55
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v54, v57
	v_cvt_f16_f32_e32 v55, v59
	v_cvt_f16_f32_e32 v57, v58
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v58, v63
	v_cvt_f16_f32_e32 v59, v65
	v_cvt_f16_f32_e32 v64, v64
	v_cvt_f16_f32_e32 v65, v66
	v_cvt_f16_f32_e32 v66, v67
	v_cvt_f16_f32_e32 v67, v68
	v_cvt_f16_f32_e32 v68, v69
	v_cvt_f16_f32_e32 v63, v71
	v_cvt_f16_f32_e32 v69, v70
	v_pack_b32_f16 v50, v50, v52
	v_pack_b32_f16 v49, v49, v103
	v_pack_b32_f16 v48, v101, v48
	v_fma_mixhi_f16 v51, s20, v113, 0
	v_pack_b32_f16 v54, v54, v57
	v_pack_b32_f16 v53, v53, v56
	v_pack_b32_f16 v52, v102, v104
	v_fma_mixhi_f16 v55, s20, v97, 0
	v_pack_b32_f16 v58, v58, v64
	v_pack_b32_f16 v57, v61, v62
	v_pack_b32_f16 v56, v98, v60
	v_fma_mixhi_f16 v59, s20, v99, 0
	v_pack_b32_f16 v62, v68, v69
	v_pack_b32_f16 v61, v66, v67
	v_pack_b32_f16 v60, v100, v65
	v_fma_mixhi_f16 v63, s20, v96, 0
	ds_write_b128 v128, v[48:51] offset:32
	ds_write_b128 v129, v[52:55] offset:32
	ds_write_b128 v130, v[56:59]
	ds_write_b128 v131, v[60:63] offset:32
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v48, 16, v120
	v_bfi_b32 v49, v39, 0, v120
	v_lshlrev_b32_e32 v50, 16, v121
	v_bfi_b32 v51, v39, 0, v121
	v_lshlrev_b32_e32 v52, 16, v122
	v_bfi_b32 v53, v39, 0, v122
	v_lshlrev_b32_e32 v54, 16, v123
	v_bfi_b32 v55, v39, 0, v123
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v56, 16, v124
	v_bfi_b32 v57, v39, 0, v124
	v_lshlrev_b32_e32 v58, 16, v125
	v_bfi_b32 v59, v39, 0, v125
	v_lshlrev_b32_e32 v60, 16, v126
	v_bfi_b32 v61, v39, 0, v126
	v_lshlrev_b32_e32 v62, 16, v127
	v_bfi_b32 v63, v39, 0, v127
	v_cvt_f16_f32_e32 v56, v56
	s_and_b64 vcc, s[16:17], s[18:19]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v51, v51
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v53, v53
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v55, v55
	v_cvt_f16_f32_e32 v57, v57
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v59, v59
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v63, v63
	s_and_b64 s[0:1], s[16:17], s[24:25]
	s_cmp_lg_u32 s49, s50
	v_cndmask_b32_e64 v48, 0, v48, s[0:1]
	v_cndmask_b32_e64 v49, 0, v49, s[0:1]
	v_cndmask_b32_e64 v50, 0, v50, s[0:1]
	v_cndmask_b32_e64 v51, 0, v51, s[0:1]
	v_cndmask_b32_e64 v52, 0, v52, s[0:1]
	v_cndmask_b32_e64 v53, 0, v53, s[0:1]
	v_cndmask_b32_e64 v54, 0, v54, s[0:1]
	v_cndmask_b32_e64 v55, 0, v55, s[0:1]
	v_cndmask_b32_e32 v56, 0, v56, vcc
	v_cndmask_b32_e32 v57, 0, v57, vcc
	v_cndmask_b32_e32 v58, 0, v58, vcc
	v_cndmask_b32_e32 v59, 0, v59, vcc
	v_cndmask_b32_e32 v60, 0, v60, vcc
	v_cndmask_b32_e32 v61, 0, v61, vcc
	v_cndmask_b32_e32 v62, 0, v62, vcc
	v_cndmask_b32_e32 v63, 0, v63, vcc
	v_pack_b32_f16 v103, v48, v49
	v_pack_b32_f16 v102, v50, v51
	v_pack_b32_f16 v101, v52, v53
	v_pack_b32_f16 v100, v54, v55
	v_pack_b32_f16 v99, v56, v57
	v_pack_b32_f16 v98, v58, v59
	v_pack_b32_f16 v97, v60, v61
	v_pack_b32_f16 v96, v62, v63
	s_cbranch_scc1 .LBB3_10
	s_branch .LBB3_12
.LBB3_11:
	v_mov_b32_e32 v40, 0
.LBB3_12:                               ; %_ZNK7ck_tile10static_forILi0ELi3ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS7_IJLi1ELi4ELi1EEEENS7_IJLi1ELi64ELi8EEEES9_SA_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSQ_IJiiEEESS_Lb0EEENS_9right_padIiiLb0EEESV_EEENSQ_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSQ_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi8ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSQ_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSI_INSJ_INSK_ILSL_1EKS5_lLb1ELSN_0EEES18_LS19_0EEENSQ_IJNS1B_ILi512EEES1D_EEEEENSI_INSJ_INSK_ILSL_1EKDF16_lLb1ELSN_0EEENSP_INSQ_IJNSR_INSQ_
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v95, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v94, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v93, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v92, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v95, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v94, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v93, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v92, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v91, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v90, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v89, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v88, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v91, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v90, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v89, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v88, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v86, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v85, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v84, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v83, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v86, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v85, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v84, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v83, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v82, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v81, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v80, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v79, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v82, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v81, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v80, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v79, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v33
	s_ashr_i32 s0, s4, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s4, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s4, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v103, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v102, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v101, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v100, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v103, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v102, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v101, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v100, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v99, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v98, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v97, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v96, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v99, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v98, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v97, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v96, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s35, 31
	s_lshr_b32 s5, s1, 26
	s_add_i32 s5, s35, s5
	s_andn2_b32 s5, s5, 63
	s_sub_i32 s5, s35, s5
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s35, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s5, v77
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v77
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[6:7], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[6:7], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[6:7], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[6:7], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[6:7], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s5, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v77
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB3_14
; %bb.13:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[6:7], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[6:7], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s4, s4, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s4
	ds_write_b32 v6, v1
.LBB3_14:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s42, s2
	s_mul_i32 s0, s42, s2
	s_add_i32 s4, s34, -1
	s_mul_i32 s4, s26, s4
	s_add_u32 s6, 0, 0
	s_addc_u32 s6, s60, -1
	s_add_i32 s4, s6, s4
	s_add_u32 s0, s36, s0
	s_addc_u32 s1, s37, s1
	s_lshl_b32 s6, s58, 6
	s_and_b32 s6, s6, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s6, v73
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s5, s5, 4
	v_mov_b32_e32 v1, s5
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s30, s35, 1
	s_mov_b32 s31, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[28:31], 0 offen
	buffer_load_ushort v12, v1, s[28:31], 0 offen offset:512
	buffer_load_ushort v13, v1, s[28:31], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[28:31], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[28:31], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[28:31], 0 offen offset:2560
	s_mov_b32 s10, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s7, v33
	s_add_i32 s8, s4, 1
	s_lshl_b32 s6, s7, 5
	s_add_i32 s4, s6, s33
	v_add_u32_e32 v19, s4, v72
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s26
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s28, s0
	s_mov_b32 s29, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s30, s8
	v_lshl_add_u32 v27, s26, 7, v26
	v_div_scale_f32 v28, s[4:5], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[28:31], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[28:31], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s35, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s35, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s35, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s35, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s35, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s35, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s4, s7, 2
	s_lshl_b32 s5, s7, 6
	s_and_b32 s5, s5, 0xc0
	v_or_b32_e32 v12, s5, v73
	v_add_u32_e32 v13, s4, v74
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s4, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s4
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s4, 0x600
	v_mul_lo_u32 v13, v13, s4
	v_and_or_b32 v13, v77, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s4, 0x2000
	v_add3_u32 v15, v16, s4, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[4:5], s35, v32
	v_cmp_gt_i32_e32 vcc, s34, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s8
	s_and_b64 s[0:1], s[4:5], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s34, v14
	s_and_b64 s[4:5], s[4:5], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[4:5]
	v_cndmask_b32_e64 v15, 0, v9, s[4:5]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s21, v8, 0
	s_mov_b32 s8, s21
	s_mov_b32 s9, s21
	v_pk_mul_f32 v[6:7], s[20:21], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[20:21], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[20:21], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s21, v7, 0
	v_pk_mul_f32 v[6:7], s[20:21], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[20:21], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[20:21], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s21, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s21, v17, 0
	v_add_u32_e32 v5, s6, v72
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v75
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v78
	v_mul_lo_u32 v6, s26, v14
	v_or_b32_e32 v7, 16, v32
.LBB3_15:                               ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s35, v7
	v_readfirstlane_b32 s28, v2
	v_readfirstlane_b32 s29, v3
	v_readfirstlane_b32 s30, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s11, v33
	s_add_i32 s12, s10, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[28:31], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[28:31], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s13, s11, 31
	v_lshl_add_u32 v8, s11, 5, v72
	s_lshr_b32 s13, s13, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s13, s11, s13
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s14, s13, 2
	s_and_b32 s13, s13, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s11, s11, s13
	s_mul_hi_i32 s13, s14, 0x2aaaaaab
	s_mul_i32 s15, s14, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s16, s13, 31
	s_ashr_i32 s13, s13, 5
	v_lshl_or_b32 v13, s11, 6, v73
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s11, s13, s16
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v75
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s11, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v75
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s11, s14, s11
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s12, s11, s12
	s_xor_b32 s11, s11, s10
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s10, s10, 2
	s_sub_i32 s12, s12, s11
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s11, s11, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v76
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s11, s11, s15
	s_lshl_b32 s12, s12, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s13, s11, 0x2000
	v_mov_b32_e32 v10, s11
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s11, s13, s12
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s11
	s_cmpk_lg_i32 s10, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s21, v28, 0
	v_pk_mul_f32 v[8:9], s[8:9], v[8:9]
	v_pk_mul_f32 v[10:11], s[8:9], v[10:11]
	v_pk_mul_f32 v[12:13], s[8:9], v[12:13]
	v_fma_mixlo_f16 v22, s21, v22, 0
	v_pk_mul_f32 v[14:15], s[8:9], v[14:15]
	v_pk_mul_f32 v[16:17], s[8:9], v[16:17]
	v_pk_mul_f32 v[18:19], s[8:9], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s21, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s21, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB3_15
; %bb.16:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s6, v33
	s_ashr_i32 s0, s6, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s6, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s6, s0
	v_lshl_or_b32 v1, s0, 6, v73
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v76
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s4, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s4
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s4, s0, 0xbe
	s_lshl_b32 s5, s4, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s5, s1
	s_add_i32 s5, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s4
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s5, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s43, s2
	s_mul_i32 s0, s43, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s38, s0
	s_addc_u32 s5, s39, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s22, 0x7fffffff
	s_mul_i32 s2, s0, s27
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s6, 2
	s_lshl_b32 s1, s6, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v73
	s_add_i32 s0, s0, s3
	v_add_u32_e32 v4, s0, v74
	v_add_u32_e32 v0, s33, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s27, v[0:1]
	v_cmp_gt_i32_e32 vcc, s34, v0
	v_cmp_gt_i32_e64 s[0:1], s22, v4
	s_add_i32 s2, s34, s2
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 132
		.amdhsa_next_free_sgpr 69
		.amdhsa_accum_offset 132
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end3:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end3-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 18924
; NumSgprs: 75
; NumVgprs: 132
; NumAgprs: 0
; TotalNumVgprs: 132
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 9
; VGPRBlocks: 16
; NumSGPRsForWavesPerEU: 75
; NumVGPRsForWavesPerEU: 132
; AccumOffset: 132
; Occupancy: 3
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 32
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dwordx4 s[56:59], s[0:1], 0x0
	s_load_dwordx2 s[48:49], s[0:1], 0x18
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_load_dwordx2 s[64:65], s[0:1], 0x48
	s_load_dwordx4 s[44:47], s[0:1], 0x60
	s_lshl_b32 s33, s4, 8
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s42, -1
	s_mul_i32 s6, s44, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s43, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s8, s43, 15
	s_add_i32 s9, s65, -1
	s_mul_i32 s84, s45, s9
	s_add_u32 s82, s58, s5
	s_addc_u32 s83, s59, s4
	s_add_i32 s6, s6, s7
	s_ashr_i32 s4, s8, 31
	s_lshr_b32 s4, s4, 28
	s_add_i32 s8, s8, s4
	s_ashr_i32 s85, s8, 4
	s_add_i32 s84, s84, s7
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s80, v33
	s_lshr_b32 s4, s80, 2
	s_add_i32 s4, s4, s3
	s_mul_i32 s5, s4, s44
	s_cmp_gt_i32 s43, 0
	s_cselect_b64 s[68:69], -1, 0
	s_cmp_gt_i32 s42, s4
	s_cselect_b64 s[60:61], -1, 0
	s_lshl_b32 s58, s6, 1
	s_mov_b32 s55, 0x20000
	s_mov_b32 s52, s56
	s_mov_b32 s53, s57
	s_mov_b32 s54, s58
	s_lshl_b32 s14, s5, 1
	v_mov_b32_e32 v0, s14
	buffer_load_dwordx4 v[2:5], v0, s[52:55], 0 offen
	buffer_load_dwordx4 v[6:9], v0, s[52:55], 0 offen offset:16
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v77, -1, v0
	v_lshlrev_b32_e32 v0, 3, v77
	v_and_b32_e32 v32, 8, v0
	s_and_b64 vcc, s[68:69], s[60:61]
	s_cmp_gt_i32 s43, 4
	s_cselect_b64 s[70:71], -1, 0
	s_and_b64 s[6:7], s[70:71], s[60:61]
	s_cmp_gt_i32 s43, 12
	s_cselect_b64 s[72:73], -1, 0
	s_and_b64 s[4:5], s[72:73], s[60:61]
	s_cmp_gt_i32 s43, 8
	s_cselect_b64 s[74:75], -1, 0
	v_lshrrev_b32_e32 v72, 1, v77
	v_lshl_add_u32 v24, s80, 5, v72
	v_mad_u64_u32 v[0:1], s[8:9], v24, s45, v[32:33]
	s_mov_b32 s52, s82
	s_mov_b32 s53, s83
	s_mov_b32 s54, s84
	buffer_load_dwordx2 v[10:11], v0, s[52:55], 0 offen
	s_lshl_b32 s86, s45, 7
	v_add_u32_e32 v1, s86, v0
	v_add_u32_e32 v12, 4, v1
	v_add_u32_e32 v13, s86, v1
	v_add_u32_e32 v14, s86, v12
	v_add_u32_e32 v15, s86, v14
	v_add_u32_e32 v16, -4, v15
	buffer_load_dword v17, v12, s[52:55], 0 offen
	buffer_load_dword v18, v13, s[52:55], 0 offen
	buffer_load_dword v19, v14, s[52:55], 0 offen
	buffer_load_dword v20, v15, s[52:55], 0 offen
	buffer_load_dword v21, v16, s[52:55], 0 offen
	buffer_load_dword v22, v1, s[52:55], 0 offen
	s_mov_b32 s59, 0
	s_load_dwordx2 s[66:67], s[0:1], 0x78
	v_and_b32_e32 v73, 63, v77
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v1, 0, v2, vcc
	v_cndmask_b32_e64 v2, 0, v4, s[6:7]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v4, 0, v8, s[4:5]
	s_and_b64 s[8:9], s[74:75], s[60:61]
	v_cndmask_b32_e64 v6, 0, v6, s[8:9]
	v_cndmask_b32_e32 v3, 0, v3, vcc
	v_cndmask_b32_e64 v5, 0, v5, s[6:7]
	v_cndmask_b32_e64 v8, 0, v9, s[4:5]
	v_cndmask_b32_e64 v7, 0, v7, s[8:9]
	v_and_b32_e32 v9, 0xffff0000, v1
	v_and_b32_e32 v12, 0xffff0000, v2
	v_and_b32_e32 v13, 0xffff0000, v4
	v_and_b32_e32 v14, 0xffff0000, v6
	v_and_b32_e32 v15, 0xffff0000, v3
	v_and_b32_e32 v16, 0xffff0000, v5
	v_and_b32_e32 v23, 0xffff0000, v8
	v_and_b32_e32 v25, 0xffff0000, v7
	v_lshlrev_b32_e32 v1, 16, v1
	v_cvt_f16_f32_e32 v26, v1
	v_cvt_f16_f32_e32 v9, v9
	v_lshlrev_b32_e32 v1, 16, v3
	v_cvt_f16_f32_e32 v3, v1
	v_cvt_f16_f32_e32 v15, v15
	v_lshlrev_b32_e32 v1, 16, v2
	v_cvt_f16_f32_e32 v27, v1
	v_cvt_f16_f32_e32 v12, v12
	v_lshlrev_b32_e32 v1, 16, v5
	v_cvt_f16_f32_e32 v5, v1
	v_cvt_f16_f32_e32 v16, v16
	v_lshlrev_b32_e32 v1, 16, v6
	v_cvt_f16_f32_e32 v6, v1
	v_cvt_f16_f32_e32 v14, v14
	v_lshlrev_b32_e32 v1, 16, v7
	v_cvt_f16_f32_e32 v7, v1
	v_cvt_f16_f32_e32 v25, v25
	v_lshlrev_b32_e32 v1, 16, v4
	v_cvt_f16_f32_e32 v28, v1
	v_cvt_f16_f32_e32 v13, v13
	v_lshlrev_b32_e32 v1, 16, v8
	v_cvt_f16_f32_e32 v8, v1
	v_cvt_f16_f32_e32 v23, v23
	v_cmp_gt_i32_e64 s[4:5], s43, v32
	v_cmp_gt_i32_e32 vcc, s65, v24
	s_and_b64 s[6:7], vcc, s[4:5]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v10, 0, v10, s[6:7]
	v_or_b32_e32 v1, 4, v32
	v_cmp_gt_i32_e64 s[38:39], s43, v1
	s_and_b64 s[6:7], vcc, s[38:39]
	v_cndmask_b32_e64 v11, 0, v11, s[6:7]
	v_add_u32_e32 v1, 0x80, v24
	v_cmp_gt_i32_e64 s[6:7], s65, v1
	s_and_b64 s[8:9], s[6:7], s[38:39]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v17, 0, v17, s[8:9]
	s_and_b64 s[8:9], s[4:5], s[6:7]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v22, 0, v22, s[8:9]
	v_add_u32_e32 v4, 0x100, v24
	v_cmp_gt_i32_e64 s[8:9], s65, v4
	s_and_b64 s[10:11], s[4:5], s[8:9]
	v_cndmask_b32_e64 v18, 0, v18, s[10:11]
	s_and_b64 s[10:11], s[8:9], s[38:39]
	v_cndmask_b32_e64 v19, 0, v19, s[10:11]
	v_add_u32_e32 v2, 0x180, v24
	v_cmp_gt_i32_e64 s[10:11], s65, v2
	s_and_b64 s[12:13], s[10:11], s[38:39]
	v_cndmask_b32_e64 v29, 0, v20, s[12:13]
	s_and_b64 s[12:13], s[4:5], s[10:11]
	v_cndmask_b32_e64 v20, 0, v21, s[12:13]
	v_pack_b32_f16 v86, v26, v9
	v_pack_b32_f16 v85, v3, v15
	v_pack_b32_f16 v84, v27, v12
	v_pack_b32_f16 v83, v5, v16
	v_pack_b32_f16 v82, v6, v14
	v_pack_b32_f16 v81, v7, v25
	v_pack_b32_f16 v80, v28, v13
	v_pack_b32_f16 v79, v8, v23
	v_lshrrev_b32_e32 v3, 24, v10
	v_lshrrev_b32_e32 v5, 24, v11
	v_lshrrev_b32_e32 v16, 24, v17
	v_lshrrev_b32_e32 v12, 24, v22
	v_lshrrev_b32_e32 v21, 24, v18
	v_lshrrev_b32_e32 v23, 24, v19
	v_lshrrev_b32_e32 v25, 24, v29
	v_lshrrev_b32_e32 v26, 24, v20
	v_and_b32_e32 v6, 0xff, v10
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v10, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v10, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v13, s40, v8, 0
	s_mov_b32 s50, s40
	s_mov_b32 s51, s40
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v8, v3 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v11
	v_cvt_f32_fp8_sdwa v9, v3 src0_sel:BYTE_0
	v_bfe_u32 v3, v11, 8, 8
	v_cvt_f32_fp8_sdwa v10, v3 src0_sel:BYTE_0
	v_bfe_u32 v3, v11, 16, 8
	v_cvt_f32_fp8_sdwa v11, v3 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v3, v7
	v_pk_mul_f32 v[8:9], s[40:41], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v7, v9
	v_pk_mul_f32 v[10:11], s[40:41], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v14, v8
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v11
	v_pack_b32_f16 v8, v7, v10
	v_pack_b32_f16 v7, v3, v14
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v22
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v10, v22, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v22, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pack_b32_f16 v6, v13, v6
	v_fma_mixhi_f16 v9, s40, v3, 0
	v_fma_mixlo_f16 v3, s40, v5, 0
	v_pk_mul_f32 v[10:11], s[40:41], v[10:11] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v17
	v_cvt_f32_fp8_sdwa v13, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v17, 8, 8
	v_cvt_f32_fp8_sdwa v14, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v17, 16, 8
	v_cvt_f32_fp8_sdwa v15, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v11
	v_pk_mul_f32 v[12:13], s[40:41], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v11, v13
	v_pk_mul_f32 v[14:15], s[40:41], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v12
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v15
	v_pack_b32_f16 v12, v11, v14
	v_pack_b32_f16 v11, v5, v17
	v_cvt_f32_fp8_sdwa v5, v16 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v18
	v_cvt_f32_fp8_sdwa v16, v14 src0_sel:BYTE_0
	v_bfe_u32 v14, v18, 8, 8
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_bfe_u32 v15, v18, 16, 8
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_pack_b32_f16 v10, v3, v10
	v_fma_mixhi_f16 v13, s40, v5, 0
	v_fma_mixlo_f16 v3, s40, v16, 0
	v_pk_mul_f32 v[14:15], s[40:41], v[14:15] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v16, v21 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v19
	v_cvt_f32_fp8_sdwa v17, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 8, 8
	v_cvt_f32_fp8_sdwa v18, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 16, 8
	v_cvt_f32_fp8_sdwa v19, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v15
	v_pk_mul_f32 v[16:17], s[40:41], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v15, v17
	v_pk_mul_f32 v[18:19], s[40:41], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v21, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v19
	v_pack_b32_f16 v16, v15, v18
	v_pack_b32_f16 v15, v5, v21
	v_cvt_f32_fp8_sdwa v5, v23 src0_sel:BYTE_0
	v_and_b32_e32 v18, 0xff, v20
	v_cvt_f32_fp8_sdwa v21, v18 src0_sel:BYTE_0
	v_bfe_u32 v18, v20, 8, 8
	v_cvt_f32_fp8_sdwa v18, v18 src0_sel:BYTE_0
	v_bfe_u32 v19, v20, 16, 8
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_pack_b32_f16 v14, v3, v14
	v_fma_mixhi_f16 v17, s40, v5, 0
	v_fma_mixlo_f16 v3, s40, v21, 0
	v_pk_mul_f32 v[18:19], s[40:41], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v18
	v_cvt_f32_fp8_sdwa v20, v26 src0_sel:BYTE_0
	v_and_b32_e32 v18, 0xff, v29
	v_cvt_f32_fp8_sdwa v21, v18 src0_sel:BYTE_0
	v_bfe_u32 v18, v29, 8, 8
	v_cvt_f32_fp8_sdwa v22, v18 src0_sel:BYTE_0
	v_bfe_u32 v18, v29, 16, 8
	v_cvt_f32_fp8_sdwa v23, v18 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v26, v19
	v_pk_mul_f32 v[18:19], s[40:41], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v19
	v_pk_mul_f32 v[20:21], s[40:41], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f32_fp8_sdwa v22, v25 src0_sel:BYTE_0
	v_pack_b32_f16 v20, v19, v20
	v_pack_b32_f16 v19, v26, v18
	v_pack_b32_f16 v18, v3, v5
	v_fma_mixhi_f16 v21, s40, v22, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v75, 1, v32
	v_ashrrev_i32_e32 v3, 31, v24
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v24, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v3, v24, v3
	v_add_u32_e32 v3, v75, v3
	v_lshrrev_b32_e32 v22, 29, v5
	v_add_u32_e32 v22, v5, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v5, v22
	v_xor_b32_e32 v3, v3, v22
	v_lshlrev_b32_e32 v22, 3, v3
	v_lshlrev_b32_e32 v5, 7, v5
	v_lshl_add_u32 v5, v3, 4, v5
	ds_write_b128 v5, v[6:9] offset:32
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v1, v5
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v7, 29, v6
	v_add_u32_e32 v7, v6, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v6, v7
	v_xor_b32_e32 v5, v5, v7
	v_sub_u32_e32 v3, v5, v3
	v_lshlrev_b32_e32 v3, 3, v3
	v_lshlrev_b32_e32 v7, 6, v6
	v_add3_u32 v3, v22, v7, v3
	v_lshlrev_b32_e32 v7, 1, v3
	ds_write_b128 v7, v[10:13] offset:32
	v_ashrrev_i32_e32 v8, 31, v4
	v_lshrrev_b32_e32 v8, 30, v8
	v_add_u32_e32 v8, v4, v8
	v_ashrrev_i32_e32 v9, 2, v8
	v_sub_u32_e32 v6, v9, v6
	v_and_b32_e32 v8, -4, v8
	v_sub_u32_e32 v8, v4, v8
	v_add_u32_e32 v8, v8, v75
	v_lshrrev_b32_e32 v10, 29, v9
	v_add_u32_e32 v10, v9, v10
	v_and_b32_e32 v10, -8, v10
	v_sub_u32_e32 v10, v9, v10
	v_xor_b32_e32 v8, v8, v10
	v_sub_u32_e32 v5, v8, v5
	v_lshlrev_b32_e32 v6, 6, v6
	v_lshl_add_u32 v5, v5, 3, v6
	v_lshlrev_b32_e32 v6, 1, v5
	v_add3_u32 v6, v7, 32, v6
	ds_write_b128 v6, v[14:17]
	v_ashrrev_i32_e32 v6, 31, v2
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v2, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_sub_u32_e32 v9, v7, v9
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v6, v2, v6
	v_add_u32_e32 v6, v6, v75
	v_lshrrev_b32_e32 v10, 29, v7
	v_add_u32_e32 v10, v7, v10
	v_and_b32_e32 v10, 0xffffff8, v10
	v_sub_u32_e32 v7, v7, v10
	v_xor_b32_e32 v6, v6, v7
	v_sub_u32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshlrev_b32_e32 v7, 7, v9
	v_add_lshl_u32 v3, v5, v3, 1
	v_add3_u32 v3, v6, v7, v3
	ds_write_b128 v3, v[18:21] offset:32
	s_cmp_gt_i32 s43, 16
	s_cselect_b64 s[76:77], -1, 0
	s_cmp_lt_i32 s43, 17
	v_lshrrev_b32_e32 v3, 3, v77
	v_lshrrev_b32_e32 v74, 6, v77
	v_lshlrev_b32_e32 v76, 2, v74
	v_add_u32_e32 v3, 8, v3
	v_lshrrev_b32_e32 v78, 3, v3
	v_sub_u32_e32 v3, v78, v74
	v_lshlrev_b32_e32 v87, 2, v3
	v_mov_b32_e32 v35, 0
	s_cbranch_scc1 .LBB4_3
; %bb.1:                                ; %.preheader.i.i.i.i.i
	s_max_i32 s15, s85, 2
	v_mad_u64_u32 v[2:3], s[12:13], s45, v2, v[32:33]
	v_mad_u64_u32 v[4:5], s[12:13], s45, v4, v[32:33]
	v_mad_u64_u32 v[6:7], s[12:13], s45, v1, v[32:33]
	s_add_i32 s62, s14, 32
	s_lshl_b32 s63, s15, 4
	s_add_i32 s63, s63, -16
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v1, s82
	v_mov_b32_e32 v3, s83
	v_mov_b32_e32 v5, s84
	v_mov_b32_e32 v7, s56
	v_mov_b32_e32 v36, s57
	v_mov_b32_e32 v37, s58
	v_mov_b32_e32 v35, v34
.LBB4_2:                                ; %.lr.ph.i687.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s78, s59, 16
	v_add_u32_e32 v24, s59, v0
	v_add_u32_e32 v25, s59, v32
	v_readfirstlane_b32 s52, v1
	v_readfirstlane_b32 s53, v3
	v_readfirstlane_b32 s54, v5
	v_add_u32_e32 v26, s59, v6
	v_add_u32_e32 v27, s59, v4
	v_add_u32_e32 v38, s59, v2
	v_readfirstlane_b32 s28, v33
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v18, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v19, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	v_mov_b32_e32 v58, s62
	v_add_u32_e32 v39, 16, v25
	v_add_u32_e32 v40, 20, v25
	buffer_load_dwordx2 v[30:31], v24, s[52:55], 0 offen offset:16
	buffer_load_dwordx2 v[28:29], v26, s[52:55], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[26:27], v27, s[52:55], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[24:25], v38, s[52:55], 0 offen offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s12, s28, 31
	v_readfirstlane_b32 s52, v7
	v_readfirstlane_b32 s53, v36
	v_readfirstlane_b32 s54, v37
	v_lshl_add_u32 v38, s28, 5, v72
	v_cmp_gt_i32_e64 s[26:27], s43, v39
	v_cmp_gt_i32_e64 s[24:25], s43, v40
	s_lshr_b32 s29, s12, 30
	v_ashrrev_i32_e32 v39, 31, v38
	v_add_u32_e32 v40, 0x80, v38
	v_add_u32_e32 v41, 0x100, v38
	v_add_u32_e32 v42, 0x180, v38
	s_and_b64 s[12:13], vcc, s[26:27]
	s_and_b64 s[14:15], vcc, s[24:25]
	s_and_b64 s[16:17], s[6:7], s[24:25]
	s_and_b64 s[18:19], s[6:7], s[26:27]
	s_and_b64 s[20:21], s[8:9], s[26:27]
	s_and_b64 s[22:23], s[8:9], s[24:25]
	s_and_b64 s[24:25], s[10:11], s[24:25]
	s_and_b64 s[26:27], s[10:11], s[26:27]
	s_add_i32 s29, s28, s29
	v_lshrrev_b32_e32 v39, 30, v39
	v_ashrrev_i32_e32 v43, 31, v40
	v_ashrrev_i32_e32 v44, 31, v41
	v_ashrrev_i32_e32 v45, 31, v42
	s_and_b32 s29, s29, 0x3fffffc
	v_add_u32_e32 v39, v38, v39
	v_lshrrev_b32_e32 v43, 30, v43
	v_lshrrev_b32_e32 v44, 30, v44
	v_lshrrev_b32_e32 v45, 30, v45
	s_sub_i32 s28, s28, s29
	v_ashrrev_i32_e32 v46, 2, v39
	v_and_b32_e32 v39, -4, v39
	v_add_u32_e32 v43, v40, v43
	v_add_u32_e32 v44, v41, v44
	v_add_u32_e32 v45, v42, v45
	v_lshl_or_b32 v47, s28, 6, v73
	s_cmp_gt_i32 s43, s78
	v_sub_u32_e32 v38, v38, v39
	v_lshrrev_b32_e32 v39, 29, v46
	v_lshlrev_b32_e32 v48, 7, v46
	v_ashrrev_i32_e32 v49, 2, v43
	v_and_b32_e32 v43, -4, v43
	v_ashrrev_i32_e32 v50, 2, v44
	v_and_b32_e32 v44, -4, v44
	v_ashrrev_i32_e32 v51, 2, v45
	v_and_b32_e32 v45, 0xffffffc, v45
	v_ashrrev_i32_e32 v52, 31, v47
	v_add_u32_e32 v53, 0x100, v47
	s_cselect_b64 s[28:29], -1, 0
	s_add_i32 s30, s59, 20
	v_add_u32_e32 v38, v38, v75
	v_add_u32_e32 v39, v46, v39
	v_sub_u32_e32 v40, v40, v43
	v_lshrrev_b32_e32 v43, 29, v49
	v_lshlrev_b32_e32 v54, 6, v49
	v_sub_u32_e32 v55, v50, v49
	v_sub_u32_e32 v41, v41, v44
	v_lshrrev_b32_e32 v44, 29, v50
	v_sub_u32_e32 v56, v51, v50
	v_sub_u32_e32 v42, v42, v45
	v_lshrrev_b32_e32 v45, 29, v51
	v_lshrrev_b32_e32 v52, 30, v52
	v_ashrrev_i32_e32 v57, 31, v53
	v_and_b32_e32 v39, -8, v39
	v_add_u32_e32 v40, v40, v75
	v_add_u32_e32 v43, v49, v43
	v_add_u32_e32 v41, v41, v75
	v_add_u32_e32 v44, v50, v44
	v_lshlrev_b32_e32 v55, 6, v55
	v_add_u32_e32 v42, v42, v75
	v_add_u32_e32 v45, v51, v45
	v_lshlrev_b32_e32 v56, 7, v56
	v_add_u32_e32 v52, v47, v52
	v_lshrrev_b32_e32 v57, 30, v57
	v_sub_u32_e32 v39, v46, v39
	v_and_b32_e32 v43, -8, v43
	v_and_b32_e32 v44, -8, v44
	v_and_b32_e32 v45, 0xffffff8, v45
	v_ashrrev_i32_e32 v46, 2, v52
	v_and_b32_e32 v52, -4, v52
	v_add_u32_e32 v57, v53, v57
	v_xor_b32_e32 v38, v38, v39
	v_sub_u32_e32 v39, v49, v43
	v_sub_u32_e32 v43, v50, v44
	v_sub_u32_e32 v44, v51, v45
	v_sub_u32_e32 v45, v47, v52
	v_lshrrev_b32_e32 v47, 29, v46
	v_lshlrev_b32_e32 v49, 6, v46
	v_ashrrev_i32_e32 v50, 2, v57
	v_and_b32_e32 v51, -4, v57
	v_lshlrev_b32_e32 v52, 3, v38
	v_lshl_add_u32 v62, v38, 4, v48
	v_xor_b32_e32 v39, v40, v39
	v_xor_b32_e32 v40, v41, v43
	v_xor_b32_e32 v41, v42, v44
	v_add_u32_e32 v42, v45, v76
	v_add_u32_e32 v43, v46, v47
	v_sub_u32_e32 v44, v53, v51
	v_lshrrev_b32_e32 v45, 29, v50
	v_lshlrev_b32_e32 v47, 7, v50
	v_sub_u32_e32 v38, v39, v38
	v_sub_u32_e32 v39, v40, v39
	v_sub_u32_e32 v40, v41, v40
	v_and_b32_e32 v41, -8, v43
	v_add_u32_e32 v43, v42, v87
	v_add_u32_e32 v44, v44, v76
	v_add_u32_e32 v45, v50, v45
	v_lshlrev_b32_e32 v38, 3, v38
	v_lshl_add_u32 v39, v39, 3, v55
	v_lshlrev_b32_e32 v40, 4, v40
	v_sub_u32_e32 v41, v46, v41
	v_and_b32_e32 v45, -8, v45
	v_add_u32_e32 v46, v44, v87
	v_add3_u32 v38, v52, v54, v38
	v_lshlrev_b32_e32 v48, 1, v39
	v_xor_b32_e32 v42, v42, v41
	v_xor_b32_e32 v41, v43, v41
	v_sub_u32_e32 v43, v50, v45
	v_lshlrev_b32_e32 v63, 1, v38
	v_add_lshl_u32 v38, v39, v38, 1
	v_lshlrev_b32_e32 v39, 3, v42
	v_sub_u32_e32 v41, v41, v42
	v_xor_b32_e32 v44, v44, v43
	v_xor_b32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v45, 4, v42
	v_add3_u32 v64, v63, 32, v48
	v_add3_u32 v65, v40, v56, v38
	v_sub_u32_e32 v38, v44, v42
	v_sub_u32_e32 v40, v43, v42
	v_add_lshl_u32 v39, v39, v49, 1
	v_add3_u32 v42, v45, v47, 32
	v_lshlrev_b32_e32 v41, 4, v41
	v_lshl_add_u32 v43, v38, 4, v42
	v_add3_u32 v46, v39, 32, v41
	v_lshl_add_u32 v50, v40, 4, v42
	ds_read_b128 v[38:41], v39 offset:32
	ds_read_b128 v[42:45], v43
	ds_read_b128 v[46:49], v46
	ds_read_b128 v[50:53], v50
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[54:57], v58, s[52:55], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[58:61], v58, s[52:55], 0 offen offset:16
	s_and_b64 s[28:29], s[60:61], s[28:29]
	s_cmp_gt_i32 s43, s30
	s_cselect_b64 s[30:31], -1, 0
	s_add_i32 s34, s59, 28
	s_and_b64 s[30:31], s[60:61], s[30:31]
	v_dot2c_f32_f16_e32 v14, v86, v38
	v_dot2c_f32_f16_e32 v12, v85, v39
	v_dot2c_f32_f16_e32 v10, v84, v40
	v_dot2c_f32_f16_e32 v8, v83, v41
	s_cmp_gt_i32 s43, s34
	v_dot2c_f32_f16_e32 v15, v86, v42
	v_dot2c_f32_f16_e32 v13, v85, v43
	v_dot2c_f32_f16_e32 v11, v84, v44
	v_dot2c_f32_f16_e32 v9, v83, v45
	v_dot2c_f32_f16_e32 v18, v82, v46
	v_dot2c_f32_f16_e32 v16, v81, v47
	v_dot2c_f32_f16_e32 v20, v80, v48
	v_dot2c_f32_f16_e32 v22, v79, v49
	v_dot2c_f32_f16_e32 v19, v82, v50
	v_dot2c_f32_f16_e32 v17, v81, v51
	v_dot2c_f32_f16_e32 v21, v80, v52
	v_dot2c_f32_f16_e32 v23, v79, v53
	s_cselect_b64 s[34:35], -1, 0
	s_add_i32 s36, s59, 24
	s_mov_b32 s59, s78
	v_pk_add_f32 v[14:15], v[34:35], v[14:15]
	s_and_b64 s[34:35], s[60:61], s[34:35]
	v_pk_add_f32 v[12:13], v[12:13], v[14:15]
	s_cmp_gt_i32 s43, s36
	v_pk_add_f32 v[10:11], v[10:11], v[12:13]
	s_cselect_b64 s[36:37], -1, 0
	s_add_i32 s62, s62, 32
	v_pk_add_f32 v[8:9], v[8:9], v[10:11]
	s_and_b64 s[36:37], s[60:61], s[36:37]
	v_pk_add_f32 v[8:9], v[18:19], v[8:9]
	s_cmp_lg_u32 s63, s78
	v_pk_add_f32 v[8:9], v[16:17], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[20:21], v[8:9]
	s_nop 0
	v_pk_add_f32 v[34:35], v[22:23], v[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v8, 0, v30, s[12:13]
	v_cndmask_b32_e64 v9, 0, v31, s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v10, 0, v29, s[16:17]
	v_cndmask_b32_e64 v11, 0, v28, s[18:19]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v12, 0, v26, s[20:21]
	v_cndmask_b32_e64 v13, 0, v27, s[22:23]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v14, 0, v25, s[24:25]
	v_cndmask_b32_e64 v15, 0, v24, s[26:27]
	v_lshrrev_b32_e32 v16, 24, v8
	v_lshrrev_b32_e32 v17, 24, v9
	v_lshrrev_b32_e32 v20, 24, v10
	v_lshrrev_b32_e32 v18, 24, v11
	v_lshrrev_b32_e32 v22, 24, v12
	v_lshrrev_b32_e32 v26, 24, v13
	v_lshrrev_b32_e32 v38, 24, v14
	v_lshrrev_b32_e32 v28, 24, v15
	v_and_b32_e32 v19, 0xff, v8
	v_bfe_u32 v21, v8, 8, 8
	v_bfe_u32 v23, v8, 16, 8
	v_and_b32_e32 v24, 0xff, v9
	v_bfe_u32 v25, v9, 8, 8
	v_bfe_u32 v27, v9, 16, 8
	v_and_b32_e32 v29, 0xff, v11
	v_bfe_u32 v30, v11, 8, 8
	v_bfe_u32 v31, v11, 16, 8
	v_and_b32_e32 v39, 0xff, v10
	v_bfe_u32 v40, v10, 8, 8
	v_bfe_u32 v41, v10, 16, 8
	v_and_b32_e32 v42, 0xff, v12
	v_bfe_u32 v43, v12, 8, 8
	v_bfe_u32 v44, v12, 16, 8
	v_and_b32_e32 v45, 0xff, v13
	v_bfe_u32 v46, v13, 8, 8
	v_bfe_u32 v47, v13, 16, 8
	v_and_b32_e32 v48, 0xff, v15
	v_bfe_u32 v49, v15, 8, 8
	v_bfe_u32 v50, v15, 16, 8
	v_and_b32_e32 v51, 0xff, v14
	v_bfe_u32 v52, v14, 8, 8
	v_bfe_u32 v53, v14, 16, 8
	v_cvt_f32_fp8_sdwa v66, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v38 src0_sel:BYTE_0
	v_fma_mixlo_f16 v43, s40, v66, 0
	v_pk_mul_f32 v[8:9], s[50:51], v[8:9]
	v_pk_mul_f32 v[10:11], s[50:51], v[10:11]
	v_pk_mul_f32 v[12:13], s[50:51], v[12:13]
	v_fma_mixlo_f16 v44, s40, v68, 0
	v_pk_mul_f32 v[14:15], s[50:51], v[14:15]
	v_pk_mul_f32 v[16:17], s[50:51], v[16:17]
	v_pk_mul_f32 v[18:19], s[50:51], v[18:19]
	v_fma_mixlo_f16 v40, s40, v40, 0
	v_pk_mul_f32 v[20:21], s[50:51], v[20:21]
	v_pk_mul_f32 v[22:23], s[50:51], v[22:23]
	v_pk_mul_f32 v[24:25], s[50:51], v[24:25]
	v_fma_mixlo_f16 v42, s40, v42, 0
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	v_pk_mul_f32 v[28:29], s[50:51], v[28:29]
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v45, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v46, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v18, v23
	v_cvt_f16_f32_e32 v19, v25
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v23, v31
	v_cvt_f16_f32_e32 v29, v30
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v45
	v_pack_b32_f16 v8, v43, v8
	v_fma_mixhi_f16 v11, s40, v67, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v44, v46
	v_fma_mixhi_f16 v15, s40, v39, 0
	v_pack_b32_f16 v18, v18, v24
	v_pack_b32_f16 v17, v21, v22
	v_pack_b32_f16 v16, v40, v20
	v_fma_mixhi_f16 v19, s40, v41, 0
	v_pack_b32_f16 v22, v28, v29
	v_pack_b32_f16 v21, v26, v27
	v_pack_b32_f16 v20, v42, v25
	v_fma_mixhi_f16 v23, s40, v38, 0
	ds_write_b128 v62, v[8:11] offset:32
	ds_write_b128 v63, v[12:15] offset:32
	ds_write_b128 v64, v[16:19]
	ds_write_b128 v65, v[20:23] offset:32
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v54, s[28:29]
	v_cndmask_b32_e64 v9, 0, v56, s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v60, s[34:35]
	v_cndmask_b32_e64 v11, 0, v58, s[36:37]
	v_cndmask_b32_e64 v12, 0, v55, s[28:29]
	v_cndmask_b32_e64 v13, 0, v57, s[30:31]
	v_cndmask_b32_e64 v14, 0, v61, s[34:35]
	v_cndmask_b32_e64 v15, 0, v59, s[36:37]
	v_and_b32_e32 v16, 0xffff0000, v8
	v_and_b32_e32 v17, 0xffff0000, v9
	v_and_b32_e32 v18, 0xffff0000, v10
	v_and_b32_e32 v19, 0xffff0000, v11
	v_and_b32_e32 v20, 0xffff0000, v12
	v_and_b32_e32 v21, 0xffff0000, v13
	v_and_b32_e32 v22, 0xffff0000, v14
	v_and_b32_e32 v23, 0xffff0000, v15
	v_lshlrev_b32_e32 v8, 16, v8
	v_lshlrev_b32_e32 v12, 16, v12
	v_lshlrev_b32_e32 v9, 16, v9
	v_lshlrev_b32_e32 v13, 16, v13
	v_lshlrev_b32_e32 v11, 16, v11
	v_lshlrev_b32_e32 v15, 16, v15
	v_lshlrev_b32_e32 v10, 16, v10
	v_lshlrev_b32_e32 v14, 16, v14
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v23, v23
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v22, v22
	v_pack_b32_f16 v86, v8, v16
	v_pack_b32_f16 v85, v12, v20
	v_pack_b32_f16 v84, v9, v17
	v_pack_b32_f16 v83, v13, v21
	v_pack_b32_f16 v82, v11, v19
	v_pack_b32_f16 v81, v15, v23
	v_pack_b32_f16 v80, v10, v18
	v_pack_b32_f16 v79, v14, v22
	s_cbranch_scc1 .LBB4_2
	s_branch .LBB4_4
.LBB4_3:
	v_mov_b32_e32 v34, 0
.LBB4_4:                                ; %Flow247
	s_load_dwordx4 s[52:55], s[0:1], 0x28
	s_mov_b32 s81, s65
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s3
	s_mul_i32 s6, s1, s44
	s_cmp_gt_i32 s42, s1
	s_cselect_b64 s[78:79], -1, 0
	s_mov_b32 s63, 0x20000
	s_mov_b32 s60, s56
	s_mov_b32 s61, s57
	s_mov_b32 s62, s58
	s_lshl_b32 s14, s6, 1
	v_mov_b32_e32 v16, s14
	buffer_load_dwordx4 v[18:21], v16, s[60:63], 0 offen
	buffer_load_dwordx4 v[22:25], v16, s[60:63], 0 offen offset:16
	v_lshl_add_u32 v44, s0, 5, v72
	v_add_u32_e32 v28, 0x200, v44
	v_mad_u64_u32 v[16:17], s[0:1], v28, s45, v[32:33]
	s_mov_b32 s60, s82
	s_mov_b32 s61, s83
	s_mov_b32 s62, s84
	buffer_load_dwordx2 v[26:27], v16, s[60:63], 0 offen
	v_add_u32_e32 v17, s86, v16
	v_add_u32_e32 v29, 4, v17
	v_add_u32_e32 v30, s86, v17
	v_add_u32_e32 v31, s86, v29
	v_add_u32_e32 v36, s86, v31
	v_add_u32_e32 v37, -4, v36
	buffer_load_dword v29, v29, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v30, v30, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v31, v31, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v36, v36, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v37, v37, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v38, v17, s[60:63], 0 offen
	s_and_b64 vcc, s[68:69], s[78:79]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v17, 0, v18, vcc
	s_and_b64 s[0:1], s[70:71], s[78:79]
	v_cndmask_b32_e64 v18, 0, v20, s[0:1]
	s_and_b64 s[6:7], s[72:73], s[78:79]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v20, 0, v24, s[6:7]
	s_and_b64 s[8:9], s[74:75], s[78:79]
	v_cndmask_b32_e64 v22, 0, v22, s[8:9]
	v_and_b32_e32 v24, 0xffff0000, v17
	v_and_b32_e32 v39, 0xffff0000, v18
	v_and_b32_e32 v40, 0xffff0000, v20
	v_and_b32_e32 v41, 0xffff0000, v22
	v_cndmask_b32_e32 v19, 0, v19, vcc
	v_and_b32_e32 v42, 0xffff0000, v19
	v_cndmask_b32_e64 v21, 0, v21, s[0:1]
	v_and_b32_e32 v43, 0xffff0000, v21
	v_cndmask_b32_e64 v25, 0, v25, s[6:7]
	v_and_b32_e32 v45, 0xffff0000, v25
	v_cndmask_b32_e64 v23, 0, v23, s[8:9]
	v_and_b32_e32 v46, 0xffff0000, v23
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v47, v17
	v_cvt_f16_f32_e32 v24, v24
	v_lshlrev_b32_e32 v17, 16, v19
	v_cvt_f16_f32_e32 v19, v17
	v_cvt_f16_f32_e32 v42, v42
	v_lshlrev_b32_e32 v17, 16, v18
	v_cvt_f16_f32_e32 v48, v17
	v_cvt_f16_f32_e32 v39, v39
	v_lshlrev_b32_e32 v17, 16, v21
	v_cvt_f16_f32_e32 v21, v17
	v_cvt_f16_f32_e32 v43, v43
	v_lshlrev_b32_e32 v17, 16, v22
	v_cvt_f16_f32_e32 v22, v17
	v_cvt_f16_f32_e32 v41, v41
	v_lshlrev_b32_e32 v17, 16, v23
	v_cvt_f16_f32_e32 v23, v17
	v_cvt_f16_f32_e32 v46, v46
	v_lshlrev_b32_e32 v17, 16, v20
	v_cvt_f16_f32_e32 v49, v17
	v_cvt_f16_f32_e32 v40, v40
	v_lshlrev_b32_e32 v17, 16, v25
	v_cvt_f16_f32_e32 v25, v17
	v_cvt_f16_f32_e32 v45, v45
	v_cmp_gt_i32_e64 s[6:7], s65, v28
	s_and_b64 vcc, s[4:5], s[6:7]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v26, 0, v26, vcc
	s_and_b64 vcc, s[38:39], s[6:7]
	v_cndmask_b32_e32 v27, 0, v27, vcc
	v_add_u32_e32 v17, 0x280, v44
	v_cmp_gt_i32_e64 s[8:9], s65, v17
	s_and_b64 vcc, s[38:39], s[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v50, 0, v29, vcc
	s_and_b64 vcc, s[4:5], s[8:9]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v28, 0, v38, vcc
	v_add_u32_e32 v20, 0x300, v44
	v_cmp_gt_i32_e64 s[10:11], s65, v20
	s_and_b64 vcc, s[4:5], s[10:11]
	v_cndmask_b32_e32 v38, 0, v30, vcc
	s_and_b64 vcc, s[38:39], s[10:11]
	v_cndmask_b32_e32 v51, 0, v31, vcc
	v_add_u32_e32 v18, 0x380, v44
	v_cmp_gt_i32_e64 s[12:13], s65, v18
	s_and_b64 vcc, s[38:39], s[12:13]
	v_cndmask_b32_e32 v52, 0, v36, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	v_cndmask_b32_e32 v53, 0, v37, vcc
	v_pack_b32_f16 v95, v47, v24
	v_pack_b32_f16 v94, v19, v42
	v_pack_b32_f16 v93, v48, v39
	v_pack_b32_f16 v92, v21, v43
	v_pack_b32_f16 v91, v22, v41
	v_pack_b32_f16 v90, v23, v46
	v_pack_b32_f16 v89, v49, v40
	v_pack_b32_f16 v88, v25, v45
	v_lshrrev_b32_e32 v19, 24, v26
	v_lshrrev_b32_e32 v21, 24, v27
	v_lshrrev_b32_e32 v36, 24, v50
	v_lshrrev_b32_e32 v29, 24, v28
	v_lshrrev_b32_e32 v37, 24, v38
	v_lshrrev_b32_e32 v40, 24, v51
	v_and_b32_e32 v22, 0xff, v26
	v_cvt_f32_fp8_sdwa v24, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v26, 8, 8
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_bfe_u32 v23, v26, 16, 8
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v45, 24, v52
	v_lshrrev_b32_e32 v41, 24, v53
	v_fma_mixlo_f16 v30, s40, v24, 0
	v_pk_mul_f32 v[22:23], s[50:51], v[22:23]
	v_cvt_f32_fp8_sdwa v24, v19 src0_sel:BYTE_0
	v_and_b32_e32 v19, 0xff, v27
	v_cvt_f32_fp8_sdwa v25, v19 src0_sel:BYTE_0
	v_bfe_u32 v19, v27, 8, 8
	v_cvt_f32_fp8_sdwa v26, v19 src0_sel:BYTE_0
	v_bfe_u32 v19, v27, 16, 8
	v_cvt_f32_fp8_sdwa v27, v19 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v19, v23
	v_pk_mul_f32 v[24:25], s[50:51], v[24:25]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v25
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v31, v24
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v25, v27
	v_pack_b32_f16 v24, v23, v26
	v_pack_b32_f16 v23, v19, v31
	v_cvt_f32_fp8_sdwa v19, v21 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v28
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_bfe_u32 v26, v28, 8, 8
	v_cvt_f32_fp8_sdwa v26, v26 src0_sel:BYTE_0
	v_bfe_u32 v27, v28, 16, 8
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v30, v22
	v_fma_mixhi_f16 v25, s40, v19, 0
	v_fma_mixlo_f16 v19, s40, v21, 0
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	v_cvt_f32_fp8_sdwa v28, v29 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v50
	v_cvt_f32_fp8_sdwa v29, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v50, 8, 8
	v_cvt_f32_fp8_sdwa v30, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v50, 16, 8
	v_cvt_f32_fp8_sdwa v31, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v27
	v_pk_mul_f32 v[28:29], s[50:51], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v27, v29
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v39, v28
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v29, v31
	v_pack_b32_f16 v28, v27, v30
	v_pack_b32_f16 v27, v21, v39
	v_cvt_f32_fp8_sdwa v21, v36 src0_sel:BYTE_0
	v_and_b32_e32 v30, 0xff, v38
	v_cvt_f32_fp8_sdwa v36, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v38, 8, 8
	v_cvt_f32_fp8_sdwa v30, v30 src0_sel:BYTE_0
	v_bfe_u32 v31, v38, 16, 8
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v26, v19, v26
	v_fma_mixhi_f16 v29, s40, v21, 0
	v_fma_mixlo_f16 v19, s40, v36, 0
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	v_cvt_f32_fp8_sdwa v36, v37 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v51
	v_cvt_f32_fp8_sdwa v37, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v51, 8, 8
	v_cvt_f32_fp8_sdwa v38, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v51, 16, 8
	v_cvt_f32_fp8_sdwa v39, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v31
	v_pk_mul_f32 v[36:37], s[50:51], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v37
	v_pk_mul_f32 v[38:39], s[50:51], v[38:39]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v38
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v42, v30
	v_cvt_f16_f32_e32 v39, v39
	v_pack_b32_f16 v38, v31, v37
	v_pack_b32_f16 v37, v21, v36
	v_cvt_f32_fp8_sdwa v21, v40 src0_sel:BYTE_0
	v_and_b32_e32 v30, 0xff, v53
	v_cvt_f32_fp8_sdwa v40, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v53, 8, 8
	v_cvt_f32_fp8_sdwa v30, v30 src0_sel:BYTE_0
	v_bfe_u32 v31, v53, 16, 8
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v42
	v_fma_mixhi_f16 v39, s40, v21, 0
	v_fma_mixlo_f16 v19, s40, v40, 0
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v30
	v_cvt_f32_fp8_sdwa v40, v41 src0_sel:BYTE_0
	v_and_b32_e32 v30, 0xff, v52
	v_cvt_f32_fp8_sdwa v41, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v52, 8, 8
	v_cvt_f32_fp8_sdwa v42, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v52, 16, 8
	v_cvt_f32_fp8_sdwa v43, v30 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v46, v31
	v_pk_mul_f32 v[30:31], s[50:51], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v31
	v_pk_mul_f32 v[40:41], s[50:51], v[42:43]
	s_nop 0
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v43, v41
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_pack_b32_f16 v42, v31, v40
	v_pack_b32_f16 v41, v46, v30
	v_pack_b32_f16 v40, v19, v21
	v_fma_mixhi_f16 v43, s40, v45, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v44
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v44, v19
	v_ashrrev_i32_e32 v21, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v44, v19
	v_add_u32_e32 v19, v19, v75
	v_lshrrev_b32_e32 v30, 29, v21
	v_add_u32_e32 v30, v21, v30
	v_and_b32_e32 v30, -8, v30
	v_sub_u32_e32 v30, v21, v30
	v_xor_b32_e32 v19, v19, v30
	v_lshlrev_b32_e32 v30, 3, v19
	v_lshlrev_b32_e32 v21, 7, v21
	v_lshl_add_u32 v21, v19, 4, v21
	ds_write_b128 v21, v[22:25] offset:32
	v_add_u32_e32 v21, 0x80, v44
	v_ashrrev_i32_e32 v22, 31, v21
	v_lshrrev_b32_e32 v22, 30, v22
	v_add_u32_e32 v22, v21, v22
	v_ashrrev_i32_e32 v23, 2, v22
	v_and_b32_e32 v22, -4, v22
	v_sub_u32_e32 v21, v21, v22
	v_add_u32_e32 v21, v21, v75
	v_lshrrev_b32_e32 v22, 29, v23
	v_add_u32_e32 v22, v23, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v23, v22
	v_xor_b32_e32 v21, v21, v22
	v_sub_u32_e32 v19, v21, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v22, 6, v23
	v_add3_u32 v19, v30, v22, v19
	v_lshlrev_b32_e32 v22, 1, v19
	ds_write_b128 v22, v[26:29] offset:32
	v_add_u32_e32 v24, 0x100, v44
	v_ashrrev_i32_e32 v25, 31, v24
	v_lshrrev_b32_e32 v25, 30, v25
	v_add_u32_e32 v25, v24, v25
	v_ashrrev_i32_e32 v26, 2, v25
	v_sub_u32_e32 v23, v26, v23
	v_and_b32_e32 v25, -4, v25
	v_sub_u32_e32 v24, v24, v25
	v_add_u32_e32 v24, v24, v75
	v_lshrrev_b32_e32 v25, 29, v26
	v_add_u32_e32 v25, v26, v25
	v_and_b32_e32 v25, -8, v25
	v_sub_u32_e32 v25, v26, v25
	v_xor_b32_e32 v24, v24, v25
	v_sub_u32_e32 v21, v24, v21
	v_lshlrev_b32_e32 v23, 6, v23
	v_lshl_add_u32 v21, v21, 3, v23
	v_lshlrev_b32_e32 v23, 1, v21
	v_add3_u32 v22, v22, 32, v23
	ds_write_b128 v22, v[36:39]
	v_add_u32_e32 v22, 0x180, v44
	v_ashrrev_i32_e32 v23, 31, v22
	v_lshrrev_b32_e32 v23, 30, v23
	v_add_u32_e32 v23, v22, v23
	v_ashrrev_i32_e32 v25, 2, v23
	v_sub_u32_e32 v26, v25, v26
	v_and_b32_e32 v23, 0xffffffc, v23
	v_sub_u32_e32 v22, v22, v23
	v_add_u32_e32 v22, v22, v75
	v_lshrrev_b32_e32 v23, 29, v25
	v_add_u32_e32 v23, v25, v23
	v_and_b32_e32 v23, 0xffffff8, v23
	v_sub_u32_e32 v23, v25, v23
	v_xor_b32_e32 v22, v22, v23
	v_sub_u32_e32 v22, v22, v24
	v_lshlrev_b32_e32 v22, 4, v22
	v_lshlrev_b32_e32 v23, 7, v26
	v_add_lshl_u32 v19, v21, v19, 1
	v_add3_u32 v19, v22, v23, v19
	ds_write_b128 v19, v[40:43] offset:32
	s_mov_b32 s87, 0
	v_cndmask_b32_e64 v19, 0, 1, s[76:77]
	v_cmp_ne_u32_e64 s[0:1], 1, v19
	s_andn2_b64 vcc, exec, s[76:77]
	v_mov_b32_e32 v37, 0
	s_cbranch_vccnz .LBB4_7
; %bb.5:                                ; %.preheader.i155.i.i.i.i
	s_max_i32 s15, s85, 2
	v_mad_u64_u32 v[18:19], s[16:17], s45, v18, v[32:33]
	v_mad_u64_u32 v[20:21], s[16:17], s45, v20, v[32:33]
	v_mad_u64_u32 v[22:23], s[16:17], s45, v17, v[32:33]
	s_add_i32 s59, s14, 32
	s_lshl_b32 s76, s15, 4
	s_add_i32 s76, s76, -16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v17, s82
	v_mov_b32_e32 v19, s83
	v_mov_b32_e32 v21, s84
	v_mov_b32_e32 v23, s56
	v_mov_b32_e32 v54, s57
	v_mov_b32_e32 v55, s58
	v_mov_b32_e32 v37, v36
.LBB4_6:                                ; %.lr.ph.i687.i156.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s77, s87, 16
	v_add_u32_e32 v46, s87, v16
	v_add_u32_e32 v47, s87, v32
	v_readfirstlane_b32 s60, v17
	v_readfirstlane_b32 s61, v19
	v_readfirstlane_b32 s62, v21
	v_add_u32_e32 v48, s87, v22
	v_add_u32_e32 v49, s87, v20
	v_add_u32_e32 v56, s87, v18
	v_readfirstlane_b32 s28, v33
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v26, 0
	v_mov_b32_e32 v24, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v27, 0
	v_mov_b32_e32 v25, 0
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v38, 0
	v_mov_b32_e32 v42, 0
	v_mov_b32_e32 v44, 0
	v_mov_b32_e32 v41, 0
	v_mov_b32_e32 v39, 0
	v_mov_b32_e32 v43, 0
	v_mov_b32_e32 v45, 0
	v_mov_b32_e32 v100, s59
	v_add_u32_e32 v57, 16, v47
	v_add_u32_e32 v58, 20, v47
	buffer_load_dwordx2 v[52:53], v46, s[60:63], 0 offen offset:16
	buffer_load_dwordx2 v[50:51], v48, s[60:63], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[48:49], v49, s[60:63], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[46:47], v56, s[60:63], 0 offen offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s14, s28, 31
	v_readfirstlane_b32 s60, v23
	v_readfirstlane_b32 s61, v54
	v_readfirstlane_b32 s62, v55
	v_lshl_add_u32 v56, s28, 5, v72
	v_cmp_gt_i32_e64 s[26:27], s43, v57
	v_cmp_gt_i32_e64 s[24:25], s43, v58
	s_lshr_b32 s29, s14, 30
	v_ashrrev_i32_e32 v57, 31, v56
	v_add_u32_e32 v58, 0x80, v56
	v_add_u32_e32 v59, 0x100, v56
	v_add_u32_e32 v60, 0x180, v56
	s_and_b64 vcc, s[6:7], s[26:27]
	s_and_b64 s[14:15], s[6:7], s[24:25]
	s_and_b64 s[16:17], s[8:9], s[24:25]
	s_and_b64 s[18:19], s[8:9], s[26:27]
	s_and_b64 s[20:21], s[10:11], s[26:27]
	s_and_b64 s[22:23], s[10:11], s[24:25]
	s_and_b64 s[24:25], s[12:13], s[24:25]
	s_and_b64 s[26:27], s[12:13], s[26:27]
	s_add_i32 s29, s28, s29
	v_lshrrev_b32_e32 v57, 30, v57
	v_ashrrev_i32_e32 v61, 31, v58
	v_ashrrev_i32_e32 v62, 31, v59
	v_ashrrev_i32_e32 v63, 31, v60
	s_and_b32 s29, s29, 0x3fffffc
	v_add_u32_e32 v57, v56, v57
	v_lshrrev_b32_e32 v61, 30, v61
	v_lshrrev_b32_e32 v62, 30, v62
	v_lshrrev_b32_e32 v63, 30, v63
	s_sub_i32 s28, s28, s29
	v_ashrrev_i32_e32 v64, 2, v57
	v_and_b32_e32 v57, -4, v57
	v_add_u32_e32 v61, v58, v61
	v_add_u32_e32 v62, v59, v62
	v_add_u32_e32 v63, v60, v63
	v_lshl_or_b32 v65, s28, 6, v73
	s_cmp_gt_i32 s43, s77
	v_sub_u32_e32 v56, v56, v57
	v_lshrrev_b32_e32 v57, 29, v64
	v_lshlrev_b32_e32 v66, 7, v64
	v_ashrrev_i32_e32 v67, 2, v61
	v_and_b32_e32 v61, -4, v61
	v_ashrrev_i32_e32 v68, 2, v62
	v_and_b32_e32 v62, -4, v62
	v_ashrrev_i32_e32 v69, 2, v63
	v_and_b32_e32 v63, 0xffffffc, v63
	v_ashrrev_i32_e32 v70, 31, v65
	v_add_u32_e32 v71, 0x100, v65
	s_cselect_b64 s[28:29], -1, 0
	s_add_i32 s30, s87, 20
	v_add_u32_e32 v56, v56, v75
	v_add_u32_e32 v57, v64, v57
	v_sub_u32_e32 v58, v58, v61
	v_lshrrev_b32_e32 v61, 29, v67
	v_lshlrev_b32_e32 v96, 6, v67
	v_sub_u32_e32 v97, v68, v67
	v_sub_u32_e32 v59, v59, v62
	v_lshrrev_b32_e32 v62, 29, v68
	v_sub_u32_e32 v98, v69, v68
	v_sub_u32_e32 v60, v60, v63
	v_lshrrev_b32_e32 v63, 29, v69
	v_lshrrev_b32_e32 v70, 30, v70
	v_ashrrev_i32_e32 v99, 31, v71
	v_and_b32_e32 v57, -8, v57
	v_add_u32_e32 v58, v58, v75
	v_add_u32_e32 v61, v67, v61
	v_add_u32_e32 v59, v59, v75
	v_add_u32_e32 v62, v68, v62
	v_lshlrev_b32_e32 v97, 6, v97
	v_add_u32_e32 v60, v60, v75
	v_add_u32_e32 v63, v69, v63
	v_lshlrev_b32_e32 v98, 7, v98
	v_add_u32_e32 v70, v65, v70
	v_lshrrev_b32_e32 v99, 30, v99
	v_sub_u32_e32 v57, v64, v57
	v_and_b32_e32 v61, -8, v61
	v_and_b32_e32 v62, -8, v62
	v_and_b32_e32 v63, 0xffffff8, v63
	v_ashrrev_i32_e32 v64, 2, v70
	v_and_b32_e32 v70, -4, v70
	v_add_u32_e32 v99, v71, v99
	v_xor_b32_e32 v56, v56, v57
	v_sub_u32_e32 v57, v67, v61
	v_sub_u32_e32 v61, v68, v62
	v_sub_u32_e32 v62, v69, v63
	v_sub_u32_e32 v63, v65, v70
	v_lshrrev_b32_e32 v65, 29, v64
	v_lshlrev_b32_e32 v67, 6, v64
	v_ashrrev_i32_e32 v68, 2, v99
	v_and_b32_e32 v69, -4, v99
	v_lshlrev_b32_e32 v70, 3, v56
	v_lshl_add_u32 v104, v56, 4, v66
	v_xor_b32_e32 v57, v58, v57
	v_xor_b32_e32 v58, v59, v61
	v_xor_b32_e32 v59, v60, v62
	v_add_u32_e32 v60, v63, v76
	v_add_u32_e32 v61, v64, v65
	v_sub_u32_e32 v62, v71, v69
	v_lshrrev_b32_e32 v63, 29, v68
	v_lshlrev_b32_e32 v65, 7, v68
	v_sub_u32_e32 v56, v57, v56
	v_sub_u32_e32 v57, v58, v57
	v_sub_u32_e32 v58, v59, v58
	v_and_b32_e32 v59, -8, v61
	v_add_u32_e32 v61, v60, v87
	v_add_u32_e32 v62, v62, v76
	v_add_u32_e32 v63, v68, v63
	v_lshlrev_b32_e32 v56, 3, v56
	v_lshl_add_u32 v57, v57, 3, v97
	v_lshlrev_b32_e32 v58, 4, v58
	v_sub_u32_e32 v59, v64, v59
	v_and_b32_e32 v63, -8, v63
	v_add_u32_e32 v64, v62, v87
	v_add3_u32 v56, v70, v96, v56
	v_lshlrev_b32_e32 v66, 1, v57
	v_xor_b32_e32 v60, v60, v59
	v_xor_b32_e32 v59, v61, v59
	v_sub_u32_e32 v61, v68, v63
	v_lshlrev_b32_e32 v105, 1, v56
	v_add_lshl_u32 v56, v57, v56, 1
	v_lshlrev_b32_e32 v57, 3, v60
	v_sub_u32_e32 v59, v59, v60
	v_xor_b32_e32 v62, v62, v61
	v_xor_b32_e32 v61, v64, v61
	v_lshlrev_b32_e32 v63, 4, v60
	v_add3_u32 v106, v105, 32, v66
	v_add3_u32 v107, v58, v98, v56
	v_sub_u32_e32 v56, v62, v60
	v_sub_u32_e32 v58, v61, v60
	v_add_lshl_u32 v57, v57, v67, 1
	v_add3_u32 v60, v63, v65, 32
	v_lshlrev_b32_e32 v59, 4, v59
	v_lshl_add_u32 v61, v56, 4, v60
	v_add3_u32 v64, v57, 32, v59
	v_lshl_add_u32 v68, v58, 4, v60
	ds_read_b128 v[56:59], v57 offset:32
	ds_read_b128 v[60:63], v61
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[96:99], v100, s[60:63], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[100:103], v100, s[60:63], 0 offen offset:16
	s_and_b64 s[28:29], s[78:79], s[28:29]
	s_cmp_gt_i32 s43, s30
	s_cselect_b64 s[30:31], -1, 0
	s_add_i32 s34, s87, 28
	s_and_b64 s[30:31], s[78:79], s[30:31]
	v_dot2c_f32_f16_e32 v30, v95, v56
	v_dot2c_f32_f16_e32 v28, v94, v57
	v_dot2c_f32_f16_e32 v26, v93, v58
	v_dot2c_f32_f16_e32 v24, v92, v59
	s_cmp_gt_i32 s43, s34
	v_dot2c_f32_f16_e32 v31, v95, v60
	v_dot2c_f32_f16_e32 v29, v94, v61
	v_dot2c_f32_f16_e32 v27, v93, v62
	v_dot2c_f32_f16_e32 v25, v92, v63
	v_dot2c_f32_f16_e32 v40, v91, v64
	v_dot2c_f32_f16_e32 v38, v90, v65
	v_dot2c_f32_f16_e32 v42, v89, v66
	v_dot2c_f32_f16_e32 v44, v88, v67
	v_dot2c_f32_f16_e32 v41, v91, v68
	v_dot2c_f32_f16_e32 v39, v90, v69
	v_dot2c_f32_f16_e32 v43, v89, v70
	v_dot2c_f32_f16_e32 v45, v88, v71
	s_cselect_b64 s[34:35], -1, 0
	s_add_i32 s36, s87, 24
	s_mov_b32 s87, s77
	v_pk_add_f32 v[30:31], v[36:37], v[30:31]
	s_and_b64 s[34:35], s[78:79], s[34:35]
	v_pk_add_f32 v[28:29], v[28:29], v[30:31]
	s_cmp_gt_i32 s43, s36
	v_pk_add_f32 v[26:27], v[26:27], v[28:29]
	s_cselect_b64 s[36:37], -1, 0
	s_add_i32 s59, s59, 32
	v_pk_add_f32 v[24:25], v[24:25], v[26:27]
	s_and_b64 s[36:37], s[78:79], s[36:37]
	v_pk_add_f32 v[24:25], v[40:41], v[24:25]
	s_cmp_lg_u32 s76, s77
	v_pk_add_f32 v[24:25], v[38:39], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[42:43], v[24:25]
	s_nop 0
	v_pk_add_f32 v[36:37], v[44:45], v[24:25]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v24, 0, v52, vcc
	v_cndmask_b32_e64 v25, 0, v53, s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v26, 0, v51, s[16:17]
	v_cndmask_b32_e64 v27, 0, v50, s[18:19]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v28, 0, v48, s[20:21]
	v_cndmask_b32_e64 v29, 0, v49, s[22:23]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v30, 0, v47, s[24:25]
	v_cndmask_b32_e64 v31, 0, v46, s[26:27]
	v_lshrrev_b32_e32 v38, 24, v24
	v_lshrrev_b32_e32 v39, 24, v25
	v_lshrrev_b32_e32 v42, 24, v26
	v_lshrrev_b32_e32 v40, 24, v27
	v_lshrrev_b32_e32 v44, 24, v28
	v_lshrrev_b32_e32 v48, 24, v29
	v_lshrrev_b32_e32 v56, 24, v30
	v_lshrrev_b32_e32 v50, 24, v31
	v_and_b32_e32 v41, 0xff, v24
	v_bfe_u32 v43, v24, 8, 8
	v_bfe_u32 v45, v24, 16, 8
	v_and_b32_e32 v46, 0xff, v25
	v_bfe_u32 v47, v25, 8, 8
	v_bfe_u32 v49, v25, 16, 8
	v_and_b32_e32 v51, 0xff, v27
	v_bfe_u32 v52, v27, 8, 8
	v_bfe_u32 v53, v27, 16, 8
	v_and_b32_e32 v57, 0xff, v26
	v_bfe_u32 v58, v26, 8, 8
	v_bfe_u32 v59, v26, 16, 8
	v_and_b32_e32 v60, 0xff, v28
	v_bfe_u32 v61, v28, 8, 8
	v_bfe_u32 v62, v28, 16, 8
	v_and_b32_e32 v63, 0xff, v29
	v_bfe_u32 v64, v29, 8, 8
	v_bfe_u32 v65, v29, 16, 8
	v_and_b32_e32 v66, 0xff, v31
	v_bfe_u32 v67, v31, 8, 8
	v_bfe_u32 v68, v31, 16, 8
	v_and_b32_e32 v69, 0xff, v30
	v_bfe_u32 v70, v30, 8, 8
	v_bfe_u32 v71, v30, 16, 8
	v_cvt_f32_fp8_sdwa v88, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v56 src0_sel:BYTE_0
	v_fma_mixlo_f16 v61, s40, v88, 0
	v_pk_mul_f32 v[24:25], s[50:51], v[24:25]
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	v_pk_mul_f32 v[28:29], s[50:51], v[28:29]
	v_fma_mixlo_f16 v62, s40, v90, 0
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	v_pk_mul_f32 v[38:39], s[50:51], v[38:39]
	v_pk_mul_f32 v[40:41], s[50:51], v[40:41]
	v_fma_mixlo_f16 v58, s40, v58, 0
	v_pk_mul_f32 v[42:43], s[50:51], v[42:43]
	v_pk_mul_f32 v[44:45], s[50:51], v[44:45]
	v_pk_mul_f32 v[46:47], s[50:51], v[46:47]
	v_fma_mixlo_f16 v60, s40, v60, 0
	v_pk_mul_f32 v[48:49], s[50:51], v[48:49]
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	v_pk_mul_f32 v[52:53], s[50:51], v[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v63, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v29
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v64, v30
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v30, v39
	v_cvt_f16_f32_e32 v31, v41
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v40, v45
	v_cvt_f16_f32_e32 v41, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v47, v48
	v_cvt_f16_f32_e32 v48, v49
	v_cvt_f16_f32_e32 v49, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v45, v53
	v_cvt_f16_f32_e32 v51, v52
	v_pack_b32_f16 v26, v26, v28
	v_pack_b32_f16 v25, v25, v63
	v_pack_b32_f16 v24, v61, v24
	v_fma_mixhi_f16 v27, s40, v89, 0
	v_pack_b32_f16 v30, v30, v39
	v_pack_b32_f16 v29, v29, v38
	v_pack_b32_f16 v28, v62, v64
	v_fma_mixhi_f16 v31, s40, v57, 0
	v_pack_b32_f16 v40, v40, v46
	v_pack_b32_f16 v39, v43, v44
	v_pack_b32_f16 v38, v58, v42
	v_fma_mixhi_f16 v41, s40, v59, 0
	v_pack_b32_f16 v44, v50, v51
	v_pack_b32_f16 v43, v48, v49
	v_pack_b32_f16 v42, v60, v47
	v_fma_mixhi_f16 v45, s40, v56, 0
	ds_write_b128 v104, v[24:27] offset:32
	ds_write_b128 v105, v[28:31] offset:32
	ds_write_b128 v106, v[38:41]
	ds_write_b128 v107, v[42:45] offset:32
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v24, 0, v96, s[28:29]
	v_cndmask_b32_e64 v25, 0, v98, s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v26, 0, v102, s[34:35]
	v_cndmask_b32_e64 v27, 0, v100, s[36:37]
	v_cndmask_b32_e64 v28, 0, v97, s[28:29]
	v_cndmask_b32_e64 v29, 0, v99, s[30:31]
	v_cndmask_b32_e64 v30, 0, v103, s[34:35]
	v_cndmask_b32_e64 v31, 0, v101, s[36:37]
	v_and_b32_e32 v38, 0xffff0000, v24
	v_and_b32_e32 v39, 0xffff0000, v25
	v_and_b32_e32 v40, 0xffff0000, v26
	v_and_b32_e32 v41, 0xffff0000, v27
	v_and_b32_e32 v42, 0xffff0000, v28
	v_and_b32_e32 v43, 0xffff0000, v29
	v_and_b32_e32 v44, 0xffff0000, v30
	v_and_b32_e32 v45, 0xffff0000, v31
	v_lshlrev_b32_e32 v24, 16, v24
	v_lshlrev_b32_e32 v28, 16, v28
	v_lshlrev_b32_e32 v25, 16, v25
	v_lshlrev_b32_e32 v29, 16, v29
	v_lshlrev_b32_e32 v27, 16, v27
	v_lshlrev_b32_e32 v31, 16, v31
	v_lshlrev_b32_e32 v26, 16, v26
	v_lshlrev_b32_e32 v30, 16, v30
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v29, v29
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v31, v31
	v_cvt_f16_f32_e32 v45, v45
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v44, v44
	v_pack_b32_f16 v95, v24, v38
	v_pack_b32_f16 v94, v28, v42
	v_pack_b32_f16 v93, v25, v39
	v_pack_b32_f16 v92, v29, v43
	v_pack_b32_f16 v91, v27, v41
	v_pack_b32_f16 v90, v31, v45
	v_pack_b32_f16 v89, v26, v40
	v_pack_b32_f16 v88, v30, v44
	s_cbranch_scc1 .LBB4_6
	s_branch .LBB4_8
.LBB4_7:
	v_mov_b32_e32 v36, 0
.LBB4_8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi4ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s6, v33
	s_ashr_i32 s7, s6, 31
	s_lshr_b32 s7, s7, 30
	s_add_i32 s7, s6, s7
	s_and_b32 s7, s7, 0x3fffffc
	s_sub_i32 s7, s6, s7
	v_lshl_or_b32 v16, s7, 6, v73
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v76
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v87
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v76
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v87
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s7, s6, 2
	s_add_i32 s7, s7, s3
	s_mul_i32 s8, s7, s44
	s_cmp_gt_i32 s42, s7
	s_cselect_b64 s[34:35], -1, 0
	s_mov_b32 s59, 0x20000
	s_lshl_b32 s14, s8, 1
	v_mov_b32_e32 v38, s14
	buffer_load_dwordx4 v[40:43], v38, s[56:59], 0 offen
	buffer_load_dwordx4 v[44:47], v38, s[56:59], 0 offen offset:16
	v_lshl_add_u32 v64, s6, 5, v72
	v_add_u32_e32 v50, 0x400, v64
	v_mad_u64_u32 v[38:39], s[6:7], v50, s45, v[32:33]
	s_mov_b64 s[8:9], s[56:57]
	s_mov_b64 s[10:11], s[58:59]
	s_mov_b32 s8, s82
	s_mov_b32 s9, s83
	s_mov_b32 s10, s84
	buffer_load_dwordx2 v[48:49], v38, s[8:11], 0 offen
	v_add_u32_e32 v39, s86, v38
	v_add_u32_e32 v51, 4, v39
	v_add_u32_e32 v52, s86, v39
	v_add_u32_e32 v53, s86, v51
	v_add_u32_e32 v54, s86, v53
	v_add_u32_e32 v55, -4, v54
	buffer_load_dword v51, v51, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v52, v52, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v53, v53, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v54, v54, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v55, v55, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v39, v39, s[8:11], 0 offen
	s_and_b64 vcc, s[68:69], s[34:35]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v40, 0, v40, vcc
	s_and_b64 s[6:7], s[70:71], s[34:35]
	v_cndmask_b32_e64 v42, 0, v42, s[6:7]
	s_and_b64 s[8:9], s[72:73], s[34:35]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v46, 0, v46, s[8:9]
	s_and_b64 s[10:11], s[74:75], s[34:35]
	v_cndmask_b32_e64 v44, 0, v44, s[10:11]
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_and_b32_e32 v56, 0xffff0000, v40
	v_and_b32_e32 v57, 0xffff0000, v42
	v_and_b32_e32 v58, 0xffff0000, v46
	v_and_b32_e32 v59, 0xffff0000, v44
	v_and_b32_e32 v60, 0xffff0000, v41
	v_cndmask_b32_e64 v43, 0, v43, s[6:7]
	v_and_b32_e32 v61, 0xffff0000, v43
	v_cndmask_b32_e64 v47, 0, v47, s[8:9]
	v_and_b32_e32 v62, 0xffff0000, v47
	v_cndmask_b32_e64 v45, 0, v45, s[10:11]
	v_and_b32_e32 v63, 0xffff0000, v45
	v_lshlrev_b32_e32 v40, 16, v40
	v_cvt_f16_f32_e32 v65, v40
	v_cvt_f16_f32_e32 v56, v56
	v_lshlrev_b32_e32 v40, 16, v41
	v_cvt_f16_f32_e32 v41, v40
	v_cvt_f16_f32_e32 v60, v60
	v_lshlrev_b32_e32 v40, 16, v42
	v_cvt_f16_f32_e32 v66, v40
	v_cvt_f16_f32_e32 v57, v57
	v_lshlrev_b32_e32 v40, 16, v43
	v_cvt_f16_f32_e32 v43, v40
	v_cvt_f16_f32_e32 v61, v61
	v_lshlrev_b32_e32 v40, 16, v44
	v_cvt_f16_f32_e32 v67, v40
	v_cvt_f16_f32_e32 v59, v59
	v_lshlrev_b32_e32 v40, 16, v45
	v_cvt_f16_f32_e32 v45, v40
	v_cvt_f16_f32_e32 v63, v63
	v_lshlrev_b32_e32 v40, 16, v46
	v_cvt_f16_f32_e32 v46, v40
	v_cvt_f16_f32_e32 v58, v58
	v_lshlrev_b32_e32 v40, 16, v47
	v_cvt_f16_f32_e32 v47, v40
	v_cvt_f16_f32_e32 v62, v62
	v_cmp_gt_i32_e64 s[6:7], s65, v50
	s_and_b64 vcc, s[4:5], s[6:7]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v48, 0, v48, vcc
	s_and_b64 vcc, s[38:39], s[6:7]
	v_cndmask_b32_e32 v68, 0, v49, vcc
	v_add_u32_e32 v40, 0x480, v64
	v_cmp_gt_i32_e64 s[8:9], s65, v40
	s_and_b64 vcc, s[38:39], s[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v69, 0, v51, vcc
	s_and_b64 vcc, s[4:5], s[8:9]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v70, 0, v39, vcc
	v_add_u32_e32 v44, 0x500, v64
	v_cmp_gt_i32_e64 s[10:11], s65, v44
	s_and_b64 vcc, s[4:5], s[10:11]
	v_cndmask_b32_e32 v71, 0, v52, vcc
	s_and_b64 vcc, s[38:39], s[10:11]
	v_cndmask_b32_e32 v103, 0, v53, vcc
	v_add_u32_e32 v42, 0x580, v64
	v_cmp_gt_i32_e64 s[12:13], s65, v42
	s_and_b64 vcc, s[38:39], s[12:13]
	v_cndmask_b32_e32 v104, 0, v54, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	v_cndmask_b32_e32 v105, 0, v55, vcc
	v_pack_b32_f16 v102, v65, v56
	v_pack_b32_f16 v101, v41, v60
	v_pack_b32_f16 v100, v66, v57
	v_pack_b32_f16 v99, v43, v61
	v_pack_b32_f16 v98, v67, v59
	v_pack_b32_f16 v97, v45, v63
	v_pack_b32_f16 v96, v46, v58
	v_pack_b32_f16 v39, v47, v62
	v_lshrrev_b32_e32 v41, 24, v48
	v_lshrrev_b32_e32 v43, 24, v68
	v_lshrrev_b32_e32 v45, 24, v69
	v_lshrrev_b32_e32 v52, 24, v70
	v_lshrrev_b32_e32 v56, 24, v71
	v_lshrrev_b32_e32 v60, 24, v103
	v_and_b32_e32 v46, 0xff, v48
	v_cvt_f32_fp8_sdwa v49, v46 src0_sel:BYTE_0
	v_bfe_u32 v46, v48, 8, 8
	v_cvt_f32_fp8_sdwa v46, v46 src0_sel:BYTE_0
	v_bfe_u32 v47, v48, 16, 8
	v_cvt_f32_fp8_sdwa v47, v47 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v65, 24, v104
	v_lshrrev_b32_e32 v61, 24, v105
	v_fma_mixlo_f16 v53, s40, v49, 0
	v_pk_mul_f32 v[46:47], s[50:51], v[46:47]
	v_cvt_f32_fp8_sdwa v48, v41 src0_sel:BYTE_0
	v_and_b32_e32 v41, 0xff, v68
	v_cvt_f32_fp8_sdwa v49, v41 src0_sel:BYTE_0
	v_bfe_u32 v41, v68, 8, 8
	v_cvt_f32_fp8_sdwa v50, v41 src0_sel:BYTE_0
	v_bfe_u32 v41, v68, 16, 8
	v_cvt_f32_fp8_sdwa v51, v41 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v41, v47
	v_pk_mul_f32 v[48:49], s[50:51], v[48:49]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v49
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	s_nop 0
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v54, v48
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v49, v51
	v_pack_b32_f16 v48, v47, v50
	v_pack_b32_f16 v47, v41, v54
	v_cvt_f32_fp8_sdwa v41, v43 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v70
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_bfe_u32 v50, v70, 8, 8
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_bfe_u32 v51, v70, 16, 8
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v53, v46
	v_fma_mixhi_f16 v49, s40, v41, 0
	v_fma_mixlo_f16 v41, s40, v43, 0
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	v_cvt_f32_fp8_sdwa v52, v52 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v69
	v_cvt_f32_fp8_sdwa v53, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v69, 8, 8
	v_cvt_f32_fp8_sdwa v54, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v69, 16, 8
	v_cvt_f32_fp8_sdwa v55, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v51
	v_pk_mul_f32 v[52:53], s[50:51], v[52:53]
	s_nop 0
	v_cvt_f16_f32_e32 v51, v53
	v_pk_mul_f32 v[54:55], s[50:51], v[54:55]
	s_nop 0
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v52
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v55
	v_pack_b32_f16 v52, v51, v54
	v_pack_b32_f16 v51, v43, v57
	v_cvt_f32_fp8_sdwa v43, v45 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v71
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v54, v71, 8, 8
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_bfe_u32 v55, v71, 16, 8
	v_cvt_f32_fp8_sdwa v55, v55 src0_sel:BYTE_0
	v_pack_b32_f16 v50, v41, v50
	v_fma_mixhi_f16 v53, s40, v43, 0
	v_fma_mixlo_f16 v41, s40, v45, 0
	v_pk_mul_f32 v[54:55], s[50:51], v[54:55]
	v_cvt_f32_fp8_sdwa v56, v56 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v103
	v_cvt_f32_fp8_sdwa v57, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v103, 8, 8
	v_cvt_f32_fp8_sdwa v58, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v103, 16, 8
	v_cvt_f32_fp8_sdwa v59, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v55
	v_pk_mul_f32 v[56:57], s[50:51], v[56:57]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v57
	v_pk_mul_f32 v[58:59], s[50:51], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v55, v58
	v_cvt_f16_f32_e32 v58, v56
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v59
	v_pack_b32_f16 v56, v45, v55
	v_pack_b32_f16 v55, v43, v58
	v_cvt_f32_fp8_sdwa v43, v60 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v105
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v58, v105, 8, 8
	v_cvt_f32_fp8_sdwa v58, v58 src0_sel:BYTE_0
	v_bfe_u32 v59, v105, 16, 8
	v_cvt_f32_fp8_sdwa v59, v59 src0_sel:BYTE_0
	v_pack_b32_f16 v54, v41, v54
	v_fma_mixhi_f16 v57, s40, v43, 0
	v_fma_mixlo_f16 v41, s40, v45, 0
	v_pk_mul_f32 v[58:59], s[50:51], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v58
	v_cvt_f32_fp8_sdwa v60, v61 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v104
	v_cvt_f32_fp8_sdwa v61, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v104, 8, 8
	v_cvt_f32_fp8_sdwa v62, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v104, 16, 8
	v_cvt_f32_fp8_sdwa v63, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v59
	v_pk_mul_f32 v[58:59], s[50:51], v[60:61]
	s_nop 0
	v_cvt_f16_f32_e32 v59, v59
	v_pk_mul_f32 v[60:61], s[50:51], v[62:63]
	s_nop 0
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f32_fp8_sdwa v62, v65 src0_sel:BYTE_0
	v_pack_b32_f16 v60, v59, v60
	v_pack_b32_f16 v59, v45, v58
	v_pack_b32_f16 v58, v41, v43
	v_fma_mixhi_f16 v61, s40, v62, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v64
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v64, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v64, v41
	v_add_u32_e32 v41, v41, v75
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[46:49] offset:32
	v_add_u32_e32 v43, 0x80, v64
	v_ashrrev_i32_e32 v46, 31, v43
	v_lshrrev_b32_e32 v46, 30, v46
	v_add_u32_e32 v46, v43, v46
	v_ashrrev_i32_e32 v47, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_sub_u32_e32 v43, v43, v46
	v_add_u32_e32 v43, v43, v75
	v_lshrrev_b32_e32 v46, 29, v47
	v_add_u32_e32 v46, v47, v46
	v_and_b32_e32 v46, -8, v46
	v_sub_u32_e32 v46, v47, v46
	v_xor_b32_e32 v43, v43, v46
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v46, 6, v47
	v_add3_u32 v41, v45, v46, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[50:53] offset:32
	v_add_u32_e32 v46, 0x100, v64
	v_ashrrev_i32_e32 v48, 31, v46
	v_lshrrev_b32_e32 v48, 30, v48
	v_add_u32_e32 v48, v46, v48
	v_ashrrev_i32_e32 v49, 2, v48
	v_sub_u32_e32 v47, v49, v47
	v_and_b32_e32 v48, -4, v48
	v_sub_u32_e32 v46, v46, v48
	v_add_u32_e32 v46, v46, v75
	v_lshrrev_b32_e32 v48, 29, v49
	v_add_u32_e32 v48, v49, v48
	v_and_b32_e32 v48, -8, v48
	v_sub_u32_e32 v48, v49, v48
	v_xor_b32_e32 v46, v46, v48
	v_sub_u32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v47, 6, v47
	v_lshl_add_u32 v43, v43, 3, v47
	v_lshlrev_b32_e32 v47, 1, v43
	v_add3_u32 v45, v45, 32, v47
	ds_write_b128 v45, v[54:57]
	v_add_u32_e32 v45, 0x180, v64
	v_ashrrev_i32_e32 v47, 31, v45
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v45, v47
	v_ashrrev_i32_e32 v48, 2, v47
	v_sub_u32_e32 v49, v48, v49
	v_and_b32_e32 v47, 0xffffffc, v47
	v_sub_u32_e32 v45, v45, v47
	v_add_u32_e32 v45, v45, v75
	v_lshrrev_b32_e32 v47, 29, v48
	v_add_u32_e32 v47, v48, v47
	v_and_b32_e32 v47, 0xffffff8, v47
	v_sub_u32_e32 v47, v48, v47
	v_xor_b32_e32 v45, v45, v47
	v_sub_u32_e32 v45, v45, v46
	v_lshlrev_b32_e32 v45, 4, v45
	v_lshlrev_b32_e32 v46, 7, v49
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v41, v45, v46, v41
	ds_write_b128 v41, v[58:61] offset:32
	s_mov_b32 s38, 0
	s_and_b64 vcc, exec, s[0:1]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB4_11
; %bb.9:                                ; %.preheader.i443.i.i.i.i
	s_max_i32 s4, s85, 2
	v_mad_u64_u32 v[42:43], s[0:1], s45, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s45, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s45, v40, v[32:33]
	s_add_i32 s36, s14, 32
	s_lshl_b32 s37, s4, 4
	s_add_i32 s37, s37, -16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s82
	v_mov_b32_e32 v45, s83
	v_mov_b32_e32 v47, s84
	v_mov_b32_e32 v103, s56
	v_mov_b32_e32 v104, s57
	v_mov_b32_e32 v105, s58
	v_mov_b32_e32 v41, v40
.LBB4_10:                               ; %.lr.ph.i687.i444.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s39, s38, 16
	v_add_u32_e32 v106, s38, v38
	v_add_u32_e32 v64, s38, v32
	v_readfirstlane_b32 s56, v43
	v_readfirstlane_b32 s57, v45
	v_readfirstlane_b32 s58, v47
	v_add_u32_e32 v107, s38, v46
	v_add_u32_e32 v108, s38, v44
	v_add_u32_e32 v109, s38, v42
	v_readfirstlane_b32 s22, v33
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v62, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v63, 0
	v_mov_b32_e32 v126, s36
	v_add_u32_e32 v110, 16, v64
	v_add_u32_e32 v111, 20, v64
	buffer_load_dwordx2 v[70:71], v106, s[56:59], 0 offen offset:16
	buffer_load_dwordx2 v[68:69], v107, s[56:59], 0 offen offset:16
	buffer_load_dwordx2 v[66:67], v108, s[56:59], 0 offen offset:16
	buffer_load_dwordx2 v[64:65], v109, s[56:59], 0 offen offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s22, 31
	v_readfirstlane_b32 s56, v103
	v_readfirstlane_b32 s57, v104
	v_readfirstlane_b32 s58, v105
	v_lshl_add_u32 v106, s22, 5, v72
	v_cmp_gt_i32_e64 s[20:21], s43, v110
	v_cmp_gt_i32_e64 s[18:19], s43, v111
	s_lshr_b32 s23, s0, 30
	v_ashrrev_i32_e32 v107, 31, v106
	v_add_u32_e32 v108, 0x80, v106
	v_add_u32_e32 v109, 0x100, v106
	v_add_u32_e32 v110, 0x180, v106
	s_and_b64 vcc, s[6:7], s[20:21]
	s_and_b64 s[0:1], s[6:7], s[18:19]
	s_and_b64 s[30:31], s[8:9], s[18:19]
	s_and_b64 s[4:5], s[8:9], s[20:21]
	s_and_b64 s[14:15], s[10:11], s[20:21]
	s_and_b64 s[16:17], s[10:11], s[18:19]
	s_and_b64 s[18:19], s[12:13], s[18:19]
	s_and_b64 s[20:21], s[12:13], s[20:21]
	s_add_i32 s23, s22, s23
	v_lshrrev_b32_e32 v107, 30, v107
	v_ashrrev_i32_e32 v111, 31, v108
	v_ashrrev_i32_e32 v112, 31, v109
	v_ashrrev_i32_e32 v113, 31, v110
	s_and_b32 s23, s23, 0x3fffffc
	v_add_u32_e32 v107, v106, v107
	v_lshrrev_b32_e32 v111, 30, v111
	v_lshrrev_b32_e32 v112, 30, v112
	v_lshrrev_b32_e32 v113, 30, v113
	s_sub_i32 s22, s22, s23
	v_ashrrev_i32_e32 v114, 2, v107
	v_and_b32_e32 v107, -4, v107
	v_add_u32_e32 v111, v108, v111
	v_add_u32_e32 v112, v109, v112
	v_add_u32_e32 v113, v110, v113
	v_lshl_or_b32 v115, s22, 6, v73
	s_cmp_gt_i32 s43, s39
	v_sub_u32_e32 v106, v106, v107
	v_lshrrev_b32_e32 v107, 29, v114
	v_lshlrev_b32_e32 v116, 7, v114
	v_ashrrev_i32_e32 v117, 2, v111
	v_and_b32_e32 v111, -4, v111
	v_ashrrev_i32_e32 v118, 2, v112
	v_and_b32_e32 v112, -4, v112
	v_ashrrev_i32_e32 v119, 2, v113
	v_and_b32_e32 v113, 0xffffffc, v113
	v_ashrrev_i32_e32 v120, 31, v115
	v_add_u32_e32 v121, 0x100, v115
	s_cselect_b64 s[22:23], -1, 0
	s_add_i32 s24, s38, 20
	v_add_u32_e32 v106, v106, v75
	v_add_u32_e32 v107, v114, v107
	v_sub_u32_e32 v108, v108, v111
	v_lshrrev_b32_e32 v111, 29, v117
	v_lshlrev_b32_e32 v122, 6, v117
	v_sub_u32_e32 v123, v118, v117
	v_sub_u32_e32 v109, v109, v112
	v_lshrrev_b32_e32 v112, 29, v118
	v_sub_u32_e32 v124, v119, v118
	v_sub_u32_e32 v110, v110, v113
	v_lshrrev_b32_e32 v113, 29, v119
	v_lshrrev_b32_e32 v120, 30, v120
	v_ashrrev_i32_e32 v125, 31, v121
	v_and_b32_e32 v107, -8, v107
	v_add_u32_e32 v108, v108, v75
	v_add_u32_e32 v111, v117, v111
	v_add_u32_e32 v109, v109, v75
	v_add_u32_e32 v112, v118, v112
	v_lshlrev_b32_e32 v123, 6, v123
	v_add_u32_e32 v110, v110, v75
	v_add_u32_e32 v113, v119, v113
	v_lshlrev_b32_e32 v124, 7, v124
	v_add_u32_e32 v120, v115, v120
	v_lshrrev_b32_e32 v125, 30, v125
	v_sub_u32_e32 v107, v114, v107
	v_and_b32_e32 v111, -8, v111
	v_and_b32_e32 v112, -8, v112
	v_and_b32_e32 v113, 0xffffff8, v113
	v_ashrrev_i32_e32 v114, 2, v120
	v_and_b32_e32 v120, -4, v120
	v_add_u32_e32 v125, v121, v125
	v_xor_b32_e32 v106, v106, v107
	v_sub_u32_e32 v107, v117, v111
	v_sub_u32_e32 v111, v118, v112
	v_sub_u32_e32 v112, v119, v113
	v_sub_u32_e32 v113, v115, v120
	v_lshrrev_b32_e32 v115, 29, v114
	v_lshlrev_b32_e32 v117, 6, v114
	v_ashrrev_i32_e32 v118, 2, v125
	v_and_b32_e32 v119, -4, v125
	v_lshlrev_b32_e32 v120, 3, v106
	v_lshl_add_u32 v130, v106, 4, v116
	v_xor_b32_e32 v107, v108, v107
	v_xor_b32_e32 v108, v109, v111
	v_xor_b32_e32 v109, v110, v112
	v_add_u32_e32 v110, v113, v76
	v_add_u32_e32 v111, v114, v115
	v_sub_u32_e32 v112, v121, v119
	v_lshrrev_b32_e32 v113, 29, v118
	v_lshlrev_b32_e32 v115, 7, v118
	v_sub_u32_e32 v106, v107, v106
	v_sub_u32_e32 v107, v108, v107
	v_sub_u32_e32 v108, v109, v108
	v_and_b32_e32 v109, -8, v111
	v_add_u32_e32 v111, v110, v87
	v_add_u32_e32 v112, v112, v76
	v_add_u32_e32 v113, v118, v113
	v_lshlrev_b32_e32 v106, 3, v106
	v_lshl_add_u32 v107, v107, 3, v123
	v_lshlrev_b32_e32 v108, 4, v108
	v_sub_u32_e32 v109, v114, v109
	v_and_b32_e32 v113, -8, v113
	v_add_u32_e32 v114, v112, v87
	v_add3_u32 v106, v120, v122, v106
	v_lshlrev_b32_e32 v116, 1, v107
	v_xor_b32_e32 v110, v110, v109
	v_xor_b32_e32 v109, v111, v109
	v_sub_u32_e32 v111, v118, v113
	v_lshlrev_b32_e32 v131, 1, v106
	v_add_lshl_u32 v106, v107, v106, 1
	v_lshlrev_b32_e32 v107, 3, v110
	v_sub_u32_e32 v109, v109, v110
	v_xor_b32_e32 v112, v112, v111
	v_xor_b32_e32 v111, v114, v111
	v_lshlrev_b32_e32 v113, 4, v110
	v_add3_u32 v132, v131, 32, v116
	v_add3_u32 v133, v108, v124, v106
	v_sub_u32_e32 v106, v112, v110
	v_sub_u32_e32 v108, v111, v110
	v_add_lshl_u32 v107, v107, v117, 1
	v_add3_u32 v110, v113, v115, 32
	v_lshlrev_b32_e32 v109, 4, v109
	v_lshl_add_u32 v111, v106, 4, v110
	v_add3_u32 v114, v107, 32, v109
	v_lshl_add_u32 v118, v108, 4, v110
	ds_read_b128 v[106:109], v107 offset:32
	ds_read_b128 v[110:113], v111
	ds_read_b128 v[114:117], v114
	ds_read_b128 v[118:121], v118
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[122:125], v126, s[56:59], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[126:129], v126, s[56:59], 0 offen offset:16
	s_and_b64 s[22:23], s[34:35], s[22:23]
	s_cmp_gt_i32 s43, s24
	s_cselect_b64 s[24:25], -1, 0
	s_add_i32 s26, s38, 28
	s_and_b64 s[24:25], s[34:35], s[24:25]
	v_dot2c_f32_f16_e32 v54, v102, v106
	v_dot2c_f32_f16_e32 v52, v101, v107
	v_dot2c_f32_f16_e32 v50, v100, v108
	v_dot2c_f32_f16_e32 v48, v99, v109
	s_cmp_gt_i32 s43, s26
	v_dot2c_f32_f16_e32 v55, v102, v110
	v_dot2c_f32_f16_e32 v53, v101, v111
	v_dot2c_f32_f16_e32 v51, v100, v112
	v_dot2c_f32_f16_e32 v49, v99, v113
	v_dot2c_f32_f16_e32 v58, v98, v114
	v_dot2c_f32_f16_e32 v56, v97, v115
	v_dot2c_f32_f16_e32 v60, v96, v116
	v_dot2c_f32_f16_e32 v62, v39, v117
	v_dot2c_f32_f16_e32 v59, v98, v118
	v_dot2c_f32_f16_e32 v57, v97, v119
	v_dot2c_f32_f16_e32 v61, v96, v120
	v_dot2c_f32_f16_e32 v63, v39, v121
	s_cselect_b64 s[26:27], -1, 0
	s_add_i32 s28, s38, 24
	s_mov_b32 s38, s39
	v_pk_add_f32 v[40:41], v[40:41], v[54:55]
	s_and_b64 s[26:27], s[34:35], s[26:27]
	v_pk_add_f32 v[40:41], v[52:53], v[40:41]
	s_cmp_gt_i32 s43, s28
	v_pk_add_f32 v[40:41], v[50:51], v[40:41]
	s_cselect_b64 s[28:29], -1, 0
	s_add_i32 s36, s36, 32
	v_pk_add_f32 v[40:41], v[48:49], v[40:41]
	s_and_b64 s[28:29], s[34:35], s[28:29]
	v_pk_add_f32 v[40:41], v[58:59], v[40:41]
	s_cmp_lg_u32 s37, s39
	v_pk_add_f32 v[40:41], v[56:57], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[60:61], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[62:63], v[40:41]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v39, 0, v70, vcc
	v_cndmask_b32_e64 v48, 0, v71, s[0:1]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v49, 0, v69, s[30:31]
	v_cndmask_b32_e64 v50, 0, v68, s[4:5]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v51, 0, v66, s[14:15]
	v_cndmask_b32_e64 v52, 0, v67, s[16:17]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v53, 0, v65, s[18:19]
	v_cndmask_b32_e64 v54, 0, v64, s[20:21]
	v_lshrrev_b32_e32 v55, 24, v39
	v_lshrrev_b32_e32 v56, 24, v48
	v_lshrrev_b32_e32 v60, 24, v49
	v_lshrrev_b32_e32 v57, 24, v50
	v_lshrrev_b32_e32 v62, 24, v51
	v_lshrrev_b32_e32 v66, 24, v52
	v_lshrrev_b32_e32 v96, 24, v53
	v_lshrrev_b32_e32 v68, 24, v54
	v_and_b32_e32 v58, 0xff, v39
	v_bfe_u32 v59, v39, 8, 8
	v_bfe_u32 v39, v39, 16, 8
	v_and_b32_e32 v61, 0xff, v48
	v_bfe_u32 v63, v48, 8, 8
	v_bfe_u32 v64, v48, 16, 8
	v_and_b32_e32 v65, 0xff, v50
	v_bfe_u32 v67, v50, 8, 8
	v_bfe_u32 v69, v50, 16, 8
	v_and_b32_e32 v70, 0xff, v49
	v_bfe_u32 v71, v49, 8, 8
	v_bfe_u32 v97, v49, 16, 8
	v_and_b32_e32 v98, 0xff, v51
	v_bfe_u32 v99, v51, 8, 8
	v_bfe_u32 v100, v51, 16, 8
	v_and_b32_e32 v101, 0xff, v52
	v_bfe_u32 v102, v52, 8, 8
	v_bfe_u32 v106, v52, 16, 8
	v_and_b32_e32 v107, 0xff, v54
	v_bfe_u32 v108, v54, 8, 8
	v_bfe_u32 v109, v54, 16, 8
	v_and_b32_e32 v110, 0xff, v53
	v_bfe_u32 v111, v53, 8, 8
	v_bfe_u32 v112, v53, 16, 8
	v_cvt_f32_fp8_sdwa v113, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v114, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v100 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v101 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v102 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v106 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v100, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v70, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v96 src0_sel:BYTE_0
	v_fma_mixlo_f16 v101, s40, v113, 0
	v_pk_mul_f32 v[48:49], s[50:51], v[48:49]
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	v_pk_mul_f32 v[52:53], s[50:51], v[52:53]
	v_fma_mixlo_f16 v102, s40, v114, 0
	v_pk_mul_f32 v[54:55], s[50:51], v[54:55]
	v_pk_mul_f32 v[56:57], s[50:51], v[56:57]
	v_pk_mul_f32 v[58:59], s[50:51], v[58:59]
	v_fma_mixlo_f16 v98, s40, v98, 0
	v_pk_mul_f32 v[60:61], s[50:51], v[60:61]
	v_pk_mul_f32 v[62:63], s[50:51], v[62:63]
	v_pk_mul_f32 v[64:65], s[50:51], v[64:65]
	v_fma_mixlo_f16 v100, s40, v100, 0
	v_pk_mul_f32 v[66:67], s[50:51], v[66:67]
	v_pk_mul_f32 v[68:69], s[50:51], v[68:69]
	v_pk_mul_f32 v[70:71], s[50:51], v[70:71]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v106, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v51, v53
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v107, v54
	v_cvt_f16_f32_e32 v53, v55
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v54, v57
	v_cvt_f16_f32_e32 v55, v59
	v_cvt_f16_f32_e32 v57, v58
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v58, v63
	v_cvt_f16_f32_e32 v59, v65
	v_cvt_f16_f32_e32 v64, v64
	v_cvt_f16_f32_e32 v65, v66
	v_cvt_f16_f32_e32 v66, v67
	v_cvt_f16_f32_e32 v67, v68
	v_cvt_f16_f32_e32 v68, v69
	v_cvt_f16_f32_e32 v63, v71
	v_cvt_f16_f32_e32 v69, v70
	v_pack_b32_f16 v50, v50, v52
	v_pack_b32_f16 v49, v49, v106
	v_pack_b32_f16 v48, v101, v48
	v_fma_mixhi_f16 v51, s40, v39, 0
	v_pack_b32_f16 v54, v54, v57
	v_pack_b32_f16 v53, v53, v56
	v_pack_b32_f16 v52, v102, v107
	v_fma_mixhi_f16 v55, s40, v97, 0
	v_pack_b32_f16 v58, v58, v64
	v_pack_b32_f16 v57, v61, v62
	v_pack_b32_f16 v56, v98, v60
	v_fma_mixhi_f16 v59, s40, v99, 0
	v_pack_b32_f16 v62, v68, v69
	v_pack_b32_f16 v61, v66, v67
	v_pack_b32_f16 v60, v100, v65
	v_fma_mixhi_f16 v63, s40, v96, 0
	ds_write_b128 v130, v[48:51] offset:32
	ds_write_b128 v131, v[52:55] offset:32
	ds_write_b128 v132, v[56:59]
	ds_write_b128 v133, v[60:63] offset:32
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v39, 0, v122, s[22:23]
	v_cndmask_b32_e64 v48, 0, v124, s[24:25]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v49, 0, v128, s[26:27]
	v_cndmask_b32_e64 v50, 0, v126, s[28:29]
	v_cndmask_b32_e64 v51, 0, v123, s[22:23]
	v_cndmask_b32_e64 v52, 0, v125, s[24:25]
	v_cndmask_b32_e64 v53, 0, v129, s[26:27]
	v_cndmask_b32_e64 v54, 0, v127, s[28:29]
	v_and_b32_e32 v55, 0xffff0000, v39
	v_and_b32_e32 v56, 0xffff0000, v48
	v_and_b32_e32 v57, 0xffff0000, v49
	v_and_b32_e32 v58, 0xffff0000, v50
	v_and_b32_e32 v59, 0xffff0000, v51
	v_and_b32_e32 v60, 0xffff0000, v52
	v_and_b32_e32 v61, 0xffff0000, v53
	v_and_b32_e32 v62, 0xffff0000, v54
	v_lshlrev_b32_e32 v39, 16, v39
	v_lshlrev_b32_e32 v51, 16, v51
	v_lshlrev_b32_e32 v48, 16, v48
	v_lshlrev_b32_e32 v52, 16, v52
	v_lshlrev_b32_e32 v50, 16, v50
	v_lshlrev_b32_e32 v54, 16, v54
	v_lshlrev_b32_e32 v49, 16, v49
	v_lshlrev_b32_e32 v53, 16, v53
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v55, v55
	v_cvt_f16_f32_e32 v51, v51
	v_cvt_f16_f32_e32 v59, v59
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v57, v57
	v_cvt_f16_f32_e32 v53, v53
	v_cvt_f16_f32_e32 v61, v61
	v_pack_b32_f16 v102, v39, v55
	v_pack_b32_f16 v101, v51, v59
	v_pack_b32_f16 v100, v48, v56
	v_pack_b32_f16 v99, v52, v60
	v_pack_b32_f16 v98, v50, v58
	v_pack_b32_f16 v97, v54, v62
	v_pack_b32_f16 v96, v49, v57
	v_pack_b32_f16 v39, v53, v61
	s_cbranch_scc1 .LBB4_10
	s_branch .LBB4_12
.LBB4_11:
	v_mov_b32_e32 v40, 0
.LBB4_12:                               ; %_ZNK7ck_tile10static_forILi0ELi3ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS7_IJLi1ELi4ELi1EEEENS7_IJLi1ELi64ELi8EEEES9_SA_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSQ_IJiiEEESS_Lb0EEENS_9right_padIiiLb0EEESV_EEENSQ_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSQ_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi4ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSQ_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSI_INSJ_INSK_ILSL_1EKS5_lLb1ELSN_0EEES18_LS19_0EEENSQ_IJNS1B_ILi512EEES1D_EEEEENSI_INSJ_INSK_ILSL_1EKDF16_lLb1ELSN_0EEENSP_INSQ_IJNSR_INSQ_
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v95, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v94, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v93, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v92, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v95, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v94, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v93, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v92, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v91, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v90, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v89, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v88, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v91, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v90, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v89, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v88, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v86, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v85, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v84, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v83, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v86, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v85, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v84, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v83, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v82, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v81, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v80, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v79, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v82, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v81, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v80, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v79, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v33
	s_ashr_i32 s0, s4, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s4, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s4, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v102, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v101, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v100, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v99, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v102, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v101, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v100, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v99, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v98, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v97, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v96, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v98, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v97, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v96, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s65, 31
	s_lshr_b32 s5, s1, 26
	s_add_i32 s5, s65, s5
	s_andn2_b32 s5, s5, 63
	s_sub_i32 s5, s65, s5
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s65, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s5, v77
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v77
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[6:7], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[6:7], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[6:7], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[6:7], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[6:7], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s5, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v77
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB4_14
; %bb.13:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[6:7], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[6:7], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s4, s4, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s4
	ds_write_b32 v6, v1
.LBB4_14:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s66, s2
	s_mul_i32 s0, s66, s2
	s_add_i32 s4, s64, -1
	s_mul_i32 s4, s46, s4
	s_add_u32 s6, 0, 0
	s_addc_u32 s6, s81, -1
	s_add_i32 s4, s6, s4
	s_add_u32 s0, s52, s0
	s_addc_u32 s1, s53, s1
	s_lshl_b32 s6, s80, 6
	s_and_b32 s6, s6, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s6, v73
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s5, s5, 4
	v_mov_b32_e32 v1, s5
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s50, s65, 1
	s_mov_b32 s51, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[48:51], 0 offen
	buffer_load_ushort v12, v1, s[48:51], 0 offen offset:512
	buffer_load_ushort v13, v1, s[48:51], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[48:51], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[48:51], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[48:51], 0 offen offset:2560
	s_mov_b32 s10, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s7, v33
	s_add_i32 s8, s4, 1
	s_lshl_b32 s6, s7, 5
	s_add_i32 s4, s6, s33
	v_add_u32_e32 v19, s4, v72
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s46
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s48, s0
	s_mov_b32 s49, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s50, s8
	v_lshl_add_u32 v27, s46, 7, v26
	v_div_scale_f32 v28, s[4:5], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[48:51], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[48:51], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s65, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s65, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s65, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s65, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s65, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s65, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s4, s7, 2
	s_lshl_b32 s5, s7, 6
	s_and_b32 s5, s5, 0xc0
	v_or_b32_e32 v12, s5, v73
	v_add_u32_e32 v13, s4, v74
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s4, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s4
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s4, 0x600
	v_mul_lo_u32 v13, v13, s4
	v_and_or_b32 v13, v77, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s4, 0x2000
	v_add3_u32 v15, v16, s4, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[4:5], s65, v32
	v_cmp_gt_i32_e32 vcc, s64, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s8
	s_and_b64 s[0:1], s[4:5], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s64, v14
	s_and_b64 s[4:5], s[4:5], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[4:5]
	v_cndmask_b32_e64 v15, 0, v9, s[4:5]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s41, v8, 0
	s_mov_b32 s8, s41
	s_mov_b32 s9, s41
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[40:41], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s41, v7, 0
	v_pk_mul_f32 v[6:7], s[40:41], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[40:41], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s41, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s41, v17, 0
	v_add_u32_e32 v5, s6, v72
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v75
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v78
	v_mul_lo_u32 v6, s46, v14
	v_or_b32_e32 v7, 16, v32
.LBB4_15:                               ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s65, v7
	v_readfirstlane_b32 s48, v2
	v_readfirstlane_b32 s49, v3
	v_readfirstlane_b32 s50, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s11, v33
	s_add_i32 s12, s10, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[48:51], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[48:51], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s13, s11, 31
	v_lshl_add_u32 v8, s11, 5, v72
	s_lshr_b32 s13, s13, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s13, s11, s13
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s14, s13, 2
	s_and_b32 s13, s13, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s11, s11, s13
	s_mul_hi_i32 s13, s14, 0x2aaaaaab
	s_mul_i32 s15, s14, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s16, s13, 31
	s_ashr_i32 s13, s13, 5
	v_lshl_or_b32 v13, s11, 6, v73
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s11, s13, s16
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v75
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s11, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v75
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s11, s14, s11
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s12, s11, s12
	s_xor_b32 s11, s11, s10
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s10, s10, 2
	s_sub_i32 s12, s12, s11
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s11, s11, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v76
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s11, s11, s15
	s_lshl_b32 s12, s12, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s13, s11, 0x2000
	v_mov_b32_e32 v10, s11
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s11, s13, s12
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s11
	s_cmpk_lg_i32 s10, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s41, v28, 0
	v_pk_mul_f32 v[8:9], s[8:9], v[8:9]
	v_pk_mul_f32 v[10:11], s[8:9], v[10:11]
	v_pk_mul_f32 v[12:13], s[8:9], v[12:13]
	v_fma_mixlo_f16 v22, s41, v22, 0
	v_pk_mul_f32 v[14:15], s[8:9], v[14:15]
	v_pk_mul_f32 v[16:17], s[8:9], v[16:17]
	v_pk_mul_f32 v[18:19], s[8:9], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s41, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s41, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB4_15
; %bb.16:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s6, v33
	s_ashr_i32 s0, s6, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s6, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s6, s0
	v_lshl_or_b32 v1, s0, 6, v73
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v76
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s4, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s4
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s4, s0, 0xbe
	s_lshl_b32 s5, s4, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s5, s1
	s_add_i32 s5, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s4
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s5, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s67, s2
	s_mul_i32 s0, s67, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s54, s0
	s_addc_u32 s5, s55, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s42, 0x7fffffff
	s_mul_i32 s2, s0, s47
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s6, 2
	s_lshl_b32 s1, s6, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v73
	s_add_i32 s0, s0, s3
	v_add_u32_e32 v4, s0, v74
	v_add_u32_e32 v0, s33, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s47, v[0:1]
	v_cmp_gt_i32_e32 vcc, s64, v0
	v_cmp_gt_i32_e64 s[0:1], s42, v4
	s_add_i32 s2, s64, s2
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 134
		.amdhsa_next_free_sgpr 88
		.amdhsa_accum_offset 136
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end4:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end4-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 19156
; NumSgprs: 94
; NumVgprs: 134
; NumAgprs: 0
; TotalNumVgprs: 134
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 11
; VGPRBlocks: 16
; NumSGPRsForWavesPerEU: 94
; NumVGPRsForWavesPerEU: 134
; AccumOffset: 136
; Occupancy: 3
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 33
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dwordx4 s[56:59], s[0:1], 0x0
	s_load_dwordx2 s[48:49], s[0:1], 0x18
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_load_dwordx2 s[64:65], s[0:1], 0x48
	s_load_dwordx4 s[44:47], s[0:1], 0x60
	s_lshl_b32 s33, s4, 8
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s42, -1
	s_mul_i32 s6, s44, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s43, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s8, s43, 15
	s_add_i32 s9, s65, -1
	s_mul_i32 s84, s45, s9
	s_add_u32 s82, s58, s5
	s_addc_u32 s83, s59, s4
	s_add_i32 s6, s6, s7
	s_ashr_i32 s4, s8, 31
	s_lshr_b32 s4, s4, 28
	s_add_i32 s8, s8, s4
	s_ashr_i32 s85, s8, 4
	s_add_i32 s84, s84, s7
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s80, v33
	s_lshr_b32 s4, s80, 2
	s_add_i32 s4, s4, s3
	s_mul_i32 s5, s4, s44
	s_cmp_gt_i32 s43, 0
	s_cselect_b64 s[68:69], -1, 0
	s_cmp_gt_i32 s42, s4
	s_cselect_b64 s[60:61], -1, 0
	s_lshl_b32 s58, s6, 1
	s_mov_b32 s55, 0x20000
	s_mov_b32 s52, s56
	s_mov_b32 s53, s57
	s_mov_b32 s54, s58
	s_lshl_b32 s14, s5, 1
	v_mov_b32_e32 v0, s14
	buffer_load_dwordx4 v[2:5], v0, s[52:55], 0 offen
	buffer_load_dwordx4 v[6:9], v0, s[52:55], 0 offen offset:16
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v77, -1, v0
	v_lshlrev_b32_e32 v0, 3, v77
	v_and_b32_e32 v32, 8, v0
	s_and_b64 vcc, s[68:69], s[60:61]
	s_cmp_gt_i32 s43, 4
	s_cselect_b64 s[70:71], -1, 0
	s_and_b64 s[6:7], s[70:71], s[60:61]
	s_cmp_gt_i32 s43, 12
	s_cselect_b64 s[72:73], -1, 0
	s_and_b64 s[4:5], s[72:73], s[60:61]
	s_cmp_gt_i32 s43, 8
	s_cselect_b64 s[74:75], -1, 0
	v_lshrrev_b32_e32 v72, 1, v77
	v_lshl_add_u32 v24, s80, 5, v72
	v_mad_u64_u32 v[0:1], s[8:9], v24, s45, v[32:33]
	s_mov_b32 s52, s82
	s_mov_b32 s53, s83
	s_mov_b32 s54, s84
	buffer_load_dwordx2 v[10:11], v0, s[52:55], 0 offen
	s_lshl_b32 s86, s45, 7
	v_add_u32_e32 v1, s86, v0
	v_add_u32_e32 v12, 4, v1
	v_add_u32_e32 v13, s86, v1
	v_add_u32_e32 v14, s86, v12
	v_add_u32_e32 v15, s86, v14
	v_add_u32_e32 v16, -4, v15
	buffer_load_dword v17, v12, s[52:55], 0 offen
	buffer_load_dword v18, v13, s[52:55], 0 offen
	buffer_load_dword v19, v14, s[52:55], 0 offen
	buffer_load_dword v20, v15, s[52:55], 0 offen
	buffer_load_dword v21, v16, s[52:55], 0 offen
	buffer_load_dword v22, v1, s[52:55], 0 offen
	s_mov_b32 s59, 0
	s_load_dwordx2 s[66:67], s[0:1], 0x78
	v_and_b32_e32 v73, 63, v77
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v1, 0, v2, vcc
	v_cndmask_b32_e64 v2, 0, v4, s[6:7]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v4, 0, v8, s[4:5]
	s_and_b64 s[8:9], s[74:75], s[60:61]
	v_cndmask_b32_e64 v6, 0, v6, s[8:9]
	v_cndmask_b32_e32 v3, 0, v3, vcc
	v_cndmask_b32_e64 v5, 0, v5, s[6:7]
	v_cndmask_b32_e64 v8, 0, v9, s[4:5]
	v_cndmask_b32_e64 v7, 0, v7, s[8:9]
	v_and_b32_e32 v9, 0xffff0000, v1
	v_and_b32_e32 v12, 0xffff0000, v2
	v_and_b32_e32 v13, 0xffff0000, v4
	v_and_b32_e32 v14, 0xffff0000, v6
	v_and_b32_e32 v15, 0xffff0000, v3
	v_and_b32_e32 v16, 0xffff0000, v5
	v_and_b32_e32 v23, 0xffff0000, v8
	v_and_b32_e32 v25, 0xffff0000, v7
	v_lshlrev_b32_e32 v1, 16, v1
	v_cvt_f16_f32_e32 v26, v1
	v_cvt_f16_f32_e32 v9, v9
	v_lshlrev_b32_e32 v1, 16, v3
	v_cvt_f16_f32_e32 v3, v1
	v_cvt_f16_f32_e32 v15, v15
	v_lshlrev_b32_e32 v1, 16, v2
	v_cvt_f16_f32_e32 v27, v1
	v_cvt_f16_f32_e32 v12, v12
	v_lshlrev_b32_e32 v1, 16, v5
	v_cvt_f16_f32_e32 v5, v1
	v_cvt_f16_f32_e32 v16, v16
	v_lshlrev_b32_e32 v1, 16, v6
	v_cvt_f16_f32_e32 v6, v1
	v_cvt_f16_f32_e32 v14, v14
	v_lshlrev_b32_e32 v1, 16, v7
	v_cvt_f16_f32_e32 v7, v1
	v_cvt_f16_f32_e32 v25, v25
	v_lshlrev_b32_e32 v1, 16, v4
	v_cvt_f16_f32_e32 v28, v1
	v_cvt_f16_f32_e32 v13, v13
	v_lshlrev_b32_e32 v1, 16, v8
	v_cvt_f16_f32_e32 v8, v1
	v_cvt_f16_f32_e32 v23, v23
	v_cmp_gt_i32_e64 s[4:5], s43, v32
	v_cmp_gt_i32_e32 vcc, s65, v24
	s_and_b64 s[6:7], vcc, s[4:5]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v10, 0, v10, s[6:7]
	v_or_b32_e32 v1, 4, v32
	v_cmp_gt_i32_e64 s[38:39], s43, v1
	s_and_b64 s[6:7], vcc, s[38:39]
	v_cndmask_b32_e64 v11, 0, v11, s[6:7]
	v_add_u32_e32 v1, 0x80, v24
	v_cmp_gt_i32_e64 s[6:7], s65, v1
	s_and_b64 s[8:9], s[6:7], s[38:39]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v17, 0, v17, s[8:9]
	s_and_b64 s[8:9], s[4:5], s[6:7]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v22, 0, v22, s[8:9]
	v_add_u32_e32 v4, 0x100, v24
	v_cmp_gt_i32_e64 s[8:9], s65, v4
	s_and_b64 s[10:11], s[4:5], s[8:9]
	v_cndmask_b32_e64 v18, 0, v18, s[10:11]
	s_and_b64 s[10:11], s[8:9], s[38:39]
	v_cndmask_b32_e64 v19, 0, v19, s[10:11]
	v_add_u32_e32 v2, 0x180, v24
	v_cmp_gt_i32_e64 s[10:11], s65, v2
	s_and_b64 s[12:13], s[10:11], s[38:39]
	v_cndmask_b32_e64 v29, 0, v20, s[12:13]
	s_and_b64 s[12:13], s[4:5], s[10:11]
	v_cndmask_b32_e64 v20, 0, v21, s[12:13]
	v_pack_b32_f16 v86, v26, v9
	v_pack_b32_f16 v85, v3, v15
	v_pack_b32_f16 v84, v27, v12
	v_pack_b32_f16 v83, v5, v16
	v_pack_b32_f16 v82, v6, v14
	v_pack_b32_f16 v81, v7, v25
	v_pack_b32_f16 v80, v28, v13
	v_pack_b32_f16 v79, v8, v23
	v_lshrrev_b32_e32 v3, 24, v10
	v_lshrrev_b32_e32 v5, 24, v11
	v_lshrrev_b32_e32 v16, 24, v17
	v_lshrrev_b32_e32 v12, 24, v22
	v_lshrrev_b32_e32 v21, 24, v18
	v_lshrrev_b32_e32 v23, 24, v19
	v_lshrrev_b32_e32 v25, 24, v29
	v_lshrrev_b32_e32 v26, 24, v20
	v_and_b32_e32 v6, 0xff, v10
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v10, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v10, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v13, s40, v8, 0
	s_mov_b32 s50, s40
	s_mov_b32 s51, s40
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v8, v3 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v11
	v_cvt_f32_fp8_sdwa v9, v3 src0_sel:BYTE_0
	v_bfe_u32 v3, v11, 8, 8
	v_cvt_f32_fp8_sdwa v10, v3 src0_sel:BYTE_0
	v_bfe_u32 v3, v11, 16, 8
	v_cvt_f32_fp8_sdwa v11, v3 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v3, v7
	v_pk_mul_f32 v[8:9], s[40:41], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v7, v9
	v_pk_mul_f32 v[10:11], s[40:41], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v14, v8
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v11
	v_pack_b32_f16 v8, v7, v10
	v_pack_b32_f16 v7, v3, v14
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v22
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v10, v22, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v22, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pack_b32_f16 v6, v13, v6
	v_fma_mixhi_f16 v9, s40, v3, 0
	v_fma_mixlo_f16 v3, s40, v5, 0
	v_pk_mul_f32 v[10:11], s[40:41], v[10:11] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v17
	v_cvt_f32_fp8_sdwa v13, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v17, 8, 8
	v_cvt_f32_fp8_sdwa v14, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v17, 16, 8
	v_cvt_f32_fp8_sdwa v15, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v11
	v_pk_mul_f32 v[12:13], s[40:41], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v11, v13
	v_pk_mul_f32 v[14:15], s[40:41], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v12
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v15
	v_pack_b32_f16 v12, v11, v14
	v_pack_b32_f16 v11, v5, v17
	v_cvt_f32_fp8_sdwa v5, v16 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v18
	v_cvt_f32_fp8_sdwa v16, v14 src0_sel:BYTE_0
	v_bfe_u32 v14, v18, 8, 8
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_bfe_u32 v15, v18, 16, 8
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_pack_b32_f16 v10, v3, v10
	v_fma_mixhi_f16 v13, s40, v5, 0
	v_fma_mixlo_f16 v3, s40, v16, 0
	v_pk_mul_f32 v[14:15], s[40:41], v[14:15] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v16, v21 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v19
	v_cvt_f32_fp8_sdwa v17, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 8, 8
	v_cvt_f32_fp8_sdwa v18, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 16, 8
	v_cvt_f32_fp8_sdwa v19, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v15
	v_pk_mul_f32 v[16:17], s[40:41], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v15, v17
	v_pk_mul_f32 v[18:19], s[40:41], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v21, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v19
	v_pack_b32_f16 v16, v15, v18
	v_pack_b32_f16 v15, v5, v21
	v_cvt_f32_fp8_sdwa v5, v23 src0_sel:BYTE_0
	v_and_b32_e32 v18, 0xff, v20
	v_cvt_f32_fp8_sdwa v21, v18 src0_sel:BYTE_0
	v_bfe_u32 v18, v20, 8, 8
	v_cvt_f32_fp8_sdwa v18, v18 src0_sel:BYTE_0
	v_bfe_u32 v19, v20, 16, 8
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_pack_b32_f16 v14, v3, v14
	v_fma_mixhi_f16 v17, s40, v5, 0
	v_fma_mixlo_f16 v3, s40, v21, 0
	v_pk_mul_f32 v[18:19], s[40:41], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v18
	v_cvt_f32_fp8_sdwa v20, v26 src0_sel:BYTE_0
	v_and_b32_e32 v18, 0xff, v29
	v_cvt_f32_fp8_sdwa v21, v18 src0_sel:BYTE_0
	v_bfe_u32 v18, v29, 8, 8
	v_cvt_f32_fp8_sdwa v22, v18 src0_sel:BYTE_0
	v_bfe_u32 v18, v29, 16, 8
	v_cvt_f32_fp8_sdwa v23, v18 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v26, v19
	v_pk_mul_f32 v[18:19], s[40:41], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v19
	v_pk_mul_f32 v[20:21], s[40:41], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f32_fp8_sdwa v22, v25 src0_sel:BYTE_0
	v_pack_b32_f16 v20, v19, v20
	v_pack_b32_f16 v19, v26, v18
	v_pack_b32_f16 v18, v3, v5
	v_fma_mixhi_f16 v21, s40, v22, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v75, 1, v32
	v_ashrrev_i32_e32 v3, 31, v24
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v24, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v3, v24, v3
	v_add_u32_e32 v3, v75, v3
	v_lshrrev_b32_e32 v22, 29, v5
	v_add_u32_e32 v22, v5, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v5, v22
	v_xor_b32_e32 v3, v3, v22
	v_lshlrev_b32_e32 v22, 3, v3
	v_lshlrev_b32_e32 v5, 7, v5
	v_lshl_add_u32 v5, v3, 4, v5
	ds_write_b128 v5, v[6:9] offset:32
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v1, v5
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v7, 29, v6
	v_add_u32_e32 v7, v6, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v6, v7
	v_xor_b32_e32 v5, v5, v7
	v_sub_u32_e32 v3, v5, v3
	v_lshlrev_b32_e32 v3, 3, v3
	v_lshlrev_b32_e32 v7, 6, v6
	v_add3_u32 v3, v22, v7, v3
	v_lshlrev_b32_e32 v7, 1, v3
	ds_write_b128 v7, v[10:13] offset:32
	v_ashrrev_i32_e32 v8, 31, v4
	v_lshrrev_b32_e32 v8, 30, v8
	v_add_u32_e32 v8, v4, v8
	v_ashrrev_i32_e32 v9, 2, v8
	v_sub_u32_e32 v6, v9, v6
	v_and_b32_e32 v8, -4, v8
	v_sub_u32_e32 v8, v4, v8
	v_add_u32_e32 v8, v8, v75
	v_lshrrev_b32_e32 v10, 29, v9
	v_add_u32_e32 v10, v9, v10
	v_and_b32_e32 v10, -8, v10
	v_sub_u32_e32 v10, v9, v10
	v_xor_b32_e32 v8, v8, v10
	v_sub_u32_e32 v5, v8, v5
	v_lshlrev_b32_e32 v6, 6, v6
	v_lshl_add_u32 v5, v5, 3, v6
	v_lshlrev_b32_e32 v6, 1, v5
	v_add3_u32 v6, v7, 32, v6
	ds_write_b128 v6, v[14:17]
	v_ashrrev_i32_e32 v6, 31, v2
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v2, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_sub_u32_e32 v9, v7, v9
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v6, v2, v6
	v_add_u32_e32 v6, v6, v75
	v_lshrrev_b32_e32 v10, 29, v7
	v_add_u32_e32 v10, v7, v10
	v_and_b32_e32 v10, 0xffffff8, v10
	v_sub_u32_e32 v7, v7, v10
	v_xor_b32_e32 v6, v6, v7
	v_sub_u32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshlrev_b32_e32 v7, 7, v9
	v_add_lshl_u32 v3, v5, v3, 1
	v_add3_u32 v3, v6, v7, v3
	ds_write_b128 v3, v[18:21] offset:32
	s_cmp_gt_i32 s43, 16
	s_cselect_b64 s[76:77], -1, 0
	s_cmp_lt_i32 s43, 17
	v_lshrrev_b32_e32 v3, 3, v77
	v_lshrrev_b32_e32 v74, 6, v77
	v_lshlrev_b32_e32 v76, 2, v74
	v_add_u32_e32 v3, 8, v3
	v_lshrrev_b32_e32 v78, 3, v3
	v_sub_u32_e32 v3, v78, v74
	v_lshlrev_b32_e32 v87, 2, v3
	v_mov_b32_e32 v35, 0
	s_cbranch_scc1 .LBB5_3
; %bb.1:                                ; %.preheader.i.i.i.i.i
	s_max_i32 s15, s85, 2
	v_mad_u64_u32 v[2:3], s[12:13], s45, v2, v[32:33]
	v_mad_u64_u32 v[4:5], s[12:13], s45, v4, v[32:33]
	v_mad_u64_u32 v[6:7], s[12:13], s45, v1, v[32:33]
	s_add_i32 s62, s14, 32
	s_lshl_b32 s63, s15, 4
	s_add_i32 s63, s63, -16
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v1, s82
	v_mov_b32_e32 v3, s83
	v_mov_b32_e32 v5, s84
	v_mov_b32_e32 v7, s56
	v_mov_b32_e32 v36, s57
	v_mov_b32_e32 v37, s58
	v_mov_b32_e32 v35, v34
.LBB5_2:                                ; %.lr.ph.i687.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s78, s59, 16
	v_add_u32_e32 v24, s59, v0
	v_add_u32_e32 v25, s59, v32
	v_readfirstlane_b32 s52, v1
	v_readfirstlane_b32 s53, v3
	v_readfirstlane_b32 s54, v5
	v_add_u32_e32 v26, s59, v6
	v_add_u32_e32 v27, s59, v4
	v_add_u32_e32 v38, s59, v2
	v_readfirstlane_b32 s28, v33
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v18, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v19, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	v_mov_b32_e32 v58, s62
	v_add_u32_e32 v39, 16, v25
	v_add_u32_e32 v40, 20, v25
	buffer_load_dwordx2 v[30:31], v24, s[52:55], 0 offen offset:16
	buffer_load_dwordx2 v[28:29], v26, s[52:55], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[26:27], v27, s[52:55], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[24:25], v38, s[52:55], 0 offen offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s12, s28, 31
	v_readfirstlane_b32 s52, v7
	v_readfirstlane_b32 s53, v36
	v_readfirstlane_b32 s54, v37
	v_lshl_add_u32 v38, s28, 5, v72
	v_cmp_gt_i32_e64 s[26:27], s43, v39
	v_cmp_gt_i32_e64 s[24:25], s43, v40
	s_lshr_b32 s29, s12, 30
	v_ashrrev_i32_e32 v39, 31, v38
	v_add_u32_e32 v40, 0x80, v38
	v_add_u32_e32 v41, 0x100, v38
	v_add_u32_e32 v42, 0x180, v38
	s_and_b64 s[12:13], vcc, s[26:27]
	s_and_b64 s[14:15], vcc, s[24:25]
	s_and_b64 s[16:17], s[6:7], s[24:25]
	s_and_b64 s[18:19], s[6:7], s[26:27]
	s_and_b64 s[20:21], s[8:9], s[26:27]
	s_and_b64 s[22:23], s[8:9], s[24:25]
	s_and_b64 s[24:25], s[10:11], s[24:25]
	s_and_b64 s[26:27], s[10:11], s[26:27]
	s_add_i32 s29, s28, s29
	v_lshrrev_b32_e32 v39, 30, v39
	v_ashrrev_i32_e32 v43, 31, v40
	v_ashrrev_i32_e32 v44, 31, v41
	v_ashrrev_i32_e32 v45, 31, v42
	s_and_b32 s29, s29, 0x3fffffc
	v_add_u32_e32 v39, v38, v39
	v_lshrrev_b32_e32 v43, 30, v43
	v_lshrrev_b32_e32 v44, 30, v44
	v_lshrrev_b32_e32 v45, 30, v45
	s_sub_i32 s28, s28, s29
	v_ashrrev_i32_e32 v46, 2, v39
	v_and_b32_e32 v39, -4, v39
	v_add_u32_e32 v43, v40, v43
	v_add_u32_e32 v44, v41, v44
	v_add_u32_e32 v45, v42, v45
	v_lshl_or_b32 v47, s28, 6, v73
	s_cmp_gt_i32 s43, s78
	v_sub_u32_e32 v38, v38, v39
	v_lshrrev_b32_e32 v39, 29, v46
	v_lshlrev_b32_e32 v48, 7, v46
	v_ashrrev_i32_e32 v49, 2, v43
	v_and_b32_e32 v43, -4, v43
	v_ashrrev_i32_e32 v50, 2, v44
	v_and_b32_e32 v44, -4, v44
	v_ashrrev_i32_e32 v51, 2, v45
	v_and_b32_e32 v45, 0xffffffc, v45
	v_ashrrev_i32_e32 v52, 31, v47
	v_add_u32_e32 v53, 0x100, v47
	s_cselect_b64 s[28:29], -1, 0
	s_add_i32 s30, s59, 20
	v_add_u32_e32 v38, v38, v75
	v_add_u32_e32 v39, v46, v39
	v_sub_u32_e32 v40, v40, v43
	v_lshrrev_b32_e32 v43, 29, v49
	v_lshlrev_b32_e32 v54, 6, v49
	v_sub_u32_e32 v55, v50, v49
	v_sub_u32_e32 v41, v41, v44
	v_lshrrev_b32_e32 v44, 29, v50
	v_sub_u32_e32 v56, v51, v50
	v_sub_u32_e32 v42, v42, v45
	v_lshrrev_b32_e32 v45, 29, v51
	v_lshrrev_b32_e32 v52, 30, v52
	v_ashrrev_i32_e32 v57, 31, v53
	v_and_b32_e32 v39, -8, v39
	v_add_u32_e32 v40, v40, v75
	v_add_u32_e32 v43, v49, v43
	v_add_u32_e32 v41, v41, v75
	v_add_u32_e32 v44, v50, v44
	v_lshlrev_b32_e32 v55, 6, v55
	v_add_u32_e32 v42, v42, v75
	v_add_u32_e32 v45, v51, v45
	v_lshlrev_b32_e32 v56, 7, v56
	v_add_u32_e32 v52, v47, v52
	v_lshrrev_b32_e32 v57, 30, v57
	v_sub_u32_e32 v39, v46, v39
	v_and_b32_e32 v43, -8, v43
	v_and_b32_e32 v44, -8, v44
	v_and_b32_e32 v45, 0xffffff8, v45
	v_ashrrev_i32_e32 v46, 2, v52
	v_and_b32_e32 v52, -4, v52
	v_add_u32_e32 v57, v53, v57
	v_xor_b32_e32 v38, v38, v39
	v_sub_u32_e32 v39, v49, v43
	v_sub_u32_e32 v43, v50, v44
	v_sub_u32_e32 v44, v51, v45
	v_sub_u32_e32 v45, v47, v52
	v_lshrrev_b32_e32 v47, 29, v46
	v_lshlrev_b32_e32 v49, 6, v46
	v_ashrrev_i32_e32 v50, 2, v57
	v_and_b32_e32 v51, -4, v57
	v_lshlrev_b32_e32 v52, 3, v38
	v_lshl_add_u32 v62, v38, 4, v48
	v_xor_b32_e32 v39, v40, v39
	v_xor_b32_e32 v40, v41, v43
	v_xor_b32_e32 v41, v42, v44
	v_add_u32_e32 v42, v45, v76
	v_add_u32_e32 v43, v46, v47
	v_sub_u32_e32 v44, v53, v51
	v_lshrrev_b32_e32 v45, 29, v50
	v_lshlrev_b32_e32 v47, 7, v50
	v_sub_u32_e32 v38, v39, v38
	v_sub_u32_e32 v39, v40, v39
	v_sub_u32_e32 v40, v41, v40
	v_and_b32_e32 v41, -8, v43
	v_add_u32_e32 v43, v42, v87
	v_add_u32_e32 v44, v44, v76
	v_add_u32_e32 v45, v50, v45
	v_lshlrev_b32_e32 v38, 3, v38
	v_lshl_add_u32 v39, v39, 3, v55
	v_lshlrev_b32_e32 v40, 4, v40
	v_sub_u32_e32 v41, v46, v41
	v_and_b32_e32 v45, -8, v45
	v_add_u32_e32 v46, v44, v87
	v_add3_u32 v38, v52, v54, v38
	v_lshlrev_b32_e32 v48, 1, v39
	v_xor_b32_e32 v42, v42, v41
	v_xor_b32_e32 v41, v43, v41
	v_sub_u32_e32 v43, v50, v45
	v_lshlrev_b32_e32 v63, 1, v38
	v_add_lshl_u32 v38, v39, v38, 1
	v_lshlrev_b32_e32 v39, 3, v42
	v_sub_u32_e32 v41, v41, v42
	v_xor_b32_e32 v44, v44, v43
	v_xor_b32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v45, 4, v42
	v_add3_u32 v64, v63, 32, v48
	v_add3_u32 v65, v40, v56, v38
	v_sub_u32_e32 v38, v44, v42
	v_sub_u32_e32 v40, v43, v42
	v_add_lshl_u32 v39, v39, v49, 1
	v_add3_u32 v42, v45, v47, 32
	v_lshlrev_b32_e32 v41, 4, v41
	v_lshl_add_u32 v43, v38, 4, v42
	v_add3_u32 v46, v39, 32, v41
	v_lshl_add_u32 v50, v40, 4, v42
	ds_read_b128 v[38:41], v39 offset:32
	ds_read_b128 v[42:45], v43
	ds_read_b128 v[46:49], v46
	ds_read_b128 v[50:53], v50
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[54:57], v58, s[52:55], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[58:61], v58, s[52:55], 0 offen offset:16
	s_and_b64 s[28:29], s[60:61], s[28:29]
	s_cmp_gt_i32 s43, s30
	s_cselect_b64 s[30:31], -1, 0
	s_add_i32 s34, s59, 28
	s_and_b64 s[30:31], s[60:61], s[30:31]
	v_dot2c_f32_f16_e32 v14, v86, v38
	v_dot2c_f32_f16_e32 v12, v85, v39
	v_dot2c_f32_f16_e32 v10, v84, v40
	v_dot2c_f32_f16_e32 v8, v83, v41
	s_cmp_gt_i32 s43, s34
	v_dot2c_f32_f16_e32 v15, v86, v42
	v_dot2c_f32_f16_e32 v13, v85, v43
	v_dot2c_f32_f16_e32 v11, v84, v44
	v_dot2c_f32_f16_e32 v9, v83, v45
	v_dot2c_f32_f16_e32 v18, v82, v46
	v_dot2c_f32_f16_e32 v16, v81, v47
	v_dot2c_f32_f16_e32 v20, v80, v48
	v_dot2c_f32_f16_e32 v22, v79, v49
	v_dot2c_f32_f16_e32 v19, v82, v50
	v_dot2c_f32_f16_e32 v17, v81, v51
	v_dot2c_f32_f16_e32 v21, v80, v52
	v_dot2c_f32_f16_e32 v23, v79, v53
	s_cselect_b64 s[34:35], -1, 0
	s_add_i32 s36, s59, 24
	s_mov_b32 s59, s78
	v_pk_add_f32 v[14:15], v[34:35], v[14:15]
	s_and_b64 s[34:35], s[60:61], s[34:35]
	v_pk_add_f32 v[12:13], v[12:13], v[14:15]
	s_cmp_gt_i32 s43, s36
	v_pk_add_f32 v[10:11], v[10:11], v[12:13]
	s_cselect_b64 s[36:37], -1, 0
	s_add_i32 s62, s62, 32
	v_pk_add_f32 v[8:9], v[8:9], v[10:11]
	s_and_b64 s[36:37], s[60:61], s[36:37]
	v_pk_add_f32 v[8:9], v[18:19], v[8:9]
	s_cmp_lg_u32 s63, s78
	v_pk_add_f32 v[8:9], v[16:17], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[20:21], v[8:9]
	s_nop 0
	v_pk_add_f32 v[34:35], v[22:23], v[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v8, 0, v30, s[12:13]
	v_cndmask_b32_e64 v9, 0, v31, s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v10, 0, v29, s[16:17]
	v_cndmask_b32_e64 v11, 0, v28, s[18:19]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v12, 0, v26, s[20:21]
	v_cndmask_b32_e64 v13, 0, v27, s[22:23]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v14, 0, v25, s[24:25]
	v_cndmask_b32_e64 v15, 0, v24, s[26:27]
	v_lshrrev_b32_e32 v16, 24, v8
	v_lshrrev_b32_e32 v17, 24, v9
	v_lshrrev_b32_e32 v20, 24, v10
	v_lshrrev_b32_e32 v18, 24, v11
	v_lshrrev_b32_e32 v22, 24, v12
	v_lshrrev_b32_e32 v26, 24, v13
	v_lshrrev_b32_e32 v38, 24, v14
	v_lshrrev_b32_e32 v28, 24, v15
	v_and_b32_e32 v19, 0xff, v8
	v_bfe_u32 v21, v8, 8, 8
	v_bfe_u32 v23, v8, 16, 8
	v_and_b32_e32 v24, 0xff, v9
	v_bfe_u32 v25, v9, 8, 8
	v_bfe_u32 v27, v9, 16, 8
	v_and_b32_e32 v29, 0xff, v11
	v_bfe_u32 v30, v11, 8, 8
	v_bfe_u32 v31, v11, 16, 8
	v_and_b32_e32 v39, 0xff, v10
	v_bfe_u32 v40, v10, 8, 8
	v_bfe_u32 v41, v10, 16, 8
	v_and_b32_e32 v42, 0xff, v12
	v_bfe_u32 v43, v12, 8, 8
	v_bfe_u32 v44, v12, 16, 8
	v_and_b32_e32 v45, 0xff, v13
	v_bfe_u32 v46, v13, 8, 8
	v_bfe_u32 v47, v13, 16, 8
	v_and_b32_e32 v48, 0xff, v15
	v_bfe_u32 v49, v15, 8, 8
	v_bfe_u32 v50, v15, 16, 8
	v_and_b32_e32 v51, 0xff, v14
	v_bfe_u32 v52, v14, 8, 8
	v_bfe_u32 v53, v14, 16, 8
	v_cvt_f32_fp8_sdwa v66, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v38 src0_sel:BYTE_0
	v_fma_mixlo_f16 v43, s40, v66, 0
	v_pk_mul_f32 v[8:9], s[50:51], v[8:9]
	v_pk_mul_f32 v[10:11], s[50:51], v[10:11]
	v_pk_mul_f32 v[12:13], s[50:51], v[12:13]
	v_fma_mixlo_f16 v44, s40, v68, 0
	v_pk_mul_f32 v[14:15], s[50:51], v[14:15]
	v_pk_mul_f32 v[16:17], s[50:51], v[16:17]
	v_pk_mul_f32 v[18:19], s[50:51], v[18:19]
	v_fma_mixlo_f16 v40, s40, v40, 0
	v_pk_mul_f32 v[20:21], s[50:51], v[20:21]
	v_pk_mul_f32 v[22:23], s[50:51], v[22:23]
	v_pk_mul_f32 v[24:25], s[50:51], v[24:25]
	v_fma_mixlo_f16 v42, s40, v42, 0
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	v_pk_mul_f32 v[28:29], s[50:51], v[28:29]
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v45, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v46, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v18, v23
	v_cvt_f16_f32_e32 v19, v25
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v23, v31
	v_cvt_f16_f32_e32 v29, v30
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v45
	v_pack_b32_f16 v8, v43, v8
	v_fma_mixhi_f16 v11, s40, v67, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v44, v46
	v_fma_mixhi_f16 v15, s40, v39, 0
	v_pack_b32_f16 v18, v18, v24
	v_pack_b32_f16 v17, v21, v22
	v_pack_b32_f16 v16, v40, v20
	v_fma_mixhi_f16 v19, s40, v41, 0
	v_pack_b32_f16 v22, v28, v29
	v_pack_b32_f16 v21, v26, v27
	v_pack_b32_f16 v20, v42, v25
	v_fma_mixhi_f16 v23, s40, v38, 0
	ds_write_b128 v62, v[8:11] offset:32
	ds_write_b128 v63, v[12:15] offset:32
	ds_write_b128 v64, v[16:19]
	ds_write_b128 v65, v[20:23] offset:32
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v54, s[28:29]
	v_cndmask_b32_e64 v9, 0, v56, s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v60, s[34:35]
	v_cndmask_b32_e64 v11, 0, v58, s[36:37]
	v_cndmask_b32_e64 v12, 0, v55, s[28:29]
	v_cndmask_b32_e64 v13, 0, v57, s[30:31]
	v_cndmask_b32_e64 v14, 0, v61, s[34:35]
	v_cndmask_b32_e64 v15, 0, v59, s[36:37]
	v_and_b32_e32 v16, 0xffff0000, v8
	v_and_b32_e32 v17, 0xffff0000, v9
	v_and_b32_e32 v18, 0xffff0000, v10
	v_and_b32_e32 v19, 0xffff0000, v11
	v_and_b32_e32 v20, 0xffff0000, v12
	v_and_b32_e32 v21, 0xffff0000, v13
	v_and_b32_e32 v22, 0xffff0000, v14
	v_and_b32_e32 v23, 0xffff0000, v15
	v_lshlrev_b32_e32 v8, 16, v8
	v_lshlrev_b32_e32 v12, 16, v12
	v_lshlrev_b32_e32 v9, 16, v9
	v_lshlrev_b32_e32 v13, 16, v13
	v_lshlrev_b32_e32 v11, 16, v11
	v_lshlrev_b32_e32 v15, 16, v15
	v_lshlrev_b32_e32 v10, 16, v10
	v_lshlrev_b32_e32 v14, 16, v14
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v23, v23
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v22, v22
	v_pack_b32_f16 v86, v8, v16
	v_pack_b32_f16 v85, v12, v20
	v_pack_b32_f16 v84, v9, v17
	v_pack_b32_f16 v83, v13, v21
	v_pack_b32_f16 v82, v11, v19
	v_pack_b32_f16 v81, v15, v23
	v_pack_b32_f16 v80, v10, v18
	v_pack_b32_f16 v79, v14, v22
	s_cbranch_scc1 .LBB5_2
	s_branch .LBB5_4
.LBB5_3:
	v_mov_b32_e32 v34, 0
.LBB5_4:                                ; %Flow247
	s_load_dwordx4 s[52:55], s[0:1], 0x28
	s_mov_b32 s81, s65
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s3
	s_mul_i32 s6, s1, s44
	s_cmp_gt_i32 s42, s1
	s_cselect_b64 s[78:79], -1, 0
	s_mov_b32 s63, 0x20000
	s_mov_b32 s60, s56
	s_mov_b32 s61, s57
	s_mov_b32 s62, s58
	s_lshl_b32 s14, s6, 1
	v_mov_b32_e32 v16, s14
	buffer_load_dwordx4 v[18:21], v16, s[60:63], 0 offen
	buffer_load_dwordx4 v[22:25], v16, s[60:63], 0 offen offset:16
	v_lshl_add_u32 v44, s0, 5, v72
	v_add_u32_e32 v28, 0x200, v44
	v_mad_u64_u32 v[16:17], s[0:1], v28, s45, v[32:33]
	s_mov_b32 s60, s82
	s_mov_b32 s61, s83
	s_mov_b32 s62, s84
	buffer_load_dwordx2 v[26:27], v16, s[60:63], 0 offen
	v_add_u32_e32 v17, s86, v16
	v_add_u32_e32 v29, 4, v17
	v_add_u32_e32 v30, s86, v17
	v_add_u32_e32 v31, s86, v29
	v_add_u32_e32 v36, s86, v31
	v_add_u32_e32 v37, -4, v36
	buffer_load_dword v29, v29, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v30, v30, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v31, v31, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v36, v36, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v37, v37, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v38, v17, s[60:63], 0 offen
	s_and_b64 vcc, s[68:69], s[78:79]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v17, 0, v18, vcc
	s_and_b64 s[0:1], s[70:71], s[78:79]
	v_cndmask_b32_e64 v18, 0, v20, s[0:1]
	s_and_b64 s[6:7], s[72:73], s[78:79]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v20, 0, v24, s[6:7]
	s_and_b64 s[8:9], s[74:75], s[78:79]
	v_cndmask_b32_e64 v22, 0, v22, s[8:9]
	v_and_b32_e32 v24, 0xffff0000, v17
	v_and_b32_e32 v39, 0xffff0000, v18
	v_and_b32_e32 v40, 0xffff0000, v20
	v_and_b32_e32 v41, 0xffff0000, v22
	v_cndmask_b32_e32 v19, 0, v19, vcc
	v_and_b32_e32 v42, 0xffff0000, v19
	v_cndmask_b32_e64 v21, 0, v21, s[0:1]
	v_and_b32_e32 v43, 0xffff0000, v21
	v_cndmask_b32_e64 v25, 0, v25, s[6:7]
	v_and_b32_e32 v45, 0xffff0000, v25
	v_cndmask_b32_e64 v23, 0, v23, s[8:9]
	v_and_b32_e32 v46, 0xffff0000, v23
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v47, v17
	v_cvt_f16_f32_e32 v24, v24
	v_lshlrev_b32_e32 v17, 16, v19
	v_cvt_f16_f32_e32 v19, v17
	v_cvt_f16_f32_e32 v42, v42
	v_lshlrev_b32_e32 v17, 16, v18
	v_cvt_f16_f32_e32 v48, v17
	v_cvt_f16_f32_e32 v39, v39
	v_lshlrev_b32_e32 v17, 16, v21
	v_cvt_f16_f32_e32 v21, v17
	v_cvt_f16_f32_e32 v43, v43
	v_lshlrev_b32_e32 v17, 16, v22
	v_cvt_f16_f32_e32 v22, v17
	v_cvt_f16_f32_e32 v41, v41
	v_lshlrev_b32_e32 v17, 16, v23
	v_cvt_f16_f32_e32 v23, v17
	v_cvt_f16_f32_e32 v46, v46
	v_lshlrev_b32_e32 v17, 16, v20
	v_cvt_f16_f32_e32 v49, v17
	v_cvt_f16_f32_e32 v40, v40
	v_lshlrev_b32_e32 v17, 16, v25
	v_cvt_f16_f32_e32 v25, v17
	v_cvt_f16_f32_e32 v45, v45
	v_cmp_gt_i32_e64 s[6:7], s65, v28
	s_and_b64 vcc, s[4:5], s[6:7]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v26, 0, v26, vcc
	s_and_b64 vcc, s[38:39], s[6:7]
	v_cndmask_b32_e32 v27, 0, v27, vcc
	v_add_u32_e32 v17, 0x280, v44
	v_cmp_gt_i32_e64 s[8:9], s65, v17
	s_and_b64 vcc, s[38:39], s[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v50, 0, v29, vcc
	s_and_b64 vcc, s[4:5], s[8:9]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v28, 0, v38, vcc
	v_add_u32_e32 v20, 0x300, v44
	v_cmp_gt_i32_e64 s[10:11], s65, v20
	s_and_b64 vcc, s[4:5], s[10:11]
	v_cndmask_b32_e32 v38, 0, v30, vcc
	s_and_b64 vcc, s[38:39], s[10:11]
	v_cndmask_b32_e32 v51, 0, v31, vcc
	v_add_u32_e32 v18, 0x380, v44
	v_cmp_gt_i32_e64 s[12:13], s65, v18
	s_and_b64 vcc, s[38:39], s[12:13]
	v_cndmask_b32_e32 v52, 0, v36, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	v_cndmask_b32_e32 v53, 0, v37, vcc
	v_pack_b32_f16 v95, v47, v24
	v_pack_b32_f16 v94, v19, v42
	v_pack_b32_f16 v93, v48, v39
	v_pack_b32_f16 v92, v21, v43
	v_pack_b32_f16 v91, v22, v41
	v_pack_b32_f16 v90, v23, v46
	v_pack_b32_f16 v89, v49, v40
	v_pack_b32_f16 v88, v25, v45
	v_lshrrev_b32_e32 v19, 24, v26
	v_lshrrev_b32_e32 v21, 24, v27
	v_lshrrev_b32_e32 v36, 24, v50
	v_lshrrev_b32_e32 v29, 24, v28
	v_lshrrev_b32_e32 v37, 24, v38
	v_lshrrev_b32_e32 v40, 24, v51
	v_and_b32_e32 v22, 0xff, v26
	v_cvt_f32_fp8_sdwa v24, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v26, 8, 8
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_bfe_u32 v23, v26, 16, 8
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v45, 24, v52
	v_lshrrev_b32_e32 v41, 24, v53
	v_fma_mixlo_f16 v30, s40, v24, 0
	v_pk_mul_f32 v[22:23], s[50:51], v[22:23]
	v_cvt_f32_fp8_sdwa v24, v19 src0_sel:BYTE_0
	v_and_b32_e32 v19, 0xff, v27
	v_cvt_f32_fp8_sdwa v25, v19 src0_sel:BYTE_0
	v_bfe_u32 v19, v27, 8, 8
	v_cvt_f32_fp8_sdwa v26, v19 src0_sel:BYTE_0
	v_bfe_u32 v19, v27, 16, 8
	v_cvt_f32_fp8_sdwa v27, v19 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v19, v23
	v_pk_mul_f32 v[24:25], s[50:51], v[24:25]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v25
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v31, v24
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v25, v27
	v_pack_b32_f16 v24, v23, v26
	v_pack_b32_f16 v23, v19, v31
	v_cvt_f32_fp8_sdwa v19, v21 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v28
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_bfe_u32 v26, v28, 8, 8
	v_cvt_f32_fp8_sdwa v26, v26 src0_sel:BYTE_0
	v_bfe_u32 v27, v28, 16, 8
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v30, v22
	v_fma_mixhi_f16 v25, s40, v19, 0
	v_fma_mixlo_f16 v19, s40, v21, 0
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	v_cvt_f32_fp8_sdwa v28, v29 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v50
	v_cvt_f32_fp8_sdwa v29, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v50, 8, 8
	v_cvt_f32_fp8_sdwa v30, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v50, 16, 8
	v_cvt_f32_fp8_sdwa v31, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v27
	v_pk_mul_f32 v[28:29], s[50:51], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v27, v29
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v39, v28
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v29, v31
	v_pack_b32_f16 v28, v27, v30
	v_pack_b32_f16 v27, v21, v39
	v_cvt_f32_fp8_sdwa v21, v36 src0_sel:BYTE_0
	v_and_b32_e32 v30, 0xff, v38
	v_cvt_f32_fp8_sdwa v36, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v38, 8, 8
	v_cvt_f32_fp8_sdwa v30, v30 src0_sel:BYTE_0
	v_bfe_u32 v31, v38, 16, 8
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v26, v19, v26
	v_fma_mixhi_f16 v29, s40, v21, 0
	v_fma_mixlo_f16 v19, s40, v36, 0
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	v_cvt_f32_fp8_sdwa v36, v37 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v51
	v_cvt_f32_fp8_sdwa v37, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v51, 8, 8
	v_cvt_f32_fp8_sdwa v38, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v51, 16, 8
	v_cvt_f32_fp8_sdwa v39, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v31
	v_pk_mul_f32 v[36:37], s[50:51], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v37
	v_pk_mul_f32 v[38:39], s[50:51], v[38:39]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v38
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v42, v30
	v_cvt_f16_f32_e32 v39, v39
	v_pack_b32_f16 v38, v31, v37
	v_pack_b32_f16 v37, v21, v36
	v_cvt_f32_fp8_sdwa v21, v40 src0_sel:BYTE_0
	v_and_b32_e32 v30, 0xff, v53
	v_cvt_f32_fp8_sdwa v40, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v53, 8, 8
	v_cvt_f32_fp8_sdwa v30, v30 src0_sel:BYTE_0
	v_bfe_u32 v31, v53, 16, 8
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v42
	v_fma_mixhi_f16 v39, s40, v21, 0
	v_fma_mixlo_f16 v19, s40, v40, 0
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v30
	v_cvt_f32_fp8_sdwa v40, v41 src0_sel:BYTE_0
	v_and_b32_e32 v30, 0xff, v52
	v_cvt_f32_fp8_sdwa v41, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v52, 8, 8
	v_cvt_f32_fp8_sdwa v42, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v52, 16, 8
	v_cvt_f32_fp8_sdwa v43, v30 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v46, v31
	v_pk_mul_f32 v[30:31], s[50:51], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v31
	v_pk_mul_f32 v[40:41], s[50:51], v[42:43]
	s_nop 0
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v43, v41
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_pack_b32_f16 v42, v31, v40
	v_pack_b32_f16 v41, v46, v30
	v_pack_b32_f16 v40, v19, v21
	v_fma_mixhi_f16 v43, s40, v45, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v44
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v44, v19
	v_ashrrev_i32_e32 v21, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v44, v19
	v_add_u32_e32 v19, v19, v75
	v_lshrrev_b32_e32 v30, 29, v21
	v_add_u32_e32 v30, v21, v30
	v_and_b32_e32 v30, -8, v30
	v_sub_u32_e32 v30, v21, v30
	v_xor_b32_e32 v19, v19, v30
	v_lshlrev_b32_e32 v30, 3, v19
	v_lshlrev_b32_e32 v21, 7, v21
	v_lshl_add_u32 v21, v19, 4, v21
	ds_write_b128 v21, v[22:25] offset:32
	v_add_u32_e32 v21, 0x80, v44
	v_ashrrev_i32_e32 v22, 31, v21
	v_lshrrev_b32_e32 v22, 30, v22
	v_add_u32_e32 v22, v21, v22
	v_ashrrev_i32_e32 v23, 2, v22
	v_and_b32_e32 v22, -4, v22
	v_sub_u32_e32 v21, v21, v22
	v_add_u32_e32 v21, v21, v75
	v_lshrrev_b32_e32 v22, 29, v23
	v_add_u32_e32 v22, v23, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v23, v22
	v_xor_b32_e32 v21, v21, v22
	v_sub_u32_e32 v19, v21, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v22, 6, v23
	v_add3_u32 v19, v30, v22, v19
	v_lshlrev_b32_e32 v22, 1, v19
	ds_write_b128 v22, v[26:29] offset:32
	v_add_u32_e32 v24, 0x100, v44
	v_ashrrev_i32_e32 v25, 31, v24
	v_lshrrev_b32_e32 v25, 30, v25
	v_add_u32_e32 v25, v24, v25
	v_ashrrev_i32_e32 v26, 2, v25
	v_sub_u32_e32 v23, v26, v23
	v_and_b32_e32 v25, -4, v25
	v_sub_u32_e32 v24, v24, v25
	v_add_u32_e32 v24, v24, v75
	v_lshrrev_b32_e32 v25, 29, v26
	v_add_u32_e32 v25, v26, v25
	v_and_b32_e32 v25, -8, v25
	v_sub_u32_e32 v25, v26, v25
	v_xor_b32_e32 v24, v24, v25
	v_sub_u32_e32 v21, v24, v21
	v_lshlrev_b32_e32 v23, 6, v23
	v_lshl_add_u32 v21, v21, 3, v23
	v_lshlrev_b32_e32 v23, 1, v21
	v_add3_u32 v22, v22, 32, v23
	ds_write_b128 v22, v[36:39]
	v_add_u32_e32 v22, 0x180, v44
	v_ashrrev_i32_e32 v23, 31, v22
	v_lshrrev_b32_e32 v23, 30, v23
	v_add_u32_e32 v23, v22, v23
	v_ashrrev_i32_e32 v25, 2, v23
	v_sub_u32_e32 v26, v25, v26
	v_and_b32_e32 v23, 0xffffffc, v23
	v_sub_u32_e32 v22, v22, v23
	v_add_u32_e32 v22, v22, v75
	v_lshrrev_b32_e32 v23, 29, v25
	v_add_u32_e32 v23, v25, v23
	v_and_b32_e32 v23, 0xffffff8, v23
	v_sub_u32_e32 v23, v25, v23
	v_xor_b32_e32 v22, v22, v23
	v_sub_u32_e32 v22, v22, v24
	v_lshlrev_b32_e32 v22, 4, v22
	v_lshlrev_b32_e32 v23, 7, v26
	v_add_lshl_u32 v19, v21, v19, 1
	v_add3_u32 v19, v22, v23, v19
	ds_write_b128 v19, v[40:43] offset:32
	s_mov_b32 s87, 0
	v_cndmask_b32_e64 v19, 0, 1, s[76:77]
	v_cmp_ne_u32_e64 s[0:1], 1, v19
	s_andn2_b64 vcc, exec, s[76:77]
	v_mov_b32_e32 v37, 0
	s_cbranch_vccnz .LBB5_7
; %bb.5:                                ; %.preheader.i155.i.i.i.i
	s_max_i32 s15, s85, 2
	v_mad_u64_u32 v[18:19], s[16:17], s45, v18, v[32:33]
	v_mad_u64_u32 v[20:21], s[16:17], s45, v20, v[32:33]
	v_mad_u64_u32 v[22:23], s[16:17], s45, v17, v[32:33]
	s_add_i32 s59, s14, 32
	s_lshl_b32 s76, s15, 4
	s_add_i32 s76, s76, -16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v17, s82
	v_mov_b32_e32 v19, s83
	v_mov_b32_e32 v21, s84
	v_mov_b32_e32 v23, s56
	v_mov_b32_e32 v54, s57
	v_mov_b32_e32 v55, s58
	v_mov_b32_e32 v37, v36
.LBB5_6:                                ; %.lr.ph.i687.i156.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s77, s87, 16
	v_add_u32_e32 v46, s87, v16
	v_add_u32_e32 v47, s87, v32
	v_readfirstlane_b32 s60, v17
	v_readfirstlane_b32 s61, v19
	v_readfirstlane_b32 s62, v21
	v_add_u32_e32 v48, s87, v22
	v_add_u32_e32 v49, s87, v20
	v_add_u32_e32 v56, s87, v18
	v_readfirstlane_b32 s28, v33
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v26, 0
	v_mov_b32_e32 v24, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v27, 0
	v_mov_b32_e32 v25, 0
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v38, 0
	v_mov_b32_e32 v42, 0
	v_mov_b32_e32 v44, 0
	v_mov_b32_e32 v41, 0
	v_mov_b32_e32 v39, 0
	v_mov_b32_e32 v43, 0
	v_mov_b32_e32 v45, 0
	v_mov_b32_e32 v100, s59
	v_add_u32_e32 v57, 16, v47
	v_add_u32_e32 v58, 20, v47
	buffer_load_dwordx2 v[52:53], v46, s[60:63], 0 offen offset:16
	buffer_load_dwordx2 v[50:51], v48, s[60:63], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[48:49], v49, s[60:63], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[46:47], v56, s[60:63], 0 offen offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s14, s28, 31
	v_readfirstlane_b32 s60, v23
	v_readfirstlane_b32 s61, v54
	v_readfirstlane_b32 s62, v55
	v_lshl_add_u32 v56, s28, 5, v72
	v_cmp_gt_i32_e64 s[26:27], s43, v57
	v_cmp_gt_i32_e64 s[24:25], s43, v58
	s_lshr_b32 s29, s14, 30
	v_ashrrev_i32_e32 v57, 31, v56
	v_add_u32_e32 v58, 0x80, v56
	v_add_u32_e32 v59, 0x100, v56
	v_add_u32_e32 v60, 0x180, v56
	s_and_b64 vcc, s[6:7], s[26:27]
	s_and_b64 s[14:15], s[6:7], s[24:25]
	s_and_b64 s[16:17], s[8:9], s[24:25]
	s_and_b64 s[18:19], s[8:9], s[26:27]
	s_and_b64 s[20:21], s[10:11], s[26:27]
	s_and_b64 s[22:23], s[10:11], s[24:25]
	s_and_b64 s[24:25], s[12:13], s[24:25]
	s_and_b64 s[26:27], s[12:13], s[26:27]
	s_add_i32 s29, s28, s29
	v_lshrrev_b32_e32 v57, 30, v57
	v_ashrrev_i32_e32 v61, 31, v58
	v_ashrrev_i32_e32 v62, 31, v59
	v_ashrrev_i32_e32 v63, 31, v60
	s_and_b32 s29, s29, 0x3fffffc
	v_add_u32_e32 v57, v56, v57
	v_lshrrev_b32_e32 v61, 30, v61
	v_lshrrev_b32_e32 v62, 30, v62
	v_lshrrev_b32_e32 v63, 30, v63
	s_sub_i32 s28, s28, s29
	v_ashrrev_i32_e32 v64, 2, v57
	v_and_b32_e32 v57, -4, v57
	v_add_u32_e32 v61, v58, v61
	v_add_u32_e32 v62, v59, v62
	v_add_u32_e32 v63, v60, v63
	v_lshl_or_b32 v65, s28, 6, v73
	s_cmp_gt_i32 s43, s77
	v_sub_u32_e32 v56, v56, v57
	v_lshrrev_b32_e32 v57, 29, v64
	v_lshlrev_b32_e32 v66, 7, v64
	v_ashrrev_i32_e32 v67, 2, v61
	v_and_b32_e32 v61, -4, v61
	v_ashrrev_i32_e32 v68, 2, v62
	v_and_b32_e32 v62, -4, v62
	v_ashrrev_i32_e32 v69, 2, v63
	v_and_b32_e32 v63, 0xffffffc, v63
	v_ashrrev_i32_e32 v70, 31, v65
	v_add_u32_e32 v71, 0x100, v65
	s_cselect_b64 s[28:29], -1, 0
	s_add_i32 s30, s87, 20
	v_add_u32_e32 v56, v56, v75
	v_add_u32_e32 v57, v64, v57
	v_sub_u32_e32 v58, v58, v61
	v_lshrrev_b32_e32 v61, 29, v67
	v_lshlrev_b32_e32 v96, 6, v67
	v_sub_u32_e32 v97, v68, v67
	v_sub_u32_e32 v59, v59, v62
	v_lshrrev_b32_e32 v62, 29, v68
	v_sub_u32_e32 v98, v69, v68
	v_sub_u32_e32 v60, v60, v63
	v_lshrrev_b32_e32 v63, 29, v69
	v_lshrrev_b32_e32 v70, 30, v70
	v_ashrrev_i32_e32 v99, 31, v71
	v_and_b32_e32 v57, -8, v57
	v_add_u32_e32 v58, v58, v75
	v_add_u32_e32 v61, v67, v61
	v_add_u32_e32 v59, v59, v75
	v_add_u32_e32 v62, v68, v62
	v_lshlrev_b32_e32 v97, 6, v97
	v_add_u32_e32 v60, v60, v75
	v_add_u32_e32 v63, v69, v63
	v_lshlrev_b32_e32 v98, 7, v98
	v_add_u32_e32 v70, v65, v70
	v_lshrrev_b32_e32 v99, 30, v99
	v_sub_u32_e32 v57, v64, v57
	v_and_b32_e32 v61, -8, v61
	v_and_b32_e32 v62, -8, v62
	v_and_b32_e32 v63, 0xffffff8, v63
	v_ashrrev_i32_e32 v64, 2, v70
	v_and_b32_e32 v70, -4, v70
	v_add_u32_e32 v99, v71, v99
	v_xor_b32_e32 v56, v56, v57
	v_sub_u32_e32 v57, v67, v61
	v_sub_u32_e32 v61, v68, v62
	v_sub_u32_e32 v62, v69, v63
	v_sub_u32_e32 v63, v65, v70
	v_lshrrev_b32_e32 v65, 29, v64
	v_lshlrev_b32_e32 v67, 6, v64
	v_ashrrev_i32_e32 v68, 2, v99
	v_and_b32_e32 v69, -4, v99
	v_lshlrev_b32_e32 v70, 3, v56
	v_lshl_add_u32 v104, v56, 4, v66
	v_xor_b32_e32 v57, v58, v57
	v_xor_b32_e32 v58, v59, v61
	v_xor_b32_e32 v59, v60, v62
	v_add_u32_e32 v60, v63, v76
	v_add_u32_e32 v61, v64, v65
	v_sub_u32_e32 v62, v71, v69
	v_lshrrev_b32_e32 v63, 29, v68
	v_lshlrev_b32_e32 v65, 7, v68
	v_sub_u32_e32 v56, v57, v56
	v_sub_u32_e32 v57, v58, v57
	v_sub_u32_e32 v58, v59, v58
	v_and_b32_e32 v59, -8, v61
	v_add_u32_e32 v61, v60, v87
	v_add_u32_e32 v62, v62, v76
	v_add_u32_e32 v63, v68, v63
	v_lshlrev_b32_e32 v56, 3, v56
	v_lshl_add_u32 v57, v57, 3, v97
	v_lshlrev_b32_e32 v58, 4, v58
	v_sub_u32_e32 v59, v64, v59
	v_and_b32_e32 v63, -8, v63
	v_add_u32_e32 v64, v62, v87
	v_add3_u32 v56, v70, v96, v56
	v_lshlrev_b32_e32 v66, 1, v57
	v_xor_b32_e32 v60, v60, v59
	v_xor_b32_e32 v59, v61, v59
	v_sub_u32_e32 v61, v68, v63
	v_lshlrev_b32_e32 v105, 1, v56
	v_add_lshl_u32 v56, v57, v56, 1
	v_lshlrev_b32_e32 v57, 3, v60
	v_sub_u32_e32 v59, v59, v60
	v_xor_b32_e32 v62, v62, v61
	v_xor_b32_e32 v61, v64, v61
	v_lshlrev_b32_e32 v63, 4, v60
	v_add3_u32 v106, v105, 32, v66
	v_add3_u32 v107, v58, v98, v56
	v_sub_u32_e32 v56, v62, v60
	v_sub_u32_e32 v58, v61, v60
	v_add_lshl_u32 v57, v57, v67, 1
	v_add3_u32 v60, v63, v65, 32
	v_lshlrev_b32_e32 v59, 4, v59
	v_lshl_add_u32 v61, v56, 4, v60
	v_add3_u32 v64, v57, 32, v59
	v_lshl_add_u32 v68, v58, 4, v60
	ds_read_b128 v[56:59], v57 offset:32
	ds_read_b128 v[60:63], v61
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[96:99], v100, s[60:63], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[100:103], v100, s[60:63], 0 offen offset:16
	s_and_b64 s[28:29], s[78:79], s[28:29]
	s_cmp_gt_i32 s43, s30
	s_cselect_b64 s[30:31], -1, 0
	s_add_i32 s34, s87, 28
	s_and_b64 s[30:31], s[78:79], s[30:31]
	v_dot2c_f32_f16_e32 v30, v95, v56
	v_dot2c_f32_f16_e32 v28, v94, v57
	v_dot2c_f32_f16_e32 v26, v93, v58
	v_dot2c_f32_f16_e32 v24, v92, v59
	s_cmp_gt_i32 s43, s34
	v_dot2c_f32_f16_e32 v31, v95, v60
	v_dot2c_f32_f16_e32 v29, v94, v61
	v_dot2c_f32_f16_e32 v27, v93, v62
	v_dot2c_f32_f16_e32 v25, v92, v63
	v_dot2c_f32_f16_e32 v40, v91, v64
	v_dot2c_f32_f16_e32 v38, v90, v65
	v_dot2c_f32_f16_e32 v42, v89, v66
	v_dot2c_f32_f16_e32 v44, v88, v67
	v_dot2c_f32_f16_e32 v41, v91, v68
	v_dot2c_f32_f16_e32 v39, v90, v69
	v_dot2c_f32_f16_e32 v43, v89, v70
	v_dot2c_f32_f16_e32 v45, v88, v71
	s_cselect_b64 s[34:35], -1, 0
	s_add_i32 s36, s87, 24
	s_mov_b32 s87, s77
	v_pk_add_f32 v[30:31], v[36:37], v[30:31]
	s_and_b64 s[34:35], s[78:79], s[34:35]
	v_pk_add_f32 v[28:29], v[28:29], v[30:31]
	s_cmp_gt_i32 s43, s36
	v_pk_add_f32 v[26:27], v[26:27], v[28:29]
	s_cselect_b64 s[36:37], -1, 0
	s_add_i32 s59, s59, 32
	v_pk_add_f32 v[24:25], v[24:25], v[26:27]
	s_and_b64 s[36:37], s[78:79], s[36:37]
	v_pk_add_f32 v[24:25], v[40:41], v[24:25]
	s_cmp_lg_u32 s76, s77
	v_pk_add_f32 v[24:25], v[38:39], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[42:43], v[24:25]
	s_nop 0
	v_pk_add_f32 v[36:37], v[44:45], v[24:25]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v24, 0, v52, vcc
	v_cndmask_b32_e64 v25, 0, v53, s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v26, 0, v51, s[16:17]
	v_cndmask_b32_e64 v27, 0, v50, s[18:19]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v28, 0, v48, s[20:21]
	v_cndmask_b32_e64 v29, 0, v49, s[22:23]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v30, 0, v47, s[24:25]
	v_cndmask_b32_e64 v31, 0, v46, s[26:27]
	v_lshrrev_b32_e32 v38, 24, v24
	v_lshrrev_b32_e32 v39, 24, v25
	v_lshrrev_b32_e32 v42, 24, v26
	v_lshrrev_b32_e32 v40, 24, v27
	v_lshrrev_b32_e32 v44, 24, v28
	v_lshrrev_b32_e32 v48, 24, v29
	v_lshrrev_b32_e32 v56, 24, v30
	v_lshrrev_b32_e32 v50, 24, v31
	v_and_b32_e32 v41, 0xff, v24
	v_bfe_u32 v43, v24, 8, 8
	v_bfe_u32 v45, v24, 16, 8
	v_and_b32_e32 v46, 0xff, v25
	v_bfe_u32 v47, v25, 8, 8
	v_bfe_u32 v49, v25, 16, 8
	v_and_b32_e32 v51, 0xff, v27
	v_bfe_u32 v52, v27, 8, 8
	v_bfe_u32 v53, v27, 16, 8
	v_and_b32_e32 v57, 0xff, v26
	v_bfe_u32 v58, v26, 8, 8
	v_bfe_u32 v59, v26, 16, 8
	v_and_b32_e32 v60, 0xff, v28
	v_bfe_u32 v61, v28, 8, 8
	v_bfe_u32 v62, v28, 16, 8
	v_and_b32_e32 v63, 0xff, v29
	v_bfe_u32 v64, v29, 8, 8
	v_bfe_u32 v65, v29, 16, 8
	v_and_b32_e32 v66, 0xff, v31
	v_bfe_u32 v67, v31, 8, 8
	v_bfe_u32 v68, v31, 16, 8
	v_and_b32_e32 v69, 0xff, v30
	v_bfe_u32 v70, v30, 8, 8
	v_bfe_u32 v71, v30, 16, 8
	v_cvt_f32_fp8_sdwa v88, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v56 src0_sel:BYTE_0
	v_fma_mixlo_f16 v61, s40, v88, 0
	v_pk_mul_f32 v[24:25], s[50:51], v[24:25]
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	v_pk_mul_f32 v[28:29], s[50:51], v[28:29]
	v_fma_mixlo_f16 v62, s40, v90, 0
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	v_pk_mul_f32 v[38:39], s[50:51], v[38:39]
	v_pk_mul_f32 v[40:41], s[50:51], v[40:41]
	v_fma_mixlo_f16 v58, s40, v58, 0
	v_pk_mul_f32 v[42:43], s[50:51], v[42:43]
	v_pk_mul_f32 v[44:45], s[50:51], v[44:45]
	v_pk_mul_f32 v[46:47], s[50:51], v[46:47]
	v_fma_mixlo_f16 v60, s40, v60, 0
	v_pk_mul_f32 v[48:49], s[50:51], v[48:49]
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	v_pk_mul_f32 v[52:53], s[50:51], v[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v63, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v29
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v64, v30
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v30, v39
	v_cvt_f16_f32_e32 v31, v41
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v40, v45
	v_cvt_f16_f32_e32 v41, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v47, v48
	v_cvt_f16_f32_e32 v48, v49
	v_cvt_f16_f32_e32 v49, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v45, v53
	v_cvt_f16_f32_e32 v51, v52
	v_pack_b32_f16 v26, v26, v28
	v_pack_b32_f16 v25, v25, v63
	v_pack_b32_f16 v24, v61, v24
	v_fma_mixhi_f16 v27, s40, v89, 0
	v_pack_b32_f16 v30, v30, v39
	v_pack_b32_f16 v29, v29, v38
	v_pack_b32_f16 v28, v62, v64
	v_fma_mixhi_f16 v31, s40, v57, 0
	v_pack_b32_f16 v40, v40, v46
	v_pack_b32_f16 v39, v43, v44
	v_pack_b32_f16 v38, v58, v42
	v_fma_mixhi_f16 v41, s40, v59, 0
	v_pack_b32_f16 v44, v50, v51
	v_pack_b32_f16 v43, v48, v49
	v_pack_b32_f16 v42, v60, v47
	v_fma_mixhi_f16 v45, s40, v56, 0
	ds_write_b128 v104, v[24:27] offset:32
	ds_write_b128 v105, v[28:31] offset:32
	ds_write_b128 v106, v[38:41]
	ds_write_b128 v107, v[42:45] offset:32
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v24, 0, v96, s[28:29]
	v_cndmask_b32_e64 v25, 0, v98, s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v26, 0, v102, s[34:35]
	v_cndmask_b32_e64 v27, 0, v100, s[36:37]
	v_cndmask_b32_e64 v28, 0, v97, s[28:29]
	v_cndmask_b32_e64 v29, 0, v99, s[30:31]
	v_cndmask_b32_e64 v30, 0, v103, s[34:35]
	v_cndmask_b32_e64 v31, 0, v101, s[36:37]
	v_and_b32_e32 v38, 0xffff0000, v24
	v_and_b32_e32 v39, 0xffff0000, v25
	v_and_b32_e32 v40, 0xffff0000, v26
	v_and_b32_e32 v41, 0xffff0000, v27
	v_and_b32_e32 v42, 0xffff0000, v28
	v_and_b32_e32 v43, 0xffff0000, v29
	v_and_b32_e32 v44, 0xffff0000, v30
	v_and_b32_e32 v45, 0xffff0000, v31
	v_lshlrev_b32_e32 v24, 16, v24
	v_lshlrev_b32_e32 v28, 16, v28
	v_lshlrev_b32_e32 v25, 16, v25
	v_lshlrev_b32_e32 v29, 16, v29
	v_lshlrev_b32_e32 v27, 16, v27
	v_lshlrev_b32_e32 v31, 16, v31
	v_lshlrev_b32_e32 v26, 16, v26
	v_lshlrev_b32_e32 v30, 16, v30
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v29, v29
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v31, v31
	v_cvt_f16_f32_e32 v45, v45
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v44, v44
	v_pack_b32_f16 v95, v24, v38
	v_pack_b32_f16 v94, v28, v42
	v_pack_b32_f16 v93, v25, v39
	v_pack_b32_f16 v92, v29, v43
	v_pack_b32_f16 v91, v27, v41
	v_pack_b32_f16 v90, v31, v45
	v_pack_b32_f16 v89, v26, v40
	v_pack_b32_f16 v88, v30, v44
	s_cbranch_scc1 .LBB5_6
	s_branch .LBB5_8
.LBB5_7:
	v_mov_b32_e32 v36, 0
.LBB5_8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi4ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s6, v33
	s_ashr_i32 s7, s6, 31
	s_lshr_b32 s7, s7, 30
	s_add_i32 s7, s6, s7
	s_and_b32 s7, s7, 0x3fffffc
	s_sub_i32 s7, s6, s7
	v_lshl_or_b32 v16, s7, 6, v73
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v76
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v87
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v76
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v87
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s7, s6, 2
	s_add_i32 s7, s7, s3
	s_mul_i32 s8, s7, s44
	s_cmp_gt_i32 s42, s7
	s_cselect_b64 s[34:35], -1, 0
	s_mov_b32 s59, 0x20000
	s_lshl_b32 s14, s8, 1
	v_mov_b32_e32 v38, s14
	buffer_load_dwordx4 v[40:43], v38, s[56:59], 0 offen
	buffer_load_dwordx4 v[44:47], v38, s[56:59], 0 offen offset:16
	v_lshl_add_u32 v64, s6, 5, v72
	v_add_u32_e32 v50, 0x400, v64
	v_mad_u64_u32 v[38:39], s[6:7], v50, s45, v[32:33]
	s_mov_b64 s[8:9], s[56:57]
	s_mov_b64 s[10:11], s[58:59]
	s_mov_b32 s8, s82
	s_mov_b32 s9, s83
	s_mov_b32 s10, s84
	buffer_load_dwordx2 v[48:49], v38, s[8:11], 0 offen
	v_add_u32_e32 v39, s86, v38
	v_add_u32_e32 v51, 4, v39
	v_add_u32_e32 v52, s86, v39
	v_add_u32_e32 v53, s86, v51
	v_add_u32_e32 v54, s86, v53
	v_add_u32_e32 v55, -4, v54
	buffer_load_dword v51, v51, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v52, v52, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v53, v53, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v54, v54, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v55, v55, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v39, v39, s[8:11], 0 offen
	s_and_b64 vcc, s[68:69], s[34:35]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v40, 0, v40, vcc
	s_and_b64 s[6:7], s[70:71], s[34:35]
	v_cndmask_b32_e64 v42, 0, v42, s[6:7]
	s_and_b64 s[8:9], s[72:73], s[34:35]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v46, 0, v46, s[8:9]
	s_and_b64 s[10:11], s[74:75], s[34:35]
	v_cndmask_b32_e64 v44, 0, v44, s[10:11]
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_and_b32_e32 v56, 0xffff0000, v40
	v_and_b32_e32 v57, 0xffff0000, v42
	v_and_b32_e32 v58, 0xffff0000, v46
	v_and_b32_e32 v59, 0xffff0000, v44
	v_and_b32_e32 v60, 0xffff0000, v41
	v_cndmask_b32_e64 v43, 0, v43, s[6:7]
	v_and_b32_e32 v61, 0xffff0000, v43
	v_cndmask_b32_e64 v47, 0, v47, s[8:9]
	v_and_b32_e32 v62, 0xffff0000, v47
	v_cndmask_b32_e64 v45, 0, v45, s[10:11]
	v_and_b32_e32 v63, 0xffff0000, v45
	v_lshlrev_b32_e32 v40, 16, v40
	v_cvt_f16_f32_e32 v65, v40
	v_cvt_f16_f32_e32 v56, v56
	v_lshlrev_b32_e32 v40, 16, v41
	v_cvt_f16_f32_e32 v41, v40
	v_cvt_f16_f32_e32 v60, v60
	v_lshlrev_b32_e32 v40, 16, v42
	v_cvt_f16_f32_e32 v66, v40
	v_cvt_f16_f32_e32 v57, v57
	v_lshlrev_b32_e32 v40, 16, v43
	v_cvt_f16_f32_e32 v43, v40
	v_cvt_f16_f32_e32 v61, v61
	v_lshlrev_b32_e32 v40, 16, v44
	v_cvt_f16_f32_e32 v67, v40
	v_cvt_f16_f32_e32 v59, v59
	v_lshlrev_b32_e32 v40, 16, v45
	v_cvt_f16_f32_e32 v45, v40
	v_cvt_f16_f32_e32 v63, v63
	v_lshlrev_b32_e32 v40, 16, v46
	v_cvt_f16_f32_e32 v46, v40
	v_cvt_f16_f32_e32 v58, v58
	v_lshlrev_b32_e32 v40, 16, v47
	v_cvt_f16_f32_e32 v47, v40
	v_cvt_f16_f32_e32 v62, v62
	v_cmp_gt_i32_e64 s[6:7], s65, v50
	s_and_b64 vcc, s[4:5], s[6:7]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v48, 0, v48, vcc
	s_and_b64 vcc, s[38:39], s[6:7]
	v_cndmask_b32_e32 v68, 0, v49, vcc
	v_add_u32_e32 v40, 0x480, v64
	v_cmp_gt_i32_e64 s[8:9], s65, v40
	s_and_b64 vcc, s[38:39], s[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v69, 0, v51, vcc
	s_and_b64 vcc, s[4:5], s[8:9]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v70, 0, v39, vcc
	v_add_u32_e32 v44, 0x500, v64
	v_cmp_gt_i32_e64 s[10:11], s65, v44
	s_and_b64 vcc, s[4:5], s[10:11]
	v_cndmask_b32_e32 v71, 0, v52, vcc
	s_and_b64 vcc, s[38:39], s[10:11]
	v_cndmask_b32_e32 v103, 0, v53, vcc
	v_add_u32_e32 v42, 0x580, v64
	v_cmp_gt_i32_e64 s[12:13], s65, v42
	s_and_b64 vcc, s[38:39], s[12:13]
	v_cndmask_b32_e32 v104, 0, v54, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	v_cndmask_b32_e32 v105, 0, v55, vcc
	v_pack_b32_f16 v102, v65, v56
	v_pack_b32_f16 v101, v41, v60
	v_pack_b32_f16 v100, v66, v57
	v_pack_b32_f16 v99, v43, v61
	v_pack_b32_f16 v98, v67, v59
	v_pack_b32_f16 v97, v45, v63
	v_pack_b32_f16 v96, v46, v58
	v_pack_b32_f16 v39, v47, v62
	v_lshrrev_b32_e32 v41, 24, v48
	v_lshrrev_b32_e32 v43, 24, v68
	v_lshrrev_b32_e32 v45, 24, v69
	v_lshrrev_b32_e32 v52, 24, v70
	v_lshrrev_b32_e32 v56, 24, v71
	v_lshrrev_b32_e32 v60, 24, v103
	v_and_b32_e32 v46, 0xff, v48
	v_cvt_f32_fp8_sdwa v49, v46 src0_sel:BYTE_0
	v_bfe_u32 v46, v48, 8, 8
	v_cvt_f32_fp8_sdwa v46, v46 src0_sel:BYTE_0
	v_bfe_u32 v47, v48, 16, 8
	v_cvt_f32_fp8_sdwa v47, v47 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v65, 24, v104
	v_lshrrev_b32_e32 v61, 24, v105
	v_fma_mixlo_f16 v53, s40, v49, 0
	v_pk_mul_f32 v[46:47], s[50:51], v[46:47]
	v_cvt_f32_fp8_sdwa v48, v41 src0_sel:BYTE_0
	v_and_b32_e32 v41, 0xff, v68
	v_cvt_f32_fp8_sdwa v49, v41 src0_sel:BYTE_0
	v_bfe_u32 v41, v68, 8, 8
	v_cvt_f32_fp8_sdwa v50, v41 src0_sel:BYTE_0
	v_bfe_u32 v41, v68, 16, 8
	v_cvt_f32_fp8_sdwa v51, v41 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v41, v47
	v_pk_mul_f32 v[48:49], s[50:51], v[48:49]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v49
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	s_nop 0
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v54, v48
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v49, v51
	v_pack_b32_f16 v48, v47, v50
	v_pack_b32_f16 v47, v41, v54
	v_cvt_f32_fp8_sdwa v41, v43 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v70
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_bfe_u32 v50, v70, 8, 8
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_bfe_u32 v51, v70, 16, 8
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v53, v46
	v_fma_mixhi_f16 v49, s40, v41, 0
	v_fma_mixlo_f16 v41, s40, v43, 0
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	v_cvt_f32_fp8_sdwa v52, v52 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v69
	v_cvt_f32_fp8_sdwa v53, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v69, 8, 8
	v_cvt_f32_fp8_sdwa v54, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v69, 16, 8
	v_cvt_f32_fp8_sdwa v55, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v51
	v_pk_mul_f32 v[52:53], s[50:51], v[52:53]
	s_nop 0
	v_cvt_f16_f32_e32 v51, v53
	v_pk_mul_f32 v[54:55], s[50:51], v[54:55]
	s_nop 0
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v52
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v55
	v_pack_b32_f16 v52, v51, v54
	v_pack_b32_f16 v51, v43, v57
	v_cvt_f32_fp8_sdwa v43, v45 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v71
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v54, v71, 8, 8
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_bfe_u32 v55, v71, 16, 8
	v_cvt_f32_fp8_sdwa v55, v55 src0_sel:BYTE_0
	v_pack_b32_f16 v50, v41, v50
	v_fma_mixhi_f16 v53, s40, v43, 0
	v_fma_mixlo_f16 v41, s40, v45, 0
	v_pk_mul_f32 v[54:55], s[50:51], v[54:55]
	v_cvt_f32_fp8_sdwa v56, v56 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v103
	v_cvt_f32_fp8_sdwa v57, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v103, 8, 8
	v_cvt_f32_fp8_sdwa v58, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v103, 16, 8
	v_cvt_f32_fp8_sdwa v59, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v55
	v_pk_mul_f32 v[56:57], s[50:51], v[56:57]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v57
	v_pk_mul_f32 v[58:59], s[50:51], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v55, v58
	v_cvt_f16_f32_e32 v58, v56
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v59
	v_pack_b32_f16 v56, v45, v55
	v_pack_b32_f16 v55, v43, v58
	v_cvt_f32_fp8_sdwa v43, v60 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v105
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v58, v105, 8, 8
	v_cvt_f32_fp8_sdwa v58, v58 src0_sel:BYTE_0
	v_bfe_u32 v59, v105, 16, 8
	v_cvt_f32_fp8_sdwa v59, v59 src0_sel:BYTE_0
	v_pack_b32_f16 v54, v41, v54
	v_fma_mixhi_f16 v57, s40, v43, 0
	v_fma_mixlo_f16 v41, s40, v45, 0
	v_pk_mul_f32 v[58:59], s[50:51], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v58
	v_cvt_f32_fp8_sdwa v60, v61 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v104
	v_cvt_f32_fp8_sdwa v61, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v104, 8, 8
	v_cvt_f32_fp8_sdwa v62, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v104, 16, 8
	v_cvt_f32_fp8_sdwa v63, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v59
	v_pk_mul_f32 v[58:59], s[50:51], v[60:61]
	s_nop 0
	v_cvt_f16_f32_e32 v59, v59
	v_pk_mul_f32 v[60:61], s[50:51], v[62:63]
	s_nop 0
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f32_fp8_sdwa v62, v65 src0_sel:BYTE_0
	v_pack_b32_f16 v60, v59, v60
	v_pack_b32_f16 v59, v45, v58
	v_pack_b32_f16 v58, v41, v43
	v_fma_mixhi_f16 v61, s40, v62, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v64
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v64, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v64, v41
	v_add_u32_e32 v41, v41, v75
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[46:49] offset:32
	v_add_u32_e32 v43, 0x80, v64
	v_ashrrev_i32_e32 v46, 31, v43
	v_lshrrev_b32_e32 v46, 30, v46
	v_add_u32_e32 v46, v43, v46
	v_ashrrev_i32_e32 v47, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_sub_u32_e32 v43, v43, v46
	v_add_u32_e32 v43, v43, v75
	v_lshrrev_b32_e32 v46, 29, v47
	v_add_u32_e32 v46, v47, v46
	v_and_b32_e32 v46, -8, v46
	v_sub_u32_e32 v46, v47, v46
	v_xor_b32_e32 v43, v43, v46
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v46, 6, v47
	v_add3_u32 v41, v45, v46, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[50:53] offset:32
	v_add_u32_e32 v46, 0x100, v64
	v_ashrrev_i32_e32 v48, 31, v46
	v_lshrrev_b32_e32 v48, 30, v48
	v_add_u32_e32 v48, v46, v48
	v_ashrrev_i32_e32 v49, 2, v48
	v_sub_u32_e32 v47, v49, v47
	v_and_b32_e32 v48, -4, v48
	v_sub_u32_e32 v46, v46, v48
	v_add_u32_e32 v46, v46, v75
	v_lshrrev_b32_e32 v48, 29, v49
	v_add_u32_e32 v48, v49, v48
	v_and_b32_e32 v48, -8, v48
	v_sub_u32_e32 v48, v49, v48
	v_xor_b32_e32 v46, v46, v48
	v_sub_u32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v47, 6, v47
	v_lshl_add_u32 v43, v43, 3, v47
	v_lshlrev_b32_e32 v47, 1, v43
	v_add3_u32 v45, v45, 32, v47
	ds_write_b128 v45, v[54:57]
	v_add_u32_e32 v45, 0x180, v64
	v_ashrrev_i32_e32 v47, 31, v45
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v45, v47
	v_ashrrev_i32_e32 v48, 2, v47
	v_sub_u32_e32 v49, v48, v49
	v_and_b32_e32 v47, 0xffffffc, v47
	v_sub_u32_e32 v45, v45, v47
	v_add_u32_e32 v45, v45, v75
	v_lshrrev_b32_e32 v47, 29, v48
	v_add_u32_e32 v47, v48, v47
	v_and_b32_e32 v47, 0xffffff8, v47
	v_sub_u32_e32 v47, v48, v47
	v_xor_b32_e32 v45, v45, v47
	v_sub_u32_e32 v45, v45, v46
	v_lshlrev_b32_e32 v45, 4, v45
	v_lshlrev_b32_e32 v46, 7, v49
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v41, v45, v46, v41
	ds_write_b128 v41, v[58:61] offset:32
	s_mov_b32 s38, 0
	s_and_b64 vcc, exec, s[0:1]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB5_11
; %bb.9:                                ; %.preheader.i443.i.i.i.i
	s_max_i32 s4, s85, 2
	v_mad_u64_u32 v[42:43], s[0:1], s45, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s45, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s45, v40, v[32:33]
	s_add_i32 s36, s14, 32
	s_lshl_b32 s37, s4, 4
	s_add_i32 s37, s37, -16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s82
	v_mov_b32_e32 v45, s83
	v_mov_b32_e32 v47, s84
	v_mov_b32_e32 v103, s56
	v_mov_b32_e32 v104, s57
	v_mov_b32_e32 v105, s58
	v_mov_b32_e32 v41, v40
.LBB5_10:                               ; %.lr.ph.i687.i444.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s39, s38, 16
	v_add_u32_e32 v106, s38, v38
	v_add_u32_e32 v64, s38, v32
	v_readfirstlane_b32 s56, v43
	v_readfirstlane_b32 s57, v45
	v_readfirstlane_b32 s58, v47
	v_add_u32_e32 v107, s38, v46
	v_add_u32_e32 v108, s38, v44
	v_add_u32_e32 v109, s38, v42
	v_readfirstlane_b32 s22, v33
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v62, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v63, 0
	v_mov_b32_e32 v126, s36
	v_add_u32_e32 v110, 16, v64
	v_add_u32_e32 v111, 20, v64
	buffer_load_dwordx2 v[70:71], v106, s[56:59], 0 offen offset:16
	buffer_load_dwordx2 v[68:69], v107, s[56:59], 0 offen offset:16
	buffer_load_dwordx2 v[66:67], v108, s[56:59], 0 offen offset:16
	buffer_load_dwordx2 v[64:65], v109, s[56:59], 0 offen offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s22, 31
	v_readfirstlane_b32 s56, v103
	v_readfirstlane_b32 s57, v104
	v_readfirstlane_b32 s58, v105
	v_lshl_add_u32 v106, s22, 5, v72
	v_cmp_gt_i32_e64 s[20:21], s43, v110
	v_cmp_gt_i32_e64 s[18:19], s43, v111
	s_lshr_b32 s23, s0, 30
	v_ashrrev_i32_e32 v107, 31, v106
	v_add_u32_e32 v108, 0x80, v106
	v_add_u32_e32 v109, 0x100, v106
	v_add_u32_e32 v110, 0x180, v106
	s_and_b64 vcc, s[6:7], s[20:21]
	s_and_b64 s[0:1], s[6:7], s[18:19]
	s_and_b64 s[30:31], s[8:9], s[18:19]
	s_and_b64 s[4:5], s[8:9], s[20:21]
	s_and_b64 s[14:15], s[10:11], s[20:21]
	s_and_b64 s[16:17], s[10:11], s[18:19]
	s_and_b64 s[18:19], s[12:13], s[18:19]
	s_and_b64 s[20:21], s[12:13], s[20:21]
	s_add_i32 s23, s22, s23
	v_lshrrev_b32_e32 v107, 30, v107
	v_ashrrev_i32_e32 v111, 31, v108
	v_ashrrev_i32_e32 v112, 31, v109
	v_ashrrev_i32_e32 v113, 31, v110
	s_and_b32 s23, s23, 0x3fffffc
	v_add_u32_e32 v107, v106, v107
	v_lshrrev_b32_e32 v111, 30, v111
	v_lshrrev_b32_e32 v112, 30, v112
	v_lshrrev_b32_e32 v113, 30, v113
	s_sub_i32 s22, s22, s23
	v_ashrrev_i32_e32 v114, 2, v107
	v_and_b32_e32 v107, -4, v107
	v_add_u32_e32 v111, v108, v111
	v_add_u32_e32 v112, v109, v112
	v_add_u32_e32 v113, v110, v113
	v_lshl_or_b32 v115, s22, 6, v73
	s_cmp_gt_i32 s43, s39
	v_sub_u32_e32 v106, v106, v107
	v_lshrrev_b32_e32 v107, 29, v114
	v_lshlrev_b32_e32 v116, 7, v114
	v_ashrrev_i32_e32 v117, 2, v111
	v_and_b32_e32 v111, -4, v111
	v_ashrrev_i32_e32 v118, 2, v112
	v_and_b32_e32 v112, -4, v112
	v_ashrrev_i32_e32 v119, 2, v113
	v_and_b32_e32 v113, 0xffffffc, v113
	v_ashrrev_i32_e32 v120, 31, v115
	v_add_u32_e32 v121, 0x100, v115
	s_cselect_b64 s[22:23], -1, 0
	s_add_i32 s24, s38, 20
	v_add_u32_e32 v106, v106, v75
	v_add_u32_e32 v107, v114, v107
	v_sub_u32_e32 v108, v108, v111
	v_lshrrev_b32_e32 v111, 29, v117
	v_lshlrev_b32_e32 v122, 6, v117
	v_sub_u32_e32 v123, v118, v117
	v_sub_u32_e32 v109, v109, v112
	v_lshrrev_b32_e32 v112, 29, v118
	v_sub_u32_e32 v124, v119, v118
	v_sub_u32_e32 v110, v110, v113
	v_lshrrev_b32_e32 v113, 29, v119
	v_lshrrev_b32_e32 v120, 30, v120
	v_ashrrev_i32_e32 v125, 31, v121
	v_and_b32_e32 v107, -8, v107
	v_add_u32_e32 v108, v108, v75
	v_add_u32_e32 v111, v117, v111
	v_add_u32_e32 v109, v109, v75
	v_add_u32_e32 v112, v118, v112
	v_lshlrev_b32_e32 v123, 6, v123
	v_add_u32_e32 v110, v110, v75
	v_add_u32_e32 v113, v119, v113
	v_lshlrev_b32_e32 v124, 7, v124
	v_add_u32_e32 v120, v115, v120
	v_lshrrev_b32_e32 v125, 30, v125
	v_sub_u32_e32 v107, v114, v107
	v_and_b32_e32 v111, -8, v111
	v_and_b32_e32 v112, -8, v112
	v_and_b32_e32 v113, 0xffffff8, v113
	v_ashrrev_i32_e32 v114, 2, v120
	v_and_b32_e32 v120, -4, v120
	v_add_u32_e32 v125, v121, v125
	v_xor_b32_e32 v106, v106, v107
	v_sub_u32_e32 v107, v117, v111
	v_sub_u32_e32 v111, v118, v112
	v_sub_u32_e32 v112, v119, v113
	v_sub_u32_e32 v113, v115, v120
	v_lshrrev_b32_e32 v115, 29, v114
	v_lshlrev_b32_e32 v117, 6, v114
	v_ashrrev_i32_e32 v118, 2, v125
	v_and_b32_e32 v119, -4, v125
	v_lshlrev_b32_e32 v120, 3, v106
	v_lshl_add_u32 v130, v106, 4, v116
	v_xor_b32_e32 v107, v108, v107
	v_xor_b32_e32 v108, v109, v111
	v_xor_b32_e32 v109, v110, v112
	v_add_u32_e32 v110, v113, v76
	v_add_u32_e32 v111, v114, v115
	v_sub_u32_e32 v112, v121, v119
	v_lshrrev_b32_e32 v113, 29, v118
	v_lshlrev_b32_e32 v115, 7, v118
	v_sub_u32_e32 v106, v107, v106
	v_sub_u32_e32 v107, v108, v107
	v_sub_u32_e32 v108, v109, v108
	v_and_b32_e32 v109, -8, v111
	v_add_u32_e32 v111, v110, v87
	v_add_u32_e32 v112, v112, v76
	v_add_u32_e32 v113, v118, v113
	v_lshlrev_b32_e32 v106, 3, v106
	v_lshl_add_u32 v107, v107, 3, v123
	v_lshlrev_b32_e32 v108, 4, v108
	v_sub_u32_e32 v109, v114, v109
	v_and_b32_e32 v113, -8, v113
	v_add_u32_e32 v114, v112, v87
	v_add3_u32 v106, v120, v122, v106
	v_lshlrev_b32_e32 v116, 1, v107
	v_xor_b32_e32 v110, v110, v109
	v_xor_b32_e32 v109, v111, v109
	v_sub_u32_e32 v111, v118, v113
	v_lshlrev_b32_e32 v131, 1, v106
	v_add_lshl_u32 v106, v107, v106, 1
	v_lshlrev_b32_e32 v107, 3, v110
	v_sub_u32_e32 v109, v109, v110
	v_xor_b32_e32 v112, v112, v111
	v_xor_b32_e32 v111, v114, v111
	v_lshlrev_b32_e32 v113, 4, v110
	v_add3_u32 v132, v131, 32, v116
	v_add3_u32 v133, v108, v124, v106
	v_sub_u32_e32 v106, v112, v110
	v_sub_u32_e32 v108, v111, v110
	v_add_lshl_u32 v107, v107, v117, 1
	v_add3_u32 v110, v113, v115, 32
	v_lshlrev_b32_e32 v109, 4, v109
	v_lshl_add_u32 v111, v106, 4, v110
	v_add3_u32 v114, v107, 32, v109
	v_lshl_add_u32 v118, v108, 4, v110
	ds_read_b128 v[106:109], v107 offset:32
	ds_read_b128 v[110:113], v111
	ds_read_b128 v[114:117], v114
	ds_read_b128 v[118:121], v118
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[122:125], v126, s[56:59], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[126:129], v126, s[56:59], 0 offen offset:16
	s_and_b64 s[22:23], s[34:35], s[22:23]
	s_cmp_gt_i32 s43, s24
	s_cselect_b64 s[24:25], -1, 0
	s_add_i32 s26, s38, 28
	s_and_b64 s[24:25], s[34:35], s[24:25]
	v_dot2c_f32_f16_e32 v54, v102, v106
	v_dot2c_f32_f16_e32 v52, v101, v107
	v_dot2c_f32_f16_e32 v50, v100, v108
	v_dot2c_f32_f16_e32 v48, v99, v109
	s_cmp_gt_i32 s43, s26
	v_dot2c_f32_f16_e32 v55, v102, v110
	v_dot2c_f32_f16_e32 v53, v101, v111
	v_dot2c_f32_f16_e32 v51, v100, v112
	v_dot2c_f32_f16_e32 v49, v99, v113
	v_dot2c_f32_f16_e32 v58, v98, v114
	v_dot2c_f32_f16_e32 v56, v97, v115
	v_dot2c_f32_f16_e32 v60, v96, v116
	v_dot2c_f32_f16_e32 v62, v39, v117
	v_dot2c_f32_f16_e32 v59, v98, v118
	v_dot2c_f32_f16_e32 v57, v97, v119
	v_dot2c_f32_f16_e32 v61, v96, v120
	v_dot2c_f32_f16_e32 v63, v39, v121
	s_cselect_b64 s[26:27], -1, 0
	s_add_i32 s28, s38, 24
	s_mov_b32 s38, s39
	v_pk_add_f32 v[40:41], v[40:41], v[54:55]
	s_and_b64 s[26:27], s[34:35], s[26:27]
	v_pk_add_f32 v[40:41], v[52:53], v[40:41]
	s_cmp_gt_i32 s43, s28
	v_pk_add_f32 v[40:41], v[50:51], v[40:41]
	s_cselect_b64 s[28:29], -1, 0
	s_add_i32 s36, s36, 32
	v_pk_add_f32 v[40:41], v[48:49], v[40:41]
	s_and_b64 s[28:29], s[34:35], s[28:29]
	v_pk_add_f32 v[40:41], v[58:59], v[40:41]
	s_cmp_lg_u32 s37, s39
	v_pk_add_f32 v[40:41], v[56:57], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[60:61], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[62:63], v[40:41]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v39, 0, v70, vcc
	v_cndmask_b32_e64 v48, 0, v71, s[0:1]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v49, 0, v69, s[30:31]
	v_cndmask_b32_e64 v50, 0, v68, s[4:5]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v51, 0, v66, s[14:15]
	v_cndmask_b32_e64 v52, 0, v67, s[16:17]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v53, 0, v65, s[18:19]
	v_cndmask_b32_e64 v54, 0, v64, s[20:21]
	v_lshrrev_b32_e32 v55, 24, v39
	v_lshrrev_b32_e32 v56, 24, v48
	v_lshrrev_b32_e32 v60, 24, v49
	v_lshrrev_b32_e32 v57, 24, v50
	v_lshrrev_b32_e32 v62, 24, v51
	v_lshrrev_b32_e32 v66, 24, v52
	v_lshrrev_b32_e32 v96, 24, v53
	v_lshrrev_b32_e32 v68, 24, v54
	v_and_b32_e32 v58, 0xff, v39
	v_bfe_u32 v59, v39, 8, 8
	v_bfe_u32 v39, v39, 16, 8
	v_and_b32_e32 v61, 0xff, v48
	v_bfe_u32 v63, v48, 8, 8
	v_bfe_u32 v64, v48, 16, 8
	v_and_b32_e32 v65, 0xff, v50
	v_bfe_u32 v67, v50, 8, 8
	v_bfe_u32 v69, v50, 16, 8
	v_and_b32_e32 v70, 0xff, v49
	v_bfe_u32 v71, v49, 8, 8
	v_bfe_u32 v97, v49, 16, 8
	v_and_b32_e32 v98, 0xff, v51
	v_bfe_u32 v99, v51, 8, 8
	v_bfe_u32 v100, v51, 16, 8
	v_and_b32_e32 v101, 0xff, v52
	v_bfe_u32 v102, v52, 8, 8
	v_bfe_u32 v106, v52, 16, 8
	v_and_b32_e32 v107, 0xff, v54
	v_bfe_u32 v108, v54, 8, 8
	v_bfe_u32 v109, v54, 16, 8
	v_and_b32_e32 v110, 0xff, v53
	v_bfe_u32 v111, v53, 8, 8
	v_bfe_u32 v112, v53, 16, 8
	v_cvt_f32_fp8_sdwa v113, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v114, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v100 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v101 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v102 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v106 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v100, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v70, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v96 src0_sel:BYTE_0
	v_fma_mixlo_f16 v101, s40, v113, 0
	v_pk_mul_f32 v[48:49], s[50:51], v[48:49]
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	v_pk_mul_f32 v[52:53], s[50:51], v[52:53]
	v_fma_mixlo_f16 v102, s40, v114, 0
	v_pk_mul_f32 v[54:55], s[50:51], v[54:55]
	v_pk_mul_f32 v[56:57], s[50:51], v[56:57]
	v_pk_mul_f32 v[58:59], s[50:51], v[58:59]
	v_fma_mixlo_f16 v98, s40, v98, 0
	v_pk_mul_f32 v[60:61], s[50:51], v[60:61]
	v_pk_mul_f32 v[62:63], s[50:51], v[62:63]
	v_pk_mul_f32 v[64:65], s[50:51], v[64:65]
	v_fma_mixlo_f16 v100, s40, v100, 0
	v_pk_mul_f32 v[66:67], s[50:51], v[66:67]
	v_pk_mul_f32 v[68:69], s[50:51], v[68:69]
	v_pk_mul_f32 v[70:71], s[50:51], v[70:71]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v106, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v51, v53
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v107, v54
	v_cvt_f16_f32_e32 v53, v55
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v54, v57
	v_cvt_f16_f32_e32 v55, v59
	v_cvt_f16_f32_e32 v57, v58
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v58, v63
	v_cvt_f16_f32_e32 v59, v65
	v_cvt_f16_f32_e32 v64, v64
	v_cvt_f16_f32_e32 v65, v66
	v_cvt_f16_f32_e32 v66, v67
	v_cvt_f16_f32_e32 v67, v68
	v_cvt_f16_f32_e32 v68, v69
	v_cvt_f16_f32_e32 v63, v71
	v_cvt_f16_f32_e32 v69, v70
	v_pack_b32_f16 v50, v50, v52
	v_pack_b32_f16 v49, v49, v106
	v_pack_b32_f16 v48, v101, v48
	v_fma_mixhi_f16 v51, s40, v39, 0
	v_pack_b32_f16 v54, v54, v57
	v_pack_b32_f16 v53, v53, v56
	v_pack_b32_f16 v52, v102, v107
	v_fma_mixhi_f16 v55, s40, v97, 0
	v_pack_b32_f16 v58, v58, v64
	v_pack_b32_f16 v57, v61, v62
	v_pack_b32_f16 v56, v98, v60
	v_fma_mixhi_f16 v59, s40, v99, 0
	v_pack_b32_f16 v62, v68, v69
	v_pack_b32_f16 v61, v66, v67
	v_pack_b32_f16 v60, v100, v65
	v_fma_mixhi_f16 v63, s40, v96, 0
	ds_write_b128 v130, v[48:51] offset:32
	ds_write_b128 v131, v[52:55] offset:32
	ds_write_b128 v132, v[56:59]
	ds_write_b128 v133, v[60:63] offset:32
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v39, 0, v122, s[22:23]
	v_cndmask_b32_e64 v48, 0, v124, s[24:25]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v49, 0, v128, s[26:27]
	v_cndmask_b32_e64 v50, 0, v126, s[28:29]
	v_cndmask_b32_e64 v51, 0, v123, s[22:23]
	v_cndmask_b32_e64 v52, 0, v125, s[24:25]
	v_cndmask_b32_e64 v53, 0, v129, s[26:27]
	v_cndmask_b32_e64 v54, 0, v127, s[28:29]
	v_and_b32_e32 v55, 0xffff0000, v39
	v_and_b32_e32 v56, 0xffff0000, v48
	v_and_b32_e32 v57, 0xffff0000, v49
	v_and_b32_e32 v58, 0xffff0000, v50
	v_and_b32_e32 v59, 0xffff0000, v51
	v_and_b32_e32 v60, 0xffff0000, v52
	v_and_b32_e32 v61, 0xffff0000, v53
	v_and_b32_e32 v62, 0xffff0000, v54
	v_lshlrev_b32_e32 v39, 16, v39
	v_lshlrev_b32_e32 v51, 16, v51
	v_lshlrev_b32_e32 v48, 16, v48
	v_lshlrev_b32_e32 v52, 16, v52
	v_lshlrev_b32_e32 v50, 16, v50
	v_lshlrev_b32_e32 v54, 16, v54
	v_lshlrev_b32_e32 v49, 16, v49
	v_lshlrev_b32_e32 v53, 16, v53
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v55, v55
	v_cvt_f16_f32_e32 v51, v51
	v_cvt_f16_f32_e32 v59, v59
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v57, v57
	v_cvt_f16_f32_e32 v53, v53
	v_cvt_f16_f32_e32 v61, v61
	v_pack_b32_f16 v102, v39, v55
	v_pack_b32_f16 v101, v51, v59
	v_pack_b32_f16 v100, v48, v56
	v_pack_b32_f16 v99, v52, v60
	v_pack_b32_f16 v98, v50, v58
	v_pack_b32_f16 v97, v54, v62
	v_pack_b32_f16 v96, v49, v57
	v_pack_b32_f16 v39, v53, v61
	s_cbranch_scc1 .LBB5_10
	s_branch .LBB5_12
.LBB5_11:
	v_mov_b32_e32 v40, 0
.LBB5_12:                               ; %_ZNK7ck_tile10static_forILi0ELi3ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS7_IJLi1ELi4ELi1EEEENS7_IJLi1ELi64ELi8EEEES9_SA_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSQ_IJiiEEESS_Lb0EEENS_9right_padIiiLb0EEESV_EEENSQ_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSQ_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi4ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSQ_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSI_INSJ_INSK_ILSL_1EKS5_lLb1ELSN_0EEES18_LS19_0EEENSQ_IJNS1B_ILi512EEES1D_EEEEENSI_INSJ_INSK_ILSL_1EKDF16_lLb1ELSN_0EEENSP_INSQ_IJNSR_INSQ_
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v95, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v94, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v93, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v92, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v95, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v94, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v93, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v92, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v91, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v90, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v89, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v88, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v91, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v90, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v89, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v88, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v86, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v85, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v84, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v83, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v86, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v85, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v84, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v83, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v82, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v81, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v80, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v79, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v82, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v81, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v80, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v79, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v33
	s_ashr_i32 s0, s4, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s4, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s4, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v102, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v101, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v100, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v99, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v102, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v101, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v100, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v99, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v98, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v97, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v96, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v98, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v97, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v96, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s65, 31
	s_lshr_b32 s5, s1, 26
	s_add_i32 s5, s65, s5
	s_andn2_b32 s5, s5, 63
	s_sub_i32 s5, s65, s5
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s65, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s5, v77
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v77
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[6:7], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[6:7], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[6:7], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[6:7], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[6:7], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s5, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v77
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB5_14
; %bb.13:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[6:7], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[6:7], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s4, s4, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s4
	ds_write_b32 v6, v1
.LBB5_14:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s66, s2
	s_mul_i32 s0, s66, s2
	s_add_i32 s4, s64, -1
	s_mul_i32 s4, s46, s4
	s_add_u32 s6, 0, 0
	s_addc_u32 s6, s81, -1
	s_add_i32 s4, s6, s4
	s_add_u32 s0, s52, s0
	s_addc_u32 s1, s53, s1
	s_lshl_b32 s6, s80, 6
	s_and_b32 s6, s6, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s6, v73
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s5, s5, 4
	v_mov_b32_e32 v1, s5
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s50, s65, 1
	s_mov_b32 s51, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[48:51], 0 offen
	buffer_load_ushort v12, v1, s[48:51], 0 offen offset:512
	buffer_load_ushort v13, v1, s[48:51], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[48:51], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[48:51], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[48:51], 0 offen offset:2560
	s_mov_b32 s10, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s7, v33
	s_add_i32 s8, s4, 1
	s_lshl_b32 s6, s7, 5
	s_add_i32 s4, s6, s33
	v_add_u32_e32 v19, s4, v72
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s46
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s48, s0
	s_mov_b32 s49, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s50, s8
	v_lshl_add_u32 v27, s46, 7, v26
	v_div_scale_f32 v28, s[4:5], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[48:51], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[48:51], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s65, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s65, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s65, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s65, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s65, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s65, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s4, s7, 2
	s_lshl_b32 s5, s7, 6
	s_and_b32 s5, s5, 0xc0
	v_or_b32_e32 v12, s5, v73
	v_add_u32_e32 v13, s4, v74
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s4, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s4
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s4, 0x600
	v_mul_lo_u32 v13, v13, s4
	v_and_or_b32 v13, v77, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s4, 0x2000
	v_add3_u32 v15, v16, s4, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[4:5], s65, v32
	v_cmp_gt_i32_e32 vcc, s64, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s8
	s_and_b64 s[0:1], s[4:5], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s64, v14
	s_and_b64 s[4:5], s[4:5], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[4:5]
	v_cndmask_b32_e64 v15, 0, v9, s[4:5]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s41, v8, 0
	s_mov_b32 s8, s41
	s_mov_b32 s9, s41
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[40:41], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s41, v7, 0
	v_pk_mul_f32 v[6:7], s[40:41], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[40:41], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s41, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s41, v17, 0
	v_add_u32_e32 v5, s6, v72
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v75
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v78
	v_mul_lo_u32 v6, s46, v14
	v_or_b32_e32 v7, 16, v32
.LBB5_15:                               ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s65, v7
	v_readfirstlane_b32 s48, v2
	v_readfirstlane_b32 s49, v3
	v_readfirstlane_b32 s50, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s11, v33
	s_add_i32 s12, s10, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[48:51], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[48:51], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s13, s11, 31
	v_lshl_add_u32 v8, s11, 5, v72
	s_lshr_b32 s13, s13, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s13, s11, s13
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s14, s13, 2
	s_and_b32 s13, s13, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s11, s11, s13
	s_mul_hi_i32 s13, s14, 0x2aaaaaab
	s_mul_i32 s15, s14, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s16, s13, 31
	s_ashr_i32 s13, s13, 5
	v_lshl_or_b32 v13, s11, 6, v73
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s11, s13, s16
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v75
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s11, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v75
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s11, s14, s11
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s12, s11, s12
	s_xor_b32 s11, s11, s10
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s10, s10, 2
	s_sub_i32 s12, s12, s11
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s11, s11, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v76
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s11, s11, s15
	s_lshl_b32 s12, s12, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s13, s11, 0x2000
	v_mov_b32_e32 v10, s11
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s11, s13, s12
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s11
	s_cmpk_lg_i32 s10, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s41, v28, 0
	v_pk_mul_f32 v[8:9], s[8:9], v[8:9]
	v_pk_mul_f32 v[10:11], s[8:9], v[10:11]
	v_pk_mul_f32 v[12:13], s[8:9], v[12:13]
	v_fma_mixlo_f16 v22, s41, v22, 0
	v_pk_mul_f32 v[14:15], s[8:9], v[14:15]
	v_pk_mul_f32 v[16:17], s[8:9], v[16:17]
	v_pk_mul_f32 v[18:19], s[8:9], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s41, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s41, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB5_15
; %bb.16:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s6, v33
	s_ashr_i32 s0, s6, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s6, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s6, s0
	v_lshl_or_b32 v1, s0, 6, v73
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v76
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s4, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s4
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s4, s0, 0xbe
	s_lshl_b32 s5, s4, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s5, s1
	s_add_i32 s5, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s4
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s5, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s67, s2
	s_mul_i32 s0, s67, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s54, s0
	s_addc_u32 s5, s55, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s42, 0x7fffffff
	s_mul_i32 s2, s0, s47
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s6, 2
	s_lshl_b32 s1, s6, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v73
	s_add_i32 s0, s0, s3
	v_add_u32_e32 v4, s0, v74
	v_add_u32_e32 v0, s33, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s47, v[0:1]
	v_cmp_gt_i32_e32 vcc, s64, v0
	v_cmp_gt_i32_e64 s[0:1], s42, v4
	s_add_i32 s2, s64, s2
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 134
		.amdhsa_next_free_sgpr 88
		.amdhsa_accum_offset 136
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end5:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end5-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 19156
; NumSgprs: 94
; NumVgprs: 134
; NumAgprs: 0
; TotalNumVgprs: 134
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 11
; VGPRBlocks: 16
; NumSGPRsForWavesPerEU: 94
; NumVGPRsForWavesPerEU: 134
; AccumOffset: 136
; Occupancy: 3
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 33
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dwordx4 s[56:59], s[0:1], 0x0
	s_load_dwordx2 s[48:49], s[0:1], 0x18
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_load_dwordx2 s[64:65], s[0:1], 0x48
	s_load_dwordx4 s[44:47], s[0:1], 0x60
	s_lshl_b32 s33, s4, 8
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s42, -1
	s_mul_i32 s6, s44, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s43, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s8, s43, 15
	s_add_i32 s9, s65, -1
	s_mul_i32 s84, s45, s9
	s_add_u32 s82, s58, s5
	s_addc_u32 s83, s59, s4
	s_add_i32 s6, s6, s7
	s_ashr_i32 s4, s8, 31
	s_lshr_b32 s4, s4, 28
	s_add_i32 s8, s8, s4
	s_ashr_i32 s85, s8, 4
	s_add_i32 s84, s84, s7
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s80, v33
	s_lshr_b32 s4, s80, 2
	s_add_i32 s4, s4, s3
	s_mul_i32 s5, s4, s44
	s_cmp_gt_i32 s43, 0
	s_cselect_b64 s[68:69], -1, 0
	s_cmp_gt_i32 s42, s4
	s_cselect_b64 s[60:61], -1, 0
	s_lshl_b32 s58, s6, 1
	s_mov_b32 s55, 0x20000
	s_mov_b32 s52, s56
	s_mov_b32 s53, s57
	s_mov_b32 s54, s58
	s_lshl_b32 s14, s5, 1
	v_mov_b32_e32 v0, s14
	buffer_load_dwordx4 v[2:5], v0, s[52:55], 0 offen
	buffer_load_dwordx4 v[6:9], v0, s[52:55], 0 offen offset:16
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v77, -1, v0
	v_lshlrev_b32_e32 v0, 3, v77
	v_and_b32_e32 v32, 8, v0
	s_and_b64 vcc, s[68:69], s[60:61]
	s_cmp_gt_i32 s43, 4
	s_cselect_b64 s[70:71], -1, 0
	s_and_b64 s[6:7], s[70:71], s[60:61]
	s_cmp_gt_i32 s43, 12
	s_cselect_b64 s[72:73], -1, 0
	s_and_b64 s[4:5], s[72:73], s[60:61]
	s_cmp_gt_i32 s43, 8
	s_cselect_b64 s[74:75], -1, 0
	v_lshrrev_b32_e32 v72, 1, v77
	v_lshl_add_u32 v24, s80, 5, v72
	v_mad_u64_u32 v[0:1], s[8:9], v24, s45, v[32:33]
	s_mov_b32 s52, s82
	s_mov_b32 s53, s83
	s_mov_b32 s54, s84
	buffer_load_dwordx2 v[10:11], v0, s[52:55], 0 offen
	s_lshl_b32 s86, s45, 7
	v_add_u32_e32 v1, s86, v0
	v_add_u32_e32 v12, 4, v1
	v_add_u32_e32 v13, s86, v1
	v_add_u32_e32 v14, s86, v12
	v_add_u32_e32 v15, s86, v14
	v_add_u32_e32 v16, -4, v15
	buffer_load_dword v17, v12, s[52:55], 0 offen
	buffer_load_dword v18, v13, s[52:55], 0 offen
	buffer_load_dword v19, v14, s[52:55], 0 offen
	buffer_load_dword v20, v15, s[52:55], 0 offen
	buffer_load_dword v21, v16, s[52:55], 0 offen
	buffer_load_dword v22, v1, s[52:55], 0 offen
	s_mov_b32 s59, 0
	s_load_dwordx2 s[66:67], s[0:1], 0x78
	v_and_b32_e32 v73, 63, v77
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v1, 0, v2, vcc
	v_cndmask_b32_e64 v2, 0, v4, s[6:7]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v4, 0, v8, s[4:5]
	s_and_b64 s[8:9], s[74:75], s[60:61]
	v_cndmask_b32_e64 v6, 0, v6, s[8:9]
	v_cndmask_b32_e32 v3, 0, v3, vcc
	v_cndmask_b32_e64 v5, 0, v5, s[6:7]
	v_cndmask_b32_e64 v8, 0, v9, s[4:5]
	v_cndmask_b32_e64 v7, 0, v7, s[8:9]
	v_and_b32_e32 v9, 0xffff0000, v1
	v_and_b32_e32 v12, 0xffff0000, v2
	v_and_b32_e32 v13, 0xffff0000, v4
	v_and_b32_e32 v14, 0xffff0000, v6
	v_and_b32_e32 v15, 0xffff0000, v3
	v_and_b32_e32 v16, 0xffff0000, v5
	v_and_b32_e32 v23, 0xffff0000, v8
	v_and_b32_e32 v25, 0xffff0000, v7
	v_lshlrev_b32_e32 v1, 16, v1
	v_cvt_f16_f32_e32 v26, v1
	v_cvt_f16_f32_e32 v9, v9
	v_lshlrev_b32_e32 v1, 16, v3
	v_cvt_f16_f32_e32 v3, v1
	v_cvt_f16_f32_e32 v15, v15
	v_lshlrev_b32_e32 v1, 16, v2
	v_cvt_f16_f32_e32 v27, v1
	v_cvt_f16_f32_e32 v12, v12
	v_lshlrev_b32_e32 v1, 16, v5
	v_cvt_f16_f32_e32 v5, v1
	v_cvt_f16_f32_e32 v16, v16
	v_lshlrev_b32_e32 v1, 16, v6
	v_cvt_f16_f32_e32 v6, v1
	v_cvt_f16_f32_e32 v14, v14
	v_lshlrev_b32_e32 v1, 16, v7
	v_cvt_f16_f32_e32 v7, v1
	v_cvt_f16_f32_e32 v25, v25
	v_lshlrev_b32_e32 v1, 16, v4
	v_cvt_f16_f32_e32 v28, v1
	v_cvt_f16_f32_e32 v13, v13
	v_lshlrev_b32_e32 v1, 16, v8
	v_cvt_f16_f32_e32 v8, v1
	v_cvt_f16_f32_e32 v23, v23
	v_cmp_gt_i32_e64 s[4:5], s43, v32
	v_cmp_gt_i32_e32 vcc, s65, v24
	s_and_b64 s[6:7], vcc, s[4:5]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v10, 0, v10, s[6:7]
	v_or_b32_e32 v1, 4, v32
	v_cmp_gt_i32_e64 s[38:39], s43, v1
	s_and_b64 s[6:7], vcc, s[38:39]
	v_cndmask_b32_e64 v11, 0, v11, s[6:7]
	v_add_u32_e32 v1, 0x80, v24
	v_cmp_gt_i32_e64 s[6:7], s65, v1
	s_and_b64 s[8:9], s[6:7], s[38:39]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v17, 0, v17, s[8:9]
	s_and_b64 s[8:9], s[4:5], s[6:7]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v22, 0, v22, s[8:9]
	v_add_u32_e32 v4, 0x100, v24
	v_cmp_gt_i32_e64 s[8:9], s65, v4
	s_and_b64 s[10:11], s[4:5], s[8:9]
	v_cndmask_b32_e64 v18, 0, v18, s[10:11]
	s_and_b64 s[10:11], s[8:9], s[38:39]
	v_cndmask_b32_e64 v19, 0, v19, s[10:11]
	v_add_u32_e32 v2, 0x180, v24
	v_cmp_gt_i32_e64 s[10:11], s65, v2
	s_and_b64 s[12:13], s[10:11], s[38:39]
	v_cndmask_b32_e64 v29, 0, v20, s[12:13]
	s_and_b64 s[12:13], s[4:5], s[10:11]
	v_cndmask_b32_e64 v20, 0, v21, s[12:13]
	v_pack_b32_f16 v86, v26, v9
	v_pack_b32_f16 v85, v3, v15
	v_pack_b32_f16 v84, v27, v12
	v_pack_b32_f16 v83, v5, v16
	v_pack_b32_f16 v82, v6, v14
	v_pack_b32_f16 v81, v7, v25
	v_pack_b32_f16 v80, v28, v13
	v_pack_b32_f16 v79, v8, v23
	v_lshrrev_b32_e32 v3, 24, v10
	v_lshrrev_b32_e32 v5, 24, v11
	v_lshrrev_b32_e32 v16, 24, v17
	v_lshrrev_b32_e32 v12, 24, v22
	v_lshrrev_b32_e32 v21, 24, v18
	v_lshrrev_b32_e32 v23, 24, v19
	v_lshrrev_b32_e32 v25, 24, v29
	v_lshrrev_b32_e32 v26, 24, v20
	v_and_b32_e32 v6, 0xff, v10
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v10, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v10, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v13, s40, v8, 0
	s_mov_b32 s50, s40
	s_mov_b32 s51, s40
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v8, v3 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v11
	v_cvt_f32_fp8_sdwa v9, v3 src0_sel:BYTE_0
	v_bfe_u32 v3, v11, 8, 8
	v_cvt_f32_fp8_sdwa v10, v3 src0_sel:BYTE_0
	v_bfe_u32 v3, v11, 16, 8
	v_cvt_f32_fp8_sdwa v11, v3 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v3, v7
	v_pk_mul_f32 v[8:9], s[40:41], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v7, v9
	v_pk_mul_f32 v[10:11], s[40:41], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v14, v8
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v11
	v_pack_b32_f16 v8, v7, v10
	v_pack_b32_f16 v7, v3, v14
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v22
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v10, v22, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v22, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pack_b32_f16 v6, v13, v6
	v_fma_mixhi_f16 v9, s40, v3, 0
	v_fma_mixlo_f16 v3, s40, v5, 0
	v_pk_mul_f32 v[10:11], s[40:41], v[10:11] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v17
	v_cvt_f32_fp8_sdwa v13, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v17, 8, 8
	v_cvt_f32_fp8_sdwa v14, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v17, 16, 8
	v_cvt_f32_fp8_sdwa v15, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v11
	v_pk_mul_f32 v[12:13], s[40:41], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v11, v13
	v_pk_mul_f32 v[14:15], s[40:41], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v12
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v15
	v_pack_b32_f16 v12, v11, v14
	v_pack_b32_f16 v11, v5, v17
	v_cvt_f32_fp8_sdwa v5, v16 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v18
	v_cvt_f32_fp8_sdwa v16, v14 src0_sel:BYTE_0
	v_bfe_u32 v14, v18, 8, 8
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_bfe_u32 v15, v18, 16, 8
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_pack_b32_f16 v10, v3, v10
	v_fma_mixhi_f16 v13, s40, v5, 0
	v_fma_mixlo_f16 v3, s40, v16, 0
	v_pk_mul_f32 v[14:15], s[40:41], v[14:15] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v16, v21 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v19
	v_cvt_f32_fp8_sdwa v17, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 8, 8
	v_cvt_f32_fp8_sdwa v18, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 16, 8
	v_cvt_f32_fp8_sdwa v19, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v15
	v_pk_mul_f32 v[16:17], s[40:41], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v15, v17
	v_pk_mul_f32 v[18:19], s[40:41], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v21, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v19
	v_pack_b32_f16 v16, v15, v18
	v_pack_b32_f16 v15, v5, v21
	v_cvt_f32_fp8_sdwa v5, v23 src0_sel:BYTE_0
	v_and_b32_e32 v18, 0xff, v20
	v_cvt_f32_fp8_sdwa v21, v18 src0_sel:BYTE_0
	v_bfe_u32 v18, v20, 8, 8
	v_cvt_f32_fp8_sdwa v18, v18 src0_sel:BYTE_0
	v_bfe_u32 v19, v20, 16, 8
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_pack_b32_f16 v14, v3, v14
	v_fma_mixhi_f16 v17, s40, v5, 0
	v_fma_mixlo_f16 v3, s40, v21, 0
	v_pk_mul_f32 v[18:19], s[40:41], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v18
	v_cvt_f32_fp8_sdwa v20, v26 src0_sel:BYTE_0
	v_and_b32_e32 v18, 0xff, v29
	v_cvt_f32_fp8_sdwa v21, v18 src0_sel:BYTE_0
	v_bfe_u32 v18, v29, 8, 8
	v_cvt_f32_fp8_sdwa v22, v18 src0_sel:BYTE_0
	v_bfe_u32 v18, v29, 16, 8
	v_cvt_f32_fp8_sdwa v23, v18 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v26, v19
	v_pk_mul_f32 v[18:19], s[40:41], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v19
	v_pk_mul_f32 v[20:21], s[40:41], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f32_fp8_sdwa v22, v25 src0_sel:BYTE_0
	v_pack_b32_f16 v20, v19, v20
	v_pack_b32_f16 v19, v26, v18
	v_pack_b32_f16 v18, v3, v5
	v_fma_mixhi_f16 v21, s40, v22, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v75, 1, v32
	v_ashrrev_i32_e32 v3, 31, v24
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v24, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v3, v24, v3
	v_add_u32_e32 v3, v75, v3
	v_lshrrev_b32_e32 v22, 29, v5
	v_add_u32_e32 v22, v5, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v5, v22
	v_xor_b32_e32 v3, v3, v22
	v_lshlrev_b32_e32 v22, 3, v3
	v_lshlrev_b32_e32 v5, 7, v5
	v_lshl_add_u32 v5, v3, 4, v5
	ds_write_b128 v5, v[6:9] offset:32
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v1, v5
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v7, 29, v6
	v_add_u32_e32 v7, v6, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v6, v7
	v_xor_b32_e32 v5, v5, v7
	v_sub_u32_e32 v3, v5, v3
	v_lshlrev_b32_e32 v3, 3, v3
	v_lshlrev_b32_e32 v7, 6, v6
	v_add3_u32 v3, v22, v7, v3
	v_lshlrev_b32_e32 v7, 1, v3
	ds_write_b128 v7, v[10:13] offset:32
	v_ashrrev_i32_e32 v8, 31, v4
	v_lshrrev_b32_e32 v8, 30, v8
	v_add_u32_e32 v8, v4, v8
	v_ashrrev_i32_e32 v9, 2, v8
	v_sub_u32_e32 v6, v9, v6
	v_and_b32_e32 v8, -4, v8
	v_sub_u32_e32 v8, v4, v8
	v_add_u32_e32 v8, v8, v75
	v_lshrrev_b32_e32 v10, 29, v9
	v_add_u32_e32 v10, v9, v10
	v_and_b32_e32 v10, -8, v10
	v_sub_u32_e32 v10, v9, v10
	v_xor_b32_e32 v8, v8, v10
	v_sub_u32_e32 v5, v8, v5
	v_lshlrev_b32_e32 v6, 6, v6
	v_lshl_add_u32 v5, v5, 3, v6
	v_lshlrev_b32_e32 v6, 1, v5
	v_add3_u32 v6, v7, 32, v6
	ds_write_b128 v6, v[14:17]
	v_ashrrev_i32_e32 v6, 31, v2
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v2, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_sub_u32_e32 v9, v7, v9
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v6, v2, v6
	v_add_u32_e32 v6, v6, v75
	v_lshrrev_b32_e32 v10, 29, v7
	v_add_u32_e32 v10, v7, v10
	v_and_b32_e32 v10, 0xffffff8, v10
	v_sub_u32_e32 v7, v7, v10
	v_xor_b32_e32 v6, v6, v7
	v_sub_u32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshlrev_b32_e32 v7, 7, v9
	v_add_lshl_u32 v3, v5, v3, 1
	v_add3_u32 v3, v6, v7, v3
	ds_write_b128 v3, v[18:21] offset:32
	s_cmp_gt_i32 s43, 16
	s_cselect_b64 s[76:77], -1, 0
	s_cmp_lt_i32 s43, 17
	v_lshrrev_b32_e32 v3, 3, v77
	v_lshrrev_b32_e32 v74, 6, v77
	v_lshlrev_b32_e32 v76, 2, v74
	v_add_u32_e32 v3, 8, v3
	v_lshrrev_b32_e32 v78, 3, v3
	v_sub_u32_e32 v3, v78, v74
	v_lshlrev_b32_e32 v87, 2, v3
	v_mov_b32_e32 v35, 0
	s_cbranch_scc1 .LBB6_3
; %bb.1:                                ; %.preheader.i.i.i.i.i
	s_max_i32 s15, s85, 2
	v_mad_u64_u32 v[2:3], s[12:13], s45, v2, v[32:33]
	v_mad_u64_u32 v[4:5], s[12:13], s45, v4, v[32:33]
	v_mad_u64_u32 v[6:7], s[12:13], s45, v1, v[32:33]
	s_add_i32 s62, s14, 32
	s_lshl_b32 s63, s15, 4
	s_add_i32 s63, s63, -16
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v1, s82
	v_mov_b32_e32 v3, s83
	v_mov_b32_e32 v5, s84
	v_mov_b32_e32 v7, s56
	v_mov_b32_e32 v36, s57
	v_mov_b32_e32 v37, s58
	v_mov_b32_e32 v35, v34
.LBB6_2:                                ; %.lr.ph.i687.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s78, s59, 16
	v_add_u32_e32 v24, s59, v0
	v_add_u32_e32 v25, s59, v32
	v_readfirstlane_b32 s52, v1
	v_readfirstlane_b32 s53, v3
	v_readfirstlane_b32 s54, v5
	v_add_u32_e32 v26, s59, v6
	v_add_u32_e32 v27, s59, v4
	v_add_u32_e32 v38, s59, v2
	v_readfirstlane_b32 s28, v33
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v18, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v19, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	v_mov_b32_e32 v58, s62
	v_add_u32_e32 v39, 16, v25
	v_add_u32_e32 v40, 20, v25
	buffer_load_dwordx2 v[30:31], v24, s[52:55], 0 offen offset:16
	buffer_load_dwordx2 v[28:29], v26, s[52:55], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[26:27], v27, s[52:55], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[24:25], v38, s[52:55], 0 offen offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s12, s28, 31
	v_readfirstlane_b32 s52, v7
	v_readfirstlane_b32 s53, v36
	v_readfirstlane_b32 s54, v37
	v_lshl_add_u32 v38, s28, 5, v72
	v_cmp_gt_i32_e64 s[26:27], s43, v39
	v_cmp_gt_i32_e64 s[24:25], s43, v40
	s_lshr_b32 s29, s12, 30
	v_ashrrev_i32_e32 v39, 31, v38
	v_add_u32_e32 v40, 0x80, v38
	v_add_u32_e32 v41, 0x100, v38
	v_add_u32_e32 v42, 0x180, v38
	s_and_b64 s[12:13], vcc, s[26:27]
	s_and_b64 s[14:15], vcc, s[24:25]
	s_and_b64 s[16:17], s[6:7], s[24:25]
	s_and_b64 s[18:19], s[6:7], s[26:27]
	s_and_b64 s[20:21], s[8:9], s[26:27]
	s_and_b64 s[22:23], s[8:9], s[24:25]
	s_and_b64 s[24:25], s[10:11], s[24:25]
	s_and_b64 s[26:27], s[10:11], s[26:27]
	s_add_i32 s29, s28, s29
	v_lshrrev_b32_e32 v39, 30, v39
	v_ashrrev_i32_e32 v43, 31, v40
	v_ashrrev_i32_e32 v44, 31, v41
	v_ashrrev_i32_e32 v45, 31, v42
	s_and_b32 s29, s29, 0x3fffffc
	v_add_u32_e32 v39, v38, v39
	v_lshrrev_b32_e32 v43, 30, v43
	v_lshrrev_b32_e32 v44, 30, v44
	v_lshrrev_b32_e32 v45, 30, v45
	s_sub_i32 s28, s28, s29
	v_ashrrev_i32_e32 v46, 2, v39
	v_and_b32_e32 v39, -4, v39
	v_add_u32_e32 v43, v40, v43
	v_add_u32_e32 v44, v41, v44
	v_add_u32_e32 v45, v42, v45
	v_lshl_or_b32 v47, s28, 6, v73
	s_cmp_gt_i32 s43, s78
	v_sub_u32_e32 v38, v38, v39
	v_lshrrev_b32_e32 v39, 29, v46
	v_lshlrev_b32_e32 v48, 7, v46
	v_ashrrev_i32_e32 v49, 2, v43
	v_and_b32_e32 v43, -4, v43
	v_ashrrev_i32_e32 v50, 2, v44
	v_and_b32_e32 v44, -4, v44
	v_ashrrev_i32_e32 v51, 2, v45
	v_and_b32_e32 v45, 0xffffffc, v45
	v_ashrrev_i32_e32 v52, 31, v47
	v_add_u32_e32 v53, 0x100, v47
	s_cselect_b64 s[28:29], -1, 0
	s_add_i32 s30, s59, 20
	v_add_u32_e32 v38, v38, v75
	v_add_u32_e32 v39, v46, v39
	v_sub_u32_e32 v40, v40, v43
	v_lshrrev_b32_e32 v43, 29, v49
	v_lshlrev_b32_e32 v54, 6, v49
	v_sub_u32_e32 v55, v50, v49
	v_sub_u32_e32 v41, v41, v44
	v_lshrrev_b32_e32 v44, 29, v50
	v_sub_u32_e32 v56, v51, v50
	v_sub_u32_e32 v42, v42, v45
	v_lshrrev_b32_e32 v45, 29, v51
	v_lshrrev_b32_e32 v52, 30, v52
	v_ashrrev_i32_e32 v57, 31, v53
	v_and_b32_e32 v39, -8, v39
	v_add_u32_e32 v40, v40, v75
	v_add_u32_e32 v43, v49, v43
	v_add_u32_e32 v41, v41, v75
	v_add_u32_e32 v44, v50, v44
	v_lshlrev_b32_e32 v55, 6, v55
	v_add_u32_e32 v42, v42, v75
	v_add_u32_e32 v45, v51, v45
	v_lshlrev_b32_e32 v56, 7, v56
	v_add_u32_e32 v52, v47, v52
	v_lshrrev_b32_e32 v57, 30, v57
	v_sub_u32_e32 v39, v46, v39
	v_and_b32_e32 v43, -8, v43
	v_and_b32_e32 v44, -8, v44
	v_and_b32_e32 v45, 0xffffff8, v45
	v_ashrrev_i32_e32 v46, 2, v52
	v_and_b32_e32 v52, -4, v52
	v_add_u32_e32 v57, v53, v57
	v_xor_b32_e32 v38, v38, v39
	v_sub_u32_e32 v39, v49, v43
	v_sub_u32_e32 v43, v50, v44
	v_sub_u32_e32 v44, v51, v45
	v_sub_u32_e32 v45, v47, v52
	v_lshrrev_b32_e32 v47, 29, v46
	v_lshlrev_b32_e32 v49, 6, v46
	v_ashrrev_i32_e32 v50, 2, v57
	v_and_b32_e32 v51, -4, v57
	v_lshlrev_b32_e32 v52, 3, v38
	v_lshl_add_u32 v62, v38, 4, v48
	v_xor_b32_e32 v39, v40, v39
	v_xor_b32_e32 v40, v41, v43
	v_xor_b32_e32 v41, v42, v44
	v_add_u32_e32 v42, v45, v76
	v_add_u32_e32 v43, v46, v47
	v_sub_u32_e32 v44, v53, v51
	v_lshrrev_b32_e32 v45, 29, v50
	v_lshlrev_b32_e32 v47, 7, v50
	v_sub_u32_e32 v38, v39, v38
	v_sub_u32_e32 v39, v40, v39
	v_sub_u32_e32 v40, v41, v40
	v_and_b32_e32 v41, -8, v43
	v_add_u32_e32 v43, v42, v87
	v_add_u32_e32 v44, v44, v76
	v_add_u32_e32 v45, v50, v45
	v_lshlrev_b32_e32 v38, 3, v38
	v_lshl_add_u32 v39, v39, 3, v55
	v_lshlrev_b32_e32 v40, 4, v40
	v_sub_u32_e32 v41, v46, v41
	v_and_b32_e32 v45, -8, v45
	v_add_u32_e32 v46, v44, v87
	v_add3_u32 v38, v52, v54, v38
	v_lshlrev_b32_e32 v48, 1, v39
	v_xor_b32_e32 v42, v42, v41
	v_xor_b32_e32 v41, v43, v41
	v_sub_u32_e32 v43, v50, v45
	v_lshlrev_b32_e32 v63, 1, v38
	v_add_lshl_u32 v38, v39, v38, 1
	v_lshlrev_b32_e32 v39, 3, v42
	v_sub_u32_e32 v41, v41, v42
	v_xor_b32_e32 v44, v44, v43
	v_xor_b32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v45, 4, v42
	v_add3_u32 v64, v63, 32, v48
	v_add3_u32 v65, v40, v56, v38
	v_sub_u32_e32 v38, v44, v42
	v_sub_u32_e32 v40, v43, v42
	v_add_lshl_u32 v39, v39, v49, 1
	v_add3_u32 v42, v45, v47, 32
	v_lshlrev_b32_e32 v41, 4, v41
	v_lshl_add_u32 v43, v38, 4, v42
	v_add3_u32 v46, v39, 32, v41
	v_lshl_add_u32 v50, v40, 4, v42
	ds_read_b128 v[38:41], v39 offset:32
	ds_read_b128 v[42:45], v43
	ds_read_b128 v[46:49], v46
	ds_read_b128 v[50:53], v50
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[54:57], v58, s[52:55], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[58:61], v58, s[52:55], 0 offen offset:16
	s_and_b64 s[28:29], s[60:61], s[28:29]
	s_cmp_gt_i32 s43, s30
	s_cselect_b64 s[30:31], -1, 0
	s_add_i32 s34, s59, 28
	s_and_b64 s[30:31], s[60:61], s[30:31]
	v_dot2c_f32_f16_e32 v14, v86, v38
	v_dot2c_f32_f16_e32 v12, v85, v39
	v_dot2c_f32_f16_e32 v10, v84, v40
	v_dot2c_f32_f16_e32 v8, v83, v41
	s_cmp_gt_i32 s43, s34
	v_dot2c_f32_f16_e32 v15, v86, v42
	v_dot2c_f32_f16_e32 v13, v85, v43
	v_dot2c_f32_f16_e32 v11, v84, v44
	v_dot2c_f32_f16_e32 v9, v83, v45
	v_dot2c_f32_f16_e32 v18, v82, v46
	v_dot2c_f32_f16_e32 v16, v81, v47
	v_dot2c_f32_f16_e32 v20, v80, v48
	v_dot2c_f32_f16_e32 v22, v79, v49
	v_dot2c_f32_f16_e32 v19, v82, v50
	v_dot2c_f32_f16_e32 v17, v81, v51
	v_dot2c_f32_f16_e32 v21, v80, v52
	v_dot2c_f32_f16_e32 v23, v79, v53
	s_cselect_b64 s[34:35], -1, 0
	s_add_i32 s36, s59, 24
	s_mov_b32 s59, s78
	v_pk_add_f32 v[14:15], v[34:35], v[14:15]
	s_and_b64 s[34:35], s[60:61], s[34:35]
	v_pk_add_f32 v[12:13], v[12:13], v[14:15]
	s_cmp_gt_i32 s43, s36
	v_pk_add_f32 v[10:11], v[10:11], v[12:13]
	s_cselect_b64 s[36:37], -1, 0
	s_add_i32 s62, s62, 32
	v_pk_add_f32 v[8:9], v[8:9], v[10:11]
	s_and_b64 s[36:37], s[60:61], s[36:37]
	v_pk_add_f32 v[8:9], v[18:19], v[8:9]
	s_cmp_lg_u32 s63, s78
	v_pk_add_f32 v[8:9], v[16:17], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[20:21], v[8:9]
	s_nop 0
	v_pk_add_f32 v[34:35], v[22:23], v[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v8, 0, v30, s[12:13]
	v_cndmask_b32_e64 v9, 0, v31, s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v10, 0, v29, s[16:17]
	v_cndmask_b32_e64 v11, 0, v28, s[18:19]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v12, 0, v26, s[20:21]
	v_cndmask_b32_e64 v13, 0, v27, s[22:23]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v14, 0, v25, s[24:25]
	v_cndmask_b32_e64 v15, 0, v24, s[26:27]
	v_lshrrev_b32_e32 v16, 24, v8
	v_lshrrev_b32_e32 v17, 24, v9
	v_lshrrev_b32_e32 v20, 24, v10
	v_lshrrev_b32_e32 v18, 24, v11
	v_lshrrev_b32_e32 v22, 24, v12
	v_lshrrev_b32_e32 v26, 24, v13
	v_lshrrev_b32_e32 v38, 24, v14
	v_lshrrev_b32_e32 v28, 24, v15
	v_and_b32_e32 v19, 0xff, v8
	v_bfe_u32 v21, v8, 8, 8
	v_bfe_u32 v23, v8, 16, 8
	v_and_b32_e32 v24, 0xff, v9
	v_bfe_u32 v25, v9, 8, 8
	v_bfe_u32 v27, v9, 16, 8
	v_and_b32_e32 v29, 0xff, v11
	v_bfe_u32 v30, v11, 8, 8
	v_bfe_u32 v31, v11, 16, 8
	v_and_b32_e32 v39, 0xff, v10
	v_bfe_u32 v40, v10, 8, 8
	v_bfe_u32 v41, v10, 16, 8
	v_and_b32_e32 v42, 0xff, v12
	v_bfe_u32 v43, v12, 8, 8
	v_bfe_u32 v44, v12, 16, 8
	v_and_b32_e32 v45, 0xff, v13
	v_bfe_u32 v46, v13, 8, 8
	v_bfe_u32 v47, v13, 16, 8
	v_and_b32_e32 v48, 0xff, v15
	v_bfe_u32 v49, v15, 8, 8
	v_bfe_u32 v50, v15, 16, 8
	v_and_b32_e32 v51, 0xff, v14
	v_bfe_u32 v52, v14, 8, 8
	v_bfe_u32 v53, v14, 16, 8
	v_cvt_f32_fp8_sdwa v66, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v38 src0_sel:BYTE_0
	v_fma_mixlo_f16 v43, s40, v66, 0
	v_pk_mul_f32 v[8:9], s[50:51], v[8:9]
	v_pk_mul_f32 v[10:11], s[50:51], v[10:11]
	v_pk_mul_f32 v[12:13], s[50:51], v[12:13]
	v_fma_mixlo_f16 v44, s40, v68, 0
	v_pk_mul_f32 v[14:15], s[50:51], v[14:15]
	v_pk_mul_f32 v[16:17], s[50:51], v[16:17]
	v_pk_mul_f32 v[18:19], s[50:51], v[18:19]
	v_fma_mixlo_f16 v40, s40, v40, 0
	v_pk_mul_f32 v[20:21], s[50:51], v[20:21]
	v_pk_mul_f32 v[22:23], s[50:51], v[22:23]
	v_pk_mul_f32 v[24:25], s[50:51], v[24:25]
	v_fma_mixlo_f16 v42, s40, v42, 0
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	v_pk_mul_f32 v[28:29], s[50:51], v[28:29]
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v45, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v46, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v18, v23
	v_cvt_f16_f32_e32 v19, v25
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v23, v31
	v_cvt_f16_f32_e32 v29, v30
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v45
	v_pack_b32_f16 v8, v43, v8
	v_fma_mixhi_f16 v11, s40, v67, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v44, v46
	v_fma_mixhi_f16 v15, s40, v39, 0
	v_pack_b32_f16 v18, v18, v24
	v_pack_b32_f16 v17, v21, v22
	v_pack_b32_f16 v16, v40, v20
	v_fma_mixhi_f16 v19, s40, v41, 0
	v_pack_b32_f16 v22, v28, v29
	v_pack_b32_f16 v21, v26, v27
	v_pack_b32_f16 v20, v42, v25
	v_fma_mixhi_f16 v23, s40, v38, 0
	ds_write_b128 v62, v[8:11] offset:32
	ds_write_b128 v63, v[12:15] offset:32
	ds_write_b128 v64, v[16:19]
	ds_write_b128 v65, v[20:23] offset:32
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v54, s[28:29]
	v_cndmask_b32_e64 v9, 0, v56, s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v60, s[34:35]
	v_cndmask_b32_e64 v11, 0, v58, s[36:37]
	v_cndmask_b32_e64 v12, 0, v55, s[28:29]
	v_cndmask_b32_e64 v13, 0, v57, s[30:31]
	v_cndmask_b32_e64 v14, 0, v61, s[34:35]
	v_cndmask_b32_e64 v15, 0, v59, s[36:37]
	v_and_b32_e32 v16, 0xffff0000, v8
	v_and_b32_e32 v17, 0xffff0000, v9
	v_and_b32_e32 v18, 0xffff0000, v10
	v_and_b32_e32 v19, 0xffff0000, v11
	v_and_b32_e32 v20, 0xffff0000, v12
	v_and_b32_e32 v21, 0xffff0000, v13
	v_and_b32_e32 v22, 0xffff0000, v14
	v_and_b32_e32 v23, 0xffff0000, v15
	v_lshlrev_b32_e32 v8, 16, v8
	v_lshlrev_b32_e32 v12, 16, v12
	v_lshlrev_b32_e32 v9, 16, v9
	v_lshlrev_b32_e32 v13, 16, v13
	v_lshlrev_b32_e32 v11, 16, v11
	v_lshlrev_b32_e32 v15, 16, v15
	v_lshlrev_b32_e32 v10, 16, v10
	v_lshlrev_b32_e32 v14, 16, v14
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v23, v23
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v22, v22
	v_pack_b32_f16 v86, v8, v16
	v_pack_b32_f16 v85, v12, v20
	v_pack_b32_f16 v84, v9, v17
	v_pack_b32_f16 v83, v13, v21
	v_pack_b32_f16 v82, v11, v19
	v_pack_b32_f16 v81, v15, v23
	v_pack_b32_f16 v80, v10, v18
	v_pack_b32_f16 v79, v14, v22
	s_cbranch_scc1 .LBB6_2
	s_branch .LBB6_4
.LBB6_3:
	v_mov_b32_e32 v34, 0
.LBB6_4:                                ; %Flow247
	s_load_dwordx4 s[52:55], s[0:1], 0x28
	s_mov_b32 s81, s65
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s3
	s_mul_i32 s6, s1, s44
	s_cmp_gt_i32 s42, s1
	s_cselect_b64 s[78:79], -1, 0
	s_mov_b32 s63, 0x20000
	s_mov_b32 s60, s56
	s_mov_b32 s61, s57
	s_mov_b32 s62, s58
	s_lshl_b32 s14, s6, 1
	v_mov_b32_e32 v16, s14
	buffer_load_dwordx4 v[18:21], v16, s[60:63], 0 offen
	buffer_load_dwordx4 v[22:25], v16, s[60:63], 0 offen offset:16
	v_lshl_add_u32 v44, s0, 5, v72
	v_add_u32_e32 v28, 0x200, v44
	v_mad_u64_u32 v[16:17], s[0:1], v28, s45, v[32:33]
	s_mov_b32 s60, s82
	s_mov_b32 s61, s83
	s_mov_b32 s62, s84
	buffer_load_dwordx2 v[26:27], v16, s[60:63], 0 offen
	v_add_u32_e32 v17, s86, v16
	v_add_u32_e32 v29, 4, v17
	v_add_u32_e32 v30, s86, v17
	v_add_u32_e32 v31, s86, v29
	v_add_u32_e32 v36, s86, v31
	v_add_u32_e32 v37, -4, v36
	buffer_load_dword v29, v29, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v30, v30, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v31, v31, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v36, v36, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v37, v37, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v38, v17, s[60:63], 0 offen
	s_and_b64 vcc, s[68:69], s[78:79]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v17, 0, v18, vcc
	s_and_b64 s[0:1], s[70:71], s[78:79]
	v_cndmask_b32_e64 v18, 0, v20, s[0:1]
	s_and_b64 s[6:7], s[72:73], s[78:79]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v20, 0, v24, s[6:7]
	s_and_b64 s[8:9], s[74:75], s[78:79]
	v_cndmask_b32_e64 v22, 0, v22, s[8:9]
	v_and_b32_e32 v24, 0xffff0000, v17
	v_and_b32_e32 v39, 0xffff0000, v18
	v_and_b32_e32 v40, 0xffff0000, v20
	v_and_b32_e32 v41, 0xffff0000, v22
	v_cndmask_b32_e32 v19, 0, v19, vcc
	v_and_b32_e32 v42, 0xffff0000, v19
	v_cndmask_b32_e64 v21, 0, v21, s[0:1]
	v_and_b32_e32 v43, 0xffff0000, v21
	v_cndmask_b32_e64 v25, 0, v25, s[6:7]
	v_and_b32_e32 v45, 0xffff0000, v25
	v_cndmask_b32_e64 v23, 0, v23, s[8:9]
	v_and_b32_e32 v46, 0xffff0000, v23
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v47, v17
	v_cvt_f16_f32_e32 v24, v24
	v_lshlrev_b32_e32 v17, 16, v19
	v_cvt_f16_f32_e32 v19, v17
	v_cvt_f16_f32_e32 v42, v42
	v_lshlrev_b32_e32 v17, 16, v18
	v_cvt_f16_f32_e32 v48, v17
	v_cvt_f16_f32_e32 v39, v39
	v_lshlrev_b32_e32 v17, 16, v21
	v_cvt_f16_f32_e32 v21, v17
	v_cvt_f16_f32_e32 v43, v43
	v_lshlrev_b32_e32 v17, 16, v22
	v_cvt_f16_f32_e32 v22, v17
	v_cvt_f16_f32_e32 v41, v41
	v_lshlrev_b32_e32 v17, 16, v23
	v_cvt_f16_f32_e32 v23, v17
	v_cvt_f16_f32_e32 v46, v46
	v_lshlrev_b32_e32 v17, 16, v20
	v_cvt_f16_f32_e32 v49, v17
	v_cvt_f16_f32_e32 v40, v40
	v_lshlrev_b32_e32 v17, 16, v25
	v_cvt_f16_f32_e32 v25, v17
	v_cvt_f16_f32_e32 v45, v45
	v_cmp_gt_i32_e64 s[6:7], s65, v28
	s_and_b64 vcc, s[4:5], s[6:7]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v26, 0, v26, vcc
	s_and_b64 vcc, s[38:39], s[6:7]
	v_cndmask_b32_e32 v27, 0, v27, vcc
	v_add_u32_e32 v17, 0x280, v44
	v_cmp_gt_i32_e64 s[8:9], s65, v17
	s_and_b64 vcc, s[38:39], s[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v50, 0, v29, vcc
	s_and_b64 vcc, s[4:5], s[8:9]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v28, 0, v38, vcc
	v_add_u32_e32 v20, 0x300, v44
	v_cmp_gt_i32_e64 s[10:11], s65, v20
	s_and_b64 vcc, s[4:5], s[10:11]
	v_cndmask_b32_e32 v38, 0, v30, vcc
	s_and_b64 vcc, s[38:39], s[10:11]
	v_cndmask_b32_e32 v51, 0, v31, vcc
	v_add_u32_e32 v18, 0x380, v44
	v_cmp_gt_i32_e64 s[12:13], s65, v18
	s_and_b64 vcc, s[38:39], s[12:13]
	v_cndmask_b32_e32 v52, 0, v36, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	v_cndmask_b32_e32 v53, 0, v37, vcc
	v_pack_b32_f16 v95, v47, v24
	v_pack_b32_f16 v94, v19, v42
	v_pack_b32_f16 v93, v48, v39
	v_pack_b32_f16 v92, v21, v43
	v_pack_b32_f16 v91, v22, v41
	v_pack_b32_f16 v90, v23, v46
	v_pack_b32_f16 v89, v49, v40
	v_pack_b32_f16 v88, v25, v45
	v_lshrrev_b32_e32 v19, 24, v26
	v_lshrrev_b32_e32 v21, 24, v27
	v_lshrrev_b32_e32 v36, 24, v50
	v_lshrrev_b32_e32 v29, 24, v28
	v_lshrrev_b32_e32 v37, 24, v38
	v_lshrrev_b32_e32 v40, 24, v51
	v_and_b32_e32 v22, 0xff, v26
	v_cvt_f32_fp8_sdwa v24, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v26, 8, 8
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_bfe_u32 v23, v26, 16, 8
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v45, 24, v52
	v_lshrrev_b32_e32 v41, 24, v53
	v_fma_mixlo_f16 v30, s40, v24, 0
	v_pk_mul_f32 v[22:23], s[50:51], v[22:23]
	v_cvt_f32_fp8_sdwa v24, v19 src0_sel:BYTE_0
	v_and_b32_e32 v19, 0xff, v27
	v_cvt_f32_fp8_sdwa v25, v19 src0_sel:BYTE_0
	v_bfe_u32 v19, v27, 8, 8
	v_cvt_f32_fp8_sdwa v26, v19 src0_sel:BYTE_0
	v_bfe_u32 v19, v27, 16, 8
	v_cvt_f32_fp8_sdwa v27, v19 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v19, v23
	v_pk_mul_f32 v[24:25], s[50:51], v[24:25]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v25
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v31, v24
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v25, v27
	v_pack_b32_f16 v24, v23, v26
	v_pack_b32_f16 v23, v19, v31
	v_cvt_f32_fp8_sdwa v19, v21 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v28
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_bfe_u32 v26, v28, 8, 8
	v_cvt_f32_fp8_sdwa v26, v26 src0_sel:BYTE_0
	v_bfe_u32 v27, v28, 16, 8
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v30, v22
	v_fma_mixhi_f16 v25, s40, v19, 0
	v_fma_mixlo_f16 v19, s40, v21, 0
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	v_cvt_f32_fp8_sdwa v28, v29 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v50
	v_cvt_f32_fp8_sdwa v29, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v50, 8, 8
	v_cvt_f32_fp8_sdwa v30, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v50, 16, 8
	v_cvt_f32_fp8_sdwa v31, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v27
	v_pk_mul_f32 v[28:29], s[50:51], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v27, v29
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v39, v28
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v29, v31
	v_pack_b32_f16 v28, v27, v30
	v_pack_b32_f16 v27, v21, v39
	v_cvt_f32_fp8_sdwa v21, v36 src0_sel:BYTE_0
	v_and_b32_e32 v30, 0xff, v38
	v_cvt_f32_fp8_sdwa v36, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v38, 8, 8
	v_cvt_f32_fp8_sdwa v30, v30 src0_sel:BYTE_0
	v_bfe_u32 v31, v38, 16, 8
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v26, v19, v26
	v_fma_mixhi_f16 v29, s40, v21, 0
	v_fma_mixlo_f16 v19, s40, v36, 0
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	v_cvt_f32_fp8_sdwa v36, v37 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v51
	v_cvt_f32_fp8_sdwa v37, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v51, 8, 8
	v_cvt_f32_fp8_sdwa v38, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v51, 16, 8
	v_cvt_f32_fp8_sdwa v39, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v31
	v_pk_mul_f32 v[36:37], s[50:51], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v37
	v_pk_mul_f32 v[38:39], s[50:51], v[38:39]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v38
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v42, v30
	v_cvt_f16_f32_e32 v39, v39
	v_pack_b32_f16 v38, v31, v37
	v_pack_b32_f16 v37, v21, v36
	v_cvt_f32_fp8_sdwa v21, v40 src0_sel:BYTE_0
	v_and_b32_e32 v30, 0xff, v53
	v_cvt_f32_fp8_sdwa v40, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v53, 8, 8
	v_cvt_f32_fp8_sdwa v30, v30 src0_sel:BYTE_0
	v_bfe_u32 v31, v53, 16, 8
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v42
	v_fma_mixhi_f16 v39, s40, v21, 0
	v_fma_mixlo_f16 v19, s40, v40, 0
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v30
	v_cvt_f32_fp8_sdwa v40, v41 src0_sel:BYTE_0
	v_and_b32_e32 v30, 0xff, v52
	v_cvt_f32_fp8_sdwa v41, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v52, 8, 8
	v_cvt_f32_fp8_sdwa v42, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v52, 16, 8
	v_cvt_f32_fp8_sdwa v43, v30 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v46, v31
	v_pk_mul_f32 v[30:31], s[50:51], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v31
	v_pk_mul_f32 v[40:41], s[50:51], v[42:43]
	s_nop 0
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v43, v41
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_pack_b32_f16 v42, v31, v40
	v_pack_b32_f16 v41, v46, v30
	v_pack_b32_f16 v40, v19, v21
	v_fma_mixhi_f16 v43, s40, v45, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v44
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v44, v19
	v_ashrrev_i32_e32 v21, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v44, v19
	v_add_u32_e32 v19, v19, v75
	v_lshrrev_b32_e32 v30, 29, v21
	v_add_u32_e32 v30, v21, v30
	v_and_b32_e32 v30, -8, v30
	v_sub_u32_e32 v30, v21, v30
	v_xor_b32_e32 v19, v19, v30
	v_lshlrev_b32_e32 v30, 3, v19
	v_lshlrev_b32_e32 v21, 7, v21
	v_lshl_add_u32 v21, v19, 4, v21
	ds_write_b128 v21, v[22:25] offset:32
	v_add_u32_e32 v21, 0x80, v44
	v_ashrrev_i32_e32 v22, 31, v21
	v_lshrrev_b32_e32 v22, 30, v22
	v_add_u32_e32 v22, v21, v22
	v_ashrrev_i32_e32 v23, 2, v22
	v_and_b32_e32 v22, -4, v22
	v_sub_u32_e32 v21, v21, v22
	v_add_u32_e32 v21, v21, v75
	v_lshrrev_b32_e32 v22, 29, v23
	v_add_u32_e32 v22, v23, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v23, v22
	v_xor_b32_e32 v21, v21, v22
	v_sub_u32_e32 v19, v21, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v22, 6, v23
	v_add3_u32 v19, v30, v22, v19
	v_lshlrev_b32_e32 v22, 1, v19
	ds_write_b128 v22, v[26:29] offset:32
	v_add_u32_e32 v24, 0x100, v44
	v_ashrrev_i32_e32 v25, 31, v24
	v_lshrrev_b32_e32 v25, 30, v25
	v_add_u32_e32 v25, v24, v25
	v_ashrrev_i32_e32 v26, 2, v25
	v_sub_u32_e32 v23, v26, v23
	v_and_b32_e32 v25, -4, v25
	v_sub_u32_e32 v24, v24, v25
	v_add_u32_e32 v24, v24, v75
	v_lshrrev_b32_e32 v25, 29, v26
	v_add_u32_e32 v25, v26, v25
	v_and_b32_e32 v25, -8, v25
	v_sub_u32_e32 v25, v26, v25
	v_xor_b32_e32 v24, v24, v25
	v_sub_u32_e32 v21, v24, v21
	v_lshlrev_b32_e32 v23, 6, v23
	v_lshl_add_u32 v21, v21, 3, v23
	v_lshlrev_b32_e32 v23, 1, v21
	v_add3_u32 v22, v22, 32, v23
	ds_write_b128 v22, v[36:39]
	v_add_u32_e32 v22, 0x180, v44
	v_ashrrev_i32_e32 v23, 31, v22
	v_lshrrev_b32_e32 v23, 30, v23
	v_add_u32_e32 v23, v22, v23
	v_ashrrev_i32_e32 v25, 2, v23
	v_sub_u32_e32 v26, v25, v26
	v_and_b32_e32 v23, 0xffffffc, v23
	v_sub_u32_e32 v22, v22, v23
	v_add_u32_e32 v22, v22, v75
	v_lshrrev_b32_e32 v23, 29, v25
	v_add_u32_e32 v23, v25, v23
	v_and_b32_e32 v23, 0xffffff8, v23
	v_sub_u32_e32 v23, v25, v23
	v_xor_b32_e32 v22, v22, v23
	v_sub_u32_e32 v22, v22, v24
	v_lshlrev_b32_e32 v22, 4, v22
	v_lshlrev_b32_e32 v23, 7, v26
	v_add_lshl_u32 v19, v21, v19, 1
	v_add3_u32 v19, v22, v23, v19
	ds_write_b128 v19, v[40:43] offset:32
	s_mov_b32 s87, 0
	v_cndmask_b32_e64 v19, 0, 1, s[76:77]
	v_cmp_ne_u32_e64 s[0:1], 1, v19
	s_andn2_b64 vcc, exec, s[76:77]
	v_mov_b32_e32 v37, 0
	s_cbranch_vccnz .LBB6_7
; %bb.5:                                ; %.preheader.i155.i.i.i.i
	s_max_i32 s15, s85, 2
	v_mad_u64_u32 v[18:19], s[16:17], s45, v18, v[32:33]
	v_mad_u64_u32 v[20:21], s[16:17], s45, v20, v[32:33]
	v_mad_u64_u32 v[22:23], s[16:17], s45, v17, v[32:33]
	s_add_i32 s59, s14, 32
	s_lshl_b32 s76, s15, 4
	s_add_i32 s76, s76, -16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v17, s82
	v_mov_b32_e32 v19, s83
	v_mov_b32_e32 v21, s84
	v_mov_b32_e32 v23, s56
	v_mov_b32_e32 v54, s57
	v_mov_b32_e32 v55, s58
	v_mov_b32_e32 v37, v36
.LBB6_6:                                ; %.lr.ph.i687.i156.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s77, s87, 16
	v_add_u32_e32 v46, s87, v16
	v_add_u32_e32 v47, s87, v32
	v_readfirstlane_b32 s60, v17
	v_readfirstlane_b32 s61, v19
	v_readfirstlane_b32 s62, v21
	v_add_u32_e32 v48, s87, v22
	v_add_u32_e32 v49, s87, v20
	v_add_u32_e32 v56, s87, v18
	v_readfirstlane_b32 s28, v33
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v26, 0
	v_mov_b32_e32 v24, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v27, 0
	v_mov_b32_e32 v25, 0
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v38, 0
	v_mov_b32_e32 v42, 0
	v_mov_b32_e32 v44, 0
	v_mov_b32_e32 v41, 0
	v_mov_b32_e32 v39, 0
	v_mov_b32_e32 v43, 0
	v_mov_b32_e32 v45, 0
	v_mov_b32_e32 v100, s59
	v_add_u32_e32 v57, 16, v47
	v_add_u32_e32 v58, 20, v47
	buffer_load_dwordx2 v[52:53], v46, s[60:63], 0 offen offset:16
	buffer_load_dwordx2 v[50:51], v48, s[60:63], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[48:49], v49, s[60:63], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[46:47], v56, s[60:63], 0 offen offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s14, s28, 31
	v_readfirstlane_b32 s60, v23
	v_readfirstlane_b32 s61, v54
	v_readfirstlane_b32 s62, v55
	v_lshl_add_u32 v56, s28, 5, v72
	v_cmp_gt_i32_e64 s[26:27], s43, v57
	v_cmp_gt_i32_e64 s[24:25], s43, v58
	s_lshr_b32 s29, s14, 30
	v_ashrrev_i32_e32 v57, 31, v56
	v_add_u32_e32 v58, 0x80, v56
	v_add_u32_e32 v59, 0x100, v56
	v_add_u32_e32 v60, 0x180, v56
	s_and_b64 vcc, s[6:7], s[26:27]
	s_and_b64 s[14:15], s[6:7], s[24:25]
	s_and_b64 s[16:17], s[8:9], s[24:25]
	s_and_b64 s[18:19], s[8:9], s[26:27]
	s_and_b64 s[20:21], s[10:11], s[26:27]
	s_and_b64 s[22:23], s[10:11], s[24:25]
	s_and_b64 s[24:25], s[12:13], s[24:25]
	s_and_b64 s[26:27], s[12:13], s[26:27]
	s_add_i32 s29, s28, s29
	v_lshrrev_b32_e32 v57, 30, v57
	v_ashrrev_i32_e32 v61, 31, v58
	v_ashrrev_i32_e32 v62, 31, v59
	v_ashrrev_i32_e32 v63, 31, v60
	s_and_b32 s29, s29, 0x3fffffc
	v_add_u32_e32 v57, v56, v57
	v_lshrrev_b32_e32 v61, 30, v61
	v_lshrrev_b32_e32 v62, 30, v62
	v_lshrrev_b32_e32 v63, 30, v63
	s_sub_i32 s28, s28, s29
	v_ashrrev_i32_e32 v64, 2, v57
	v_and_b32_e32 v57, -4, v57
	v_add_u32_e32 v61, v58, v61
	v_add_u32_e32 v62, v59, v62
	v_add_u32_e32 v63, v60, v63
	v_lshl_or_b32 v65, s28, 6, v73
	s_cmp_gt_i32 s43, s77
	v_sub_u32_e32 v56, v56, v57
	v_lshrrev_b32_e32 v57, 29, v64
	v_lshlrev_b32_e32 v66, 7, v64
	v_ashrrev_i32_e32 v67, 2, v61
	v_and_b32_e32 v61, -4, v61
	v_ashrrev_i32_e32 v68, 2, v62
	v_and_b32_e32 v62, -4, v62
	v_ashrrev_i32_e32 v69, 2, v63
	v_and_b32_e32 v63, 0xffffffc, v63
	v_ashrrev_i32_e32 v70, 31, v65
	v_add_u32_e32 v71, 0x100, v65
	s_cselect_b64 s[28:29], -1, 0
	s_add_i32 s30, s87, 20
	v_add_u32_e32 v56, v56, v75
	v_add_u32_e32 v57, v64, v57
	v_sub_u32_e32 v58, v58, v61
	v_lshrrev_b32_e32 v61, 29, v67
	v_lshlrev_b32_e32 v96, 6, v67
	v_sub_u32_e32 v97, v68, v67
	v_sub_u32_e32 v59, v59, v62
	v_lshrrev_b32_e32 v62, 29, v68
	v_sub_u32_e32 v98, v69, v68
	v_sub_u32_e32 v60, v60, v63
	v_lshrrev_b32_e32 v63, 29, v69
	v_lshrrev_b32_e32 v70, 30, v70
	v_ashrrev_i32_e32 v99, 31, v71
	v_and_b32_e32 v57, -8, v57
	v_add_u32_e32 v58, v58, v75
	v_add_u32_e32 v61, v67, v61
	v_add_u32_e32 v59, v59, v75
	v_add_u32_e32 v62, v68, v62
	v_lshlrev_b32_e32 v97, 6, v97
	v_add_u32_e32 v60, v60, v75
	v_add_u32_e32 v63, v69, v63
	v_lshlrev_b32_e32 v98, 7, v98
	v_add_u32_e32 v70, v65, v70
	v_lshrrev_b32_e32 v99, 30, v99
	v_sub_u32_e32 v57, v64, v57
	v_and_b32_e32 v61, -8, v61
	v_and_b32_e32 v62, -8, v62
	v_and_b32_e32 v63, 0xffffff8, v63
	v_ashrrev_i32_e32 v64, 2, v70
	v_and_b32_e32 v70, -4, v70
	v_add_u32_e32 v99, v71, v99
	v_xor_b32_e32 v56, v56, v57
	v_sub_u32_e32 v57, v67, v61
	v_sub_u32_e32 v61, v68, v62
	v_sub_u32_e32 v62, v69, v63
	v_sub_u32_e32 v63, v65, v70
	v_lshrrev_b32_e32 v65, 29, v64
	v_lshlrev_b32_e32 v67, 6, v64
	v_ashrrev_i32_e32 v68, 2, v99
	v_and_b32_e32 v69, -4, v99
	v_lshlrev_b32_e32 v70, 3, v56
	v_lshl_add_u32 v104, v56, 4, v66
	v_xor_b32_e32 v57, v58, v57
	v_xor_b32_e32 v58, v59, v61
	v_xor_b32_e32 v59, v60, v62
	v_add_u32_e32 v60, v63, v76
	v_add_u32_e32 v61, v64, v65
	v_sub_u32_e32 v62, v71, v69
	v_lshrrev_b32_e32 v63, 29, v68
	v_lshlrev_b32_e32 v65, 7, v68
	v_sub_u32_e32 v56, v57, v56
	v_sub_u32_e32 v57, v58, v57
	v_sub_u32_e32 v58, v59, v58
	v_and_b32_e32 v59, -8, v61
	v_add_u32_e32 v61, v60, v87
	v_add_u32_e32 v62, v62, v76
	v_add_u32_e32 v63, v68, v63
	v_lshlrev_b32_e32 v56, 3, v56
	v_lshl_add_u32 v57, v57, 3, v97
	v_lshlrev_b32_e32 v58, 4, v58
	v_sub_u32_e32 v59, v64, v59
	v_and_b32_e32 v63, -8, v63
	v_add_u32_e32 v64, v62, v87
	v_add3_u32 v56, v70, v96, v56
	v_lshlrev_b32_e32 v66, 1, v57
	v_xor_b32_e32 v60, v60, v59
	v_xor_b32_e32 v59, v61, v59
	v_sub_u32_e32 v61, v68, v63
	v_lshlrev_b32_e32 v105, 1, v56
	v_add_lshl_u32 v56, v57, v56, 1
	v_lshlrev_b32_e32 v57, 3, v60
	v_sub_u32_e32 v59, v59, v60
	v_xor_b32_e32 v62, v62, v61
	v_xor_b32_e32 v61, v64, v61
	v_lshlrev_b32_e32 v63, 4, v60
	v_add3_u32 v106, v105, 32, v66
	v_add3_u32 v107, v58, v98, v56
	v_sub_u32_e32 v56, v62, v60
	v_sub_u32_e32 v58, v61, v60
	v_add_lshl_u32 v57, v57, v67, 1
	v_add3_u32 v60, v63, v65, 32
	v_lshlrev_b32_e32 v59, 4, v59
	v_lshl_add_u32 v61, v56, 4, v60
	v_add3_u32 v64, v57, 32, v59
	v_lshl_add_u32 v68, v58, 4, v60
	ds_read_b128 v[56:59], v57 offset:32
	ds_read_b128 v[60:63], v61
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[96:99], v100, s[60:63], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[100:103], v100, s[60:63], 0 offen offset:16
	s_and_b64 s[28:29], s[78:79], s[28:29]
	s_cmp_gt_i32 s43, s30
	s_cselect_b64 s[30:31], -1, 0
	s_add_i32 s34, s87, 28
	s_and_b64 s[30:31], s[78:79], s[30:31]
	v_dot2c_f32_f16_e32 v30, v95, v56
	v_dot2c_f32_f16_e32 v28, v94, v57
	v_dot2c_f32_f16_e32 v26, v93, v58
	v_dot2c_f32_f16_e32 v24, v92, v59
	s_cmp_gt_i32 s43, s34
	v_dot2c_f32_f16_e32 v31, v95, v60
	v_dot2c_f32_f16_e32 v29, v94, v61
	v_dot2c_f32_f16_e32 v27, v93, v62
	v_dot2c_f32_f16_e32 v25, v92, v63
	v_dot2c_f32_f16_e32 v40, v91, v64
	v_dot2c_f32_f16_e32 v38, v90, v65
	v_dot2c_f32_f16_e32 v42, v89, v66
	v_dot2c_f32_f16_e32 v44, v88, v67
	v_dot2c_f32_f16_e32 v41, v91, v68
	v_dot2c_f32_f16_e32 v39, v90, v69
	v_dot2c_f32_f16_e32 v43, v89, v70
	v_dot2c_f32_f16_e32 v45, v88, v71
	s_cselect_b64 s[34:35], -1, 0
	s_add_i32 s36, s87, 24
	s_mov_b32 s87, s77
	v_pk_add_f32 v[30:31], v[36:37], v[30:31]
	s_and_b64 s[34:35], s[78:79], s[34:35]
	v_pk_add_f32 v[28:29], v[28:29], v[30:31]
	s_cmp_gt_i32 s43, s36
	v_pk_add_f32 v[26:27], v[26:27], v[28:29]
	s_cselect_b64 s[36:37], -1, 0
	s_add_i32 s59, s59, 32
	v_pk_add_f32 v[24:25], v[24:25], v[26:27]
	s_and_b64 s[36:37], s[78:79], s[36:37]
	v_pk_add_f32 v[24:25], v[40:41], v[24:25]
	s_cmp_lg_u32 s76, s77
	v_pk_add_f32 v[24:25], v[38:39], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[42:43], v[24:25]
	s_nop 0
	v_pk_add_f32 v[36:37], v[44:45], v[24:25]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v24, 0, v52, vcc
	v_cndmask_b32_e64 v25, 0, v53, s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v26, 0, v51, s[16:17]
	v_cndmask_b32_e64 v27, 0, v50, s[18:19]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v28, 0, v48, s[20:21]
	v_cndmask_b32_e64 v29, 0, v49, s[22:23]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v30, 0, v47, s[24:25]
	v_cndmask_b32_e64 v31, 0, v46, s[26:27]
	v_lshrrev_b32_e32 v38, 24, v24
	v_lshrrev_b32_e32 v39, 24, v25
	v_lshrrev_b32_e32 v42, 24, v26
	v_lshrrev_b32_e32 v40, 24, v27
	v_lshrrev_b32_e32 v44, 24, v28
	v_lshrrev_b32_e32 v48, 24, v29
	v_lshrrev_b32_e32 v56, 24, v30
	v_lshrrev_b32_e32 v50, 24, v31
	v_and_b32_e32 v41, 0xff, v24
	v_bfe_u32 v43, v24, 8, 8
	v_bfe_u32 v45, v24, 16, 8
	v_and_b32_e32 v46, 0xff, v25
	v_bfe_u32 v47, v25, 8, 8
	v_bfe_u32 v49, v25, 16, 8
	v_and_b32_e32 v51, 0xff, v27
	v_bfe_u32 v52, v27, 8, 8
	v_bfe_u32 v53, v27, 16, 8
	v_and_b32_e32 v57, 0xff, v26
	v_bfe_u32 v58, v26, 8, 8
	v_bfe_u32 v59, v26, 16, 8
	v_and_b32_e32 v60, 0xff, v28
	v_bfe_u32 v61, v28, 8, 8
	v_bfe_u32 v62, v28, 16, 8
	v_and_b32_e32 v63, 0xff, v29
	v_bfe_u32 v64, v29, 8, 8
	v_bfe_u32 v65, v29, 16, 8
	v_and_b32_e32 v66, 0xff, v31
	v_bfe_u32 v67, v31, 8, 8
	v_bfe_u32 v68, v31, 16, 8
	v_and_b32_e32 v69, 0xff, v30
	v_bfe_u32 v70, v30, 8, 8
	v_bfe_u32 v71, v30, 16, 8
	v_cvt_f32_fp8_sdwa v88, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v56 src0_sel:BYTE_0
	v_fma_mixlo_f16 v61, s40, v88, 0
	v_pk_mul_f32 v[24:25], s[50:51], v[24:25]
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	v_pk_mul_f32 v[28:29], s[50:51], v[28:29]
	v_fma_mixlo_f16 v62, s40, v90, 0
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	v_pk_mul_f32 v[38:39], s[50:51], v[38:39]
	v_pk_mul_f32 v[40:41], s[50:51], v[40:41]
	v_fma_mixlo_f16 v58, s40, v58, 0
	v_pk_mul_f32 v[42:43], s[50:51], v[42:43]
	v_pk_mul_f32 v[44:45], s[50:51], v[44:45]
	v_pk_mul_f32 v[46:47], s[50:51], v[46:47]
	v_fma_mixlo_f16 v60, s40, v60, 0
	v_pk_mul_f32 v[48:49], s[50:51], v[48:49]
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	v_pk_mul_f32 v[52:53], s[50:51], v[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v63, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v29
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v64, v30
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v30, v39
	v_cvt_f16_f32_e32 v31, v41
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v40, v45
	v_cvt_f16_f32_e32 v41, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v47, v48
	v_cvt_f16_f32_e32 v48, v49
	v_cvt_f16_f32_e32 v49, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v45, v53
	v_cvt_f16_f32_e32 v51, v52
	v_pack_b32_f16 v26, v26, v28
	v_pack_b32_f16 v25, v25, v63
	v_pack_b32_f16 v24, v61, v24
	v_fma_mixhi_f16 v27, s40, v89, 0
	v_pack_b32_f16 v30, v30, v39
	v_pack_b32_f16 v29, v29, v38
	v_pack_b32_f16 v28, v62, v64
	v_fma_mixhi_f16 v31, s40, v57, 0
	v_pack_b32_f16 v40, v40, v46
	v_pack_b32_f16 v39, v43, v44
	v_pack_b32_f16 v38, v58, v42
	v_fma_mixhi_f16 v41, s40, v59, 0
	v_pack_b32_f16 v44, v50, v51
	v_pack_b32_f16 v43, v48, v49
	v_pack_b32_f16 v42, v60, v47
	v_fma_mixhi_f16 v45, s40, v56, 0
	ds_write_b128 v104, v[24:27] offset:32
	ds_write_b128 v105, v[28:31] offset:32
	ds_write_b128 v106, v[38:41]
	ds_write_b128 v107, v[42:45] offset:32
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v24, 0, v96, s[28:29]
	v_cndmask_b32_e64 v25, 0, v98, s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v26, 0, v102, s[34:35]
	v_cndmask_b32_e64 v27, 0, v100, s[36:37]
	v_cndmask_b32_e64 v28, 0, v97, s[28:29]
	v_cndmask_b32_e64 v29, 0, v99, s[30:31]
	v_cndmask_b32_e64 v30, 0, v103, s[34:35]
	v_cndmask_b32_e64 v31, 0, v101, s[36:37]
	v_and_b32_e32 v38, 0xffff0000, v24
	v_and_b32_e32 v39, 0xffff0000, v25
	v_and_b32_e32 v40, 0xffff0000, v26
	v_and_b32_e32 v41, 0xffff0000, v27
	v_and_b32_e32 v42, 0xffff0000, v28
	v_and_b32_e32 v43, 0xffff0000, v29
	v_and_b32_e32 v44, 0xffff0000, v30
	v_and_b32_e32 v45, 0xffff0000, v31
	v_lshlrev_b32_e32 v24, 16, v24
	v_lshlrev_b32_e32 v28, 16, v28
	v_lshlrev_b32_e32 v25, 16, v25
	v_lshlrev_b32_e32 v29, 16, v29
	v_lshlrev_b32_e32 v27, 16, v27
	v_lshlrev_b32_e32 v31, 16, v31
	v_lshlrev_b32_e32 v26, 16, v26
	v_lshlrev_b32_e32 v30, 16, v30
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v29, v29
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v31, v31
	v_cvt_f16_f32_e32 v45, v45
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v44, v44
	v_pack_b32_f16 v95, v24, v38
	v_pack_b32_f16 v94, v28, v42
	v_pack_b32_f16 v93, v25, v39
	v_pack_b32_f16 v92, v29, v43
	v_pack_b32_f16 v91, v27, v41
	v_pack_b32_f16 v90, v31, v45
	v_pack_b32_f16 v89, v26, v40
	v_pack_b32_f16 v88, v30, v44
	s_cbranch_scc1 .LBB6_6
	s_branch .LBB6_8
.LBB6_7:
	v_mov_b32_e32 v36, 0
.LBB6_8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi4ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s6, v33
	s_ashr_i32 s7, s6, 31
	s_lshr_b32 s7, s7, 30
	s_add_i32 s7, s6, s7
	s_and_b32 s7, s7, 0x3fffffc
	s_sub_i32 s7, s6, s7
	v_lshl_or_b32 v16, s7, 6, v73
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v76
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v87
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v76
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v87
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s7, s6, 2
	s_add_i32 s7, s7, s3
	s_mul_i32 s8, s7, s44
	s_cmp_gt_i32 s42, s7
	s_cselect_b64 s[34:35], -1, 0
	s_mov_b32 s59, 0x20000
	s_lshl_b32 s14, s8, 1
	v_mov_b32_e32 v38, s14
	buffer_load_dwordx4 v[40:43], v38, s[56:59], 0 offen
	buffer_load_dwordx4 v[44:47], v38, s[56:59], 0 offen offset:16
	v_lshl_add_u32 v64, s6, 5, v72
	v_add_u32_e32 v50, 0x400, v64
	v_mad_u64_u32 v[38:39], s[6:7], v50, s45, v[32:33]
	s_mov_b64 s[8:9], s[56:57]
	s_mov_b64 s[10:11], s[58:59]
	s_mov_b32 s8, s82
	s_mov_b32 s9, s83
	s_mov_b32 s10, s84
	buffer_load_dwordx2 v[48:49], v38, s[8:11], 0 offen
	v_add_u32_e32 v39, s86, v38
	v_add_u32_e32 v51, 4, v39
	v_add_u32_e32 v52, s86, v39
	v_add_u32_e32 v53, s86, v51
	v_add_u32_e32 v54, s86, v53
	v_add_u32_e32 v55, -4, v54
	buffer_load_dword v51, v51, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v52, v52, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v53, v53, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v54, v54, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v55, v55, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v39, v39, s[8:11], 0 offen
	s_and_b64 vcc, s[68:69], s[34:35]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v40, 0, v40, vcc
	s_and_b64 s[6:7], s[70:71], s[34:35]
	v_cndmask_b32_e64 v42, 0, v42, s[6:7]
	s_and_b64 s[8:9], s[72:73], s[34:35]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v46, 0, v46, s[8:9]
	s_and_b64 s[10:11], s[74:75], s[34:35]
	v_cndmask_b32_e64 v44, 0, v44, s[10:11]
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_and_b32_e32 v56, 0xffff0000, v40
	v_and_b32_e32 v57, 0xffff0000, v42
	v_and_b32_e32 v58, 0xffff0000, v46
	v_and_b32_e32 v59, 0xffff0000, v44
	v_and_b32_e32 v60, 0xffff0000, v41
	v_cndmask_b32_e64 v43, 0, v43, s[6:7]
	v_and_b32_e32 v61, 0xffff0000, v43
	v_cndmask_b32_e64 v47, 0, v47, s[8:9]
	v_and_b32_e32 v62, 0xffff0000, v47
	v_cndmask_b32_e64 v45, 0, v45, s[10:11]
	v_and_b32_e32 v63, 0xffff0000, v45
	v_lshlrev_b32_e32 v40, 16, v40
	v_cvt_f16_f32_e32 v65, v40
	v_cvt_f16_f32_e32 v56, v56
	v_lshlrev_b32_e32 v40, 16, v41
	v_cvt_f16_f32_e32 v41, v40
	v_cvt_f16_f32_e32 v60, v60
	v_lshlrev_b32_e32 v40, 16, v42
	v_cvt_f16_f32_e32 v66, v40
	v_cvt_f16_f32_e32 v57, v57
	v_lshlrev_b32_e32 v40, 16, v43
	v_cvt_f16_f32_e32 v43, v40
	v_cvt_f16_f32_e32 v61, v61
	v_lshlrev_b32_e32 v40, 16, v44
	v_cvt_f16_f32_e32 v67, v40
	v_cvt_f16_f32_e32 v59, v59
	v_lshlrev_b32_e32 v40, 16, v45
	v_cvt_f16_f32_e32 v45, v40
	v_cvt_f16_f32_e32 v63, v63
	v_lshlrev_b32_e32 v40, 16, v46
	v_cvt_f16_f32_e32 v46, v40
	v_cvt_f16_f32_e32 v58, v58
	v_lshlrev_b32_e32 v40, 16, v47
	v_cvt_f16_f32_e32 v47, v40
	v_cvt_f16_f32_e32 v62, v62
	v_cmp_gt_i32_e64 s[6:7], s65, v50
	s_and_b64 vcc, s[4:5], s[6:7]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v48, 0, v48, vcc
	s_and_b64 vcc, s[38:39], s[6:7]
	v_cndmask_b32_e32 v68, 0, v49, vcc
	v_add_u32_e32 v40, 0x480, v64
	v_cmp_gt_i32_e64 s[8:9], s65, v40
	s_and_b64 vcc, s[38:39], s[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v69, 0, v51, vcc
	s_and_b64 vcc, s[4:5], s[8:9]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v70, 0, v39, vcc
	v_add_u32_e32 v44, 0x500, v64
	v_cmp_gt_i32_e64 s[10:11], s65, v44
	s_and_b64 vcc, s[4:5], s[10:11]
	v_cndmask_b32_e32 v71, 0, v52, vcc
	s_and_b64 vcc, s[38:39], s[10:11]
	v_cndmask_b32_e32 v103, 0, v53, vcc
	v_add_u32_e32 v42, 0x580, v64
	v_cmp_gt_i32_e64 s[12:13], s65, v42
	s_and_b64 vcc, s[38:39], s[12:13]
	v_cndmask_b32_e32 v104, 0, v54, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	v_cndmask_b32_e32 v105, 0, v55, vcc
	v_pack_b32_f16 v102, v65, v56
	v_pack_b32_f16 v101, v41, v60
	v_pack_b32_f16 v100, v66, v57
	v_pack_b32_f16 v99, v43, v61
	v_pack_b32_f16 v98, v67, v59
	v_pack_b32_f16 v97, v45, v63
	v_pack_b32_f16 v96, v46, v58
	v_pack_b32_f16 v39, v47, v62
	v_lshrrev_b32_e32 v41, 24, v48
	v_lshrrev_b32_e32 v43, 24, v68
	v_lshrrev_b32_e32 v45, 24, v69
	v_lshrrev_b32_e32 v52, 24, v70
	v_lshrrev_b32_e32 v56, 24, v71
	v_lshrrev_b32_e32 v60, 24, v103
	v_and_b32_e32 v46, 0xff, v48
	v_cvt_f32_fp8_sdwa v49, v46 src0_sel:BYTE_0
	v_bfe_u32 v46, v48, 8, 8
	v_cvt_f32_fp8_sdwa v46, v46 src0_sel:BYTE_0
	v_bfe_u32 v47, v48, 16, 8
	v_cvt_f32_fp8_sdwa v47, v47 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v65, 24, v104
	v_lshrrev_b32_e32 v61, 24, v105
	v_fma_mixlo_f16 v53, s40, v49, 0
	v_pk_mul_f32 v[46:47], s[50:51], v[46:47]
	v_cvt_f32_fp8_sdwa v48, v41 src0_sel:BYTE_0
	v_and_b32_e32 v41, 0xff, v68
	v_cvt_f32_fp8_sdwa v49, v41 src0_sel:BYTE_0
	v_bfe_u32 v41, v68, 8, 8
	v_cvt_f32_fp8_sdwa v50, v41 src0_sel:BYTE_0
	v_bfe_u32 v41, v68, 16, 8
	v_cvt_f32_fp8_sdwa v51, v41 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v41, v47
	v_pk_mul_f32 v[48:49], s[50:51], v[48:49]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v49
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	s_nop 0
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v54, v48
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v49, v51
	v_pack_b32_f16 v48, v47, v50
	v_pack_b32_f16 v47, v41, v54
	v_cvt_f32_fp8_sdwa v41, v43 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v70
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_bfe_u32 v50, v70, 8, 8
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_bfe_u32 v51, v70, 16, 8
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v53, v46
	v_fma_mixhi_f16 v49, s40, v41, 0
	v_fma_mixlo_f16 v41, s40, v43, 0
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	v_cvt_f32_fp8_sdwa v52, v52 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v69
	v_cvt_f32_fp8_sdwa v53, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v69, 8, 8
	v_cvt_f32_fp8_sdwa v54, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v69, 16, 8
	v_cvt_f32_fp8_sdwa v55, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v51
	v_pk_mul_f32 v[52:53], s[50:51], v[52:53]
	s_nop 0
	v_cvt_f16_f32_e32 v51, v53
	v_pk_mul_f32 v[54:55], s[50:51], v[54:55]
	s_nop 0
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v52
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v55
	v_pack_b32_f16 v52, v51, v54
	v_pack_b32_f16 v51, v43, v57
	v_cvt_f32_fp8_sdwa v43, v45 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v71
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v54, v71, 8, 8
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_bfe_u32 v55, v71, 16, 8
	v_cvt_f32_fp8_sdwa v55, v55 src0_sel:BYTE_0
	v_pack_b32_f16 v50, v41, v50
	v_fma_mixhi_f16 v53, s40, v43, 0
	v_fma_mixlo_f16 v41, s40, v45, 0
	v_pk_mul_f32 v[54:55], s[50:51], v[54:55]
	v_cvt_f32_fp8_sdwa v56, v56 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v103
	v_cvt_f32_fp8_sdwa v57, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v103, 8, 8
	v_cvt_f32_fp8_sdwa v58, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v103, 16, 8
	v_cvt_f32_fp8_sdwa v59, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v55
	v_pk_mul_f32 v[56:57], s[50:51], v[56:57]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v57
	v_pk_mul_f32 v[58:59], s[50:51], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v55, v58
	v_cvt_f16_f32_e32 v58, v56
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v59
	v_pack_b32_f16 v56, v45, v55
	v_pack_b32_f16 v55, v43, v58
	v_cvt_f32_fp8_sdwa v43, v60 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v105
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v58, v105, 8, 8
	v_cvt_f32_fp8_sdwa v58, v58 src0_sel:BYTE_0
	v_bfe_u32 v59, v105, 16, 8
	v_cvt_f32_fp8_sdwa v59, v59 src0_sel:BYTE_0
	v_pack_b32_f16 v54, v41, v54
	v_fma_mixhi_f16 v57, s40, v43, 0
	v_fma_mixlo_f16 v41, s40, v45, 0
	v_pk_mul_f32 v[58:59], s[50:51], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v58
	v_cvt_f32_fp8_sdwa v60, v61 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v104
	v_cvt_f32_fp8_sdwa v61, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v104, 8, 8
	v_cvt_f32_fp8_sdwa v62, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v104, 16, 8
	v_cvt_f32_fp8_sdwa v63, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v59
	v_pk_mul_f32 v[58:59], s[50:51], v[60:61]
	s_nop 0
	v_cvt_f16_f32_e32 v59, v59
	v_pk_mul_f32 v[60:61], s[50:51], v[62:63]
	s_nop 0
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f32_fp8_sdwa v62, v65 src0_sel:BYTE_0
	v_pack_b32_f16 v60, v59, v60
	v_pack_b32_f16 v59, v45, v58
	v_pack_b32_f16 v58, v41, v43
	v_fma_mixhi_f16 v61, s40, v62, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v64
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v64, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v64, v41
	v_add_u32_e32 v41, v41, v75
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[46:49] offset:32
	v_add_u32_e32 v43, 0x80, v64
	v_ashrrev_i32_e32 v46, 31, v43
	v_lshrrev_b32_e32 v46, 30, v46
	v_add_u32_e32 v46, v43, v46
	v_ashrrev_i32_e32 v47, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_sub_u32_e32 v43, v43, v46
	v_add_u32_e32 v43, v43, v75
	v_lshrrev_b32_e32 v46, 29, v47
	v_add_u32_e32 v46, v47, v46
	v_and_b32_e32 v46, -8, v46
	v_sub_u32_e32 v46, v47, v46
	v_xor_b32_e32 v43, v43, v46
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v46, 6, v47
	v_add3_u32 v41, v45, v46, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[50:53] offset:32
	v_add_u32_e32 v46, 0x100, v64
	v_ashrrev_i32_e32 v48, 31, v46
	v_lshrrev_b32_e32 v48, 30, v48
	v_add_u32_e32 v48, v46, v48
	v_ashrrev_i32_e32 v49, 2, v48
	v_sub_u32_e32 v47, v49, v47
	v_and_b32_e32 v48, -4, v48
	v_sub_u32_e32 v46, v46, v48
	v_add_u32_e32 v46, v46, v75
	v_lshrrev_b32_e32 v48, 29, v49
	v_add_u32_e32 v48, v49, v48
	v_and_b32_e32 v48, -8, v48
	v_sub_u32_e32 v48, v49, v48
	v_xor_b32_e32 v46, v46, v48
	v_sub_u32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v47, 6, v47
	v_lshl_add_u32 v43, v43, 3, v47
	v_lshlrev_b32_e32 v47, 1, v43
	v_add3_u32 v45, v45, 32, v47
	ds_write_b128 v45, v[54:57]
	v_add_u32_e32 v45, 0x180, v64
	v_ashrrev_i32_e32 v47, 31, v45
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v45, v47
	v_ashrrev_i32_e32 v48, 2, v47
	v_sub_u32_e32 v49, v48, v49
	v_and_b32_e32 v47, 0xffffffc, v47
	v_sub_u32_e32 v45, v45, v47
	v_add_u32_e32 v45, v45, v75
	v_lshrrev_b32_e32 v47, 29, v48
	v_add_u32_e32 v47, v48, v47
	v_and_b32_e32 v47, 0xffffff8, v47
	v_sub_u32_e32 v47, v48, v47
	v_xor_b32_e32 v45, v45, v47
	v_sub_u32_e32 v45, v45, v46
	v_lshlrev_b32_e32 v45, 4, v45
	v_lshlrev_b32_e32 v46, 7, v49
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v41, v45, v46, v41
	ds_write_b128 v41, v[58:61] offset:32
	s_mov_b32 s38, 0
	s_and_b64 vcc, exec, s[0:1]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB6_11
; %bb.9:                                ; %.preheader.i443.i.i.i.i
	s_max_i32 s4, s85, 2
	v_mad_u64_u32 v[42:43], s[0:1], s45, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s45, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s45, v40, v[32:33]
	s_add_i32 s36, s14, 32
	s_lshl_b32 s37, s4, 4
	s_add_i32 s37, s37, -16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s82
	v_mov_b32_e32 v45, s83
	v_mov_b32_e32 v47, s84
	v_mov_b32_e32 v103, s56
	v_mov_b32_e32 v104, s57
	v_mov_b32_e32 v105, s58
	v_mov_b32_e32 v41, v40
.LBB6_10:                               ; %.lr.ph.i687.i444.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s39, s38, 16
	v_add_u32_e32 v106, s38, v38
	v_add_u32_e32 v64, s38, v32
	v_readfirstlane_b32 s56, v43
	v_readfirstlane_b32 s57, v45
	v_readfirstlane_b32 s58, v47
	v_add_u32_e32 v107, s38, v46
	v_add_u32_e32 v108, s38, v44
	v_add_u32_e32 v109, s38, v42
	v_readfirstlane_b32 s22, v33
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v62, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v63, 0
	v_mov_b32_e32 v126, s36
	v_add_u32_e32 v110, 16, v64
	v_add_u32_e32 v111, 20, v64
	buffer_load_dwordx2 v[70:71], v106, s[56:59], 0 offen offset:16
	buffer_load_dwordx2 v[68:69], v107, s[56:59], 0 offen offset:16
	buffer_load_dwordx2 v[66:67], v108, s[56:59], 0 offen offset:16
	buffer_load_dwordx2 v[64:65], v109, s[56:59], 0 offen offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s22, 31
	v_readfirstlane_b32 s56, v103
	v_readfirstlane_b32 s57, v104
	v_readfirstlane_b32 s58, v105
	v_lshl_add_u32 v106, s22, 5, v72
	v_cmp_gt_i32_e64 s[20:21], s43, v110
	v_cmp_gt_i32_e64 s[18:19], s43, v111
	s_lshr_b32 s23, s0, 30
	v_ashrrev_i32_e32 v107, 31, v106
	v_add_u32_e32 v108, 0x80, v106
	v_add_u32_e32 v109, 0x100, v106
	v_add_u32_e32 v110, 0x180, v106
	s_and_b64 vcc, s[6:7], s[20:21]
	s_and_b64 s[0:1], s[6:7], s[18:19]
	s_and_b64 s[30:31], s[8:9], s[18:19]
	s_and_b64 s[4:5], s[8:9], s[20:21]
	s_and_b64 s[14:15], s[10:11], s[20:21]
	s_and_b64 s[16:17], s[10:11], s[18:19]
	s_and_b64 s[18:19], s[12:13], s[18:19]
	s_and_b64 s[20:21], s[12:13], s[20:21]
	s_add_i32 s23, s22, s23
	v_lshrrev_b32_e32 v107, 30, v107
	v_ashrrev_i32_e32 v111, 31, v108
	v_ashrrev_i32_e32 v112, 31, v109
	v_ashrrev_i32_e32 v113, 31, v110
	s_and_b32 s23, s23, 0x3fffffc
	v_add_u32_e32 v107, v106, v107
	v_lshrrev_b32_e32 v111, 30, v111
	v_lshrrev_b32_e32 v112, 30, v112
	v_lshrrev_b32_e32 v113, 30, v113
	s_sub_i32 s22, s22, s23
	v_ashrrev_i32_e32 v114, 2, v107
	v_and_b32_e32 v107, -4, v107
	v_add_u32_e32 v111, v108, v111
	v_add_u32_e32 v112, v109, v112
	v_add_u32_e32 v113, v110, v113
	v_lshl_or_b32 v115, s22, 6, v73
	s_cmp_gt_i32 s43, s39
	v_sub_u32_e32 v106, v106, v107
	v_lshrrev_b32_e32 v107, 29, v114
	v_lshlrev_b32_e32 v116, 7, v114
	v_ashrrev_i32_e32 v117, 2, v111
	v_and_b32_e32 v111, -4, v111
	v_ashrrev_i32_e32 v118, 2, v112
	v_and_b32_e32 v112, -4, v112
	v_ashrrev_i32_e32 v119, 2, v113
	v_and_b32_e32 v113, 0xffffffc, v113
	v_ashrrev_i32_e32 v120, 31, v115
	v_add_u32_e32 v121, 0x100, v115
	s_cselect_b64 s[22:23], -1, 0
	s_add_i32 s24, s38, 20
	v_add_u32_e32 v106, v106, v75
	v_add_u32_e32 v107, v114, v107
	v_sub_u32_e32 v108, v108, v111
	v_lshrrev_b32_e32 v111, 29, v117
	v_lshlrev_b32_e32 v122, 6, v117
	v_sub_u32_e32 v123, v118, v117
	v_sub_u32_e32 v109, v109, v112
	v_lshrrev_b32_e32 v112, 29, v118
	v_sub_u32_e32 v124, v119, v118
	v_sub_u32_e32 v110, v110, v113
	v_lshrrev_b32_e32 v113, 29, v119
	v_lshrrev_b32_e32 v120, 30, v120
	v_ashrrev_i32_e32 v125, 31, v121
	v_and_b32_e32 v107, -8, v107
	v_add_u32_e32 v108, v108, v75
	v_add_u32_e32 v111, v117, v111
	v_add_u32_e32 v109, v109, v75
	v_add_u32_e32 v112, v118, v112
	v_lshlrev_b32_e32 v123, 6, v123
	v_add_u32_e32 v110, v110, v75
	v_add_u32_e32 v113, v119, v113
	v_lshlrev_b32_e32 v124, 7, v124
	v_add_u32_e32 v120, v115, v120
	v_lshrrev_b32_e32 v125, 30, v125
	v_sub_u32_e32 v107, v114, v107
	v_and_b32_e32 v111, -8, v111
	v_and_b32_e32 v112, -8, v112
	v_and_b32_e32 v113, 0xffffff8, v113
	v_ashrrev_i32_e32 v114, 2, v120
	v_and_b32_e32 v120, -4, v120
	v_add_u32_e32 v125, v121, v125
	v_xor_b32_e32 v106, v106, v107
	v_sub_u32_e32 v107, v117, v111
	v_sub_u32_e32 v111, v118, v112
	v_sub_u32_e32 v112, v119, v113
	v_sub_u32_e32 v113, v115, v120
	v_lshrrev_b32_e32 v115, 29, v114
	v_lshlrev_b32_e32 v117, 6, v114
	v_ashrrev_i32_e32 v118, 2, v125
	v_and_b32_e32 v119, -4, v125
	v_lshlrev_b32_e32 v120, 3, v106
	v_lshl_add_u32 v130, v106, 4, v116
	v_xor_b32_e32 v107, v108, v107
	v_xor_b32_e32 v108, v109, v111
	v_xor_b32_e32 v109, v110, v112
	v_add_u32_e32 v110, v113, v76
	v_add_u32_e32 v111, v114, v115
	v_sub_u32_e32 v112, v121, v119
	v_lshrrev_b32_e32 v113, 29, v118
	v_lshlrev_b32_e32 v115, 7, v118
	v_sub_u32_e32 v106, v107, v106
	v_sub_u32_e32 v107, v108, v107
	v_sub_u32_e32 v108, v109, v108
	v_and_b32_e32 v109, -8, v111
	v_add_u32_e32 v111, v110, v87
	v_add_u32_e32 v112, v112, v76
	v_add_u32_e32 v113, v118, v113
	v_lshlrev_b32_e32 v106, 3, v106
	v_lshl_add_u32 v107, v107, 3, v123
	v_lshlrev_b32_e32 v108, 4, v108
	v_sub_u32_e32 v109, v114, v109
	v_and_b32_e32 v113, -8, v113
	v_add_u32_e32 v114, v112, v87
	v_add3_u32 v106, v120, v122, v106
	v_lshlrev_b32_e32 v116, 1, v107
	v_xor_b32_e32 v110, v110, v109
	v_xor_b32_e32 v109, v111, v109
	v_sub_u32_e32 v111, v118, v113
	v_lshlrev_b32_e32 v131, 1, v106
	v_add_lshl_u32 v106, v107, v106, 1
	v_lshlrev_b32_e32 v107, 3, v110
	v_sub_u32_e32 v109, v109, v110
	v_xor_b32_e32 v112, v112, v111
	v_xor_b32_e32 v111, v114, v111
	v_lshlrev_b32_e32 v113, 4, v110
	v_add3_u32 v132, v131, 32, v116
	v_add3_u32 v133, v108, v124, v106
	v_sub_u32_e32 v106, v112, v110
	v_sub_u32_e32 v108, v111, v110
	v_add_lshl_u32 v107, v107, v117, 1
	v_add3_u32 v110, v113, v115, 32
	v_lshlrev_b32_e32 v109, 4, v109
	v_lshl_add_u32 v111, v106, 4, v110
	v_add3_u32 v114, v107, 32, v109
	v_lshl_add_u32 v118, v108, 4, v110
	ds_read_b128 v[106:109], v107 offset:32
	ds_read_b128 v[110:113], v111
	ds_read_b128 v[114:117], v114
	ds_read_b128 v[118:121], v118
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[122:125], v126, s[56:59], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[126:129], v126, s[56:59], 0 offen offset:16
	s_and_b64 s[22:23], s[34:35], s[22:23]
	s_cmp_gt_i32 s43, s24
	s_cselect_b64 s[24:25], -1, 0
	s_add_i32 s26, s38, 28
	s_and_b64 s[24:25], s[34:35], s[24:25]
	v_dot2c_f32_f16_e32 v54, v102, v106
	v_dot2c_f32_f16_e32 v52, v101, v107
	v_dot2c_f32_f16_e32 v50, v100, v108
	v_dot2c_f32_f16_e32 v48, v99, v109
	s_cmp_gt_i32 s43, s26
	v_dot2c_f32_f16_e32 v55, v102, v110
	v_dot2c_f32_f16_e32 v53, v101, v111
	v_dot2c_f32_f16_e32 v51, v100, v112
	v_dot2c_f32_f16_e32 v49, v99, v113
	v_dot2c_f32_f16_e32 v58, v98, v114
	v_dot2c_f32_f16_e32 v56, v97, v115
	v_dot2c_f32_f16_e32 v60, v96, v116
	v_dot2c_f32_f16_e32 v62, v39, v117
	v_dot2c_f32_f16_e32 v59, v98, v118
	v_dot2c_f32_f16_e32 v57, v97, v119
	v_dot2c_f32_f16_e32 v61, v96, v120
	v_dot2c_f32_f16_e32 v63, v39, v121
	s_cselect_b64 s[26:27], -1, 0
	s_add_i32 s28, s38, 24
	s_mov_b32 s38, s39
	v_pk_add_f32 v[40:41], v[40:41], v[54:55]
	s_and_b64 s[26:27], s[34:35], s[26:27]
	v_pk_add_f32 v[40:41], v[52:53], v[40:41]
	s_cmp_gt_i32 s43, s28
	v_pk_add_f32 v[40:41], v[50:51], v[40:41]
	s_cselect_b64 s[28:29], -1, 0
	s_add_i32 s36, s36, 32
	v_pk_add_f32 v[40:41], v[48:49], v[40:41]
	s_and_b64 s[28:29], s[34:35], s[28:29]
	v_pk_add_f32 v[40:41], v[58:59], v[40:41]
	s_cmp_lg_u32 s37, s39
	v_pk_add_f32 v[40:41], v[56:57], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[60:61], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[62:63], v[40:41]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v39, 0, v70, vcc
	v_cndmask_b32_e64 v48, 0, v71, s[0:1]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v49, 0, v69, s[30:31]
	v_cndmask_b32_e64 v50, 0, v68, s[4:5]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v51, 0, v66, s[14:15]
	v_cndmask_b32_e64 v52, 0, v67, s[16:17]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v53, 0, v65, s[18:19]
	v_cndmask_b32_e64 v54, 0, v64, s[20:21]
	v_lshrrev_b32_e32 v55, 24, v39
	v_lshrrev_b32_e32 v56, 24, v48
	v_lshrrev_b32_e32 v60, 24, v49
	v_lshrrev_b32_e32 v57, 24, v50
	v_lshrrev_b32_e32 v62, 24, v51
	v_lshrrev_b32_e32 v66, 24, v52
	v_lshrrev_b32_e32 v96, 24, v53
	v_lshrrev_b32_e32 v68, 24, v54
	v_and_b32_e32 v58, 0xff, v39
	v_bfe_u32 v59, v39, 8, 8
	v_bfe_u32 v39, v39, 16, 8
	v_and_b32_e32 v61, 0xff, v48
	v_bfe_u32 v63, v48, 8, 8
	v_bfe_u32 v64, v48, 16, 8
	v_and_b32_e32 v65, 0xff, v50
	v_bfe_u32 v67, v50, 8, 8
	v_bfe_u32 v69, v50, 16, 8
	v_and_b32_e32 v70, 0xff, v49
	v_bfe_u32 v71, v49, 8, 8
	v_bfe_u32 v97, v49, 16, 8
	v_and_b32_e32 v98, 0xff, v51
	v_bfe_u32 v99, v51, 8, 8
	v_bfe_u32 v100, v51, 16, 8
	v_and_b32_e32 v101, 0xff, v52
	v_bfe_u32 v102, v52, 8, 8
	v_bfe_u32 v106, v52, 16, 8
	v_and_b32_e32 v107, 0xff, v54
	v_bfe_u32 v108, v54, 8, 8
	v_bfe_u32 v109, v54, 16, 8
	v_and_b32_e32 v110, 0xff, v53
	v_bfe_u32 v111, v53, 8, 8
	v_bfe_u32 v112, v53, 16, 8
	v_cvt_f32_fp8_sdwa v113, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v114, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v100 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v101 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v102 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v106 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v100, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v70, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v96 src0_sel:BYTE_0
	v_fma_mixlo_f16 v101, s40, v113, 0
	v_pk_mul_f32 v[48:49], s[50:51], v[48:49]
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	v_pk_mul_f32 v[52:53], s[50:51], v[52:53]
	v_fma_mixlo_f16 v102, s40, v114, 0
	v_pk_mul_f32 v[54:55], s[50:51], v[54:55]
	v_pk_mul_f32 v[56:57], s[50:51], v[56:57]
	v_pk_mul_f32 v[58:59], s[50:51], v[58:59]
	v_fma_mixlo_f16 v98, s40, v98, 0
	v_pk_mul_f32 v[60:61], s[50:51], v[60:61]
	v_pk_mul_f32 v[62:63], s[50:51], v[62:63]
	v_pk_mul_f32 v[64:65], s[50:51], v[64:65]
	v_fma_mixlo_f16 v100, s40, v100, 0
	v_pk_mul_f32 v[66:67], s[50:51], v[66:67]
	v_pk_mul_f32 v[68:69], s[50:51], v[68:69]
	v_pk_mul_f32 v[70:71], s[50:51], v[70:71]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v106, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v51, v53
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v107, v54
	v_cvt_f16_f32_e32 v53, v55
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v54, v57
	v_cvt_f16_f32_e32 v55, v59
	v_cvt_f16_f32_e32 v57, v58
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v58, v63
	v_cvt_f16_f32_e32 v59, v65
	v_cvt_f16_f32_e32 v64, v64
	v_cvt_f16_f32_e32 v65, v66
	v_cvt_f16_f32_e32 v66, v67
	v_cvt_f16_f32_e32 v67, v68
	v_cvt_f16_f32_e32 v68, v69
	v_cvt_f16_f32_e32 v63, v71
	v_cvt_f16_f32_e32 v69, v70
	v_pack_b32_f16 v50, v50, v52
	v_pack_b32_f16 v49, v49, v106
	v_pack_b32_f16 v48, v101, v48
	v_fma_mixhi_f16 v51, s40, v39, 0
	v_pack_b32_f16 v54, v54, v57
	v_pack_b32_f16 v53, v53, v56
	v_pack_b32_f16 v52, v102, v107
	v_fma_mixhi_f16 v55, s40, v97, 0
	v_pack_b32_f16 v58, v58, v64
	v_pack_b32_f16 v57, v61, v62
	v_pack_b32_f16 v56, v98, v60
	v_fma_mixhi_f16 v59, s40, v99, 0
	v_pack_b32_f16 v62, v68, v69
	v_pack_b32_f16 v61, v66, v67
	v_pack_b32_f16 v60, v100, v65
	v_fma_mixhi_f16 v63, s40, v96, 0
	ds_write_b128 v130, v[48:51] offset:32
	ds_write_b128 v131, v[52:55] offset:32
	ds_write_b128 v132, v[56:59]
	ds_write_b128 v133, v[60:63] offset:32
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v39, 0, v122, s[22:23]
	v_cndmask_b32_e64 v48, 0, v124, s[24:25]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v49, 0, v128, s[26:27]
	v_cndmask_b32_e64 v50, 0, v126, s[28:29]
	v_cndmask_b32_e64 v51, 0, v123, s[22:23]
	v_cndmask_b32_e64 v52, 0, v125, s[24:25]
	v_cndmask_b32_e64 v53, 0, v129, s[26:27]
	v_cndmask_b32_e64 v54, 0, v127, s[28:29]
	v_and_b32_e32 v55, 0xffff0000, v39
	v_and_b32_e32 v56, 0xffff0000, v48
	v_and_b32_e32 v57, 0xffff0000, v49
	v_and_b32_e32 v58, 0xffff0000, v50
	v_and_b32_e32 v59, 0xffff0000, v51
	v_and_b32_e32 v60, 0xffff0000, v52
	v_and_b32_e32 v61, 0xffff0000, v53
	v_and_b32_e32 v62, 0xffff0000, v54
	v_lshlrev_b32_e32 v39, 16, v39
	v_lshlrev_b32_e32 v51, 16, v51
	v_lshlrev_b32_e32 v48, 16, v48
	v_lshlrev_b32_e32 v52, 16, v52
	v_lshlrev_b32_e32 v50, 16, v50
	v_lshlrev_b32_e32 v54, 16, v54
	v_lshlrev_b32_e32 v49, 16, v49
	v_lshlrev_b32_e32 v53, 16, v53
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v55, v55
	v_cvt_f16_f32_e32 v51, v51
	v_cvt_f16_f32_e32 v59, v59
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v57, v57
	v_cvt_f16_f32_e32 v53, v53
	v_cvt_f16_f32_e32 v61, v61
	v_pack_b32_f16 v102, v39, v55
	v_pack_b32_f16 v101, v51, v59
	v_pack_b32_f16 v100, v48, v56
	v_pack_b32_f16 v99, v52, v60
	v_pack_b32_f16 v98, v50, v58
	v_pack_b32_f16 v97, v54, v62
	v_pack_b32_f16 v96, v49, v57
	v_pack_b32_f16 v39, v53, v61
	s_cbranch_scc1 .LBB6_10
	s_branch .LBB6_12
.LBB6_11:
	v_mov_b32_e32 v40, 0
.LBB6_12:                               ; %_ZNK7ck_tile10static_forILi0ELi3ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS7_IJLi1ELi4ELi1EEEENS7_IJLi1ELi64ELi8EEEES9_SA_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSQ_IJiiEEESS_Lb0EEENS_9right_padIiiLb0EEESV_EEENSQ_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSQ_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi4ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSQ_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSI_INSJ_INSK_ILSL_1EKS5_lLb1ELSN_0EEES18_LS19_0EEENSQ_IJNS1B_ILi512EEES1D_EEEEENSI_INSJ_INSK_ILSL_1EKDF16_lLb1ELSN_0EEENSP_INSQ_IJNSR_INSQ_
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v95, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v94, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v93, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v92, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v95, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v94, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v93, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v92, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v91, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v90, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v89, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v88, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v91, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v90, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v89, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v88, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v86, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v85, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v84, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v83, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v86, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v85, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v84, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v83, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v82, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v81, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v80, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v79, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v82, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v81, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v80, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v79, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v33
	s_ashr_i32 s0, s4, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s4, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s4, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v102, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v101, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v100, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v99, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v102, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v101, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v100, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v99, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v98, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v97, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v96, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v98, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v97, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v96, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s65, 31
	s_lshr_b32 s5, s1, 26
	s_add_i32 s5, s65, s5
	s_andn2_b32 s5, s5, 63
	s_sub_i32 s5, s65, s5
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s65, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s5, v77
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v77
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[6:7], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[6:7], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[6:7], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[6:7], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[6:7], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s5, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v77
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB6_14
; %bb.13:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[6:7], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[6:7], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s4, s4, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s4
	ds_write_b32 v6, v1
.LBB6_14:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s66, s2
	s_mul_i32 s0, s66, s2
	s_add_i32 s4, s64, -1
	s_mul_i32 s4, s46, s4
	s_add_u32 s6, 0, 0
	s_addc_u32 s6, s81, -1
	s_add_i32 s4, s6, s4
	s_add_u32 s0, s52, s0
	s_addc_u32 s1, s53, s1
	s_lshl_b32 s6, s80, 6
	s_and_b32 s6, s6, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s6, v73
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s5, s5, 4
	v_mov_b32_e32 v1, s5
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s50, s65, 1
	s_mov_b32 s51, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[48:51], 0 offen
	buffer_load_ushort v12, v1, s[48:51], 0 offen offset:512
	buffer_load_ushort v13, v1, s[48:51], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[48:51], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[48:51], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[48:51], 0 offen offset:2560
	s_mov_b32 s10, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s7, v33
	s_add_i32 s8, s4, 1
	s_lshl_b32 s6, s7, 5
	s_add_i32 s4, s6, s33
	v_add_u32_e32 v19, s4, v72
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s46
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s48, s0
	s_mov_b32 s49, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s50, s8
	v_lshl_add_u32 v27, s46, 7, v26
	v_div_scale_f32 v28, s[4:5], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[48:51], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[48:51], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s65, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s65, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s65, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s65, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s65, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s65, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s4, s7, 2
	s_lshl_b32 s5, s7, 6
	s_and_b32 s5, s5, 0xc0
	v_or_b32_e32 v12, s5, v73
	v_add_u32_e32 v13, s4, v74
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s4, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s4
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s4, 0x600
	v_mul_lo_u32 v13, v13, s4
	v_and_or_b32 v13, v77, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s4, 0x2000
	v_add3_u32 v15, v16, s4, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[4:5], s65, v32
	v_cmp_gt_i32_e32 vcc, s64, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s8
	s_and_b64 s[0:1], s[4:5], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s64, v14
	s_and_b64 s[4:5], s[4:5], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[4:5]
	v_cndmask_b32_e64 v15, 0, v9, s[4:5]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s41, v8, 0
	s_mov_b32 s8, s41
	s_mov_b32 s9, s41
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[40:41], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s41, v7, 0
	v_pk_mul_f32 v[6:7], s[40:41], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[40:41], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s41, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s41, v17, 0
	v_add_u32_e32 v5, s6, v72
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v75
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v78
	v_mul_lo_u32 v6, s46, v14
	v_or_b32_e32 v7, 16, v32
.LBB6_15:                               ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s65, v7
	v_readfirstlane_b32 s48, v2
	v_readfirstlane_b32 s49, v3
	v_readfirstlane_b32 s50, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s11, v33
	s_add_i32 s12, s10, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[48:51], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[48:51], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s13, s11, 31
	v_lshl_add_u32 v8, s11, 5, v72
	s_lshr_b32 s13, s13, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s13, s11, s13
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s14, s13, 2
	s_and_b32 s13, s13, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s11, s11, s13
	s_mul_hi_i32 s13, s14, 0x2aaaaaab
	s_mul_i32 s15, s14, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s16, s13, 31
	s_ashr_i32 s13, s13, 5
	v_lshl_or_b32 v13, s11, 6, v73
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s11, s13, s16
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v75
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s11, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v75
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s11, s14, s11
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s12, s11, s12
	s_xor_b32 s11, s11, s10
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s10, s10, 2
	s_sub_i32 s12, s12, s11
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s11, s11, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v76
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s11, s11, s15
	s_lshl_b32 s12, s12, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s13, s11, 0x2000
	v_mov_b32_e32 v10, s11
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s11, s13, s12
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s11
	s_cmpk_lg_i32 s10, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s41, v28, 0
	v_pk_mul_f32 v[8:9], s[8:9], v[8:9]
	v_pk_mul_f32 v[10:11], s[8:9], v[10:11]
	v_pk_mul_f32 v[12:13], s[8:9], v[12:13]
	v_fma_mixlo_f16 v22, s41, v22, 0
	v_pk_mul_f32 v[14:15], s[8:9], v[14:15]
	v_pk_mul_f32 v[16:17], s[8:9], v[16:17]
	v_pk_mul_f32 v[18:19], s[8:9], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s41, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s41, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB6_15
; %bb.16:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s6, v33
	s_ashr_i32 s0, s6, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s6, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s6, s0
	v_lshl_or_b32 v1, s0, 6, v73
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v76
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s4, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s4
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s4, s0, 0xbe
	s_lshl_b32 s5, s4, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s5, s1
	s_add_i32 s5, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s4
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s5, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s67, s2
	s_mul_i32 s0, s67, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s54, s0
	s_addc_u32 s5, s55, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s42, 0x7fffffff
	s_mul_i32 s2, s0, s47
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s6, 2
	s_lshl_b32 s1, s6, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v73
	s_add_i32 s0, s0, s3
	v_add_u32_e32 v4, s0, v74
	v_add_u32_e32 v0, s33, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s47, v[0:1]
	v_cmp_gt_i32_e32 vcc, s64, v0
	v_cmp_gt_i32_e64 s[0:1], s42, v4
	s_add_i32 s2, s64, s2
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 134
		.amdhsa_next_free_sgpr 88
		.amdhsa_accum_offset 136
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end6:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end6-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 19156
; NumSgprs: 94
; NumVgprs: 134
; NumAgprs: 0
; TotalNumVgprs: 134
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 11
; VGPRBlocks: 16
; NumSGPRsForWavesPerEU: 94
; NumVGPRsForWavesPerEU: 134
; AccumOffset: 136
; Occupancy: 3
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 33
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_load_dwordx4 s[56:59], s[0:1], 0x0
	s_load_dwordx2 s[48:49], s[0:1], 0x18
	s_load_dword s5, s[0:1], 0x70
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_load_dwordx2 s[64:65], s[0:1], 0x48
	s_load_dwordx4 s[44:47], s[0:1], 0x60
	s_lshl_b32 s33, s4, 8
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s4, s5, s2
	s_mul_i32 s5, s5, s2
	s_add_i32 s6, s42, -1
	s_mul_i32 s6, s44, s6
	s_add_u32 s7, 0, 0
	s_addc_u32 s7, s43, -1
	s_add_i32 s7, s7, 1
	s_add_i32 s8, s43, 15
	s_add_i32 s9, s65, -1
	s_mul_i32 s84, s45, s9
	s_add_u32 s82, s58, s5
	s_addc_u32 s83, s59, s4
	s_add_i32 s6, s6, s7
	s_ashr_i32 s4, s8, 31
	s_lshr_b32 s4, s4, 28
	s_add_i32 s8, s8, s4
	s_ashr_i32 s85, s8, 4
	s_add_i32 s84, s84, s7
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s80, v33
	s_lshr_b32 s4, s80, 2
	s_add_i32 s4, s4, s3
	s_mul_i32 s5, s4, s44
	s_cmp_gt_i32 s43, 0
	s_cselect_b64 s[68:69], -1, 0
	s_cmp_gt_i32 s42, s4
	s_cselect_b64 s[60:61], -1, 0
	s_lshl_b32 s58, s6, 1
	s_mov_b32 s55, 0x20000
	s_mov_b32 s52, s56
	s_mov_b32 s53, s57
	s_mov_b32 s54, s58
	s_lshl_b32 s14, s5, 1
	v_mov_b32_e32 v0, s14
	buffer_load_dwordx4 v[2:5], v0, s[52:55], 0 offen
	buffer_load_dwordx4 v[6:9], v0, s[52:55], 0 offen offset:16
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v77, -1, v0
	v_lshlrev_b32_e32 v0, 3, v77
	v_and_b32_e32 v32, 8, v0
	s_and_b64 vcc, s[68:69], s[60:61]
	s_cmp_gt_i32 s43, 4
	s_cselect_b64 s[70:71], -1, 0
	s_and_b64 s[6:7], s[70:71], s[60:61]
	s_cmp_gt_i32 s43, 12
	s_cselect_b64 s[72:73], -1, 0
	s_and_b64 s[4:5], s[72:73], s[60:61]
	s_cmp_gt_i32 s43, 8
	s_cselect_b64 s[74:75], -1, 0
	v_lshrrev_b32_e32 v72, 1, v77
	v_lshl_add_u32 v24, s80, 5, v72
	v_mad_u64_u32 v[0:1], s[8:9], v24, s45, v[32:33]
	s_mov_b32 s52, s82
	s_mov_b32 s53, s83
	s_mov_b32 s54, s84
	buffer_load_dwordx2 v[10:11], v0, s[52:55], 0 offen
	s_lshl_b32 s86, s45, 7
	v_add_u32_e32 v1, s86, v0
	v_add_u32_e32 v12, 4, v1
	v_add_u32_e32 v13, s86, v1
	v_add_u32_e32 v14, s86, v12
	v_add_u32_e32 v15, s86, v14
	v_add_u32_e32 v16, -4, v15
	buffer_load_dword v17, v12, s[52:55], 0 offen
	buffer_load_dword v18, v13, s[52:55], 0 offen
	buffer_load_dword v19, v14, s[52:55], 0 offen
	buffer_load_dword v20, v15, s[52:55], 0 offen
	buffer_load_dword v21, v16, s[52:55], 0 offen
	buffer_load_dword v22, v1, s[52:55], 0 offen
	s_mov_b32 s59, 0
	s_load_dwordx2 s[66:67], s[0:1], 0x78
	v_and_b32_e32 v73, 63, v77
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v1, 0, v2, vcc
	v_cndmask_b32_e64 v2, 0, v4, s[6:7]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v4, 0, v8, s[4:5]
	s_and_b64 s[8:9], s[74:75], s[60:61]
	v_cndmask_b32_e64 v6, 0, v6, s[8:9]
	v_cndmask_b32_e32 v3, 0, v3, vcc
	v_cndmask_b32_e64 v5, 0, v5, s[6:7]
	v_cndmask_b32_e64 v8, 0, v9, s[4:5]
	v_cndmask_b32_e64 v7, 0, v7, s[8:9]
	v_and_b32_e32 v9, 0xffff0000, v1
	v_and_b32_e32 v12, 0xffff0000, v2
	v_and_b32_e32 v13, 0xffff0000, v4
	v_and_b32_e32 v14, 0xffff0000, v6
	v_and_b32_e32 v15, 0xffff0000, v3
	v_and_b32_e32 v16, 0xffff0000, v5
	v_and_b32_e32 v23, 0xffff0000, v8
	v_and_b32_e32 v25, 0xffff0000, v7
	v_lshlrev_b32_e32 v1, 16, v1
	v_cvt_f16_f32_e32 v26, v1
	v_cvt_f16_f32_e32 v9, v9
	v_lshlrev_b32_e32 v1, 16, v3
	v_cvt_f16_f32_e32 v3, v1
	v_cvt_f16_f32_e32 v15, v15
	v_lshlrev_b32_e32 v1, 16, v2
	v_cvt_f16_f32_e32 v27, v1
	v_cvt_f16_f32_e32 v12, v12
	v_lshlrev_b32_e32 v1, 16, v5
	v_cvt_f16_f32_e32 v5, v1
	v_cvt_f16_f32_e32 v16, v16
	v_lshlrev_b32_e32 v1, 16, v6
	v_cvt_f16_f32_e32 v6, v1
	v_cvt_f16_f32_e32 v14, v14
	v_lshlrev_b32_e32 v1, 16, v7
	v_cvt_f16_f32_e32 v7, v1
	v_cvt_f16_f32_e32 v25, v25
	v_lshlrev_b32_e32 v1, 16, v4
	v_cvt_f16_f32_e32 v28, v1
	v_cvt_f16_f32_e32 v13, v13
	v_lshlrev_b32_e32 v1, 16, v8
	v_cvt_f16_f32_e32 v8, v1
	v_cvt_f16_f32_e32 v23, v23
	v_cmp_gt_i32_e64 s[4:5], s43, v32
	v_cmp_gt_i32_e32 vcc, s65, v24
	s_and_b64 s[6:7], vcc, s[4:5]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v10, 0, v10, s[6:7]
	v_or_b32_e32 v1, 4, v32
	v_cmp_gt_i32_e64 s[38:39], s43, v1
	s_and_b64 s[6:7], vcc, s[38:39]
	v_cndmask_b32_e64 v11, 0, v11, s[6:7]
	v_add_u32_e32 v1, 0x80, v24
	v_cmp_gt_i32_e64 s[6:7], s65, v1
	s_and_b64 s[8:9], s[6:7], s[38:39]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v17, 0, v17, s[8:9]
	s_and_b64 s[8:9], s[4:5], s[6:7]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v22, 0, v22, s[8:9]
	v_add_u32_e32 v4, 0x100, v24
	v_cmp_gt_i32_e64 s[8:9], s65, v4
	s_and_b64 s[10:11], s[4:5], s[8:9]
	v_cndmask_b32_e64 v18, 0, v18, s[10:11]
	s_and_b64 s[10:11], s[8:9], s[38:39]
	v_cndmask_b32_e64 v19, 0, v19, s[10:11]
	v_add_u32_e32 v2, 0x180, v24
	v_cmp_gt_i32_e64 s[10:11], s65, v2
	s_and_b64 s[12:13], s[10:11], s[38:39]
	v_cndmask_b32_e64 v29, 0, v20, s[12:13]
	s_and_b64 s[12:13], s[4:5], s[10:11]
	v_cndmask_b32_e64 v20, 0, v21, s[12:13]
	v_pack_b32_f16 v86, v26, v9
	v_pack_b32_f16 v85, v3, v15
	v_pack_b32_f16 v84, v27, v12
	v_pack_b32_f16 v83, v5, v16
	v_pack_b32_f16 v82, v6, v14
	v_pack_b32_f16 v81, v7, v25
	v_pack_b32_f16 v80, v28, v13
	v_pack_b32_f16 v79, v8, v23
	v_lshrrev_b32_e32 v3, 24, v10
	v_lshrrev_b32_e32 v5, 24, v11
	v_lshrrev_b32_e32 v16, 24, v17
	v_lshrrev_b32_e32 v12, 24, v22
	v_lshrrev_b32_e32 v21, 24, v18
	v_lshrrev_b32_e32 v23, 24, v19
	v_lshrrev_b32_e32 v25, 24, v29
	v_lshrrev_b32_e32 v26, 24, v20
	v_and_b32_e32 v6, 0xff, v10
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v10, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v7, v10, 16, 8
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_fma_mixlo_f16 v13, s40, v8, 0
	s_mov_b32 s50, s40
	s_mov_b32 s51, s40
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v8, v3 src0_sel:BYTE_0
	v_and_b32_e32 v3, 0xff, v11
	v_cvt_f32_fp8_sdwa v9, v3 src0_sel:BYTE_0
	v_bfe_u32 v3, v11, 8, 8
	v_cvt_f32_fp8_sdwa v10, v3 src0_sel:BYTE_0
	v_bfe_u32 v3, v11, 16, 8
	v_cvt_f32_fp8_sdwa v11, v3 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v3, v7
	v_pk_mul_f32 v[8:9], s[40:41], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v7, v9
	v_pk_mul_f32 v[10:11], s[40:41], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v14, v8
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v11
	v_pack_b32_f16 v8, v7, v10
	v_pack_b32_f16 v7, v3, v14
	v_cvt_f32_fp8_sdwa v3, v5 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v22
	v_cvt_f32_fp8_sdwa v5, v5 src0_sel:BYTE_0
	v_bfe_u32 v10, v22, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v22, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pack_b32_f16 v6, v13, v6
	v_fma_mixhi_f16 v9, s40, v3, 0
	v_fma_mixlo_f16 v3, s40, v5, 0
	v_pk_mul_f32 v[10:11], s[40:41], v[10:11] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v17
	v_cvt_f32_fp8_sdwa v13, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v17, 8, 8
	v_cvt_f32_fp8_sdwa v14, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v17, 16, 8
	v_cvt_f32_fp8_sdwa v15, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v11
	v_pk_mul_f32 v[12:13], s[40:41], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v11, v13
	v_pk_mul_f32 v[14:15], s[40:41], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v12
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v15
	v_pack_b32_f16 v12, v11, v14
	v_pack_b32_f16 v11, v5, v17
	v_cvt_f32_fp8_sdwa v5, v16 src0_sel:BYTE_0
	v_and_b32_e32 v14, 0xff, v18
	v_cvt_f32_fp8_sdwa v16, v14 src0_sel:BYTE_0
	v_bfe_u32 v14, v18, 8, 8
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_bfe_u32 v15, v18, 16, 8
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_pack_b32_f16 v10, v3, v10
	v_fma_mixhi_f16 v13, s40, v5, 0
	v_fma_mixlo_f16 v3, s40, v16, 0
	v_pk_mul_f32 v[14:15], s[40:41], v[14:15] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v16, v21 src0_sel:BYTE_0
	v_and_b32_e32 v5, 0xff, v19
	v_cvt_f32_fp8_sdwa v17, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 8, 8
	v_cvt_f32_fp8_sdwa v18, v5 src0_sel:BYTE_0
	v_bfe_u32 v5, v19, 16, 8
	v_cvt_f32_fp8_sdwa v19, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v15
	v_pk_mul_f32 v[16:17], s[40:41], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v15, v17
	v_pk_mul_f32 v[18:19], s[40:41], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v21, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v19
	v_pack_b32_f16 v16, v15, v18
	v_pack_b32_f16 v15, v5, v21
	v_cvt_f32_fp8_sdwa v5, v23 src0_sel:BYTE_0
	v_and_b32_e32 v18, 0xff, v20
	v_cvt_f32_fp8_sdwa v21, v18 src0_sel:BYTE_0
	v_bfe_u32 v18, v20, 8, 8
	v_cvt_f32_fp8_sdwa v18, v18 src0_sel:BYTE_0
	v_bfe_u32 v19, v20, 16, 8
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_pack_b32_f16 v14, v3, v14
	v_fma_mixhi_f16 v17, s40, v5, 0
	v_fma_mixlo_f16 v3, s40, v21, 0
	v_pk_mul_f32 v[18:19], s[40:41], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v18
	v_cvt_f32_fp8_sdwa v20, v26 src0_sel:BYTE_0
	v_and_b32_e32 v18, 0xff, v29
	v_cvt_f32_fp8_sdwa v21, v18 src0_sel:BYTE_0
	v_bfe_u32 v18, v29, 8, 8
	v_cvt_f32_fp8_sdwa v22, v18 src0_sel:BYTE_0
	v_bfe_u32 v18, v29, 16, 8
	v_cvt_f32_fp8_sdwa v23, v18 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v26, v19
	v_pk_mul_f32 v[18:19], s[40:41], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v19
	v_pk_mul_f32 v[20:21], s[40:41], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f32_fp8_sdwa v22, v25 src0_sel:BYTE_0
	v_pack_b32_f16 v20, v19, v20
	v_pack_b32_f16 v19, v26, v18
	v_pack_b32_f16 v18, v3, v5
	v_fma_mixhi_f16 v21, s40, v22, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v75, 1, v32
	v_ashrrev_i32_e32 v3, 31, v24
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v24, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v3, v24, v3
	v_add_u32_e32 v3, v75, v3
	v_lshrrev_b32_e32 v22, 29, v5
	v_add_u32_e32 v22, v5, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v5, v22
	v_xor_b32_e32 v3, v3, v22
	v_lshlrev_b32_e32 v22, 3, v3
	v_lshlrev_b32_e32 v5, 7, v5
	v_lshl_add_u32 v5, v3, 4, v5
	ds_write_b128 v5, v[6:9] offset:32
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v1, v5
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v7, 29, v6
	v_add_u32_e32 v7, v6, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v6, v7
	v_xor_b32_e32 v5, v5, v7
	v_sub_u32_e32 v3, v5, v3
	v_lshlrev_b32_e32 v3, 3, v3
	v_lshlrev_b32_e32 v7, 6, v6
	v_add3_u32 v3, v22, v7, v3
	v_lshlrev_b32_e32 v7, 1, v3
	ds_write_b128 v7, v[10:13] offset:32
	v_ashrrev_i32_e32 v8, 31, v4
	v_lshrrev_b32_e32 v8, 30, v8
	v_add_u32_e32 v8, v4, v8
	v_ashrrev_i32_e32 v9, 2, v8
	v_sub_u32_e32 v6, v9, v6
	v_and_b32_e32 v8, -4, v8
	v_sub_u32_e32 v8, v4, v8
	v_add_u32_e32 v8, v8, v75
	v_lshrrev_b32_e32 v10, 29, v9
	v_add_u32_e32 v10, v9, v10
	v_and_b32_e32 v10, -8, v10
	v_sub_u32_e32 v10, v9, v10
	v_xor_b32_e32 v8, v8, v10
	v_sub_u32_e32 v5, v8, v5
	v_lshlrev_b32_e32 v6, 6, v6
	v_lshl_add_u32 v5, v5, 3, v6
	v_lshlrev_b32_e32 v6, 1, v5
	v_add3_u32 v6, v7, 32, v6
	ds_write_b128 v6, v[14:17]
	v_ashrrev_i32_e32 v6, 31, v2
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v2, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_sub_u32_e32 v9, v7, v9
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v6, v2, v6
	v_add_u32_e32 v6, v6, v75
	v_lshrrev_b32_e32 v10, 29, v7
	v_add_u32_e32 v10, v7, v10
	v_and_b32_e32 v10, 0xffffff8, v10
	v_sub_u32_e32 v7, v7, v10
	v_xor_b32_e32 v6, v6, v7
	v_sub_u32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshlrev_b32_e32 v7, 7, v9
	v_add_lshl_u32 v3, v5, v3, 1
	v_add3_u32 v3, v6, v7, v3
	ds_write_b128 v3, v[18:21] offset:32
	s_cmp_gt_i32 s43, 16
	s_cselect_b64 s[76:77], -1, 0
	s_cmp_lt_i32 s43, 17
	v_lshrrev_b32_e32 v3, 3, v77
	v_lshrrev_b32_e32 v74, 6, v77
	v_lshlrev_b32_e32 v76, 2, v74
	v_add_u32_e32 v3, 8, v3
	v_lshrrev_b32_e32 v78, 3, v3
	v_sub_u32_e32 v3, v78, v74
	v_lshlrev_b32_e32 v87, 2, v3
	v_mov_b32_e32 v35, 0
	s_cbranch_scc1 .LBB7_3
; %bb.1:                                ; %.preheader.i.i.i.i.i
	s_max_i32 s15, s85, 2
	v_mad_u64_u32 v[2:3], s[12:13], s45, v2, v[32:33]
	v_mad_u64_u32 v[4:5], s[12:13], s45, v4, v[32:33]
	v_mad_u64_u32 v[6:7], s[12:13], s45, v1, v[32:33]
	s_add_i32 s62, s14, 32
	s_lshl_b32 s63, s15, 4
	s_add_i32 s63, s63, -16
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v1, s82
	v_mov_b32_e32 v3, s83
	v_mov_b32_e32 v5, s84
	v_mov_b32_e32 v7, s56
	v_mov_b32_e32 v36, s57
	v_mov_b32_e32 v37, s58
	v_mov_b32_e32 v35, v34
.LBB7_2:                                ; %.lr.ph.i687.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s78, s59, 16
	v_add_u32_e32 v24, s59, v0
	v_add_u32_e32 v25, s59, v32
	v_readfirstlane_b32 s52, v1
	v_readfirstlane_b32 s53, v3
	v_readfirstlane_b32 s54, v5
	v_add_u32_e32 v26, s59, v6
	v_add_u32_e32 v27, s59, v4
	v_add_u32_e32 v38, s59, v2
	v_readfirstlane_b32 s28, v33
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v18, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v19, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	v_mov_b32_e32 v58, s62
	v_add_u32_e32 v39, 16, v25
	v_add_u32_e32 v40, 20, v25
	buffer_load_dwordx2 v[30:31], v24, s[52:55], 0 offen offset:16
	buffer_load_dwordx2 v[28:29], v26, s[52:55], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[26:27], v27, s[52:55], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[24:25], v38, s[52:55], 0 offen offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s12, s28, 31
	v_readfirstlane_b32 s52, v7
	v_readfirstlane_b32 s53, v36
	v_readfirstlane_b32 s54, v37
	v_lshl_add_u32 v38, s28, 5, v72
	v_cmp_gt_i32_e64 s[26:27], s43, v39
	v_cmp_gt_i32_e64 s[24:25], s43, v40
	s_lshr_b32 s29, s12, 30
	v_ashrrev_i32_e32 v39, 31, v38
	v_add_u32_e32 v40, 0x80, v38
	v_add_u32_e32 v41, 0x100, v38
	v_add_u32_e32 v42, 0x180, v38
	s_and_b64 s[12:13], vcc, s[26:27]
	s_and_b64 s[14:15], vcc, s[24:25]
	s_and_b64 s[16:17], s[6:7], s[24:25]
	s_and_b64 s[18:19], s[6:7], s[26:27]
	s_and_b64 s[20:21], s[8:9], s[26:27]
	s_and_b64 s[22:23], s[8:9], s[24:25]
	s_and_b64 s[24:25], s[10:11], s[24:25]
	s_and_b64 s[26:27], s[10:11], s[26:27]
	s_add_i32 s29, s28, s29
	v_lshrrev_b32_e32 v39, 30, v39
	v_ashrrev_i32_e32 v43, 31, v40
	v_ashrrev_i32_e32 v44, 31, v41
	v_ashrrev_i32_e32 v45, 31, v42
	s_and_b32 s29, s29, 0x3fffffc
	v_add_u32_e32 v39, v38, v39
	v_lshrrev_b32_e32 v43, 30, v43
	v_lshrrev_b32_e32 v44, 30, v44
	v_lshrrev_b32_e32 v45, 30, v45
	s_sub_i32 s28, s28, s29
	v_ashrrev_i32_e32 v46, 2, v39
	v_and_b32_e32 v39, -4, v39
	v_add_u32_e32 v43, v40, v43
	v_add_u32_e32 v44, v41, v44
	v_add_u32_e32 v45, v42, v45
	v_lshl_or_b32 v47, s28, 6, v73
	s_cmp_gt_i32 s43, s78
	v_sub_u32_e32 v38, v38, v39
	v_lshrrev_b32_e32 v39, 29, v46
	v_lshlrev_b32_e32 v48, 7, v46
	v_ashrrev_i32_e32 v49, 2, v43
	v_and_b32_e32 v43, -4, v43
	v_ashrrev_i32_e32 v50, 2, v44
	v_and_b32_e32 v44, -4, v44
	v_ashrrev_i32_e32 v51, 2, v45
	v_and_b32_e32 v45, 0xffffffc, v45
	v_ashrrev_i32_e32 v52, 31, v47
	v_add_u32_e32 v53, 0x100, v47
	s_cselect_b64 s[28:29], -1, 0
	s_add_i32 s30, s59, 20
	v_add_u32_e32 v38, v38, v75
	v_add_u32_e32 v39, v46, v39
	v_sub_u32_e32 v40, v40, v43
	v_lshrrev_b32_e32 v43, 29, v49
	v_lshlrev_b32_e32 v54, 6, v49
	v_sub_u32_e32 v55, v50, v49
	v_sub_u32_e32 v41, v41, v44
	v_lshrrev_b32_e32 v44, 29, v50
	v_sub_u32_e32 v56, v51, v50
	v_sub_u32_e32 v42, v42, v45
	v_lshrrev_b32_e32 v45, 29, v51
	v_lshrrev_b32_e32 v52, 30, v52
	v_ashrrev_i32_e32 v57, 31, v53
	v_and_b32_e32 v39, -8, v39
	v_add_u32_e32 v40, v40, v75
	v_add_u32_e32 v43, v49, v43
	v_add_u32_e32 v41, v41, v75
	v_add_u32_e32 v44, v50, v44
	v_lshlrev_b32_e32 v55, 6, v55
	v_add_u32_e32 v42, v42, v75
	v_add_u32_e32 v45, v51, v45
	v_lshlrev_b32_e32 v56, 7, v56
	v_add_u32_e32 v52, v47, v52
	v_lshrrev_b32_e32 v57, 30, v57
	v_sub_u32_e32 v39, v46, v39
	v_and_b32_e32 v43, -8, v43
	v_and_b32_e32 v44, -8, v44
	v_and_b32_e32 v45, 0xffffff8, v45
	v_ashrrev_i32_e32 v46, 2, v52
	v_and_b32_e32 v52, -4, v52
	v_add_u32_e32 v57, v53, v57
	v_xor_b32_e32 v38, v38, v39
	v_sub_u32_e32 v39, v49, v43
	v_sub_u32_e32 v43, v50, v44
	v_sub_u32_e32 v44, v51, v45
	v_sub_u32_e32 v45, v47, v52
	v_lshrrev_b32_e32 v47, 29, v46
	v_lshlrev_b32_e32 v49, 6, v46
	v_ashrrev_i32_e32 v50, 2, v57
	v_and_b32_e32 v51, -4, v57
	v_lshlrev_b32_e32 v52, 3, v38
	v_lshl_add_u32 v62, v38, 4, v48
	v_xor_b32_e32 v39, v40, v39
	v_xor_b32_e32 v40, v41, v43
	v_xor_b32_e32 v41, v42, v44
	v_add_u32_e32 v42, v45, v76
	v_add_u32_e32 v43, v46, v47
	v_sub_u32_e32 v44, v53, v51
	v_lshrrev_b32_e32 v45, 29, v50
	v_lshlrev_b32_e32 v47, 7, v50
	v_sub_u32_e32 v38, v39, v38
	v_sub_u32_e32 v39, v40, v39
	v_sub_u32_e32 v40, v41, v40
	v_and_b32_e32 v41, -8, v43
	v_add_u32_e32 v43, v42, v87
	v_add_u32_e32 v44, v44, v76
	v_add_u32_e32 v45, v50, v45
	v_lshlrev_b32_e32 v38, 3, v38
	v_lshl_add_u32 v39, v39, 3, v55
	v_lshlrev_b32_e32 v40, 4, v40
	v_sub_u32_e32 v41, v46, v41
	v_and_b32_e32 v45, -8, v45
	v_add_u32_e32 v46, v44, v87
	v_add3_u32 v38, v52, v54, v38
	v_lshlrev_b32_e32 v48, 1, v39
	v_xor_b32_e32 v42, v42, v41
	v_xor_b32_e32 v41, v43, v41
	v_sub_u32_e32 v43, v50, v45
	v_lshlrev_b32_e32 v63, 1, v38
	v_add_lshl_u32 v38, v39, v38, 1
	v_lshlrev_b32_e32 v39, 3, v42
	v_sub_u32_e32 v41, v41, v42
	v_xor_b32_e32 v44, v44, v43
	v_xor_b32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v45, 4, v42
	v_add3_u32 v64, v63, 32, v48
	v_add3_u32 v65, v40, v56, v38
	v_sub_u32_e32 v38, v44, v42
	v_sub_u32_e32 v40, v43, v42
	v_add_lshl_u32 v39, v39, v49, 1
	v_add3_u32 v42, v45, v47, 32
	v_lshlrev_b32_e32 v41, 4, v41
	v_lshl_add_u32 v43, v38, 4, v42
	v_add3_u32 v46, v39, 32, v41
	v_lshl_add_u32 v50, v40, 4, v42
	ds_read_b128 v[38:41], v39 offset:32
	ds_read_b128 v[42:45], v43
	ds_read_b128 v[46:49], v46
	ds_read_b128 v[50:53], v50
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[54:57], v58, s[52:55], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[58:61], v58, s[52:55], 0 offen offset:16
	s_and_b64 s[28:29], s[60:61], s[28:29]
	s_cmp_gt_i32 s43, s30
	s_cselect_b64 s[30:31], -1, 0
	s_add_i32 s34, s59, 28
	s_and_b64 s[30:31], s[60:61], s[30:31]
	v_dot2c_f32_f16_e32 v14, v86, v38
	v_dot2c_f32_f16_e32 v12, v85, v39
	v_dot2c_f32_f16_e32 v10, v84, v40
	v_dot2c_f32_f16_e32 v8, v83, v41
	s_cmp_gt_i32 s43, s34
	v_dot2c_f32_f16_e32 v15, v86, v42
	v_dot2c_f32_f16_e32 v13, v85, v43
	v_dot2c_f32_f16_e32 v11, v84, v44
	v_dot2c_f32_f16_e32 v9, v83, v45
	v_dot2c_f32_f16_e32 v18, v82, v46
	v_dot2c_f32_f16_e32 v16, v81, v47
	v_dot2c_f32_f16_e32 v20, v80, v48
	v_dot2c_f32_f16_e32 v22, v79, v49
	v_dot2c_f32_f16_e32 v19, v82, v50
	v_dot2c_f32_f16_e32 v17, v81, v51
	v_dot2c_f32_f16_e32 v21, v80, v52
	v_dot2c_f32_f16_e32 v23, v79, v53
	s_cselect_b64 s[34:35], -1, 0
	s_add_i32 s36, s59, 24
	s_mov_b32 s59, s78
	v_pk_add_f32 v[14:15], v[34:35], v[14:15]
	s_and_b64 s[34:35], s[60:61], s[34:35]
	v_pk_add_f32 v[12:13], v[12:13], v[14:15]
	s_cmp_gt_i32 s43, s36
	v_pk_add_f32 v[10:11], v[10:11], v[12:13]
	s_cselect_b64 s[36:37], -1, 0
	s_add_i32 s62, s62, 32
	v_pk_add_f32 v[8:9], v[8:9], v[10:11]
	s_and_b64 s[36:37], s[60:61], s[36:37]
	v_pk_add_f32 v[8:9], v[18:19], v[8:9]
	s_cmp_lg_u32 s63, s78
	v_pk_add_f32 v[8:9], v[16:17], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[20:21], v[8:9]
	s_nop 0
	v_pk_add_f32 v[34:35], v[22:23], v[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v8, 0, v30, s[12:13]
	v_cndmask_b32_e64 v9, 0, v31, s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v10, 0, v29, s[16:17]
	v_cndmask_b32_e64 v11, 0, v28, s[18:19]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v12, 0, v26, s[20:21]
	v_cndmask_b32_e64 v13, 0, v27, s[22:23]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v14, 0, v25, s[24:25]
	v_cndmask_b32_e64 v15, 0, v24, s[26:27]
	v_lshrrev_b32_e32 v16, 24, v8
	v_lshrrev_b32_e32 v17, 24, v9
	v_lshrrev_b32_e32 v20, 24, v10
	v_lshrrev_b32_e32 v18, 24, v11
	v_lshrrev_b32_e32 v22, 24, v12
	v_lshrrev_b32_e32 v26, 24, v13
	v_lshrrev_b32_e32 v38, 24, v14
	v_lshrrev_b32_e32 v28, 24, v15
	v_and_b32_e32 v19, 0xff, v8
	v_bfe_u32 v21, v8, 8, 8
	v_bfe_u32 v23, v8, 16, 8
	v_and_b32_e32 v24, 0xff, v9
	v_bfe_u32 v25, v9, 8, 8
	v_bfe_u32 v27, v9, 16, 8
	v_and_b32_e32 v29, 0xff, v11
	v_bfe_u32 v30, v11, 8, 8
	v_bfe_u32 v31, v11, 16, 8
	v_and_b32_e32 v39, 0xff, v10
	v_bfe_u32 v40, v10, 8, 8
	v_bfe_u32 v41, v10, 16, 8
	v_and_b32_e32 v42, 0xff, v12
	v_bfe_u32 v43, v12, 8, 8
	v_bfe_u32 v44, v12, 16, 8
	v_and_b32_e32 v45, 0xff, v13
	v_bfe_u32 v46, v13, 8, 8
	v_bfe_u32 v47, v13, 16, 8
	v_and_b32_e32 v48, 0xff, v15
	v_bfe_u32 v49, v15, 8, 8
	v_bfe_u32 v50, v15, 16, 8
	v_and_b32_e32 v51, 0xff, v14
	v_bfe_u32 v52, v14, 8, 8
	v_bfe_u32 v53, v14, 16, 8
	v_cvt_f32_fp8_sdwa v66, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v38 src0_sel:BYTE_0
	v_fma_mixlo_f16 v43, s40, v66, 0
	v_pk_mul_f32 v[8:9], s[50:51], v[8:9]
	v_pk_mul_f32 v[10:11], s[50:51], v[10:11]
	v_pk_mul_f32 v[12:13], s[50:51], v[12:13]
	v_fma_mixlo_f16 v44, s40, v68, 0
	v_pk_mul_f32 v[14:15], s[50:51], v[14:15]
	v_pk_mul_f32 v[16:17], s[50:51], v[16:17]
	v_pk_mul_f32 v[18:19], s[50:51], v[18:19]
	v_fma_mixlo_f16 v40, s40, v40, 0
	v_pk_mul_f32 v[20:21], s[50:51], v[20:21]
	v_pk_mul_f32 v[22:23], s[50:51], v[22:23]
	v_pk_mul_f32 v[24:25], s[50:51], v[24:25]
	v_fma_mixlo_f16 v42, s40, v42, 0
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	v_pk_mul_f32 v[28:29], s[50:51], v[28:29]
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v45, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v46, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v18, v23
	v_cvt_f16_f32_e32 v19, v25
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v23, v31
	v_cvt_f16_f32_e32 v29, v30
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v45
	v_pack_b32_f16 v8, v43, v8
	v_fma_mixhi_f16 v11, s40, v67, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v44, v46
	v_fma_mixhi_f16 v15, s40, v39, 0
	v_pack_b32_f16 v18, v18, v24
	v_pack_b32_f16 v17, v21, v22
	v_pack_b32_f16 v16, v40, v20
	v_fma_mixhi_f16 v19, s40, v41, 0
	v_pack_b32_f16 v22, v28, v29
	v_pack_b32_f16 v21, v26, v27
	v_pack_b32_f16 v20, v42, v25
	v_fma_mixhi_f16 v23, s40, v38, 0
	ds_write_b128 v62, v[8:11] offset:32
	ds_write_b128 v63, v[12:15] offset:32
	ds_write_b128 v64, v[16:19]
	ds_write_b128 v65, v[20:23] offset:32
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v54, s[28:29]
	v_cndmask_b32_e64 v9, 0, v56, s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v60, s[34:35]
	v_cndmask_b32_e64 v11, 0, v58, s[36:37]
	v_cndmask_b32_e64 v12, 0, v55, s[28:29]
	v_cndmask_b32_e64 v13, 0, v57, s[30:31]
	v_cndmask_b32_e64 v14, 0, v61, s[34:35]
	v_cndmask_b32_e64 v15, 0, v59, s[36:37]
	v_and_b32_e32 v16, 0xffff0000, v8
	v_and_b32_e32 v17, 0xffff0000, v9
	v_and_b32_e32 v18, 0xffff0000, v10
	v_and_b32_e32 v19, 0xffff0000, v11
	v_and_b32_e32 v20, 0xffff0000, v12
	v_and_b32_e32 v21, 0xffff0000, v13
	v_and_b32_e32 v22, 0xffff0000, v14
	v_and_b32_e32 v23, 0xffff0000, v15
	v_lshlrev_b32_e32 v8, 16, v8
	v_lshlrev_b32_e32 v12, 16, v12
	v_lshlrev_b32_e32 v9, 16, v9
	v_lshlrev_b32_e32 v13, 16, v13
	v_lshlrev_b32_e32 v11, 16, v11
	v_lshlrev_b32_e32 v15, 16, v15
	v_lshlrev_b32_e32 v10, 16, v10
	v_lshlrev_b32_e32 v14, 16, v14
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v17, v17
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v19, v19
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v23, v23
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v22, v22
	v_pack_b32_f16 v86, v8, v16
	v_pack_b32_f16 v85, v12, v20
	v_pack_b32_f16 v84, v9, v17
	v_pack_b32_f16 v83, v13, v21
	v_pack_b32_f16 v82, v11, v19
	v_pack_b32_f16 v81, v15, v23
	v_pack_b32_f16 v80, v10, v18
	v_pack_b32_f16 v79, v14, v22
	s_cbranch_scc1 .LBB7_2
	s_branch .LBB7_4
.LBB7_3:
	v_mov_b32_e32 v34, 0
.LBB7_4:                                ; %Flow247
	s_load_dwordx4 s[52:55], s[0:1], 0x28
	s_mov_b32 s81, s65
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s3
	s_mul_i32 s6, s1, s44
	s_cmp_gt_i32 s42, s1
	s_cselect_b64 s[78:79], -1, 0
	s_mov_b32 s63, 0x20000
	s_mov_b32 s60, s56
	s_mov_b32 s61, s57
	s_mov_b32 s62, s58
	s_lshl_b32 s14, s6, 1
	v_mov_b32_e32 v16, s14
	buffer_load_dwordx4 v[18:21], v16, s[60:63], 0 offen
	buffer_load_dwordx4 v[22:25], v16, s[60:63], 0 offen offset:16
	v_lshl_add_u32 v44, s0, 5, v72
	v_add_u32_e32 v28, 0x200, v44
	v_mad_u64_u32 v[16:17], s[0:1], v28, s45, v[32:33]
	s_mov_b32 s60, s82
	s_mov_b32 s61, s83
	s_mov_b32 s62, s84
	buffer_load_dwordx2 v[26:27], v16, s[60:63], 0 offen
	v_add_u32_e32 v17, s86, v16
	v_add_u32_e32 v29, 4, v17
	v_add_u32_e32 v30, s86, v17
	v_add_u32_e32 v31, s86, v29
	v_add_u32_e32 v36, s86, v31
	v_add_u32_e32 v37, -4, v36
	buffer_load_dword v29, v29, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v30, v30, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v31, v31, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v36, v36, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v37, v37, s[60:63], 0 offen
	s_nop 0
	buffer_load_dword v38, v17, s[60:63], 0 offen
	s_and_b64 vcc, s[68:69], s[78:79]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v17, 0, v18, vcc
	s_and_b64 s[0:1], s[70:71], s[78:79]
	v_cndmask_b32_e64 v18, 0, v20, s[0:1]
	s_and_b64 s[6:7], s[72:73], s[78:79]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v20, 0, v24, s[6:7]
	s_and_b64 s[8:9], s[74:75], s[78:79]
	v_cndmask_b32_e64 v22, 0, v22, s[8:9]
	v_and_b32_e32 v24, 0xffff0000, v17
	v_and_b32_e32 v39, 0xffff0000, v18
	v_and_b32_e32 v40, 0xffff0000, v20
	v_and_b32_e32 v41, 0xffff0000, v22
	v_cndmask_b32_e32 v19, 0, v19, vcc
	v_and_b32_e32 v42, 0xffff0000, v19
	v_cndmask_b32_e64 v21, 0, v21, s[0:1]
	v_and_b32_e32 v43, 0xffff0000, v21
	v_cndmask_b32_e64 v25, 0, v25, s[6:7]
	v_and_b32_e32 v45, 0xffff0000, v25
	v_cndmask_b32_e64 v23, 0, v23, s[8:9]
	v_and_b32_e32 v46, 0xffff0000, v23
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v47, v17
	v_cvt_f16_f32_e32 v24, v24
	v_lshlrev_b32_e32 v17, 16, v19
	v_cvt_f16_f32_e32 v19, v17
	v_cvt_f16_f32_e32 v42, v42
	v_lshlrev_b32_e32 v17, 16, v18
	v_cvt_f16_f32_e32 v48, v17
	v_cvt_f16_f32_e32 v39, v39
	v_lshlrev_b32_e32 v17, 16, v21
	v_cvt_f16_f32_e32 v21, v17
	v_cvt_f16_f32_e32 v43, v43
	v_lshlrev_b32_e32 v17, 16, v22
	v_cvt_f16_f32_e32 v22, v17
	v_cvt_f16_f32_e32 v41, v41
	v_lshlrev_b32_e32 v17, 16, v23
	v_cvt_f16_f32_e32 v23, v17
	v_cvt_f16_f32_e32 v46, v46
	v_lshlrev_b32_e32 v17, 16, v20
	v_cvt_f16_f32_e32 v49, v17
	v_cvt_f16_f32_e32 v40, v40
	v_lshlrev_b32_e32 v17, 16, v25
	v_cvt_f16_f32_e32 v25, v17
	v_cvt_f16_f32_e32 v45, v45
	v_cmp_gt_i32_e64 s[6:7], s65, v28
	s_and_b64 vcc, s[4:5], s[6:7]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v26, 0, v26, vcc
	s_and_b64 vcc, s[38:39], s[6:7]
	v_cndmask_b32_e32 v27, 0, v27, vcc
	v_add_u32_e32 v17, 0x280, v44
	v_cmp_gt_i32_e64 s[8:9], s65, v17
	s_and_b64 vcc, s[38:39], s[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v50, 0, v29, vcc
	s_and_b64 vcc, s[4:5], s[8:9]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v28, 0, v38, vcc
	v_add_u32_e32 v20, 0x300, v44
	v_cmp_gt_i32_e64 s[10:11], s65, v20
	s_and_b64 vcc, s[4:5], s[10:11]
	v_cndmask_b32_e32 v38, 0, v30, vcc
	s_and_b64 vcc, s[38:39], s[10:11]
	v_cndmask_b32_e32 v51, 0, v31, vcc
	v_add_u32_e32 v18, 0x380, v44
	v_cmp_gt_i32_e64 s[12:13], s65, v18
	s_and_b64 vcc, s[38:39], s[12:13]
	v_cndmask_b32_e32 v52, 0, v36, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	v_cndmask_b32_e32 v53, 0, v37, vcc
	v_pack_b32_f16 v95, v47, v24
	v_pack_b32_f16 v94, v19, v42
	v_pack_b32_f16 v93, v48, v39
	v_pack_b32_f16 v92, v21, v43
	v_pack_b32_f16 v91, v22, v41
	v_pack_b32_f16 v90, v23, v46
	v_pack_b32_f16 v89, v49, v40
	v_pack_b32_f16 v88, v25, v45
	v_lshrrev_b32_e32 v19, 24, v26
	v_lshrrev_b32_e32 v21, 24, v27
	v_lshrrev_b32_e32 v36, 24, v50
	v_lshrrev_b32_e32 v29, 24, v28
	v_lshrrev_b32_e32 v37, 24, v38
	v_lshrrev_b32_e32 v40, 24, v51
	v_and_b32_e32 v22, 0xff, v26
	v_cvt_f32_fp8_sdwa v24, v22 src0_sel:BYTE_0
	v_bfe_u32 v22, v26, 8, 8
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_bfe_u32 v23, v26, 16, 8
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v45, 24, v52
	v_lshrrev_b32_e32 v41, 24, v53
	v_fma_mixlo_f16 v30, s40, v24, 0
	v_pk_mul_f32 v[22:23], s[50:51], v[22:23]
	v_cvt_f32_fp8_sdwa v24, v19 src0_sel:BYTE_0
	v_and_b32_e32 v19, 0xff, v27
	v_cvt_f32_fp8_sdwa v25, v19 src0_sel:BYTE_0
	v_bfe_u32 v19, v27, 8, 8
	v_cvt_f32_fp8_sdwa v26, v19 src0_sel:BYTE_0
	v_bfe_u32 v19, v27, 16, 8
	v_cvt_f32_fp8_sdwa v27, v19 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v19, v23
	v_pk_mul_f32 v[24:25], s[50:51], v[24:25]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v25
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v31, v24
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v25, v27
	v_pack_b32_f16 v24, v23, v26
	v_pack_b32_f16 v23, v19, v31
	v_cvt_f32_fp8_sdwa v19, v21 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v28
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_bfe_u32 v26, v28, 8, 8
	v_cvt_f32_fp8_sdwa v26, v26 src0_sel:BYTE_0
	v_bfe_u32 v27, v28, 16, 8
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v30, v22
	v_fma_mixhi_f16 v25, s40, v19, 0
	v_fma_mixlo_f16 v19, s40, v21, 0
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	v_cvt_f32_fp8_sdwa v28, v29 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v50
	v_cvt_f32_fp8_sdwa v29, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v50, 8, 8
	v_cvt_f32_fp8_sdwa v30, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v50, 16, 8
	v_cvt_f32_fp8_sdwa v31, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v27
	v_pk_mul_f32 v[28:29], s[50:51], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v27, v29
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v39, v28
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v29, v31
	v_pack_b32_f16 v28, v27, v30
	v_pack_b32_f16 v27, v21, v39
	v_cvt_f32_fp8_sdwa v21, v36 src0_sel:BYTE_0
	v_and_b32_e32 v30, 0xff, v38
	v_cvt_f32_fp8_sdwa v36, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v38, 8, 8
	v_cvt_f32_fp8_sdwa v30, v30 src0_sel:BYTE_0
	v_bfe_u32 v31, v38, 16, 8
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v26, v19, v26
	v_fma_mixhi_f16 v29, s40, v21, 0
	v_fma_mixlo_f16 v19, s40, v36, 0
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	v_cvt_f32_fp8_sdwa v36, v37 src0_sel:BYTE_0
	v_and_b32_e32 v21, 0xff, v51
	v_cvt_f32_fp8_sdwa v37, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v51, 8, 8
	v_cvt_f32_fp8_sdwa v38, v21 src0_sel:BYTE_0
	v_bfe_u32 v21, v51, 16, 8
	v_cvt_f32_fp8_sdwa v39, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v31
	v_pk_mul_f32 v[36:37], s[50:51], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v37
	v_pk_mul_f32 v[38:39], s[50:51], v[38:39]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v38
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v42, v30
	v_cvt_f16_f32_e32 v39, v39
	v_pack_b32_f16 v38, v31, v37
	v_pack_b32_f16 v37, v21, v36
	v_cvt_f32_fp8_sdwa v21, v40 src0_sel:BYTE_0
	v_and_b32_e32 v30, 0xff, v53
	v_cvt_f32_fp8_sdwa v40, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v53, 8, 8
	v_cvt_f32_fp8_sdwa v30, v30 src0_sel:BYTE_0
	v_bfe_u32 v31, v53, 16, 8
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v42
	v_fma_mixhi_f16 v39, s40, v21, 0
	v_fma_mixlo_f16 v19, s40, v40, 0
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v30
	v_cvt_f32_fp8_sdwa v40, v41 src0_sel:BYTE_0
	v_and_b32_e32 v30, 0xff, v52
	v_cvt_f32_fp8_sdwa v41, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v52, 8, 8
	v_cvt_f32_fp8_sdwa v42, v30 src0_sel:BYTE_0
	v_bfe_u32 v30, v52, 16, 8
	v_cvt_f32_fp8_sdwa v43, v30 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v46, v31
	v_pk_mul_f32 v[30:31], s[50:51], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v31
	v_pk_mul_f32 v[40:41], s[50:51], v[42:43]
	s_nop 0
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v43, v41
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_pack_b32_f16 v42, v31, v40
	v_pack_b32_f16 v41, v46, v30
	v_pack_b32_f16 v40, v19, v21
	v_fma_mixhi_f16 v43, s40, v45, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v44
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v44, v19
	v_ashrrev_i32_e32 v21, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v44, v19
	v_add_u32_e32 v19, v19, v75
	v_lshrrev_b32_e32 v30, 29, v21
	v_add_u32_e32 v30, v21, v30
	v_and_b32_e32 v30, -8, v30
	v_sub_u32_e32 v30, v21, v30
	v_xor_b32_e32 v19, v19, v30
	v_lshlrev_b32_e32 v30, 3, v19
	v_lshlrev_b32_e32 v21, 7, v21
	v_lshl_add_u32 v21, v19, 4, v21
	ds_write_b128 v21, v[22:25] offset:32
	v_add_u32_e32 v21, 0x80, v44
	v_ashrrev_i32_e32 v22, 31, v21
	v_lshrrev_b32_e32 v22, 30, v22
	v_add_u32_e32 v22, v21, v22
	v_ashrrev_i32_e32 v23, 2, v22
	v_and_b32_e32 v22, -4, v22
	v_sub_u32_e32 v21, v21, v22
	v_add_u32_e32 v21, v21, v75
	v_lshrrev_b32_e32 v22, 29, v23
	v_add_u32_e32 v22, v23, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v23, v22
	v_xor_b32_e32 v21, v21, v22
	v_sub_u32_e32 v19, v21, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v22, 6, v23
	v_add3_u32 v19, v30, v22, v19
	v_lshlrev_b32_e32 v22, 1, v19
	ds_write_b128 v22, v[26:29] offset:32
	v_add_u32_e32 v24, 0x100, v44
	v_ashrrev_i32_e32 v25, 31, v24
	v_lshrrev_b32_e32 v25, 30, v25
	v_add_u32_e32 v25, v24, v25
	v_ashrrev_i32_e32 v26, 2, v25
	v_sub_u32_e32 v23, v26, v23
	v_and_b32_e32 v25, -4, v25
	v_sub_u32_e32 v24, v24, v25
	v_add_u32_e32 v24, v24, v75
	v_lshrrev_b32_e32 v25, 29, v26
	v_add_u32_e32 v25, v26, v25
	v_and_b32_e32 v25, -8, v25
	v_sub_u32_e32 v25, v26, v25
	v_xor_b32_e32 v24, v24, v25
	v_sub_u32_e32 v21, v24, v21
	v_lshlrev_b32_e32 v23, 6, v23
	v_lshl_add_u32 v21, v21, 3, v23
	v_lshlrev_b32_e32 v23, 1, v21
	v_add3_u32 v22, v22, 32, v23
	ds_write_b128 v22, v[36:39]
	v_add_u32_e32 v22, 0x180, v44
	v_ashrrev_i32_e32 v23, 31, v22
	v_lshrrev_b32_e32 v23, 30, v23
	v_add_u32_e32 v23, v22, v23
	v_ashrrev_i32_e32 v25, 2, v23
	v_sub_u32_e32 v26, v25, v26
	v_and_b32_e32 v23, 0xffffffc, v23
	v_sub_u32_e32 v22, v22, v23
	v_add_u32_e32 v22, v22, v75
	v_lshrrev_b32_e32 v23, 29, v25
	v_add_u32_e32 v23, v25, v23
	v_and_b32_e32 v23, 0xffffff8, v23
	v_sub_u32_e32 v23, v25, v23
	v_xor_b32_e32 v22, v22, v23
	v_sub_u32_e32 v22, v22, v24
	v_lshlrev_b32_e32 v22, 4, v22
	v_lshlrev_b32_e32 v23, 7, v26
	v_add_lshl_u32 v19, v21, v19, 1
	v_add3_u32 v19, v22, v23, v19
	ds_write_b128 v19, v[40:43] offset:32
	s_mov_b32 s87, 0
	v_cndmask_b32_e64 v19, 0, 1, s[76:77]
	v_cmp_ne_u32_e64 s[0:1], 1, v19
	s_andn2_b64 vcc, exec, s[76:77]
	v_mov_b32_e32 v37, 0
	s_cbranch_vccnz .LBB7_7
; %bb.5:                                ; %.preheader.i155.i.i.i.i
	s_max_i32 s15, s85, 2
	v_mad_u64_u32 v[18:19], s[16:17], s45, v18, v[32:33]
	v_mad_u64_u32 v[20:21], s[16:17], s45, v20, v[32:33]
	v_mad_u64_u32 v[22:23], s[16:17], s45, v17, v[32:33]
	s_add_i32 s59, s14, 32
	s_lshl_b32 s76, s15, 4
	s_add_i32 s76, s76, -16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v17, s82
	v_mov_b32_e32 v19, s83
	v_mov_b32_e32 v21, s84
	v_mov_b32_e32 v23, s56
	v_mov_b32_e32 v54, s57
	v_mov_b32_e32 v55, s58
	v_mov_b32_e32 v37, v36
.LBB7_6:                                ; %.lr.ph.i687.i156.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s77, s87, 16
	v_add_u32_e32 v46, s87, v16
	v_add_u32_e32 v47, s87, v32
	v_readfirstlane_b32 s60, v17
	v_readfirstlane_b32 s61, v19
	v_readfirstlane_b32 s62, v21
	v_add_u32_e32 v48, s87, v22
	v_add_u32_e32 v49, s87, v20
	v_add_u32_e32 v56, s87, v18
	v_readfirstlane_b32 s28, v33
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v26, 0
	v_mov_b32_e32 v24, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v27, 0
	v_mov_b32_e32 v25, 0
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v38, 0
	v_mov_b32_e32 v42, 0
	v_mov_b32_e32 v44, 0
	v_mov_b32_e32 v41, 0
	v_mov_b32_e32 v39, 0
	v_mov_b32_e32 v43, 0
	v_mov_b32_e32 v45, 0
	v_mov_b32_e32 v100, s59
	v_add_u32_e32 v57, 16, v47
	v_add_u32_e32 v58, 20, v47
	buffer_load_dwordx2 v[52:53], v46, s[60:63], 0 offen offset:16
	buffer_load_dwordx2 v[50:51], v48, s[60:63], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[48:49], v49, s[60:63], 0 offen offset:16
	s_nop 0
	buffer_load_dwordx2 v[46:47], v56, s[60:63], 0 offen offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s14, s28, 31
	v_readfirstlane_b32 s60, v23
	v_readfirstlane_b32 s61, v54
	v_readfirstlane_b32 s62, v55
	v_lshl_add_u32 v56, s28, 5, v72
	v_cmp_gt_i32_e64 s[26:27], s43, v57
	v_cmp_gt_i32_e64 s[24:25], s43, v58
	s_lshr_b32 s29, s14, 30
	v_ashrrev_i32_e32 v57, 31, v56
	v_add_u32_e32 v58, 0x80, v56
	v_add_u32_e32 v59, 0x100, v56
	v_add_u32_e32 v60, 0x180, v56
	s_and_b64 vcc, s[6:7], s[26:27]
	s_and_b64 s[14:15], s[6:7], s[24:25]
	s_and_b64 s[16:17], s[8:9], s[24:25]
	s_and_b64 s[18:19], s[8:9], s[26:27]
	s_and_b64 s[20:21], s[10:11], s[26:27]
	s_and_b64 s[22:23], s[10:11], s[24:25]
	s_and_b64 s[24:25], s[12:13], s[24:25]
	s_and_b64 s[26:27], s[12:13], s[26:27]
	s_add_i32 s29, s28, s29
	v_lshrrev_b32_e32 v57, 30, v57
	v_ashrrev_i32_e32 v61, 31, v58
	v_ashrrev_i32_e32 v62, 31, v59
	v_ashrrev_i32_e32 v63, 31, v60
	s_and_b32 s29, s29, 0x3fffffc
	v_add_u32_e32 v57, v56, v57
	v_lshrrev_b32_e32 v61, 30, v61
	v_lshrrev_b32_e32 v62, 30, v62
	v_lshrrev_b32_e32 v63, 30, v63
	s_sub_i32 s28, s28, s29
	v_ashrrev_i32_e32 v64, 2, v57
	v_and_b32_e32 v57, -4, v57
	v_add_u32_e32 v61, v58, v61
	v_add_u32_e32 v62, v59, v62
	v_add_u32_e32 v63, v60, v63
	v_lshl_or_b32 v65, s28, 6, v73
	s_cmp_gt_i32 s43, s77
	v_sub_u32_e32 v56, v56, v57
	v_lshrrev_b32_e32 v57, 29, v64
	v_lshlrev_b32_e32 v66, 7, v64
	v_ashrrev_i32_e32 v67, 2, v61
	v_and_b32_e32 v61, -4, v61
	v_ashrrev_i32_e32 v68, 2, v62
	v_and_b32_e32 v62, -4, v62
	v_ashrrev_i32_e32 v69, 2, v63
	v_and_b32_e32 v63, 0xffffffc, v63
	v_ashrrev_i32_e32 v70, 31, v65
	v_add_u32_e32 v71, 0x100, v65
	s_cselect_b64 s[28:29], -1, 0
	s_add_i32 s30, s87, 20
	v_add_u32_e32 v56, v56, v75
	v_add_u32_e32 v57, v64, v57
	v_sub_u32_e32 v58, v58, v61
	v_lshrrev_b32_e32 v61, 29, v67
	v_lshlrev_b32_e32 v96, 6, v67
	v_sub_u32_e32 v97, v68, v67
	v_sub_u32_e32 v59, v59, v62
	v_lshrrev_b32_e32 v62, 29, v68
	v_sub_u32_e32 v98, v69, v68
	v_sub_u32_e32 v60, v60, v63
	v_lshrrev_b32_e32 v63, 29, v69
	v_lshrrev_b32_e32 v70, 30, v70
	v_ashrrev_i32_e32 v99, 31, v71
	v_and_b32_e32 v57, -8, v57
	v_add_u32_e32 v58, v58, v75
	v_add_u32_e32 v61, v67, v61
	v_add_u32_e32 v59, v59, v75
	v_add_u32_e32 v62, v68, v62
	v_lshlrev_b32_e32 v97, 6, v97
	v_add_u32_e32 v60, v60, v75
	v_add_u32_e32 v63, v69, v63
	v_lshlrev_b32_e32 v98, 7, v98
	v_add_u32_e32 v70, v65, v70
	v_lshrrev_b32_e32 v99, 30, v99
	v_sub_u32_e32 v57, v64, v57
	v_and_b32_e32 v61, -8, v61
	v_and_b32_e32 v62, -8, v62
	v_and_b32_e32 v63, 0xffffff8, v63
	v_ashrrev_i32_e32 v64, 2, v70
	v_and_b32_e32 v70, -4, v70
	v_add_u32_e32 v99, v71, v99
	v_xor_b32_e32 v56, v56, v57
	v_sub_u32_e32 v57, v67, v61
	v_sub_u32_e32 v61, v68, v62
	v_sub_u32_e32 v62, v69, v63
	v_sub_u32_e32 v63, v65, v70
	v_lshrrev_b32_e32 v65, 29, v64
	v_lshlrev_b32_e32 v67, 6, v64
	v_ashrrev_i32_e32 v68, 2, v99
	v_and_b32_e32 v69, -4, v99
	v_lshlrev_b32_e32 v70, 3, v56
	v_lshl_add_u32 v104, v56, 4, v66
	v_xor_b32_e32 v57, v58, v57
	v_xor_b32_e32 v58, v59, v61
	v_xor_b32_e32 v59, v60, v62
	v_add_u32_e32 v60, v63, v76
	v_add_u32_e32 v61, v64, v65
	v_sub_u32_e32 v62, v71, v69
	v_lshrrev_b32_e32 v63, 29, v68
	v_lshlrev_b32_e32 v65, 7, v68
	v_sub_u32_e32 v56, v57, v56
	v_sub_u32_e32 v57, v58, v57
	v_sub_u32_e32 v58, v59, v58
	v_and_b32_e32 v59, -8, v61
	v_add_u32_e32 v61, v60, v87
	v_add_u32_e32 v62, v62, v76
	v_add_u32_e32 v63, v68, v63
	v_lshlrev_b32_e32 v56, 3, v56
	v_lshl_add_u32 v57, v57, 3, v97
	v_lshlrev_b32_e32 v58, 4, v58
	v_sub_u32_e32 v59, v64, v59
	v_and_b32_e32 v63, -8, v63
	v_add_u32_e32 v64, v62, v87
	v_add3_u32 v56, v70, v96, v56
	v_lshlrev_b32_e32 v66, 1, v57
	v_xor_b32_e32 v60, v60, v59
	v_xor_b32_e32 v59, v61, v59
	v_sub_u32_e32 v61, v68, v63
	v_lshlrev_b32_e32 v105, 1, v56
	v_add_lshl_u32 v56, v57, v56, 1
	v_lshlrev_b32_e32 v57, 3, v60
	v_sub_u32_e32 v59, v59, v60
	v_xor_b32_e32 v62, v62, v61
	v_xor_b32_e32 v61, v64, v61
	v_lshlrev_b32_e32 v63, 4, v60
	v_add3_u32 v106, v105, 32, v66
	v_add3_u32 v107, v58, v98, v56
	v_sub_u32_e32 v56, v62, v60
	v_sub_u32_e32 v58, v61, v60
	v_add_lshl_u32 v57, v57, v67, 1
	v_add3_u32 v60, v63, v65, 32
	v_lshlrev_b32_e32 v59, 4, v59
	v_lshl_add_u32 v61, v56, 4, v60
	v_add3_u32 v64, v57, 32, v59
	v_lshl_add_u32 v68, v58, 4, v60
	ds_read_b128 v[56:59], v57 offset:32
	ds_read_b128 v[60:63], v61
	ds_read_b128 v[64:67], v64
	ds_read_b128 v[68:71], v68
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[96:99], v100, s[60:63], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[100:103], v100, s[60:63], 0 offen offset:16
	s_and_b64 s[28:29], s[78:79], s[28:29]
	s_cmp_gt_i32 s43, s30
	s_cselect_b64 s[30:31], -1, 0
	s_add_i32 s34, s87, 28
	s_and_b64 s[30:31], s[78:79], s[30:31]
	v_dot2c_f32_f16_e32 v30, v95, v56
	v_dot2c_f32_f16_e32 v28, v94, v57
	v_dot2c_f32_f16_e32 v26, v93, v58
	v_dot2c_f32_f16_e32 v24, v92, v59
	s_cmp_gt_i32 s43, s34
	v_dot2c_f32_f16_e32 v31, v95, v60
	v_dot2c_f32_f16_e32 v29, v94, v61
	v_dot2c_f32_f16_e32 v27, v93, v62
	v_dot2c_f32_f16_e32 v25, v92, v63
	v_dot2c_f32_f16_e32 v40, v91, v64
	v_dot2c_f32_f16_e32 v38, v90, v65
	v_dot2c_f32_f16_e32 v42, v89, v66
	v_dot2c_f32_f16_e32 v44, v88, v67
	v_dot2c_f32_f16_e32 v41, v91, v68
	v_dot2c_f32_f16_e32 v39, v90, v69
	v_dot2c_f32_f16_e32 v43, v89, v70
	v_dot2c_f32_f16_e32 v45, v88, v71
	s_cselect_b64 s[34:35], -1, 0
	s_add_i32 s36, s87, 24
	s_mov_b32 s87, s77
	v_pk_add_f32 v[30:31], v[36:37], v[30:31]
	s_and_b64 s[34:35], s[78:79], s[34:35]
	v_pk_add_f32 v[28:29], v[28:29], v[30:31]
	s_cmp_gt_i32 s43, s36
	v_pk_add_f32 v[26:27], v[26:27], v[28:29]
	s_cselect_b64 s[36:37], -1, 0
	s_add_i32 s59, s59, 32
	v_pk_add_f32 v[24:25], v[24:25], v[26:27]
	s_and_b64 s[36:37], s[78:79], s[36:37]
	v_pk_add_f32 v[24:25], v[40:41], v[24:25]
	s_cmp_lg_u32 s76, s77
	v_pk_add_f32 v[24:25], v[38:39], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[42:43], v[24:25]
	s_nop 0
	v_pk_add_f32 v[36:37], v[44:45], v[24:25]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v24, 0, v52, vcc
	v_cndmask_b32_e64 v25, 0, v53, s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v26, 0, v51, s[16:17]
	v_cndmask_b32_e64 v27, 0, v50, s[18:19]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v28, 0, v48, s[20:21]
	v_cndmask_b32_e64 v29, 0, v49, s[22:23]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v30, 0, v47, s[24:25]
	v_cndmask_b32_e64 v31, 0, v46, s[26:27]
	v_lshrrev_b32_e32 v38, 24, v24
	v_lshrrev_b32_e32 v39, 24, v25
	v_lshrrev_b32_e32 v42, 24, v26
	v_lshrrev_b32_e32 v40, 24, v27
	v_lshrrev_b32_e32 v44, 24, v28
	v_lshrrev_b32_e32 v48, 24, v29
	v_lshrrev_b32_e32 v56, 24, v30
	v_lshrrev_b32_e32 v50, 24, v31
	v_and_b32_e32 v41, 0xff, v24
	v_bfe_u32 v43, v24, 8, 8
	v_bfe_u32 v45, v24, 16, 8
	v_and_b32_e32 v46, 0xff, v25
	v_bfe_u32 v47, v25, 8, 8
	v_bfe_u32 v49, v25, 16, 8
	v_and_b32_e32 v51, 0xff, v27
	v_bfe_u32 v52, v27, 8, 8
	v_bfe_u32 v53, v27, 16, 8
	v_and_b32_e32 v57, 0xff, v26
	v_bfe_u32 v58, v26, 8, 8
	v_bfe_u32 v59, v26, 16, 8
	v_and_b32_e32 v60, 0xff, v28
	v_bfe_u32 v61, v28, 8, 8
	v_bfe_u32 v62, v28, 16, 8
	v_and_b32_e32 v63, 0xff, v29
	v_bfe_u32 v64, v29, 8, 8
	v_bfe_u32 v65, v29, 16, 8
	v_and_b32_e32 v66, 0xff, v31
	v_bfe_u32 v67, v31, 8, 8
	v_bfe_u32 v68, v31, 16, 8
	v_and_b32_e32 v69, 0xff, v30
	v_bfe_u32 v70, v30, 8, 8
	v_bfe_u32 v71, v30, 16, 8
	v_cvt_f32_fp8_sdwa v88, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v56 src0_sel:BYTE_0
	v_fma_mixlo_f16 v61, s40, v88, 0
	v_pk_mul_f32 v[24:25], s[50:51], v[24:25]
	v_pk_mul_f32 v[26:27], s[50:51], v[26:27]
	v_pk_mul_f32 v[28:29], s[50:51], v[28:29]
	v_fma_mixlo_f16 v62, s40, v90, 0
	v_pk_mul_f32 v[30:31], s[50:51], v[30:31]
	v_pk_mul_f32 v[38:39], s[50:51], v[38:39]
	v_pk_mul_f32 v[40:41], s[50:51], v[40:41]
	v_fma_mixlo_f16 v58, s40, v58, 0
	v_pk_mul_f32 v[42:43], s[50:51], v[42:43]
	v_pk_mul_f32 v[44:45], s[50:51], v[44:45]
	v_pk_mul_f32 v[46:47], s[50:51], v[46:47]
	v_fma_mixlo_f16 v60, s40, v60, 0
	v_pk_mul_f32 v[48:49], s[50:51], v[48:49]
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	v_pk_mul_f32 v[52:53], s[50:51], v[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v63, v26
	v_cvt_f16_f32_e32 v26, v27
	v_cvt_f16_f32_e32 v27, v29
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v64, v30
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v30, v39
	v_cvt_f16_f32_e32 v31, v41
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v40, v45
	v_cvt_f16_f32_e32 v41, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v47, v48
	v_cvt_f16_f32_e32 v48, v49
	v_cvt_f16_f32_e32 v49, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v45, v53
	v_cvt_f16_f32_e32 v51, v52
	v_pack_b32_f16 v26, v26, v28
	v_pack_b32_f16 v25, v25, v63
	v_pack_b32_f16 v24, v61, v24
	v_fma_mixhi_f16 v27, s40, v89, 0
	v_pack_b32_f16 v30, v30, v39
	v_pack_b32_f16 v29, v29, v38
	v_pack_b32_f16 v28, v62, v64
	v_fma_mixhi_f16 v31, s40, v57, 0
	v_pack_b32_f16 v40, v40, v46
	v_pack_b32_f16 v39, v43, v44
	v_pack_b32_f16 v38, v58, v42
	v_fma_mixhi_f16 v41, s40, v59, 0
	v_pack_b32_f16 v44, v50, v51
	v_pack_b32_f16 v43, v48, v49
	v_pack_b32_f16 v42, v60, v47
	v_fma_mixhi_f16 v45, s40, v56, 0
	ds_write_b128 v104, v[24:27] offset:32
	ds_write_b128 v105, v[28:31] offset:32
	ds_write_b128 v106, v[38:41]
	ds_write_b128 v107, v[42:45] offset:32
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v24, 0, v96, s[28:29]
	v_cndmask_b32_e64 v25, 0, v98, s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v26, 0, v102, s[34:35]
	v_cndmask_b32_e64 v27, 0, v100, s[36:37]
	v_cndmask_b32_e64 v28, 0, v97, s[28:29]
	v_cndmask_b32_e64 v29, 0, v99, s[30:31]
	v_cndmask_b32_e64 v30, 0, v103, s[34:35]
	v_cndmask_b32_e64 v31, 0, v101, s[36:37]
	v_and_b32_e32 v38, 0xffff0000, v24
	v_and_b32_e32 v39, 0xffff0000, v25
	v_and_b32_e32 v40, 0xffff0000, v26
	v_and_b32_e32 v41, 0xffff0000, v27
	v_and_b32_e32 v42, 0xffff0000, v28
	v_and_b32_e32 v43, 0xffff0000, v29
	v_and_b32_e32 v44, 0xffff0000, v30
	v_and_b32_e32 v45, 0xffff0000, v31
	v_lshlrev_b32_e32 v24, 16, v24
	v_lshlrev_b32_e32 v28, 16, v28
	v_lshlrev_b32_e32 v25, 16, v25
	v_lshlrev_b32_e32 v29, 16, v29
	v_lshlrev_b32_e32 v27, 16, v27
	v_lshlrev_b32_e32 v31, 16, v31
	v_lshlrev_b32_e32 v26, 16, v26
	v_lshlrev_b32_e32 v30, 16, v30
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v29, v29
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v31, v31
	v_cvt_f16_f32_e32 v45, v45
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v44, v44
	v_pack_b32_f16 v95, v24, v38
	v_pack_b32_f16 v94, v28, v42
	v_pack_b32_f16 v93, v25, v39
	v_pack_b32_f16 v92, v29, v43
	v_pack_b32_f16 v91, v27, v41
	v_pack_b32_f16 v90, v31, v45
	v_pack_b32_f16 v89, v26, v40
	v_pack_b32_f16 v88, v30, v44
	s_cbranch_scc1 .LBB7_6
	s_branch .LBB7_8
.LBB7_7:
	v_mov_b32_e32 v36, 0
.LBB7_8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi4ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s6, v33
	s_ashr_i32 s7, s6, 31
	s_lshr_b32 s7, s7, 30
	s_add_i32 s7, s6, s7
	s_and_b32 s7, s7, 0x3fffffc
	s_sub_i32 s7, s6, s7
	v_lshl_or_b32 v16, s7, 6, v73
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v76
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v87
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v76
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v87
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s7, s6, 2
	s_add_i32 s7, s7, s3
	s_mul_i32 s8, s7, s44
	s_cmp_gt_i32 s42, s7
	s_cselect_b64 s[34:35], -1, 0
	s_mov_b32 s59, 0x20000
	s_lshl_b32 s14, s8, 1
	v_mov_b32_e32 v38, s14
	buffer_load_dwordx4 v[40:43], v38, s[56:59], 0 offen
	buffer_load_dwordx4 v[44:47], v38, s[56:59], 0 offen offset:16
	v_lshl_add_u32 v64, s6, 5, v72
	v_add_u32_e32 v50, 0x400, v64
	v_mad_u64_u32 v[38:39], s[6:7], v50, s45, v[32:33]
	s_mov_b64 s[8:9], s[56:57]
	s_mov_b64 s[10:11], s[58:59]
	s_mov_b32 s8, s82
	s_mov_b32 s9, s83
	s_mov_b32 s10, s84
	buffer_load_dwordx2 v[48:49], v38, s[8:11], 0 offen
	v_add_u32_e32 v39, s86, v38
	v_add_u32_e32 v51, 4, v39
	v_add_u32_e32 v52, s86, v39
	v_add_u32_e32 v53, s86, v51
	v_add_u32_e32 v54, s86, v53
	v_add_u32_e32 v55, -4, v54
	buffer_load_dword v51, v51, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v52, v52, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v53, v53, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v54, v54, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v55, v55, s[8:11], 0 offen
	s_nop 0
	buffer_load_dword v39, v39, s[8:11], 0 offen
	s_and_b64 vcc, s[68:69], s[34:35]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v40, 0, v40, vcc
	s_and_b64 s[6:7], s[70:71], s[34:35]
	v_cndmask_b32_e64 v42, 0, v42, s[6:7]
	s_and_b64 s[8:9], s[72:73], s[34:35]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v46, 0, v46, s[8:9]
	s_and_b64 s[10:11], s[74:75], s[34:35]
	v_cndmask_b32_e64 v44, 0, v44, s[10:11]
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_and_b32_e32 v56, 0xffff0000, v40
	v_and_b32_e32 v57, 0xffff0000, v42
	v_and_b32_e32 v58, 0xffff0000, v46
	v_and_b32_e32 v59, 0xffff0000, v44
	v_and_b32_e32 v60, 0xffff0000, v41
	v_cndmask_b32_e64 v43, 0, v43, s[6:7]
	v_and_b32_e32 v61, 0xffff0000, v43
	v_cndmask_b32_e64 v47, 0, v47, s[8:9]
	v_and_b32_e32 v62, 0xffff0000, v47
	v_cndmask_b32_e64 v45, 0, v45, s[10:11]
	v_and_b32_e32 v63, 0xffff0000, v45
	v_lshlrev_b32_e32 v40, 16, v40
	v_cvt_f16_f32_e32 v65, v40
	v_cvt_f16_f32_e32 v56, v56
	v_lshlrev_b32_e32 v40, 16, v41
	v_cvt_f16_f32_e32 v41, v40
	v_cvt_f16_f32_e32 v60, v60
	v_lshlrev_b32_e32 v40, 16, v42
	v_cvt_f16_f32_e32 v66, v40
	v_cvt_f16_f32_e32 v57, v57
	v_lshlrev_b32_e32 v40, 16, v43
	v_cvt_f16_f32_e32 v43, v40
	v_cvt_f16_f32_e32 v61, v61
	v_lshlrev_b32_e32 v40, 16, v44
	v_cvt_f16_f32_e32 v67, v40
	v_cvt_f16_f32_e32 v59, v59
	v_lshlrev_b32_e32 v40, 16, v45
	v_cvt_f16_f32_e32 v45, v40
	v_cvt_f16_f32_e32 v63, v63
	v_lshlrev_b32_e32 v40, 16, v46
	v_cvt_f16_f32_e32 v46, v40
	v_cvt_f16_f32_e32 v58, v58
	v_lshlrev_b32_e32 v40, 16, v47
	v_cvt_f16_f32_e32 v47, v40
	v_cvt_f16_f32_e32 v62, v62
	v_cmp_gt_i32_e64 s[6:7], s65, v50
	s_and_b64 vcc, s[4:5], s[6:7]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v48, 0, v48, vcc
	s_and_b64 vcc, s[38:39], s[6:7]
	v_cndmask_b32_e32 v68, 0, v49, vcc
	v_add_u32_e32 v40, 0x480, v64
	v_cmp_gt_i32_e64 s[8:9], s65, v40
	s_and_b64 vcc, s[38:39], s[8:9]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v69, 0, v51, vcc
	s_and_b64 vcc, s[4:5], s[8:9]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v70, 0, v39, vcc
	v_add_u32_e32 v44, 0x500, v64
	v_cmp_gt_i32_e64 s[10:11], s65, v44
	s_and_b64 vcc, s[4:5], s[10:11]
	v_cndmask_b32_e32 v71, 0, v52, vcc
	s_and_b64 vcc, s[38:39], s[10:11]
	v_cndmask_b32_e32 v103, 0, v53, vcc
	v_add_u32_e32 v42, 0x580, v64
	v_cmp_gt_i32_e64 s[12:13], s65, v42
	s_and_b64 vcc, s[38:39], s[12:13]
	v_cndmask_b32_e32 v104, 0, v54, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	v_cndmask_b32_e32 v105, 0, v55, vcc
	v_pack_b32_f16 v102, v65, v56
	v_pack_b32_f16 v101, v41, v60
	v_pack_b32_f16 v100, v66, v57
	v_pack_b32_f16 v99, v43, v61
	v_pack_b32_f16 v98, v67, v59
	v_pack_b32_f16 v97, v45, v63
	v_pack_b32_f16 v96, v46, v58
	v_pack_b32_f16 v39, v47, v62
	v_lshrrev_b32_e32 v41, 24, v48
	v_lshrrev_b32_e32 v43, 24, v68
	v_lshrrev_b32_e32 v45, 24, v69
	v_lshrrev_b32_e32 v52, 24, v70
	v_lshrrev_b32_e32 v56, 24, v71
	v_lshrrev_b32_e32 v60, 24, v103
	v_and_b32_e32 v46, 0xff, v48
	v_cvt_f32_fp8_sdwa v49, v46 src0_sel:BYTE_0
	v_bfe_u32 v46, v48, 8, 8
	v_cvt_f32_fp8_sdwa v46, v46 src0_sel:BYTE_0
	v_bfe_u32 v47, v48, 16, 8
	v_cvt_f32_fp8_sdwa v47, v47 src0_sel:BYTE_0
	v_lshrrev_b32_e32 v65, 24, v104
	v_lshrrev_b32_e32 v61, 24, v105
	v_fma_mixlo_f16 v53, s40, v49, 0
	v_pk_mul_f32 v[46:47], s[50:51], v[46:47]
	v_cvt_f32_fp8_sdwa v48, v41 src0_sel:BYTE_0
	v_and_b32_e32 v41, 0xff, v68
	v_cvt_f32_fp8_sdwa v49, v41 src0_sel:BYTE_0
	v_bfe_u32 v41, v68, 8, 8
	v_cvt_f32_fp8_sdwa v50, v41 src0_sel:BYTE_0
	v_bfe_u32 v41, v68, 16, 8
	v_cvt_f32_fp8_sdwa v51, v41 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v41, v47
	v_pk_mul_f32 v[48:49], s[50:51], v[48:49]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v49
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	s_nop 0
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v54, v48
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v49, v51
	v_pack_b32_f16 v48, v47, v50
	v_pack_b32_f16 v47, v41, v54
	v_cvt_f32_fp8_sdwa v41, v43 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v70
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_bfe_u32 v50, v70, 8, 8
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_bfe_u32 v51, v70, 16, 8
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v53, v46
	v_fma_mixhi_f16 v49, s40, v41, 0
	v_fma_mixlo_f16 v41, s40, v43, 0
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	v_cvt_f32_fp8_sdwa v52, v52 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v69
	v_cvt_f32_fp8_sdwa v53, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v69, 8, 8
	v_cvt_f32_fp8_sdwa v54, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v69, 16, 8
	v_cvt_f32_fp8_sdwa v55, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v51
	v_pk_mul_f32 v[52:53], s[50:51], v[52:53]
	s_nop 0
	v_cvt_f16_f32_e32 v51, v53
	v_pk_mul_f32 v[54:55], s[50:51], v[54:55]
	s_nop 0
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v52
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v55
	v_pack_b32_f16 v52, v51, v54
	v_pack_b32_f16 v51, v43, v57
	v_cvt_f32_fp8_sdwa v43, v45 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v71
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v54, v71, 8, 8
	v_cvt_f32_fp8_sdwa v54, v54 src0_sel:BYTE_0
	v_bfe_u32 v55, v71, 16, 8
	v_cvt_f32_fp8_sdwa v55, v55 src0_sel:BYTE_0
	v_pack_b32_f16 v50, v41, v50
	v_fma_mixhi_f16 v53, s40, v43, 0
	v_fma_mixlo_f16 v41, s40, v45, 0
	v_pk_mul_f32 v[54:55], s[50:51], v[54:55]
	v_cvt_f32_fp8_sdwa v56, v56 src0_sel:BYTE_0
	v_and_b32_e32 v43, 0xff, v103
	v_cvt_f32_fp8_sdwa v57, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v103, 8, 8
	v_cvt_f32_fp8_sdwa v58, v43 src0_sel:BYTE_0
	v_bfe_u32 v43, v103, 16, 8
	v_cvt_f32_fp8_sdwa v59, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v55
	v_pk_mul_f32 v[56:57], s[50:51], v[56:57]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v57
	v_pk_mul_f32 v[58:59], s[50:51], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v55, v58
	v_cvt_f16_f32_e32 v58, v56
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v59
	v_pack_b32_f16 v56, v45, v55
	v_pack_b32_f16 v55, v43, v58
	v_cvt_f32_fp8_sdwa v43, v60 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v105
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_bfe_u32 v58, v105, 8, 8
	v_cvt_f32_fp8_sdwa v58, v58 src0_sel:BYTE_0
	v_bfe_u32 v59, v105, 16, 8
	v_cvt_f32_fp8_sdwa v59, v59 src0_sel:BYTE_0
	v_pack_b32_f16 v54, v41, v54
	v_fma_mixhi_f16 v57, s40, v43, 0
	v_fma_mixlo_f16 v41, s40, v45, 0
	v_pk_mul_f32 v[58:59], s[50:51], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v58
	v_cvt_f32_fp8_sdwa v60, v61 src0_sel:BYTE_0
	v_and_b32_e32 v45, 0xff, v104
	v_cvt_f32_fp8_sdwa v61, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v104, 8, 8
	v_cvt_f32_fp8_sdwa v62, v45 src0_sel:BYTE_0
	v_bfe_u32 v45, v104, 16, 8
	v_cvt_f32_fp8_sdwa v63, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v59
	v_pk_mul_f32 v[58:59], s[50:51], v[60:61]
	s_nop 0
	v_cvt_f16_f32_e32 v59, v59
	v_pk_mul_f32 v[60:61], s[50:51], v[62:63]
	s_nop 0
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f32_fp8_sdwa v62, v65 src0_sel:BYTE_0
	v_pack_b32_f16 v60, v59, v60
	v_pack_b32_f16 v59, v45, v58
	v_pack_b32_f16 v58, v41, v43
	v_fma_mixhi_f16 v61, s40, v62, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v64
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v64, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v64, v41
	v_add_u32_e32 v41, v41, v75
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[46:49] offset:32
	v_add_u32_e32 v43, 0x80, v64
	v_ashrrev_i32_e32 v46, 31, v43
	v_lshrrev_b32_e32 v46, 30, v46
	v_add_u32_e32 v46, v43, v46
	v_ashrrev_i32_e32 v47, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_sub_u32_e32 v43, v43, v46
	v_add_u32_e32 v43, v43, v75
	v_lshrrev_b32_e32 v46, 29, v47
	v_add_u32_e32 v46, v47, v46
	v_and_b32_e32 v46, -8, v46
	v_sub_u32_e32 v46, v47, v46
	v_xor_b32_e32 v43, v43, v46
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v46, 6, v47
	v_add3_u32 v41, v45, v46, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[50:53] offset:32
	v_add_u32_e32 v46, 0x100, v64
	v_ashrrev_i32_e32 v48, 31, v46
	v_lshrrev_b32_e32 v48, 30, v48
	v_add_u32_e32 v48, v46, v48
	v_ashrrev_i32_e32 v49, 2, v48
	v_sub_u32_e32 v47, v49, v47
	v_and_b32_e32 v48, -4, v48
	v_sub_u32_e32 v46, v46, v48
	v_add_u32_e32 v46, v46, v75
	v_lshrrev_b32_e32 v48, 29, v49
	v_add_u32_e32 v48, v49, v48
	v_and_b32_e32 v48, -8, v48
	v_sub_u32_e32 v48, v49, v48
	v_xor_b32_e32 v46, v46, v48
	v_sub_u32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v47, 6, v47
	v_lshl_add_u32 v43, v43, 3, v47
	v_lshlrev_b32_e32 v47, 1, v43
	v_add3_u32 v45, v45, 32, v47
	ds_write_b128 v45, v[54:57]
	v_add_u32_e32 v45, 0x180, v64
	v_ashrrev_i32_e32 v47, 31, v45
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v45, v47
	v_ashrrev_i32_e32 v48, 2, v47
	v_sub_u32_e32 v49, v48, v49
	v_and_b32_e32 v47, 0xffffffc, v47
	v_sub_u32_e32 v45, v45, v47
	v_add_u32_e32 v45, v45, v75
	v_lshrrev_b32_e32 v47, 29, v48
	v_add_u32_e32 v47, v48, v47
	v_and_b32_e32 v47, 0xffffff8, v47
	v_sub_u32_e32 v47, v48, v47
	v_xor_b32_e32 v45, v45, v47
	v_sub_u32_e32 v45, v45, v46
	v_lshlrev_b32_e32 v45, 4, v45
	v_lshlrev_b32_e32 v46, 7, v49
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v41, v45, v46, v41
	ds_write_b128 v41, v[58:61] offset:32
	s_mov_b32 s38, 0
	s_and_b64 vcc, exec, s[0:1]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB7_11
; %bb.9:                                ; %.preheader.i443.i.i.i.i
	s_max_i32 s4, s85, 2
	v_mad_u64_u32 v[42:43], s[0:1], s45, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s45, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s45, v40, v[32:33]
	s_add_i32 s36, s14, 32
	s_lshl_b32 s37, s4, 4
	s_add_i32 s37, s37, -16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s82
	v_mov_b32_e32 v45, s83
	v_mov_b32_e32 v47, s84
	v_mov_b32_e32 v103, s56
	v_mov_b32_e32 v104, s57
	v_mov_b32_e32 v105, s58
	v_mov_b32_e32 v41, v40
.LBB7_10:                               ; %.lr.ph.i687.i444.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s39, s38, 16
	v_add_u32_e32 v106, s38, v38
	v_add_u32_e32 v64, s38, v32
	v_readfirstlane_b32 s56, v43
	v_readfirstlane_b32 s57, v45
	v_readfirstlane_b32 s58, v47
	v_add_u32_e32 v107, s38, v46
	v_add_u32_e32 v108, s38, v44
	v_add_u32_e32 v109, s38, v42
	v_readfirstlane_b32 s22, v33
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v62, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v63, 0
	v_mov_b32_e32 v126, s36
	v_add_u32_e32 v110, 16, v64
	v_add_u32_e32 v111, 20, v64
	buffer_load_dwordx2 v[70:71], v106, s[56:59], 0 offen offset:16
	buffer_load_dwordx2 v[68:69], v107, s[56:59], 0 offen offset:16
	buffer_load_dwordx2 v[66:67], v108, s[56:59], 0 offen offset:16
	buffer_load_dwordx2 v[64:65], v109, s[56:59], 0 offen offset:16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s22, 31
	v_readfirstlane_b32 s56, v103
	v_readfirstlane_b32 s57, v104
	v_readfirstlane_b32 s58, v105
	v_lshl_add_u32 v106, s22, 5, v72
	v_cmp_gt_i32_e64 s[20:21], s43, v110
	v_cmp_gt_i32_e64 s[18:19], s43, v111
	s_lshr_b32 s23, s0, 30
	v_ashrrev_i32_e32 v107, 31, v106
	v_add_u32_e32 v108, 0x80, v106
	v_add_u32_e32 v109, 0x100, v106
	v_add_u32_e32 v110, 0x180, v106
	s_and_b64 vcc, s[6:7], s[20:21]
	s_and_b64 s[0:1], s[6:7], s[18:19]
	s_and_b64 s[30:31], s[8:9], s[18:19]
	s_and_b64 s[4:5], s[8:9], s[20:21]
	s_and_b64 s[14:15], s[10:11], s[20:21]
	s_and_b64 s[16:17], s[10:11], s[18:19]
	s_and_b64 s[18:19], s[12:13], s[18:19]
	s_and_b64 s[20:21], s[12:13], s[20:21]
	s_add_i32 s23, s22, s23
	v_lshrrev_b32_e32 v107, 30, v107
	v_ashrrev_i32_e32 v111, 31, v108
	v_ashrrev_i32_e32 v112, 31, v109
	v_ashrrev_i32_e32 v113, 31, v110
	s_and_b32 s23, s23, 0x3fffffc
	v_add_u32_e32 v107, v106, v107
	v_lshrrev_b32_e32 v111, 30, v111
	v_lshrrev_b32_e32 v112, 30, v112
	v_lshrrev_b32_e32 v113, 30, v113
	s_sub_i32 s22, s22, s23
	v_ashrrev_i32_e32 v114, 2, v107
	v_and_b32_e32 v107, -4, v107
	v_add_u32_e32 v111, v108, v111
	v_add_u32_e32 v112, v109, v112
	v_add_u32_e32 v113, v110, v113
	v_lshl_or_b32 v115, s22, 6, v73
	s_cmp_gt_i32 s43, s39
	v_sub_u32_e32 v106, v106, v107
	v_lshrrev_b32_e32 v107, 29, v114
	v_lshlrev_b32_e32 v116, 7, v114
	v_ashrrev_i32_e32 v117, 2, v111
	v_and_b32_e32 v111, -4, v111
	v_ashrrev_i32_e32 v118, 2, v112
	v_and_b32_e32 v112, -4, v112
	v_ashrrev_i32_e32 v119, 2, v113
	v_and_b32_e32 v113, 0xffffffc, v113
	v_ashrrev_i32_e32 v120, 31, v115
	v_add_u32_e32 v121, 0x100, v115
	s_cselect_b64 s[22:23], -1, 0
	s_add_i32 s24, s38, 20
	v_add_u32_e32 v106, v106, v75
	v_add_u32_e32 v107, v114, v107
	v_sub_u32_e32 v108, v108, v111
	v_lshrrev_b32_e32 v111, 29, v117
	v_lshlrev_b32_e32 v122, 6, v117
	v_sub_u32_e32 v123, v118, v117
	v_sub_u32_e32 v109, v109, v112
	v_lshrrev_b32_e32 v112, 29, v118
	v_sub_u32_e32 v124, v119, v118
	v_sub_u32_e32 v110, v110, v113
	v_lshrrev_b32_e32 v113, 29, v119
	v_lshrrev_b32_e32 v120, 30, v120
	v_ashrrev_i32_e32 v125, 31, v121
	v_and_b32_e32 v107, -8, v107
	v_add_u32_e32 v108, v108, v75
	v_add_u32_e32 v111, v117, v111
	v_add_u32_e32 v109, v109, v75
	v_add_u32_e32 v112, v118, v112
	v_lshlrev_b32_e32 v123, 6, v123
	v_add_u32_e32 v110, v110, v75
	v_add_u32_e32 v113, v119, v113
	v_lshlrev_b32_e32 v124, 7, v124
	v_add_u32_e32 v120, v115, v120
	v_lshrrev_b32_e32 v125, 30, v125
	v_sub_u32_e32 v107, v114, v107
	v_and_b32_e32 v111, -8, v111
	v_and_b32_e32 v112, -8, v112
	v_and_b32_e32 v113, 0xffffff8, v113
	v_ashrrev_i32_e32 v114, 2, v120
	v_and_b32_e32 v120, -4, v120
	v_add_u32_e32 v125, v121, v125
	v_xor_b32_e32 v106, v106, v107
	v_sub_u32_e32 v107, v117, v111
	v_sub_u32_e32 v111, v118, v112
	v_sub_u32_e32 v112, v119, v113
	v_sub_u32_e32 v113, v115, v120
	v_lshrrev_b32_e32 v115, 29, v114
	v_lshlrev_b32_e32 v117, 6, v114
	v_ashrrev_i32_e32 v118, 2, v125
	v_and_b32_e32 v119, -4, v125
	v_lshlrev_b32_e32 v120, 3, v106
	v_lshl_add_u32 v130, v106, 4, v116
	v_xor_b32_e32 v107, v108, v107
	v_xor_b32_e32 v108, v109, v111
	v_xor_b32_e32 v109, v110, v112
	v_add_u32_e32 v110, v113, v76
	v_add_u32_e32 v111, v114, v115
	v_sub_u32_e32 v112, v121, v119
	v_lshrrev_b32_e32 v113, 29, v118
	v_lshlrev_b32_e32 v115, 7, v118
	v_sub_u32_e32 v106, v107, v106
	v_sub_u32_e32 v107, v108, v107
	v_sub_u32_e32 v108, v109, v108
	v_and_b32_e32 v109, -8, v111
	v_add_u32_e32 v111, v110, v87
	v_add_u32_e32 v112, v112, v76
	v_add_u32_e32 v113, v118, v113
	v_lshlrev_b32_e32 v106, 3, v106
	v_lshl_add_u32 v107, v107, 3, v123
	v_lshlrev_b32_e32 v108, 4, v108
	v_sub_u32_e32 v109, v114, v109
	v_and_b32_e32 v113, -8, v113
	v_add_u32_e32 v114, v112, v87
	v_add3_u32 v106, v120, v122, v106
	v_lshlrev_b32_e32 v116, 1, v107
	v_xor_b32_e32 v110, v110, v109
	v_xor_b32_e32 v109, v111, v109
	v_sub_u32_e32 v111, v118, v113
	v_lshlrev_b32_e32 v131, 1, v106
	v_add_lshl_u32 v106, v107, v106, 1
	v_lshlrev_b32_e32 v107, 3, v110
	v_sub_u32_e32 v109, v109, v110
	v_xor_b32_e32 v112, v112, v111
	v_xor_b32_e32 v111, v114, v111
	v_lshlrev_b32_e32 v113, 4, v110
	v_add3_u32 v132, v131, 32, v116
	v_add3_u32 v133, v108, v124, v106
	v_sub_u32_e32 v106, v112, v110
	v_sub_u32_e32 v108, v111, v110
	v_add_lshl_u32 v107, v107, v117, 1
	v_add3_u32 v110, v113, v115, 32
	v_lshlrev_b32_e32 v109, 4, v109
	v_lshl_add_u32 v111, v106, 4, v110
	v_add3_u32 v114, v107, 32, v109
	v_lshl_add_u32 v118, v108, 4, v110
	ds_read_b128 v[106:109], v107 offset:32
	ds_read_b128 v[110:113], v111
	ds_read_b128 v[114:117], v114
	ds_read_b128 v[118:121], v118
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dwordx4 v[122:125], v126, s[56:59], 0 offen
	s_nop 0
	buffer_load_dwordx4 v[126:129], v126, s[56:59], 0 offen offset:16
	s_and_b64 s[22:23], s[34:35], s[22:23]
	s_cmp_gt_i32 s43, s24
	s_cselect_b64 s[24:25], -1, 0
	s_add_i32 s26, s38, 28
	s_and_b64 s[24:25], s[34:35], s[24:25]
	v_dot2c_f32_f16_e32 v54, v102, v106
	v_dot2c_f32_f16_e32 v52, v101, v107
	v_dot2c_f32_f16_e32 v50, v100, v108
	v_dot2c_f32_f16_e32 v48, v99, v109
	s_cmp_gt_i32 s43, s26
	v_dot2c_f32_f16_e32 v55, v102, v110
	v_dot2c_f32_f16_e32 v53, v101, v111
	v_dot2c_f32_f16_e32 v51, v100, v112
	v_dot2c_f32_f16_e32 v49, v99, v113
	v_dot2c_f32_f16_e32 v58, v98, v114
	v_dot2c_f32_f16_e32 v56, v97, v115
	v_dot2c_f32_f16_e32 v60, v96, v116
	v_dot2c_f32_f16_e32 v62, v39, v117
	v_dot2c_f32_f16_e32 v59, v98, v118
	v_dot2c_f32_f16_e32 v57, v97, v119
	v_dot2c_f32_f16_e32 v61, v96, v120
	v_dot2c_f32_f16_e32 v63, v39, v121
	s_cselect_b64 s[26:27], -1, 0
	s_add_i32 s28, s38, 24
	s_mov_b32 s38, s39
	v_pk_add_f32 v[40:41], v[40:41], v[54:55]
	s_and_b64 s[26:27], s[34:35], s[26:27]
	v_pk_add_f32 v[40:41], v[52:53], v[40:41]
	s_cmp_gt_i32 s43, s28
	v_pk_add_f32 v[40:41], v[50:51], v[40:41]
	s_cselect_b64 s[28:29], -1, 0
	s_add_i32 s36, s36, 32
	v_pk_add_f32 v[40:41], v[48:49], v[40:41]
	s_and_b64 s[28:29], s[34:35], s[28:29]
	v_pk_add_f32 v[40:41], v[58:59], v[40:41]
	s_cmp_lg_u32 s37, s39
	v_pk_add_f32 v[40:41], v[56:57], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[60:61], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[62:63], v[40:41]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v39, 0, v70, vcc
	v_cndmask_b32_e64 v48, 0, v71, s[0:1]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v49, 0, v69, s[30:31]
	v_cndmask_b32_e64 v50, 0, v68, s[4:5]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v51, 0, v66, s[14:15]
	v_cndmask_b32_e64 v52, 0, v67, s[16:17]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v53, 0, v65, s[18:19]
	v_cndmask_b32_e64 v54, 0, v64, s[20:21]
	v_lshrrev_b32_e32 v55, 24, v39
	v_lshrrev_b32_e32 v56, 24, v48
	v_lshrrev_b32_e32 v60, 24, v49
	v_lshrrev_b32_e32 v57, 24, v50
	v_lshrrev_b32_e32 v62, 24, v51
	v_lshrrev_b32_e32 v66, 24, v52
	v_lshrrev_b32_e32 v96, 24, v53
	v_lshrrev_b32_e32 v68, 24, v54
	v_and_b32_e32 v58, 0xff, v39
	v_bfe_u32 v59, v39, 8, 8
	v_bfe_u32 v39, v39, 16, 8
	v_and_b32_e32 v61, 0xff, v48
	v_bfe_u32 v63, v48, 8, 8
	v_bfe_u32 v64, v48, 16, 8
	v_and_b32_e32 v65, 0xff, v50
	v_bfe_u32 v67, v50, 8, 8
	v_bfe_u32 v69, v50, 16, 8
	v_and_b32_e32 v70, 0xff, v49
	v_bfe_u32 v71, v49, 8, 8
	v_bfe_u32 v97, v49, 16, 8
	v_and_b32_e32 v98, 0xff, v51
	v_bfe_u32 v99, v51, 8, 8
	v_bfe_u32 v100, v51, 16, 8
	v_and_b32_e32 v101, 0xff, v52
	v_bfe_u32 v102, v52, 8, 8
	v_bfe_u32 v106, v52, 16, 8
	v_and_b32_e32 v107, 0xff, v54
	v_bfe_u32 v108, v54, 8, 8
	v_bfe_u32 v109, v54, 16, 8
	v_and_b32_e32 v110, 0xff, v53
	v_bfe_u32 v111, v53, 8, 8
	v_bfe_u32 v112, v53, 16, 8
	v_cvt_f32_fp8_sdwa v113, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v114, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v60 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v100 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v101 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v102 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v106 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v100, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v70, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v96 src0_sel:BYTE_0
	v_fma_mixlo_f16 v101, s40, v113, 0
	v_pk_mul_f32 v[48:49], s[50:51], v[48:49]
	v_pk_mul_f32 v[50:51], s[50:51], v[50:51]
	v_pk_mul_f32 v[52:53], s[50:51], v[52:53]
	v_fma_mixlo_f16 v102, s40, v114, 0
	v_pk_mul_f32 v[54:55], s[50:51], v[54:55]
	v_pk_mul_f32 v[56:57], s[50:51], v[56:57]
	v_pk_mul_f32 v[58:59], s[50:51], v[58:59]
	v_fma_mixlo_f16 v98, s40, v98, 0
	v_pk_mul_f32 v[60:61], s[50:51], v[60:61]
	v_pk_mul_f32 v[62:63], s[50:51], v[62:63]
	v_pk_mul_f32 v[64:65], s[50:51], v[64:65]
	v_fma_mixlo_f16 v100, s40, v100, 0
	v_pk_mul_f32 v[66:67], s[50:51], v[66:67]
	v_pk_mul_f32 v[68:69], s[50:51], v[68:69]
	v_pk_mul_f32 v[70:71], s[50:51], v[70:71]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v106, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v51, v53
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v107, v54
	v_cvt_f16_f32_e32 v53, v55
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v54, v57
	v_cvt_f16_f32_e32 v55, v59
	v_cvt_f16_f32_e32 v57, v58
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v58, v63
	v_cvt_f16_f32_e32 v59, v65
	v_cvt_f16_f32_e32 v64, v64
	v_cvt_f16_f32_e32 v65, v66
	v_cvt_f16_f32_e32 v66, v67
	v_cvt_f16_f32_e32 v67, v68
	v_cvt_f16_f32_e32 v68, v69
	v_cvt_f16_f32_e32 v63, v71
	v_cvt_f16_f32_e32 v69, v70
	v_pack_b32_f16 v50, v50, v52
	v_pack_b32_f16 v49, v49, v106
	v_pack_b32_f16 v48, v101, v48
	v_fma_mixhi_f16 v51, s40, v39, 0
	v_pack_b32_f16 v54, v54, v57
	v_pack_b32_f16 v53, v53, v56
	v_pack_b32_f16 v52, v102, v107
	v_fma_mixhi_f16 v55, s40, v97, 0
	v_pack_b32_f16 v58, v58, v64
	v_pack_b32_f16 v57, v61, v62
	v_pack_b32_f16 v56, v98, v60
	v_fma_mixhi_f16 v59, s40, v99, 0
	v_pack_b32_f16 v62, v68, v69
	v_pack_b32_f16 v61, v66, v67
	v_pack_b32_f16 v60, v100, v65
	v_fma_mixhi_f16 v63, s40, v96, 0
	ds_write_b128 v130, v[48:51] offset:32
	ds_write_b128 v131, v[52:55] offset:32
	ds_write_b128 v132, v[56:59]
	ds_write_b128 v133, v[60:63] offset:32
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v39, 0, v122, s[22:23]
	v_cndmask_b32_e64 v48, 0, v124, s[24:25]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v49, 0, v128, s[26:27]
	v_cndmask_b32_e64 v50, 0, v126, s[28:29]
	v_cndmask_b32_e64 v51, 0, v123, s[22:23]
	v_cndmask_b32_e64 v52, 0, v125, s[24:25]
	v_cndmask_b32_e64 v53, 0, v129, s[26:27]
	v_cndmask_b32_e64 v54, 0, v127, s[28:29]
	v_and_b32_e32 v55, 0xffff0000, v39
	v_and_b32_e32 v56, 0xffff0000, v48
	v_and_b32_e32 v57, 0xffff0000, v49
	v_and_b32_e32 v58, 0xffff0000, v50
	v_and_b32_e32 v59, 0xffff0000, v51
	v_and_b32_e32 v60, 0xffff0000, v52
	v_and_b32_e32 v61, 0xffff0000, v53
	v_and_b32_e32 v62, 0xffff0000, v54
	v_lshlrev_b32_e32 v39, 16, v39
	v_lshlrev_b32_e32 v51, 16, v51
	v_lshlrev_b32_e32 v48, 16, v48
	v_lshlrev_b32_e32 v52, 16, v52
	v_lshlrev_b32_e32 v50, 16, v50
	v_lshlrev_b32_e32 v54, 16, v54
	v_lshlrev_b32_e32 v49, 16, v49
	v_lshlrev_b32_e32 v53, 16, v53
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v55, v55
	v_cvt_f16_f32_e32 v51, v51
	v_cvt_f16_f32_e32 v59, v59
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v57, v57
	v_cvt_f16_f32_e32 v53, v53
	v_cvt_f16_f32_e32 v61, v61
	v_pack_b32_f16 v102, v39, v55
	v_pack_b32_f16 v101, v51, v59
	v_pack_b32_f16 v100, v48, v56
	v_pack_b32_f16 v99, v52, v60
	v_pack_b32_f16 v98, v50, v58
	v_pack_b32_f16 v97, v54, v62
	v_pack_b32_f16 v96, v49, v57
	v_pack_b32_f16 v39, v53, v61
	s_cbranch_scc1 .LBB7_10
	s_branch .LBB7_12
.LBB7_11:
	v_mov_b32_e32 v40, 0
.LBB7_12:                               ; %_ZNK7ck_tile10static_forILi0ELi3ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS7_IJLi1ELi4ELi1EEEENS7_IJLi1ELi64ELi8EEEES9_SA_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSQ_IJiiEEESS_Lb0EEENS_9right_padIiiLb0EEESV_EEENSQ_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSQ_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi4ELin1ELin1EEEENS7_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSQ_IJNS_8constantILi1EEENS1B_ILi16EEEEEEEENSI_INSJ_INSK_ILSL_1EKS5_lLb1ELSN_0EEES18_LS19_0EEENSQ_IJNS1B_ILi512EEES1D_EEEEENSI_INSJ_INSK_ILSL_1EKDF16_lLb1ELSN_0EEENSP_INSQ_IJNSR_INSQ_
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v95, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v94, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v93, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v92, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v95, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v94, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v93, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v92, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v91, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v90, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v89, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v88, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v91, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v90, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v89, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v88, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v86, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v85, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v84, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v83, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v86, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v85, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v84, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v83, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v82, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v81, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v80, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v79, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v82, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v81, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v80, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v79, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s4, v33
	s_ashr_i32 s0, s4, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s4, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s4, s1
	v_lshl_or_b32 v0, s1, 6, v73
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v76
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v87
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v76
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v87
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v102, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v101, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v100, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v99, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v102, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v101, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v100, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v99, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v98, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v97, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v96, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v98, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v97, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v96, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s65, 31
	s_lshr_b32 s5, s1, 26
	s_add_i32 s5, s65, s5
	s_andn2_b32 s5, s5, 63
	s_sub_i32 s5, s65, s5
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s65, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s5, v77
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v77
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[6:7], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[6:7], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[6:7], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[6:7], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[6:7], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s5, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v77
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB7_14
; %bb.13:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[6:7], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[6:7], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s4, s4, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s4
	ds_write_b32 v6, v1
.LBB7_14:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s66, s2
	s_mul_i32 s0, s66, s2
	s_add_i32 s4, s64, -1
	s_mul_i32 s4, s46, s4
	s_add_u32 s6, 0, 0
	s_addc_u32 s6, s81, -1
	s_add_i32 s4, s6, s4
	s_add_u32 s0, s52, s0
	s_addc_u32 s1, s53, s1
	s_lshl_b32 s6, s80, 6
	s_and_b32 s6, s6, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s6, v73
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s5, s5, 4
	v_mov_b32_e32 v1, s5
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s50, s65, 1
	s_mov_b32 s51, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[48:51], 0 offen
	buffer_load_ushort v12, v1, s[48:51], 0 offen offset:512
	buffer_load_ushort v13, v1, s[48:51], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[48:51], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[48:51], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[48:51], 0 offen offset:2560
	s_mov_b32 s10, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s7, v33
	s_add_i32 s8, s4, 1
	s_lshl_b32 s6, s7, 5
	s_add_i32 s4, s6, s33
	v_add_u32_e32 v19, s4, v72
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s46
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s48, s0
	s_mov_b32 s49, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s50, s8
	v_lshl_add_u32 v27, s46, 7, v26
	v_div_scale_f32 v28, s[4:5], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[48:51], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[48:51], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s65, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s65, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s65, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s65, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s65, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s65, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s4, s7, 2
	s_lshl_b32 s5, s7, 6
	s_and_b32 s5, s5, 0xc0
	v_or_b32_e32 v12, s5, v73
	v_add_u32_e32 v13, s4, v74
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s4, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s4
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s4, 0x600
	v_mul_lo_u32 v13, v13, s4
	v_and_or_b32 v13, v77, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s4, 0x2000
	v_add3_u32 v15, v16, s4, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[4:5], s65, v32
	v_cmp_gt_i32_e32 vcc, s64, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s8
	s_and_b64 s[0:1], s[4:5], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s64, v14
	s_and_b64 s[4:5], s[4:5], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[4:5]
	v_cndmask_b32_e64 v15, 0, v9, s[4:5]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s41, v8, 0
	s_mov_b32 s8, s41
	s_mov_b32 s9, s41
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[40:41], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s41, v7, 0
	v_pk_mul_f32 v[6:7], s[40:41], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[40:41], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[40:41], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s41, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s41, v17, 0
	v_add_u32_e32 v5, s6, v72
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v75
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v75
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v78
	v_mul_lo_u32 v6, s46, v14
	v_or_b32_e32 v7, 16, v32
.LBB7_15:                               ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s65, v7
	v_readfirstlane_b32 s48, v2
	v_readfirstlane_b32 s49, v3
	v_readfirstlane_b32 s50, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s11, v33
	s_add_i32 s12, s10, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[48:51], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[48:51], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s13, s11, 31
	v_lshl_add_u32 v8, s11, 5, v72
	s_lshr_b32 s13, s13, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s13, s11, s13
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s14, s13, 2
	s_and_b32 s13, s13, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s11, s11, s13
	s_mul_hi_i32 s13, s14, 0x2aaaaaab
	s_mul_i32 s15, s14, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s16, s13, 31
	s_ashr_i32 s13, s13, 5
	v_lshl_or_b32 v13, s11, 6, v73
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s11, s13, s16
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v75
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s11, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v75
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s11, s14, s11
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s12, s11, s12
	s_xor_b32 s11, s11, s10
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s10, s10, 2
	s_sub_i32 s12, s12, s11
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s11, s11, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v76
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s11, s11, s15
	s_lshl_b32 s12, s12, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s13, s11, 0x2000
	v_mov_b32_e32 v10, s11
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s11, s13, s12
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s11
	s_cmpk_lg_i32 s10, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s41, v28, 0
	v_pk_mul_f32 v[8:9], s[8:9], v[8:9]
	v_pk_mul_f32 v[10:11], s[8:9], v[10:11]
	v_pk_mul_f32 v[12:13], s[8:9], v[12:13]
	v_fma_mixlo_f16 v22, s41, v22, 0
	v_pk_mul_f32 v[14:15], s[8:9], v[14:15]
	v_pk_mul_f32 v[16:17], s[8:9], v[16:17]
	v_pk_mul_f32 v[18:19], s[8:9], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s41, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s41, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB7_15
; %bb.16:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s6, v33
	s_ashr_i32 s0, s6, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s6, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s6, s0
	v_lshl_or_b32 v1, s0, 6, v73
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v76
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s4, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s4
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s4, s0, 0xbe
	s_lshl_b32 s5, s4, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s5, s1
	s_add_i32 s5, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s4
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s5, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s67, s2
	s_mul_i32 s0, s67, s2
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s54, s0
	s_addc_u32 s5, s55, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s42, 0x7fffffff
	s_mul_i32 s2, s0, s47
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s6, 2
	s_lshl_b32 s1, s6, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v73
	s_add_i32 s0, s0, s3
	v_add_u32_e32 v4, s0, v74
	v_add_u32_e32 v0, s33, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s47, v[0:1]
	v_cmp_gt_i32_e32 vcc, s64, v0
	v_cmp_gt_i32_e64 s[0:1], s42, v4
	s_add_i32 s2, s64, s2
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 134
		.amdhsa_next_free_sgpr 88
		.amdhsa_accum_offset 136
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end7:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end7-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 19156
; NumSgprs: 94
; NumVgprs: 134
; NumAgprs: 0
; TotalNumVgprs: 134
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 11
; VGPRBlocks: 16
; NumSGPRsForWavesPerEU: 94
; NumVGPRsForWavesPerEU: 134
; AccumOffset: 136
; Occupancy: 3
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 33
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_mov_b32 s79, s3
	s_mov_b32 s5, s2
	s_load_dwordx4 s[64:67], s[0:1], 0x0
	s_load_dwordx2 s[60:61], s[0:1], 0x18
	s_load_dword s2, s[0:1], 0x70
	s_load_dwordx4 s[52:55], s[0:1], 0x38
	s_load_dwordx2 s[76:77], s[0:1], 0x48
	s_load_dwordx4 s[56:59], s[0:1], 0x60
	s_lshl_b32 s3, s4, 8
                                        ; implicit-def: $vgpr146 : SGPR spill to VGPR lane
	v_writelane_b32 v146, s3, 0
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s3, s2, s5
	v_writelane_b32 v146, s5, 1
	s_mul_i32 s2, s2, s5
	s_add_i32 s4, s54, -1
	s_mul_i32 s4, s56, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s5, s55, -1
	s_add_i32 s5, s5, 1
	s_add_i32 s6, s55, 15
	s_add_i32 s7, s77, -1
	s_mul_i32 s33, s57, s7
	s_add_u32 s66, s66, s2
	s_addc_u32 s67, s67, s3
	s_add_i32 s4, s4, s5
	s_ashr_i32 s2, s6, 31
	s_lshr_b32 s2, s2, 28
	s_add_i32 s6, s6, s2
	s_ashr_i32 s27, s6, 4
	s_add_i32 s33, s33, s5
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s5, v33
	s_lshr_b32 s2, s5, 2
	s_add_i32 s2, s2, s79
	s_mul_i32 s3, s2, s56
	s_cmp_gt_i32 s55, 0
	s_cselect_b64 s[28:29], -1, 0
	s_cmp_gt_i32 s54, s2
	s_cselect_b64 s[72:73], -1, 0
	s_lshl_b32 s99, s4, 1
	s_mov_b32 s71, 0x20000
	s_mov_b32 s68, s64
	s_mov_b32 s69, s65
	s_mov_b32 s70, s99
	s_lshl_b32 s18, s3, 1
	v_mov_b32_e32 v0, s18
	buffer_load_dwordx4 v[2:5], v0, s[68:71], 0 offen
	buffer_load_dwordx4 v[6:9], v0, s[68:71], 0 offen offset:16
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v68, -1, v0
	v_lshlrev_b32_e32 v0, 3, v68
	v_lshrrev_b32_e32 v64, 1, v68
	v_and_b32_e32 v32, 8, v0
	v_writelane_b32 v146, s5, 2
	v_lshl_add_u32 v24, s5, 5, v64
	v_mad_u64_u32 v[0:1], s[2:3], v24, s57, v[32:33]
	s_and_b64 s[2:3], s[28:29], s[72:73]
	s_mov_b32 s68, s66
	s_mov_b32 s69, s67
	s_mov_b32 s70, s33
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s4, v2
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s7, v5
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s8, v9
	v_readfirstlane_b32 s9, v8
	v_readfirstlane_b32 s10, v7
	v_readfirstlane_b32 s11, v6
	s_and_b32 s12, s4, 0xffff
	s_pack_lh_b32_b16 s4, 0, s4
	s_pack_lh_b32_b16 s13, 0, s5
	s_pack_lh_b32_b16 s14, 0, s6
	s_pack_lh_b32_b16 s15, 0, s7
	s_pack_lh_b32_b16 s16, 0, s8
	s_pack_lh_b32_b16 s17, 0, s9
	s_pack_lh_b32_b16 s19, 0, s10
	s_pack_lh_b32_b16 s20, 0, s11
	s_or_b32 s4, s4, s12
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s12, s4, 0
	s_cmp_gt_i32 s55, 2
	s_cselect_b64 s[84:85], -1, 0
	s_and_b32 s4, s5, 0xffff
	s_and_b64 s[2:3], s[84:85], s[72:73]
	s_or_b32 s4, s13, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s13, s4, 0
	s_cmp_gt_i32 s55, 4
	s_cselect_b64 s[86:87], -1, 0
	s_and_b32 s4, s6, 0xffff
	s_and_b64 s[2:3], s[86:87], s[72:73]
	s_or_b32 s4, s14, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s14, s4, 0
	s_cmp_gt_i32 s55, 6
	s_cselect_b64 s[88:89], -1, 0
	s_and_b32 s4, s7, 0xffff
	s_and_b64 s[2:3], s[88:89], s[72:73]
	s_or_b32 s4, s15, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s15, s4, 0
	s_cmp_gt_i32 s55, 14
	s_cselect_b64 s[90:91], -1, 0
	s_and_b32 s4, s8, 0xffff
	s_and_b64 s[2:3], s[90:91], s[72:73]
	s_or_b32 s4, s16, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s16, s4, 0
	s_cmp_gt_i32 s55, 12
	s_cselect_b64 s[92:93], -1, 0
	s_and_b32 s4, s9, 0xffff
	s_and_b64 s[2:3], s[92:93], s[72:73]
	s_or_b32 s4, s17, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s17, s4, 0
	s_cmp_gt_i32 s55, 10
	s_cselect_b64 s[34:35], -1, 0
	s_and_b32 s4, s10, 0xffff
	s_and_b64 s[2:3], s[34:35], s[72:73]
	s_or_b32 s4, s19, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s19, s4, 0
	s_cmp_gt_i32 s55, 8
	s_cselect_b64 s[30:31], -1, 0
	s_and_b32 s4, s11, 0xffff
	s_and_b64 s[2:3], s[30:31], s[72:73]
	s_or_b32 s4, s20, s4
	s_and_b64 s[2:3], s[2:3], exec
	buffer_load_ushort v2, v0, s[68:71], 0 offen
	s_cselect_b32 s2, s4, 0
	buffer_load_ushort v3, v0, s[68:71], 0 offen offset:2
	buffer_load_ushort v4, v0, s[68:71], 0 offen offset:4
	buffer_load_ushort v5, v0, s[68:71], 0 offen offset:6
	s_lshl_b32 s98, s57, 7
	v_add_u32_e32 v1, s98, v0
	v_add_u32_e32 v6, 6, v1
	buffer_load_ushort v7, v6, s[68:71], 0 offen
	v_add_u32_e32 v8, 4, v1
	buffer_load_ushort v9, v8, s[68:71], 0 offen
	v_add_u32_e32 v10, 2, v1
	buffer_load_ushort v11, v10, s[68:71], 0 offen
	buffer_load_ushort v12, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v1
	buffer_load_ushort v13, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v10
	buffer_load_ushort v10, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v8
	buffer_load_ushort v8, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v6
	buffer_load_ushort v6, v1, s[68:71], 0 offen
	s_mov_b32 s75, 0
	s_mov_b32 s74, 0xffff
	v_add_u32_e32 v1, s98, v1
	buffer_load_ushort v14, v1, s[68:71], 0 offen
	v_add_u32_e32 v15, -2, v1
	buffer_load_ushort v15, v15, s[68:71], 0 offen
	v_add_u32_e32 v16, -4, v1
	buffer_load_ushort v16, v16, s[68:71], 0 offen
	v_add_u32_e32 v1, -6, v1
	buffer_load_ushort v17, v1, s[68:71], 0 offen
	s_load_dwordx2 s[4:5], s[0:1], 0x78
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v146, s4, 3
	s_nop 1
	v_writelane_b32 v146, s5, 4
	v_and_b32_e32 v65, 63, v68
	v_or_b32_e32 v18, 2, v32
	v_or_b32_e32 v19, 4, v32
	v_or_b32_e32 v20, 6, v32
	v_add_u32_e32 v1, 0x80, v24
	v_cmp_gt_i32_e64 s[8:9], s55, v32
	v_cmp_gt_i32_e32 vcc, s77, v24
	v_cmp_gt_i32_e64 s[50:51], s55, v18
	v_cmp_gt_i32_e64 s[4:5], s55, v19
	v_cmp_gt_i32_e64 s[6:7], s55, v20
	v_cmp_gt_i32_e64 s[10:11], s77, v1
	s_and_b32 s3, s12, 0xffff0000
	s_and_b32 s20, s13, 0xffff0000
	s_and_b32 s21, s14, 0xffff0000
	s_and_b32 s22, s15, 0xffff0000
	s_and_b32 s23, s16, 0xffff0000
	s_and_b32 s24, s17, 0xffff0000
	s_and_b32 s25, s19, 0xffff0000
	s_lshl_b32 s12, s12, 16
	s_lshl_b32 s13, s13, 16
	s_lshl_b32 s14, s14, 16
	s_lshl_b32 s15, s15, 16
	s_lshl_b32 s19, s19, 16
	s_lshl_b32 s17, s17, 16
	s_lshl_b32 s16, s16, 16
	s_and_b32 s26, s2, 0xffff0000
	v_cvt_f16_f32_e32 v18, s12
	v_cvt_f16_f32_e32 v19, s3
	v_cvt_f16_f32_e32 v20, s13
	v_cvt_f16_f32_e32 v21, s20
	v_cvt_f16_f32_e32 v22, s14
	v_cvt_f16_f32_e32 v23, s21
	v_cvt_f16_f32_e32 v25, s15
	v_cvt_f16_f32_e32 v26, s22
	s_lshl_b32 s2, s2, 16
	v_cvt_f16_f32_e32 v27, s19
	v_cvt_f16_f32_e32 v28, s25
	v_cvt_f16_f32_e32 v29, s17
	v_cvt_f16_f32_e32 v30, s24
	v_cvt_f16_f32_e32 v31, s16
	v_cvt_f16_f32_e32 v34, s23
	v_cvt_f16_f32_e32 v35, s2
	v_cvt_f16_f32_e32 v36, s26
	s_and_b64 s[12:13], vcc, s[8:9]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e64 v37, 0, v2, s[12:13]
	s_and_b64 s[12:13], vcc, s[50:51]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e64 v3, 0, v3, s[12:13]
	s_and_b64 s[12:13], vcc, s[4:5]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e64 v38, 0, v4, s[12:13]
	s_and_b64 s[12:13], vcc, s[6:7]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e64 v5, 0, v5, s[12:13]
	s_and_b64 s[12:13], s[10:11], s[6:7]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e64 v39, 0, v7, s[12:13]
	s_and_b64 s[12:13], s[10:11], s[4:5]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e64 v40, 0, v9, s[12:13]
	s_and_b64 s[12:13], s[10:11], s[50:51]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e64 v41, 0, v11, s[12:13]
	s_and_b64 s[12:13], s[8:9], s[10:11]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e64 v12, 0, v12, s[12:13]
	v_add_u32_e32 v4, 0x100, v24
	v_cmp_gt_i32_e64 s[12:13], s77, v4
	s_and_b64 s[14:15], s[8:9], s[12:13]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v42, 0, v13, s[14:15]
	s_and_b64 s[14:15], s[12:13], s[50:51]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v43, 0, v10, s[14:15]
	s_and_b64 s[14:15], s[12:13], s[4:5]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v44, 0, v8, s[14:15]
	s_and_b64 s[14:15], s[12:13], s[6:7]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v45, 0, v6, s[14:15]
	v_add_u32_e32 v2, 0x180, v24
	v_cmp_gt_i32_e64 s[14:15], s77, v2
	s_and_b64 s[16:17], s[14:15], s[6:7]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v46, 0, v14, s[16:17]
	s_and_b64 s[16:17], s[14:15], s[4:5]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v47, 0, v15, s[16:17]
	s_and_b64 s[16:17], s[14:15], s[50:51]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v48, 0, v16, s[16:17]
	s_and_b64 s[16:17], s[8:9], s[14:15]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v49, 0, v17, s[16:17]
	v_pack_b32_f16 v79, v18, v19
	v_pack_b32_f16 v78, v20, v21
	v_pack_b32_f16 v77, v22, v23
	v_pack_b32_f16 v76, v25, v26
	v_pack_b32_f16 v75, v35, v36
	v_pack_b32_f16 v74, v27, v28
	v_pack_b32_f16 v73, v29, v30
	v_pack_b32_f16 v72, v31, v34
	v_lshrrev_b16_e32 v6, 8, v37
	v_lshrrev_b16_e32 v8, 8, v3
	v_lshrrev_b16_e32 v10, 8, v38
	v_lshrrev_b16_e32 v13, 8, v5
	v_lshrrev_b16_e32 v16, 8, v39
	v_lshrrev_b16_e32 v14, 8, v40
	v_lshrrev_b16_e32 v15, 8, v41
	v_lshrrev_b16_e32 v17, 8, v12
	v_lshrrev_b16_e32 v18, 8, v42
	v_lshrrev_b16_e32 v19, 8, v43
	v_lshrrev_b16_e32 v20, 8, v44
	v_lshrrev_b16_e32 v21, 8, v45
	v_lshrrev_b16_e32 v25, 8, v46
	v_lshrrev_b16_e32 v22, 8, v47
	v_lshrrev_b16_e32 v23, 8, v48
	v_lshrrev_b16_e32 v26, 8, v49
	v_and_b32_sdwa v7, s74, v37 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_sdwa v3, s74, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v3 src0_sel:BYTE_0
	v_fma_mixlo_f16 v3, s52, v9, 0
	s_mov_b32 s62, s52
	s_mov_b32 s63, s52
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_and_b32_sdwa v9, s74, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v7
	v_pk_mul_f32 v[8:9], s[52:53], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v7, v9
	v_pk_mul_f32 v[10:11], s[52:53], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v27, v8
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v11
	v_pack_b32_f16 v8, v7, v10
	v_pack_b32_f16 v7, v5, v27
	v_cvt_f32_fp8_sdwa v5, v13 src0_sel:BYTE_0
	v_and_b32_sdwa v10, s74, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v10 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v17 src0_sel:BYTE_0
	v_and_b32_sdwa v11, s74, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pack_b32_f16 v6, v3, v6
	v_fma_mixhi_f16 v9, s52, v5, 0
	v_fma_mixlo_f16 v3, s52, v12, 0
	v_pk_mul_f32 v[10:11], s[52:53], v[10:11] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v12, v15 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v11
	v_pk_mul_f32 v[12:13], s[52:53], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v11, v13
	v_pk_mul_f32 v[14:15], s[52:53], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v12
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v15
	v_pack_b32_f16 v12, v11, v14
	v_pack_b32_f16 v11, v5, v17
	v_cvt_f32_fp8_sdwa v5, v16 src0_sel:BYTE_0
	v_and_b32_sdwa v14, s74, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v18 src0_sel:BYTE_0
	v_and_b32_sdwa v15, s74, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_pack_b32_f16 v10, v3, v10
	v_fma_mixhi_f16 v13, s52, v5, 0
	v_fma_mixlo_f16 v3, s52, v16, 0
	v_pk_mul_f32 v[14:15], s[52:53], v[14:15] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v16, v19 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v20 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v15
	v_pk_mul_f32 v[16:17], s[52:53], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v15, v17
	v_pk_mul_f32 v[18:19], s[52:53], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v20, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v19
	v_pack_b32_f16 v16, v15, v18
	v_pack_b32_f16 v15, v5, v20
	v_cvt_f32_fp8_sdwa v5, v21 src0_sel:BYTE_0
	v_and_b32_sdwa v18, s74, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_and_b32_sdwa v19, s74, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_pack_b32_f16 v14, v3, v14
	v_fma_mixhi_f16 v17, s52, v5, 0
	v_fma_mixlo_f16 v3, s52, v20, 0
	v_pk_mul_f32 v[18:19], s[52:53], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v18
	v_cvt_f32_fp8_sdwa v20, v23 src0_sel:BYTE_0
	v_and_b32_sdwa v18, s74, v47 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_and_b32_sdwa v18, s74, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v18 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v26, v19
	v_pk_mul_f32 v[18:19], s[52:53], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v19
	v_pk_mul_f32 v[20:21], s[52:53], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f32_fp8_sdwa v22, v25 src0_sel:BYTE_0
	v_pack_b32_f16 v20, v19, v20
	v_pack_b32_f16 v19, v26, v18
	v_pack_b32_f16 v18, v3, v5
	v_fma_mixhi_f16 v21, s52, v22, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v67, 1, v32
	v_ashrrev_i32_e32 v3, 31, v24
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v24, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v3, v24, v3
	v_add_u32_e32 v3, v67, v3
	v_lshrrev_b32_e32 v22, 29, v5
	v_add_u32_e32 v22, v5, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v5, v22
	v_xor_b32_e32 v3, v3, v22
	v_lshlrev_b32_e32 v22, 3, v3
	v_lshlrev_b32_e32 v5, 7, v5
	v_lshl_add_u32 v5, v3, 4, v5
	ds_write_b128 v5, v[6:9] offset:32
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v1, v5
	v_add_u32_e32 v5, v5, v67
	v_lshrrev_b32_e32 v7, 29, v6
	v_add_u32_e32 v7, v6, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v6, v7
	v_xor_b32_e32 v5, v5, v7
	v_sub_u32_e32 v3, v5, v3
	v_lshlrev_b32_e32 v3, 3, v3
	v_lshlrev_b32_e32 v7, 6, v6
	v_add3_u32 v3, v22, v7, v3
	v_lshlrev_b32_e32 v7, 1, v3
	ds_write_b128 v7, v[10:13] offset:32
	v_ashrrev_i32_e32 v8, 31, v4
	v_lshrrev_b32_e32 v8, 30, v8
	v_add_u32_e32 v8, v4, v8
	v_ashrrev_i32_e32 v9, 2, v8
	v_sub_u32_e32 v6, v9, v6
	v_and_b32_e32 v8, -4, v8
	v_sub_u32_e32 v8, v4, v8
	v_add_u32_e32 v8, v8, v67
	v_lshrrev_b32_e32 v10, 29, v9
	v_add_u32_e32 v10, v9, v10
	v_and_b32_e32 v10, -8, v10
	v_sub_u32_e32 v10, v9, v10
	v_xor_b32_e32 v8, v8, v10
	v_sub_u32_e32 v5, v8, v5
	v_lshlrev_b32_e32 v6, 6, v6
	v_lshl_add_u32 v5, v5, 3, v6
	v_lshlrev_b32_e32 v6, 1, v5
	v_add3_u32 v6, v7, 32, v6
	ds_write_b128 v6, v[14:17]
	v_ashrrev_i32_e32 v6, 31, v2
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v2, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_sub_u32_e32 v9, v7, v9
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v6, v2, v6
	v_add_u32_e32 v6, v6, v67
	v_lshrrev_b32_e32 v10, 29, v7
	v_add_u32_e32 v10, v7, v10
	v_and_b32_e32 v10, 0xffffff8, v10
	v_sub_u32_e32 v7, v7, v10
	v_xor_b32_e32 v6, v6, v7
	v_sub_u32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshlrev_b32_e32 v7, 7, v9
	v_add_lshl_u32 v3, v5, v3, 1
	v_add3_u32 v3, v6, v7, v3
	ds_write_b128 v3, v[18:21] offset:32
	s_cmp_gt_i32 s55, 16
	s_cselect_b64 s[94:95], -1, 0
	s_cmp_lt_i32 s55, 17
	v_lshrrev_b32_e32 v3, 3, v68
	v_lshrrev_b32_e32 v66, 6, v68
	v_lshlrev_b32_e32 v69, 2, v66
	v_add_u32_e32 v3, 8, v3
	v_lshrrev_b32_e32 v70, 3, v3
	v_sub_u32_e32 v3, v70, v66
	v_lshlrev_b32_e32 v71, 2, v3
	v_mov_b32_e32 v35, 0
	v_writelane_b32 v146, s28, 5
	s_nop 1
	v_writelane_b32 v146, s29, 6
	v_writelane_b32 v146, s30, 7
	s_nop 1
	v_writelane_b32 v146, s31, 8
	v_writelane_b32 v146, s34, 9
	s_nop 1
	v_writelane_b32 v146, s35, 10
	s_cbranch_scc1 .LBB8_4
; %bb.1:                                ; %.preheader.i.i.i.i.i
	v_writelane_b32 v146, s79, 11
	s_mov_b32 s83, s27
	s_max_i32 s16, s27, 2
	v_mad_u64_u32 v[2:3], s[2:3], s57, v2, v[32:33]
	v_mad_u64_u32 v[4:5], s[2:3], s57, v4, v[32:33]
	v_mad_u64_u32 v[6:7], s[2:3], s57, v1, v[32:33]
	s_add_i32 s96, s18, 60
	s_lshl_b32 s97, s16, 4
	s_add_i32 s97, s97, -16
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v1, s66
	v_mov_b32_e32 v3, s67
	v_mov_b32_e32 v5, s33
	v_mov_b32_e32 v7, s64
	v_mov_b32_e32 v24, s65
	v_mov_b32_e32 v25, s99
	v_mov_b32_e32 v35, v34
.LBB8_2:                                ; %.lr.ph.i685.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s78, s75, 16
	v_add_u32_e32 v26, s75, v0
	v_add_u32_e32 v27, s75, v32
	v_readfirstlane_b32 s68, v1
	v_readfirstlane_b32 s69, v3
	v_readfirstlane_b32 s70, v5
	v_add_u32_e32 v28, s75, v6
	v_add_u32_e32 v29, s75, v4
	v_add_u32_e32 v30, s75, v2
	v_readfirstlane_b32 s79, v33
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v18, 0
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v19, 0
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	v_mov_b32_e32 v31, s96
	v_add_u32_e32 v36, 16, v27
	v_add_u32_e32 v37, 18, v27
	v_add_u32_e32 v38, 20, v27
	v_add_u32_e32 v27, 22, v27
	buffer_load_ushort v48, v26, s[68:71], 0 offen offset:16
	buffer_load_ushort v49, v26, s[68:71], 0 offen offset:18
	buffer_load_ushort v50, v26, s[68:71], 0 offen offset:20
	buffer_load_ushort v51, v26, s[68:71], 0 offen offset:22
	buffer_load_ushort v52, v28, s[68:71], 0 offen offset:16
	buffer_load_ushort v53, v28, s[68:71], 0 offen offset:18
	buffer_load_ushort v54, v28, s[68:71], 0 offen offset:20
	buffer_load_ushort v55, v28, s[68:71], 0 offen offset:22
	buffer_load_ushort v56, v29, s[68:71], 0 offen offset:16
	buffer_load_ushort v57, v29, s[68:71], 0 offen offset:18
	buffer_load_ushort v58, v29, s[68:71], 0 offen offset:20
	buffer_load_ushort v59, v29, s[68:71], 0 offen offset:22
	buffer_load_ushort v60, v30, s[68:71], 0 offen offset:16
	buffer_load_ushort v61, v30, s[68:71], 0 offen offset:18
	buffer_load_ushort v62, v30, s[68:71], 0 offen offset:20
	s_nop 0
	buffer_load_ushort v30, v30, s[68:71], 0 offen offset:22
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s2, s79, 31
	v_readfirstlane_b32 s68, v7
	v_readfirstlane_b32 s69, v24
	v_readfirstlane_b32 s70, v25
	v_lshl_add_u32 v26, s79, 5, v64
	v_cmp_gt_i32_e64 s[48:49], s55, v36
	v_cmp_gt_i32_e64 s[46:47], s55, v37
	v_cmp_gt_i32_e64 s[44:45], s55, v38
	v_cmp_gt_i32_e64 s[42:43], s55, v27
	s_lshr_b32 s2, s2, 30
	v_ashrrev_i32_e32 v27, 31, v26
	v_add_u32_e32 v63, 0x80, v26
	v_add_u32_e32 v80, 0x100, v26
	v_add_u32_e32 v81, 0x180, v26
	s_and_b64 s[16:17], vcc, s[48:49]
	s_and_b64 s[18:19], vcc, s[46:47]
	s_and_b64 s[20:21], vcc, s[44:45]
	s_and_b64 s[22:23], vcc, s[42:43]
	s_and_b64 s[24:25], s[10:11], s[42:43]
	s_and_b64 s[26:27], s[10:11], s[44:45]
	s_and_b64 s[28:29], s[10:11], s[46:47]
	s_and_b64 s[30:31], s[10:11], s[48:49]
	s_and_b64 s[34:35], s[12:13], s[48:49]
	s_and_b64 s[36:37], s[12:13], s[46:47]
	s_and_b64 s[38:39], s[12:13], s[44:45]
	s_and_b64 s[40:41], s[12:13], s[42:43]
	s_and_b64 s[42:43], s[14:15], s[42:43]
	s_and_b64 s[44:45], s[14:15], s[44:45]
	s_and_b64 s[46:47], s[14:15], s[46:47]
	s_and_b64 s[48:49], s[14:15], s[48:49]
	s_add_i32 s2, s79, s2
	v_lshrrev_b32_e32 v27, 30, v27
	v_ashrrev_i32_e32 v28, 31, v63
	v_ashrrev_i32_e32 v29, 31, v80
	v_ashrrev_i32_e32 v36, 31, v81
	s_and_b32 s2, s2, 0x3fffffc
	v_add_u32_e32 v27, v26, v27
	v_lshrrev_b32_e32 v28, 30, v28
	v_lshrrev_b32_e32 v29, 30, v29
	v_lshrrev_b32_e32 v36, 30, v36
	s_sub_i32 s2, s79, s2
	v_ashrrev_i32_e32 v82, 2, v27
	v_and_b32_e32 v27, -4, v27
	v_add_u32_e32 v28, v63, v28
	v_add_u32_e32 v29, v80, v29
	v_add_u32_e32 v36, v81, v36
	v_lshl_or_b32 v37, s2, 6, v65
	s_cmp_gt_i32 s55, s78
	v_sub_u32_e32 v26, v26, v27
	v_lshrrev_b32_e32 v83, 29, v82
	v_lshlrev_b32_e32 v84, 7, v82
	v_ashrrev_i32_e32 v85, 2, v28
	v_and_b32_e32 v86, -4, v28
	v_ashrrev_i32_e32 v87, 2, v29
	v_and_b32_e32 v88, -4, v29
	v_ashrrev_i32_e32 v89, 2, v36
	v_and_b32_e32 v90, 0xffffffc, v36
	v_ashrrev_i32_e32 v27, 31, v37
	v_add_u32_e32 v28, 0x100, v37
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s79, s96, 28
	v_add_u32_e32 v91, v26, v67
	v_lshrrev_b32_e32 v26, 30, v27
	v_ashrrev_i32_e32 v27, 31, v28
	v_mov_b32_e32 v92, s79
	v_add_u32_e32 v26, v37, v26
	v_lshrrev_b32_e32 v27, 30, v27
	v_ashrrev_i32_e32 v29, 2, v26
	v_and_b32_e32 v26, -4, v26
	v_add_u32_e32 v27, v28, v27
	v_sub_u32_e32 v26, v37, v26
	v_lshrrev_b32_e32 v36, 29, v29
	v_lshlrev_b32_e32 v37, 6, v29
	v_ashrrev_i32_e32 v38, 2, v27
	v_and_b32_e32 v27, -4, v27
	v_add_u32_e32 v26, v26, v69
	v_add_u32_e32 v36, v29, v36
	v_sub_u32_e32 v27, v28, v27
	v_lshrrev_b32_e32 v28, 29, v38
	v_lshlrev_b32_e32 v39, 7, v38
	v_and_b32_e32 v36, -8, v36
	v_add_u32_e32 v40, v26, v71
	v_add_u32_e32 v27, v27, v69
	v_add_u32_e32 v28, v38, v28
	v_sub_u32_e32 v29, v29, v36
	v_and_b32_e32 v28, -8, v28
	v_add_u32_e32 v36, v27, v71
	v_xor_b32_e32 v26, v26, v29
	v_xor_b32_e32 v29, v40, v29
	v_sub_u32_e32 v28, v38, v28
	v_lshlrev_b32_e32 v38, 3, v26
	v_sub_u32_e32 v29, v29, v26
	v_xor_b32_e32 v27, v27, v28
	v_xor_b32_e32 v28, v36, v28
	v_lshlrev_b32_e32 v36, 4, v26
	v_sub_u32_e32 v27, v27, v26
	v_sub_u32_e32 v26, v28, v26
	v_add_lshl_u32 v28, v38, v37, 1
	v_add3_u32 v36, v36, v39, 32
	v_lshlrev_b32_e32 v29, 4, v29
	v_lshl_add_u32 v37, v27, 4, v36
	v_add3_u32 v40, v28, 32, v29
	v_lshl_add_u32 v44, v26, 4, v36
	ds_read_b128 v[26:29], v28 offset:32
	ds_read_b128 v[36:39], v37
	ds_read_b128 v[40:43], v40
	ds_read_b128 v[44:47], v44
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v92, v92, s[68:71], 0 offen
	v_add_u32_e32 v83, v82, v83
	v_sub_u32_e32 v63, v63, v86
	v_lshrrev_b32_e32 v86, 29, v85
	v_lshlrev_b32_e32 v93, 6, v85
	v_sub_u32_e32 v94, v87, v85
	v_sub_u32_e32 v80, v80, v88
	v_lshrrev_b32_e32 v88, 29, v87
	v_sub_u32_e32 v95, v89, v87
	v_sub_u32_e32 v81, v81, v90
	v_lshrrev_b32_e32 v90, 29, v89
	s_and_b64 s[2:3], s[72:73], s[2:3]
	v_and_b32_e32 v83, -8, v83
	v_add_u32_e32 v63, v63, v67
	v_add_u32_e32 v86, v85, v86
	v_add_u32_e32 v80, v80, v67
	v_add_u32_e32 v88, v87, v88
	v_lshlrev_b32_e32 v94, 6, v94
	v_add_u32_e32 v81, v81, v67
	v_add_u32_e32 v90, v89, v90
	v_lshlrev_b32_e32 v95, 7, v95
	v_sub_u32_e32 v82, v82, v83
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s79, v92
	s_and_b32 s80, s79, 0xffff
	s_pack_lh_b32_b16 s79, 0, s79
	s_or_b32 s79, s79, s80
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s79, s79, 0
	s_add_i32 s2, s75, 18
	s_cmp_gt_i32 s55, s2
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s80, s96, 24
	v_mov_b32_e32 v83, s80
	buffer_load_dword v83, v83, s[68:71], 0 offen
	v_and_b32_e32 v86, -8, v86
	v_and_b32_e32 v88, -8, v88
	v_and_b32_e32 v90, 0xffffff8, v90
	v_xor_b32_e32 v82, v91, v82
	v_sub_u32_e32 v85, v85, v86
	v_sub_u32_e32 v86, v87, v88
	v_sub_u32_e32 v87, v89, v90
	v_lshlrev_b32_e32 v88, 3, v82
	v_lshl_add_u32 v84, v82, 4, v84
	v_xor_b32_e32 v63, v63, v85
	v_xor_b32_e32 v80, v80, v86
	v_xor_b32_e32 v81, v81, v87
	v_sub_u32_e32 v82, v63, v82
	v_sub_u32_e32 v63, v80, v63
	v_sub_u32_e32 v80, v81, v80
	v_lshlrev_b32_e32 v81, 3, v82
	v_lshl_add_u32 v63, v63, 3, v94
	v_lshlrev_b32_e32 v80, 4, v80
	v_add3_u32 v81, v88, v93, v81
	v_lshlrev_b32_e32 v82, 1, v63
	v_lshlrev_b32_e32 v85, 1, v81
	v_add_lshl_u32 v63, v63, v81, 1
	v_add3_u32 v81, v85, 32, v82
	s_and_b64 s[2:3], s[72:73], s[2:3]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s80, v83
	s_and_b32 s81, s80, 0xffff
	s_pack_lh_b32_b16 s80, 0, s80
	s_or_b32 s80, s80, s81
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s2, s80, 0
	s_add_i32 s3, s75, 20
	s_cmp_gt_i32 s55, s3
	s_cselect_b64 s[80:81], -1, 0
	s_sub_i32 s3, s96, 20
	v_mov_b32_e32 v82, s3
	buffer_load_dword v82, v82, s[68:71], 0 offen
	v_add3_u32 v63, v80, v95, v63
	buffer_load_dword v31, v31, s[68:71], 0 offen
	v_dot2c_f32_f16_e32 v8, v79, v26
	v_dot2c_f32_f16_e32 v10, v78, v27
	v_dot2c_f32_f16_e32 v12, v77, v28
	v_dot2c_f32_f16_e32 v14, v76, v29
	v_dot2c_f32_f16_e32 v9, v79, v36
	v_dot2c_f32_f16_e32 v11, v78, v37
	v_dot2c_f32_f16_e32 v13, v77, v38
	v_dot2c_f32_f16_e32 v15, v76, v39
	v_dot2c_f32_f16_e32 v16, v75, v40
	v_dot2c_f32_f16_e32 v18, v74, v41
	v_dot2c_f32_f16_e32 v20, v73, v42
	v_dot2c_f32_f16_e32 v22, v72, v43
	v_dot2c_f32_f16_e32 v17, v75, v44
	v_dot2c_f32_f16_e32 v19, v74, v45
	v_dot2c_f32_f16_e32 v21, v73, v46
	v_dot2c_f32_f16_e32 v23, v72, v47
	v_pk_add_f32 v[8:9], v[34:35], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[10:11], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[12:13], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[14:15], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[16:17], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[18:19], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[20:21], v[8:9]
	s_nop 0
	v_pk_add_f32 v[34:35], v[22:23], v[8:9]
	s_and_b64 s[80:81], s[72:73], s[80:81]
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s3, v82
	s_and_b32 s82, s3, 0xffff
	s_pack_lh_b32_b16 s3, 0, s3
	s_or_b32 s3, s3, s82
	s_and_b64 s[80:81], s[80:81], exec
	s_cselect_b32 s3, s3, 0
	s_add_i32 s80, s75, 22
	s_cmp_gt_i32 s55, s80
	s_cselect_b64 s[80:81], -1, 0
	s_add_i32 s82, s96, -16
	v_mov_b32_e32 v8, s82
	buffer_load_dword v8, v8, s[68:71], 0 offen
	v_cndmask_b32_e64 v9, 0, v48, s[16:17]
	v_cndmask_b32_e64 v10, 0, v49, s[18:19]
	v_cndmask_b32_e64 v11, 0, v50, s[20:21]
	v_cndmask_b32_e64 v12, 0, v51, s[22:23]
	v_cndmask_b32_e64 v13, 0, v55, s[24:25]
	v_cndmask_b32_e64 v14, 0, v54, s[26:27]
	v_cndmask_b32_e64 v15, 0, v53, s[28:29]
	v_cndmask_b32_e64 v16, 0, v52, s[30:31]
	v_cndmask_b32_e64 v17, 0, v56, s[34:35]
	v_cndmask_b32_e64 v18, 0, v57, s[36:37]
	v_cndmask_b32_e64 v19, 0, v58, s[38:39]
	v_cndmask_b32_e64 v20, 0, v59, s[40:41]
	v_cndmask_b32_e64 v21, 0, v30, s[42:43]
	v_cndmask_b32_e64 v22, 0, v62, s[44:45]
	v_cndmask_b32_e64 v23, 0, v61, s[46:47]
	v_cndmask_b32_e64 v26, 0, v60, s[48:49]
	v_lshrrev_b16_e32 v27, 8, v9
	v_lshrrev_b16_e32 v28, 8, v10
	v_lshrrev_b16_e32 v29, 8, v11
	v_lshrrev_b16_e32 v30, 8, v12
	v_lshrrev_b16_e32 v36, 8, v13
	v_lshrrev_b16_e32 v37, 8, v14
	v_lshrrev_b16_e32 v38, 8, v15
	v_lshrrev_b16_e32 v39, 8, v16
	v_lshrrev_b16_e32 v40, 8, v17
	v_lshrrev_b16_e32 v41, 8, v18
	v_lshrrev_b16_e32 v42, 8, v19
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s18, v31
	s_pack_lh_b32_b16 s19, 0, s18
	s_and_b64 s[16:17], s[72:73], s[80:81]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s20, v8
	s_and_b32 s21, s20, 0xffff
	s_pack_lh_b32_b16 s20, 0, s20
	s_or_b32 s20, s20, s21
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s20, s20, 0
	s_add_i32 s16, s75, 30
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_and_b32 s18, s18, 0xffff
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_or_b32 s18, s19, s18
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s18, s18, 0
	s_add_i32 s16, s75, 28
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_add_i32 s19, s96, -4
	v_mov_b32_e32 v8, s19
	buffer_load_dword v31, v8, s[68:71], 0 offen
	v_lshrrev_b16_e32 v43, 8, v20
	v_lshrrev_b16_e32 v44, 8, v21
	v_lshrrev_b16_e32 v45, 8, v22
	v_lshrrev_b16_e32 v46, 8, v23
	v_lshrrev_b16_e32 v47, 8, v26
	v_and_b32_sdwa v8, s74, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v9, s74, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v11, s74, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v48, s74, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v16, s74, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v15, s74, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v49, s74, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v50, s74, v13 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v51, s74, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v52, s74, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v53, s74, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v54, s74, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v55, s74, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v56, s74, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v57, s74, v22 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v58, s74, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v37 src0_sel:BYTE_0
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s19, v31
	s_and_b32 s21, s19, 0xffff
	s_pack_lh_b32_b16 s19, 0, s19
	s_or_b32 s19, s19, s21
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s19, s19, 0
	s_add_i32 s16, s75, 26
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_add_i32 s21, s96, -8
	v_mov_b32_e32 v19, s21
	buffer_load_dword v38, v19, s[68:71], 0 offen
	v_cvt_f32_fp8_sdwa v19, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v36 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v44 src0_sel:BYTE_0
	v_fma_mixlo_f16 v43, s52, v59, 0
	v_pk_mul_f32 v[8:9], s[62:63], v[8:9]
	v_pk_mul_f32 v[10:11], s[62:63], v[10:11]
	v_pk_mul_f32 v[12:13], s[62:63], v[12:13]
	v_fma_mixlo_f16 v44, s52, v60, 0
	v_pk_mul_f32 v[14:15], s[62:63], v[14:15]
	v_pk_mul_f32 v[16:17], s[62:63], v[16:17]
	v_pk_mul_f32 v[18:19], s[62:63], v[18:19]
	v_fma_mixlo_f16 v45, s52, v49, 0
	v_pk_mul_f32 v[20:21], s[62:63], v[20:21]
	v_pk_mul_f32 v[22:23], s[62:63], v[22:23]
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	v_fma_mixlo_f16 v41, s52, v41, 0
	v_pk_mul_f32 v[28:29], s[62:63], v[28:29]
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	v_pk_mul_f32 v[36:37], s[62:63], v[36:37]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v46, v10
	v_cvt_f16_f32_e32 v10, v11
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s21, v38
	s_and_b32 s22, s21, 0xffff
	s_pack_lh_b32_b16 s21, 0, s21
	s_or_b32 s21, s21, s22
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s21, s21, 0
	s_add_i32 s16, s75, 24
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_add_i32 s22, s96, -12
	v_mov_b32_e32 v11, s22
	buffer_load_dword v38, v11, s[68:71], 0 offen
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v47, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v18, v23
	v_cvt_f16_f32_e32 v19, v27
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v29, v30
	v_cvt_f16_f32_e32 v30, v31
	v_cvt_f16_f32_e32 v23, v37
	v_cvt_f16_f32_e32 v31, v36
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v46
	v_pack_b32_f16 v8, v43, v8
	v_fma_mixhi_f16 v11, s52, v48, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v44, v47
	v_fma_mixhi_f16 v15, s52, v39, 0
	v_pack_b32_f16 v18, v18, v26
	v_pack_b32_f16 v17, v21, v22
	v_pack_b32_f16 v16, v45, v20
	v_fma_mixhi_f16 v19, s52, v40, 0
	v_pack_b32_f16 v22, v30, v31
	v_pack_b32_f16 v21, v28, v29
	v_pack_b32_f16 v20, v41, v27
	v_fma_mixhi_f16 v23, s52, v42, 0
	ds_write_b128 v84, v[8:11] offset:32
	ds_write_b128 v85, v[12:15] offset:32
	ds_write_b128 v81, v[16:19]
	ds_write_b128 v63, v[20:23] offset:32
	s_mov_b32 s75, s78
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s22, v38
	s_and_b32 s23, s22, 0xffff
	s_pack_lh_b32_b16 s22, 0, s22
	s_or_b32 s22, s22, s23
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s16, s22, 0
	s_and_b32 s17, s79, 0xffff0000
	s_and_b32 s22, s2, 0xffff0000
	s_and_b32 s23, s3, 0xffff0000
	s_and_b32 s24, s20, 0xffff0000
	s_and_b32 s25, s18, 0xffff0000
	s_and_b32 s26, s19, 0xffff0000
	s_and_b32 s27, s21, 0xffff0000
	s_lshl_b32 s28, s79, 16
	s_lshl_b32 s2, s2, 16
	s_lshl_b32 s3, s3, 16
	s_lshl_b32 s20, s20, 16
	s_lshl_b32 s21, s21, 16
	s_lshl_b32 s19, s19, 16
	s_lshl_b32 s18, s18, 16
	s_add_i32 s96, s96, 32
	s_and_b32 s29, s16, 0xffff0000
	v_cvt_f16_f32_e32 v8, s28
	v_cvt_f16_f32_e32 v9, s17
	v_cvt_f16_f32_e32 v10, s2
	v_cvt_f16_f32_e32 v11, s22
	v_cvt_f16_f32_e32 v12, s3
	v_cvt_f16_f32_e32 v13, s23
	v_cvt_f16_f32_e32 v14, s20
	v_cvt_f16_f32_e32 v15, s24
	s_lshl_b32 s2, s16, 16
	v_cvt_f16_f32_e32 v16, s21
	v_cvt_f16_f32_e32 v17, s27
	v_cvt_f16_f32_e32 v18, s19
	v_cvt_f16_f32_e32 v19, s26
	v_cvt_f16_f32_e32 v20, s18
	v_cvt_f16_f32_e32 v21, s25
	v_cvt_f16_f32_e32 v22, s2
	v_cvt_f16_f32_e32 v23, s29
	s_cmp_lg_u32 s97, s78
	v_pack_b32_f16 v79, v8, v9
	v_pack_b32_f16 v78, v10, v11
	v_pack_b32_f16 v77, v12, v13
	v_pack_b32_f16 v76, v14, v15
	v_pack_b32_f16 v74, v16, v17
	v_pack_b32_f16 v73, v18, v19
	v_pack_b32_f16 v72, v20, v21
	v_pack_b32_f16 v75, v22, v23
	s_cbranch_scc1 .LBB8_2
; %bb.3:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi2ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV4
	s_mov_b32 s27, s83
	v_readlane_b32 s79, v146, 11
	v_readlane_b32 s28, v146, 5
	v_readlane_b32 s29, v146, 6
	v_readlane_b32 s30, v146, 7
	v_readlane_b32 s31, v146, 8
	v_readlane_b32 s34, v146, 9
	v_readlane_b32 s35, v146, 10
	s_branch .LBB8_5
.LBB8_4:
	v_mov_b32_e32 v34, 0
.LBB8_5:                                ; %Flow247
	s_load_dwordx4 s[0:3], s[0:1], 0x28
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v146, s0, 12
	s_nop 1
	v_writelane_b32 v146, s1, 13
	v_writelane_b32 v146, s2, 14
	v_writelane_b32 v146, s3, 15
	s_mov_b32 s69, s77
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v0, s1, 6, v65
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v69
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v71
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v69
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v71
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s79
	s_mul_i32 s2, s1, s56
	s_cmp_gt_i32 s54, s1
	s_cselect_b64 s[96:97], -1, 0
	s_mov_b32 s75, 0x20000
	s_mov_b32 s72, s64
	s_mov_b32 s73, s65
	s_mov_b32 s74, s99
	s_lshl_b32 s18, s2, 1
	v_mov_b32_e32 v16, s18
	buffer_load_dwordx4 v[18:21], v16, s[72:75], 0 offen
	buffer_load_dwordx4 v[22:25], v16, s[72:75], 0 offen offset:16
	s_mov_b32 s68, 0xffff
	v_lshl_add_u32 v44, s0, 5, v64
	v_add_u32_e32 v26, 0x200, v44
	v_mad_u64_u32 v[16:17], s[0:1], v26, s57, v[32:33]
	s_and_b64 s[0:1], s[28:29], s[96:97]
	s_mov_b32 s72, s66
	s_mov_b32 s73, s67
	s_mov_b32 s74, s33
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s2, v18
	v_readfirstlane_b32 s3, v19
	v_readfirstlane_b32 s10, v20
	v_readfirstlane_b32 s11, v21
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s12, v25
	v_readfirstlane_b32 s13, v24
	s_and_b32 s14, s2, 0xffff
	s_pack_lh_b32_b16 s2, 0, s2
	s_pack_lh_b32_b16 s15, 0, s3
	s_pack_lh_b32_b16 s16, 0, s10
	s_pack_lh_b32_b16 s17, 0, s11
	s_pack_lh_b32_b16 s19, 0, s12
	s_or_b32 s2, s2, s14
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s2, s2, 0
	s_and_b64 s[0:1], s[84:85], s[96:97]
	s_and_b32 s3, s3, 0xffff
	s_or_b32 s3, s15, s3
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s3, s3, 0
	s_and_b64 s[0:1], s[86:87], s[96:97]
	s_and_b32 s10, s10, 0xffff
	s_or_b32 s10, s16, s10
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s10, s10, 0
	s_and_b64 s[0:1], s[88:89], s[96:97]
	s_and_b32 s11, s11, 0xffff
	s_or_b32 s11, s17, s11
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s11, s11, 0
	s_and_b64 s[0:1], s[90:91], s[96:97]
	s_and_b32 s12, s12, 0xffff
	s_or_b32 s12, s19, s12
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s12, s12, 0
	s_and_b64 s[0:1], s[92:93], s[96:97]
	s_and_b32 s14, s13, 0xffff
	buffer_load_ushort v17, v16, s[72:75], 0 offen
	s_pack_lh_b32_b16 s13, 0, s13
	buffer_load_ushort v18, v16, s[72:75], 0 offen offset:2
	s_or_b32 s13, s13, s14
	buffer_load_ushort v19, v16, s[72:75], 0 offen offset:4
	s_and_b64 s[0:1], s[0:1], exec
	buffer_load_ushort v20, v16, s[72:75], 0 offen offset:6
	s_cselect_b32 s13, s13, 0
	v_add_u32_e32 v21, s98, v16
	v_add_u32_e32 v24, 6, v21
	buffer_load_ushort v25, v24, s[72:75], 0 offen
	v_add_u32_e32 v27, 4, v21
	buffer_load_ushort v28, v27, s[72:75], 0 offen
	v_add_u32_e32 v29, 2, v21
	buffer_load_ushort v30, v29, s[72:75], 0 offen
	s_and_b64 s[0:1], s[34:35], s[96:97]
	buffer_load_ushort v31, v21, s[72:75], 0 offen
	v_readfirstlane_b32 s14, v23
	s_and_b32 s15, s14, 0xffff
	v_add_u32_e32 v21, s98, v21
	buffer_load_ushort v21, v21, s[72:75], 0 offen
	v_add_u32_e32 v23, s98, v29
	buffer_load_ushort v23, v23, s[72:75], 0 offen
	v_add_u32_e32 v27, s98, v27
	buffer_load_ushort v27, v27, s[72:75], 0 offen
	v_add_u32_e32 v24, s98, v24
	buffer_load_ushort v29, v24, s[72:75], 0 offen
	s_pack_lh_b32_b16 s14, 0, s14
	s_or_b32 s14, s14, s15
	v_add_u32_e32 v24, s98, v24
	buffer_load_ushort v36, v24, s[72:75], 0 offen
	v_add_u32_e32 v37, -2, v24
	buffer_load_ushort v37, v37, s[72:75], 0 offen
	v_add_u32_e32 v38, -4, v24
	buffer_load_ushort v38, v38, s[72:75], 0 offen
	v_add_u32_e32 v24, -6, v24
	buffer_load_ushort v24, v24, s[72:75], 0 offen
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s14, s14, 0
	s_and_b64 s[0:1], s[30:31], s[96:97]
	v_readfirstlane_b32 s15, v22
	s_and_b32 s16, s15, 0xffff
	s_pack_lh_b32_b16 s15, 0, s15
	s_or_b32 s15, s15, s16
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s0, s15, 0
	s_and_b32 s1, s2, 0xffff0000
	s_and_b32 s15, s3, 0xffff0000
	s_and_b32 s16, s10, 0xffff0000
	s_and_b32 s17, s11, 0xffff0000
	s_and_b32 s19, s12, 0xffff0000
	s_and_b32 s20, s13, 0xffff0000
	s_and_b32 s21, s14, 0xffff0000
	s_and_b32 s22, s0, 0xffff0000
	s_lshl_b32 s2, s2, 16
	v_cvt_f16_f32_e32 v22, s2
	v_cvt_f16_f32_e32 v39, s1
	s_lshl_b32 s1, s3, 16
	v_cvt_f16_f32_e32 v40, s1
	v_cvt_f16_f32_e32 v41, s15
	s_lshl_b32 s1, s10, 16
	v_cvt_f16_f32_e32 v42, s1
	v_cvt_f16_f32_e32 v43, s16
	s_lshl_b32 s1, s11, 16
	v_cvt_f16_f32_e32 v45, s1
	v_cvt_f16_f32_e32 v46, s17
	s_lshl_b32 s0, s0, 16
	v_cvt_f16_f32_e32 v47, s0
	v_cvt_f16_f32_e32 v48, s22
	s_lshl_b32 s0, s14, 16
	v_cvt_f16_f32_e32 v49, s0
	v_cvt_f16_f32_e32 v50, s21
	s_lshl_b32 s0, s13, 16
	v_cvt_f16_f32_e32 v51, s0
	v_cvt_f16_f32_e32 v52, s20
	s_lshl_b32 s0, s12, 16
	v_cvt_f16_f32_e32 v53, s0
	v_cvt_f16_f32_e32 v54, s19
	v_cmp_gt_i32_e64 s[10:11], s77, v26
	s_and_b64 vcc, s[8:9], s[10:11]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e32 v26, 0, v17, vcc
	s_and_b64 vcc, s[50:51], s[10:11]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e32 v55, 0, v18, vcc
	s_and_b64 vcc, s[4:5], s[10:11]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e32 v19, 0, v19, vcc
	s_and_b64 vcc, s[6:7], s[10:11]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e32 v56, 0, v20, vcc
	v_add_u32_e32 v17, 0x280, v44
	v_cmp_gt_i32_e64 s[12:13], s77, v17
	s_and_b64 vcc, s[6:7], s[12:13]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e32 v57, 0, v25, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v58, 0, v28, vcc
	s_and_b64 vcc, s[50:51], s[12:13]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v28, 0, v30, vcc
	s_and_b64 vcc, s[8:9], s[12:13]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v30, 0, v31, vcc
	v_add_u32_e32 v20, 0x300, v44
	v_cmp_gt_i32_e64 s[14:15], s77, v20
	s_and_b64 vcc, s[8:9], s[14:15]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e32 v21, 0, v21, vcc
	s_and_b64 vcc, s[50:51], s[14:15]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v59, 0, v23, vcc
	s_and_b64 vcc, s[4:5], s[14:15]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v60, 0, v27, vcc
	s_and_b64 vcc, s[6:7], s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e32 v61, 0, v29, vcc
	v_add_u32_e32 v18, 0x380, v44
	v_cmp_gt_i32_e64 s[16:17], s77, v18
	s_and_b64 vcc, s[6:7], s[16:17]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v62, 0, v36, vcc
	s_and_b64 vcc, s[4:5], s[16:17]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v63, 0, v37, vcc
	s_and_b64 vcc, s[50:51], s[16:17]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v88, 0, v38, vcc
	s_and_b64 vcc, s[8:9], s[16:17]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v89, 0, v24, vcc
	v_pack_b32_f16 v87, v22, v39
	v_pack_b32_f16 v86, v40, v41
	v_pack_b32_f16 v85, v42, v43
	v_pack_b32_f16 v84, v45, v46
	v_pack_b32_f16 v83, v47, v48
	v_pack_b32_f16 v82, v49, v50
	v_pack_b32_f16 v81, v51, v52
	v_pack_b32_f16 v80, v53, v54
	v_lshrrev_b16_e32 v22, 8, v26
	v_lshrrev_b16_e32 v24, 8, v55
	v_lshrrev_b16_e32 v27, 8, v19
	v_lshrrev_b16_e32 v29, 8, v56
	v_lshrrev_b16_e32 v36, 8, v57
	v_lshrrev_b16_e32 v31, 8, v58
	v_lshrrev_b16_e32 v37, 8, v28
	v_lshrrev_b16_e32 v38, 8, v30
	v_lshrrev_b16_e32 v39, 8, v21
	v_lshrrev_b16_e32 v40, 8, v59
	v_lshrrev_b16_e32 v41, 8, v60
	v_lshrrev_b16_e32 v42, 8, v61
	v_lshrrev_b16_e32 v45, 8, v62
	v_lshrrev_b16_e32 v43, 8, v63
	v_and_b32_sdwa v23, s68, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_and_b32_sdwa v23, s68, v55 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_lshrrev_b16_e32 v46, 8, v88
	v_lshrrev_b16_e32 v47, 8, v89
	v_fma_mixlo_f16 v48, s52, v25, 0
	v_pk_mul_f32 v[22:23], s[62:63], v[22:23]
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_and_b32_sdwa v19, s68, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_and_b32_sdwa v19, s68, v56 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v19 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v19, v23
	v_pk_mul_f32 v[24:25], s[62:63], v[24:25]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v25
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v49, v24
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v25, v27
	v_pack_b32_f16 v24, v23, v26
	v_pack_b32_f16 v23, v19, v49
	v_cvt_f32_fp8_sdwa v19, v29 src0_sel:BYTE_0
	v_and_b32_sdwa v26, s68, v30 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v38 src0_sel:BYTE_0
	v_and_b32_sdwa v27, s68, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v48, v22
	v_fma_mixhi_f16 v25, s52, v19, 0
	v_fma_mixlo_f16 v19, s52, v29, 0
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	v_cvt_f32_fp8_sdwa v28, v37 src0_sel:BYTE_0
	v_and_b32_sdwa v29, s68, v58 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v31 src0_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v57 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v27, v27
	v_pk_mul_f32 v[28:29], s[62:63], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v29
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v38, v28
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v29, v31
	v_pack_b32_f16 v28, v37, v30
	v_pack_b32_f16 v27, v27, v38
	v_cvt_f32_fp8_sdwa v36, v36 src0_sel:BYTE_0
	v_and_b32_sdwa v21, s68, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v39 src0_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v59 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v26, v19, v26
	v_fma_mixhi_f16 v29, s52, v36, 0
	v_fma_mixlo_f16 v19, s52, v21, 0
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	v_cvt_f32_fp8_sdwa v36, v40 src0_sel:BYTE_0
	v_and_b32_sdwa v21, s68, v60 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v41 src0_sel:BYTE_0
	v_and_b32_sdwa v21, s68, v61 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v31
	v_pk_mul_f32 v[36:37], s[62:63], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v37
	v_pk_mul_f32 v[38:39], s[62:63], v[38:39]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v38
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v40, v30
	v_cvt_f16_f32_e32 v39, v39
	v_pack_b32_f16 v38, v31, v37
	v_pack_b32_f16 v37, v21, v36
	v_cvt_f32_fp8_sdwa v21, v42 src0_sel:BYTE_0
	v_and_b32_sdwa v30, s68, v89 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v47 src0_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v88 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v40
	v_fma_mixhi_f16 v39, s52, v21, 0
	v_fma_mixlo_f16 v19, s52, v41, 0
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v30
	v_cvt_f32_fp8_sdwa v40, v46 src0_sel:BYTE_0
	v_and_b32_sdwa v30, s68, v63 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v43 src0_sel:BYTE_0
	v_and_b32_sdwa v30, s68, v62 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v30 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v46, v31
	v_pk_mul_f32 v[30:31], s[62:63], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v31
	v_pk_mul_f32 v[40:41], s[62:63], v[42:43]
	s_nop 0
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v43, v41
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_pack_b32_f16 v42, v31, v40
	v_pack_b32_f16 v41, v46, v30
	v_pack_b32_f16 v40, v19, v21
	v_fma_mixhi_f16 v43, s52, v45, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v44
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v44, v19
	v_ashrrev_i32_e32 v21, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v44, v19
	v_add_u32_e32 v19, v19, v67
	v_lshrrev_b32_e32 v30, 29, v21
	v_add_u32_e32 v30, v21, v30
	v_and_b32_e32 v30, -8, v30
	v_sub_u32_e32 v30, v21, v30
	v_xor_b32_e32 v19, v19, v30
	v_lshlrev_b32_e32 v30, 3, v19
	v_lshlrev_b32_e32 v21, 7, v21
	v_lshl_add_u32 v21, v19, 4, v21
	ds_write_b128 v21, v[22:25] offset:32
	v_add_u32_e32 v21, 0x80, v44
	v_ashrrev_i32_e32 v22, 31, v21
	v_lshrrev_b32_e32 v22, 30, v22
	v_add_u32_e32 v22, v21, v22
	v_ashrrev_i32_e32 v23, 2, v22
	v_and_b32_e32 v22, -4, v22
	v_sub_u32_e32 v21, v21, v22
	v_add_u32_e32 v21, v21, v67
	v_lshrrev_b32_e32 v22, 29, v23
	v_add_u32_e32 v22, v23, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v23, v22
	v_xor_b32_e32 v21, v21, v22
	v_sub_u32_e32 v19, v21, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v22, 6, v23
	v_add3_u32 v19, v30, v22, v19
	v_lshlrev_b32_e32 v22, 1, v19
	ds_write_b128 v22, v[26:29] offset:32
	v_add_u32_e32 v24, 0x100, v44
	v_ashrrev_i32_e32 v25, 31, v24
	v_lshrrev_b32_e32 v25, 30, v25
	v_add_u32_e32 v25, v24, v25
	v_ashrrev_i32_e32 v26, 2, v25
	v_sub_u32_e32 v23, v26, v23
	v_and_b32_e32 v25, -4, v25
	v_sub_u32_e32 v24, v24, v25
	v_add_u32_e32 v24, v24, v67
	v_lshrrev_b32_e32 v25, 29, v26
	v_add_u32_e32 v25, v26, v25
	v_and_b32_e32 v25, -8, v25
	v_sub_u32_e32 v25, v26, v25
	v_xor_b32_e32 v24, v24, v25
	v_sub_u32_e32 v21, v24, v21
	v_lshlrev_b32_e32 v23, 6, v23
	v_lshl_add_u32 v21, v21, 3, v23
	v_lshlrev_b32_e32 v23, 1, v21
	v_add3_u32 v22, v22, 32, v23
	ds_write_b128 v22, v[36:39]
	v_add_u32_e32 v22, 0x180, v44
	v_ashrrev_i32_e32 v23, 31, v22
	v_lshrrev_b32_e32 v23, 30, v23
	v_add_u32_e32 v23, v22, v23
	v_ashrrev_i32_e32 v25, 2, v23
	v_sub_u32_e32 v26, v25, v26
	v_and_b32_e32 v23, 0xffffffc, v23
	v_sub_u32_e32 v22, v22, v23
	v_add_u32_e32 v22, v22, v67
	v_lshrrev_b32_e32 v23, 29, v25
	v_add_u32_e32 v23, v25, v23
	v_and_b32_e32 v23, 0xffffff8, v23
	v_sub_u32_e32 v23, v25, v23
	v_xor_b32_e32 v22, v22, v23
	v_sub_u32_e32 v22, v22, v24
	v_lshlrev_b32_e32 v22, 4, v22
	v_lshlrev_b32_e32 v23, 7, v26
	v_add_lshl_u32 v19, v21, v19, 1
	v_add3_u32 v19, v22, v23, v19
	ds_write_b128 v19, v[40:43] offset:32
	s_mov_b32 s78, 0
	v_cndmask_b32_e64 v19, 0, 1, s[94:95]
	v_cmp_ne_u32_e64 s[0:1], 1, v19
	s_andn2_b64 vcc, exec, s[94:95]
	v_mov_b32_e32 v37, 0
	s_cbranch_vccnz .LBB8_9
; %bb.6:                                ; %.preheader.i175.i.i.i.i
	s_mov_b32 s95, s69
	s_mov_b32 s94, s79
	s_mov_b32 s83, s27
	s_max_i32 s19, s27, 2
	v_mad_u64_u32 v[18:19], s[2:3], s57, v18, v[32:33]
	v_mad_u64_u32 v[20:21], s[2:3], s57, v20, v[32:33]
	v_mad_u64_u32 v[22:23], s[2:3], s57, v17, v[32:33]
	s_add_i32 s69, s18, 60
	s_lshl_b32 s70, s19, 4
	s_add_i32 s70, s70, -16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v17, s66
	v_mov_b32_e32 v19, s67
	v_mov_b32_e32 v21, s33
	v_mov_b32_e32 v23, s64
	v_mov_b32_e32 v37, v36
.LBB8_7:                                ; %.lr.ph.i685.i176.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s71, s78, 16
	v_add_u32_e32 v46, s78, v16
	v_add_u32_e32 v47, s78, v32
	v_readfirstlane_b32 s72, v17
	v_readfirstlane_b32 s73, v19
	v_readfirstlane_b32 s74, v21
	v_add_u32_e32 v48, s78, v22
	v_add_u32_e32 v49, s78, v20
	v_add_u32_e32 v50, s78, v18
	v_readfirstlane_b32 s79, v33
	v_mov_b32_e32 v24, 0
	v_mov_b32_e32 v26, 0
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v25, 0
	v_mov_b32_e32 v27, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v38, 0
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v42, 0
	v_mov_b32_e32 v44, 0
	v_mov_b32_e32 v39, 0
	v_mov_b32_e32 v41, 0
	v_mov_b32_e32 v43, 0
	v_mov_b32_e32 v45, 0
	v_mov_b32_e32 v62, s69
	v_add_u32_e32 v51, 16, v47
	v_add_u32_e32 v52, 18, v47
	v_add_u32_e32 v53, 20, v47
	v_add_u32_e32 v47, 22, v47
	buffer_load_ushort v63, v46, s[72:75], 0 offen offset:16
	buffer_load_ushort v88, v46, s[72:75], 0 offen offset:18
	buffer_load_ushort v89, v46, s[72:75], 0 offen offset:20
	buffer_load_ushort v90, v46, s[72:75], 0 offen offset:22
	buffer_load_ushort v91, v48, s[72:75], 0 offen offset:16
	buffer_load_ushort v92, v48, s[72:75], 0 offen offset:18
	buffer_load_ushort v93, v48, s[72:75], 0 offen offset:20
	buffer_load_ushort v94, v48, s[72:75], 0 offen offset:22
	buffer_load_ushort v95, v49, s[72:75], 0 offen offset:16
	buffer_load_ushort v96, v49, s[72:75], 0 offen offset:18
	buffer_load_ushort v97, v49, s[72:75], 0 offen offset:20
	buffer_load_ushort v98, v49, s[72:75], 0 offen offset:22
	buffer_load_ushort v99, v50, s[72:75], 0 offen offset:16
	buffer_load_ushort v100, v50, s[72:75], 0 offen offset:18
	buffer_load_ushort v101, v50, s[72:75], 0 offen offset:20
	buffer_load_ushort v102, v50, s[72:75], 0 offen offset:22
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s2, s79, 31
	v_readfirstlane_b32 s72, v23
	s_mov_b32 s73, s65
	s_mov_b32 s74, s99
	v_lshl_add_u32 v46, s79, 5, v64
	v_cmp_gt_i32_e64 s[48:49], s55, v51
	v_cmp_gt_i32_e64 s[46:47], s55, v52
	v_cmp_gt_i32_e64 s[44:45], s55, v53
	v_cmp_gt_i32_e64 s[42:43], s55, v47
	s_lshr_b32 s2, s2, 30
	v_ashrrev_i32_e32 v47, 31, v46
	v_add_u32_e32 v103, 0x80, v46
	v_add_u32_e32 v104, 0x100, v46
	v_add_u32_e32 v105, 0x180, v46
	s_and_b64 vcc, s[10:11], s[48:49]
	s_and_b64 s[18:19], s[10:11], s[46:47]
	s_and_b64 s[20:21], s[10:11], s[44:45]
	s_and_b64 s[22:23], s[10:11], s[42:43]
	s_and_b64 s[24:25], s[12:13], s[42:43]
	s_and_b64 s[26:27], s[12:13], s[44:45]
	s_and_b64 s[28:29], s[12:13], s[46:47]
	s_and_b64 s[30:31], s[12:13], s[48:49]
	s_and_b64 s[34:35], s[14:15], s[48:49]
	s_and_b64 s[36:37], s[14:15], s[46:47]
	s_and_b64 s[38:39], s[14:15], s[44:45]
	s_and_b64 s[40:41], s[14:15], s[42:43]
	s_and_b64 s[42:43], s[16:17], s[42:43]
	s_and_b64 s[44:45], s[16:17], s[44:45]
	s_and_b64 s[46:47], s[16:17], s[46:47]
	s_and_b64 s[48:49], s[16:17], s[48:49]
	s_add_i32 s2, s79, s2
	v_lshrrev_b32_e32 v47, 30, v47
	v_ashrrev_i32_e32 v48, 31, v103
	v_ashrrev_i32_e32 v49, 31, v104
	v_ashrrev_i32_e32 v50, 31, v105
	s_and_b32 s2, s2, 0x3fffffc
	v_add_u32_e32 v47, v46, v47
	v_lshrrev_b32_e32 v48, 30, v48
	v_lshrrev_b32_e32 v49, 30, v49
	v_lshrrev_b32_e32 v50, 30, v50
	s_sub_i32 s2, s79, s2
	v_ashrrev_i32_e32 v106, 2, v47
	v_and_b32_e32 v47, -4, v47
	v_add_u32_e32 v48, v103, v48
	v_add_u32_e32 v49, v104, v49
	v_add_u32_e32 v50, v105, v50
	v_lshl_or_b32 v51, s2, 6, v65
	s_cmp_gt_i32 s55, s71
	v_sub_u32_e32 v46, v46, v47
	v_lshrrev_b32_e32 v107, 29, v106
	v_lshlrev_b32_e32 v108, 7, v106
	v_ashrrev_i32_e32 v109, 2, v48
	v_and_b32_e32 v110, -4, v48
	v_ashrrev_i32_e32 v111, 2, v49
	v_and_b32_e32 v112, -4, v49
	v_ashrrev_i32_e32 v113, 2, v50
	v_and_b32_e32 v114, 0xffffffc, v50
	v_ashrrev_i32_e32 v47, 31, v51
	v_add_u32_e32 v48, 0x100, v51
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s79, s69, 28
	v_add_u32_e32 v115, v46, v67
	v_lshrrev_b32_e32 v46, 30, v47
	v_ashrrev_i32_e32 v47, 31, v48
	v_mov_b32_e32 v116, s79
	v_add_u32_e32 v46, v51, v46
	v_lshrrev_b32_e32 v47, 30, v47
	v_ashrrev_i32_e32 v49, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_add_u32_e32 v47, v48, v47
	v_sub_u32_e32 v46, v51, v46
	v_lshrrev_b32_e32 v50, 29, v49
	v_lshlrev_b32_e32 v51, 6, v49
	v_ashrrev_i32_e32 v52, 2, v47
	v_and_b32_e32 v47, -4, v47
	v_add_u32_e32 v46, v46, v69
	v_add_u32_e32 v50, v49, v50
	v_sub_u32_e32 v47, v48, v47
	v_lshrrev_b32_e32 v48, 29, v52
	v_lshlrev_b32_e32 v53, 7, v52
	v_and_b32_e32 v50, -8, v50
	v_add_u32_e32 v54, v46, v71
	v_add_u32_e32 v47, v47, v69
	v_add_u32_e32 v48, v52, v48
	v_sub_u32_e32 v49, v49, v50
	v_and_b32_e32 v48, -8, v48
	v_add_u32_e32 v50, v47, v71
	v_xor_b32_e32 v46, v46, v49
	v_xor_b32_e32 v49, v54, v49
	v_sub_u32_e32 v48, v52, v48
	v_lshlrev_b32_e32 v52, 3, v46
	v_sub_u32_e32 v49, v49, v46
	v_xor_b32_e32 v47, v47, v48
	v_xor_b32_e32 v48, v50, v48
	v_lshlrev_b32_e32 v50, 4, v46
	v_sub_u32_e32 v47, v47, v46
	v_sub_u32_e32 v46, v48, v46
	v_add_lshl_u32 v48, v52, v51, 1
	v_add3_u32 v50, v50, v53, 32
	v_lshlrev_b32_e32 v49, 4, v49
	v_lshl_add_u32 v51, v47, 4, v50
	v_add3_u32 v54, v48, 32, v49
	v_lshl_add_u32 v58, v46, 4, v50
	ds_read_b128 v[46:49], v48 offset:32
	ds_read_b128 v[50:53], v51
	ds_read_b128 v[54:57], v54
	ds_read_b128 v[58:61], v58
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v116, v116, s[72:75], 0 offen
	v_add_u32_e32 v107, v106, v107
	v_sub_u32_e32 v103, v103, v110
	v_lshrrev_b32_e32 v110, 29, v109
	v_lshlrev_b32_e32 v117, 6, v109
	v_sub_u32_e32 v118, v111, v109
	v_sub_u32_e32 v104, v104, v112
	v_lshrrev_b32_e32 v112, 29, v111
	v_sub_u32_e32 v119, v113, v111
	v_sub_u32_e32 v105, v105, v114
	v_lshrrev_b32_e32 v114, 29, v113
	s_and_b64 s[2:3], s[96:97], s[2:3]
	v_and_b32_e32 v107, -8, v107
	v_add_u32_e32 v103, v103, v67
	v_add_u32_e32 v110, v109, v110
	v_add_u32_e32 v104, v104, v67
	v_add_u32_e32 v112, v111, v112
	v_lshlrev_b32_e32 v118, 6, v118
	v_add_u32_e32 v105, v105, v67
	v_add_u32_e32 v114, v113, v114
	v_lshlrev_b32_e32 v119, 7, v119
	v_sub_u32_e32 v106, v106, v107
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s79, v116
	s_and_b32 s80, s79, 0xffff
	s_pack_lh_b32_b16 s79, 0, s79
	s_or_b32 s79, s79, s80
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s79, s79, 0
	s_add_i32 s2, s78, 18
	s_cmp_gt_i32 s55, s2
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s80, s69, 24
	v_mov_b32_e32 v107, s80
	buffer_load_dword v107, v107, s[72:75], 0 offen
	v_and_b32_e32 v110, -8, v110
	v_and_b32_e32 v112, -8, v112
	v_and_b32_e32 v114, 0xffffff8, v114
	v_xor_b32_e32 v106, v115, v106
	v_sub_u32_e32 v109, v109, v110
	v_sub_u32_e32 v110, v111, v112
	v_sub_u32_e32 v111, v113, v114
	v_lshlrev_b32_e32 v112, 3, v106
	v_lshl_add_u32 v108, v106, 4, v108
	v_xor_b32_e32 v103, v103, v109
	v_xor_b32_e32 v104, v104, v110
	v_xor_b32_e32 v105, v105, v111
	v_sub_u32_e32 v106, v103, v106
	v_sub_u32_e32 v103, v104, v103
	v_sub_u32_e32 v104, v105, v104
	v_lshlrev_b32_e32 v105, 3, v106
	v_lshl_add_u32 v103, v103, 3, v118
	v_lshlrev_b32_e32 v104, 4, v104
	v_add3_u32 v105, v112, v117, v105
	v_lshlrev_b32_e32 v106, 1, v103
	v_lshlrev_b32_e32 v109, 1, v105
	v_add_lshl_u32 v103, v103, v105, 1
	v_add3_u32 v105, v109, 32, v106
	s_and_b64 s[2:3], s[96:97], s[2:3]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s80, v107
	s_and_b32 s81, s80, 0xffff
	s_pack_lh_b32_b16 s80, 0, s80
	s_or_b32 s80, s80, s81
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s2, s80, 0
	s_add_i32 s3, s78, 20
	s_cmp_gt_i32 s55, s3
	s_cselect_b64 s[80:81], -1, 0
	s_sub_i32 s3, s69, 20
	v_mov_b32_e32 v106, s3
	buffer_load_dword v106, v106, s[72:75], 0 offen
	v_add3_u32 v103, v104, v119, v103
	buffer_load_dword v62, v62, s[72:75], 0 offen
	v_dot2c_f32_f16_e32 v24, v87, v46
	v_dot2c_f32_f16_e32 v26, v86, v47
	v_dot2c_f32_f16_e32 v28, v85, v48
	v_dot2c_f32_f16_e32 v30, v84, v49
	v_dot2c_f32_f16_e32 v25, v87, v50
	v_dot2c_f32_f16_e32 v27, v86, v51
	v_dot2c_f32_f16_e32 v29, v85, v52
	v_dot2c_f32_f16_e32 v31, v84, v53
	v_dot2c_f32_f16_e32 v38, v83, v54
	v_dot2c_f32_f16_e32 v40, v82, v55
	v_dot2c_f32_f16_e32 v42, v81, v56
	v_dot2c_f32_f16_e32 v44, v80, v57
	v_dot2c_f32_f16_e32 v39, v83, v58
	v_dot2c_f32_f16_e32 v41, v82, v59
	v_dot2c_f32_f16_e32 v43, v81, v60
	v_dot2c_f32_f16_e32 v45, v80, v61
	v_pk_add_f32 v[24:25], v[36:37], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[26:27], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[28:29], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[30:31], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[38:39], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[40:41], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[42:43], v[24:25]
	s_nop 0
	v_pk_add_f32 v[36:37], v[44:45], v[24:25]
	s_and_b64 s[80:81], s[96:97], s[80:81]
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s3, v106
	s_and_b32 s82, s3, 0xffff
	s_pack_lh_b32_b16 s3, 0, s3
	s_or_b32 s3, s3, s82
	s_and_b64 s[80:81], s[80:81], exec
	s_cselect_b32 s3, s3, 0
	s_add_i32 s80, s78, 22
	s_cmp_gt_i32 s55, s80
	s_cselect_b64 s[80:81], -1, 0
	s_add_i32 s82, s69, -16
	v_mov_b32_e32 v24, s82
	buffer_load_dword v24, v24, s[72:75], 0 offen
	v_cndmask_b32_e32 v25, 0, v63, vcc
	v_cndmask_b32_e64 v26, 0, v88, s[18:19]
	v_cndmask_b32_e64 v27, 0, v89, s[20:21]
	v_cndmask_b32_e64 v28, 0, v90, s[22:23]
	v_cndmask_b32_e64 v29, 0, v94, s[24:25]
	v_cndmask_b32_e64 v30, 0, v93, s[26:27]
	v_cndmask_b32_e64 v31, 0, v92, s[28:29]
	v_cndmask_b32_e64 v38, 0, v91, s[30:31]
	v_cndmask_b32_e64 v39, 0, v95, s[34:35]
	v_cndmask_b32_e64 v40, 0, v96, s[36:37]
	v_cndmask_b32_e64 v41, 0, v97, s[38:39]
	v_cndmask_b32_e64 v42, 0, v98, s[40:41]
	v_cndmask_b32_e64 v43, 0, v102, s[42:43]
	v_cndmask_b32_e64 v44, 0, v101, s[44:45]
	v_cndmask_b32_e64 v45, 0, v100, s[46:47]
	v_cndmask_b32_e64 v46, 0, v99, s[48:49]
	v_lshrrev_b16_e32 v47, 8, v25
	v_lshrrev_b16_e32 v48, 8, v26
	v_lshrrev_b16_e32 v49, 8, v27
	v_lshrrev_b16_e32 v50, 8, v28
	v_lshrrev_b16_e32 v51, 8, v29
	v_lshrrev_b16_e32 v52, 8, v30
	v_lshrrev_b16_e32 v53, 8, v31
	v_lshrrev_b16_e32 v54, 8, v38
	v_lshrrev_b16_e32 v55, 8, v39
	v_lshrrev_b16_e32 v56, 8, v40
	v_lshrrev_b16_e32 v57, 8, v41
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s20, v62
	s_pack_lh_b32_b16 s21, 0, s20
	s_and_b64 s[18:19], s[96:97], s[80:81]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s22, v24
	s_and_b32 s23, s22, 0xffff
	s_pack_lh_b32_b16 s22, 0, s22
	s_or_b32 s22, s22, s23
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s22, s22, 0
	s_add_i32 s18, s78, 30
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_and_b32 s20, s20, 0xffff
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_or_b32 s20, s21, s20
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s20, s20, 0
	s_add_i32 s18, s78, 28
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s21, s69, -4
	v_mov_b32_e32 v24, s21
	buffer_load_dword v58, v24, s[72:75], 0 offen
	v_lshrrev_b16_e32 v59, 8, v42
	v_lshrrev_b16_e32 v60, 8, v43
	v_lshrrev_b16_e32 v61, 8, v44
	v_lshrrev_b16_e32 v62, 8, v45
	v_lshrrev_b16_e32 v63, 8, v46
	v_and_b32_sdwa v24, s68, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v25, s68, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v27, s68, v27 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v80, s68, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v38, s68, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v31 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v81, s68, v30 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v82, s68, v29 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v83, s68, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v84, s68, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v85, s68, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v86, s68, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v87, s68, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v88, s68, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v89, s68, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v90, s68, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v80 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v80, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v81 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v52 src0_sel:BYTE_0
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s21, v58
	s_and_b32 s23, s21, 0xffff
	s_pack_lh_b32_b16 s21, 0, s21
	s_or_b32 s21, s21, s23
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s21, s21, 0
	s_add_i32 s18, s78, 26
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s23, s69, -8
	v_mov_b32_e32 v41, s23
	buffer_load_dword v54, v41, s[72:75], 0 offen
	v_cvt_f32_fp8_sdwa v41, v82 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v81, v83 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v87 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v60 src0_sel:BYTE_0
	v_fma_mixlo_f16 v59, s52, v91, 0
	v_pk_mul_f32 v[24:25], s[62:63], v[24:25]
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	v_pk_mul_f32 v[28:29], s[62:63], v[28:29]
	v_fma_mixlo_f16 v60, s52, v92, 0
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	v_pk_mul_f32 v[38:39], s[62:63], v[38:39]
	v_pk_mul_f32 v[40:41], s[62:63], v[40:41]
	v_fma_mixlo_f16 v61, s52, v81, 0
	v_pk_mul_f32 v[42:43], s[62:63], v[42:43]
	v_pk_mul_f32 v[44:45], s[62:63], v[44:45]
	v_pk_mul_f32 v[46:47], s[62:63], v[46:47]
	v_fma_mixlo_f16 v56, s52, v56, 0
	v_pk_mul_f32 v[48:49], s[62:63], v[48:49]
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	v_pk_mul_f32 v[52:53], s[62:63], v[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v62, v26
	v_cvt_f16_f32_e32 v26, v27
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s23, v54
	s_and_b32 s24, s23, 0xffff
	s_pack_lh_b32_b16 s23, 0, s23
	s_or_b32 s23, s23, s24
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s23, s23, 0
	s_add_i32 s18, s78, 24
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s24, s69, -12
	v_mov_b32_e32 v27, s24
	buffer_load_dword v54, v27, s[72:75], 0 offen
	v_cvt_f16_f32_e32 v27, v29
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v63, v30
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v30, v39
	v_cvt_f16_f32_e32 v31, v41
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v40, v45
	v_cvt_f16_f32_e32 v41, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v47, v48
	v_cvt_f16_f32_e32 v48, v49
	v_cvt_f16_f32_e32 v49, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v45, v53
	v_cvt_f16_f32_e32 v51, v52
	v_pack_b32_f16 v26, v26, v28
	v_pack_b32_f16 v25, v25, v62
	v_pack_b32_f16 v24, v59, v24
	v_fma_mixhi_f16 v27, s52, v80, 0
	v_pack_b32_f16 v30, v30, v39
	v_pack_b32_f16 v29, v29, v38
	v_pack_b32_f16 v28, v60, v63
	v_fma_mixhi_f16 v31, s52, v58, 0
	v_pack_b32_f16 v40, v40, v46
	v_pack_b32_f16 v39, v43, v44
	v_pack_b32_f16 v38, v61, v42
	v_fma_mixhi_f16 v41, s52, v55, 0
	v_pack_b32_f16 v44, v50, v51
	v_pack_b32_f16 v43, v48, v49
	v_pack_b32_f16 v42, v56, v47
	v_fma_mixhi_f16 v45, s52, v57, 0
	ds_write_b128 v108, v[24:27] offset:32
	ds_write_b128 v109, v[28:31] offset:32
	ds_write_b128 v105, v[38:41]
	ds_write_b128 v103, v[42:45] offset:32
	s_mov_b32 s78, s71
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s24, v54
	s_and_b32 s25, s24, 0xffff
	s_pack_lh_b32_b16 s24, 0, s24
	s_or_b32 s24, s24, s25
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s18, s24, 0
	s_and_b32 s19, s79, 0xffff0000
	s_and_b32 s24, s2, 0xffff0000
	s_and_b32 s25, s3, 0xffff0000
	s_and_b32 s26, s22, 0xffff0000
	s_and_b32 s27, s20, 0xffff0000
	s_and_b32 s28, s21, 0xffff0000
	s_and_b32 s29, s23, 0xffff0000
	s_lshl_b32 s30, s79, 16
	s_lshl_b32 s2, s2, 16
	s_lshl_b32 s3, s3, 16
	s_lshl_b32 s22, s22, 16
	s_lshl_b32 s23, s23, 16
	s_lshl_b32 s21, s21, 16
	s_lshl_b32 s20, s20, 16
	s_add_i32 s69, s69, 32
	s_and_b32 s31, s18, 0xffff0000
	v_cvt_f16_f32_e32 v24, s30
	v_cvt_f16_f32_e32 v25, s19
	v_cvt_f16_f32_e32 v26, s2
	v_cvt_f16_f32_e32 v27, s24
	v_cvt_f16_f32_e32 v28, s3
	v_cvt_f16_f32_e32 v29, s25
	v_cvt_f16_f32_e32 v30, s22
	v_cvt_f16_f32_e32 v31, s26
	s_lshl_b32 s2, s18, 16
	v_cvt_f16_f32_e32 v38, s23
	v_cvt_f16_f32_e32 v39, s29
	v_cvt_f16_f32_e32 v40, s21
	v_cvt_f16_f32_e32 v41, s28
	v_cvt_f16_f32_e32 v42, s20
	v_cvt_f16_f32_e32 v43, s27
	v_cvt_f16_f32_e32 v44, s2
	v_cvt_f16_f32_e32 v45, s31
	s_cmp_lg_u32 s70, s71
	v_pack_b32_f16 v87, v24, v25
	v_pack_b32_f16 v86, v26, v27
	v_pack_b32_f16 v85, v28, v29
	v_pack_b32_f16 v84, v30, v31
	v_pack_b32_f16 v82, v38, v39
	v_pack_b32_f16 v81, v40, v41
	v_pack_b32_f16 v80, v42, v43
	v_pack_b32_f16 v83, v44, v45
	s_cbranch_scc1 .LBB8_7
; %bb.8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi2ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV3
	s_mov_b32 s27, s83
	s_mov_b32 s79, s94
	s_mov_b32 s69, s95
	v_readlane_b32 s28, v146, 5
	v_readlane_b32 s29, v146, 6
	v_readlane_b32 s30, v146, 7
	v_readlane_b32 s31, v146, 8
	v_readlane_b32 s34, v146, 9
	v_readlane_b32 s35, v146, 10
	s_branch .LBB8_10
.LBB8_9:
	v_mov_b32_e32 v36, 0
.LBB8_10:                               ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi2ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s3, s2, 31
	s_lshr_b32 s3, s3, 30
	s_add_i32 s3, s2, s3
	s_and_b32 s3, s3, 0x3fffffc
	s_sub_i32 s3, s2, s3
	v_lshl_or_b32 v16, s3, 6, v65
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v69
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v71
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v69
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v71
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s3, s2, 2
	s_add_i32 s3, s3, s79
	s_mul_i32 s10, s3, s56
	s_cmp_gt_i32 s54, s3
	s_cselect_b64 s[42:43], -1, 0
	s_mov_b32 s47, 0x20000
	s_mov_b32 s44, s64
	s_mov_b32 s45, s65
	s_mov_b32 s46, s99
	s_lshl_b32 s18, s10, 1
	v_mov_b32_e32 v38, s18
	buffer_load_dwordx4 v[40:43], v38, s[44:47], 0 offen
	buffer_load_dwordx4 v[44:47], v38, s[44:47], 0 offen offset:16
	s_mov_b32 s48, 0xffff
	v_lshl_add_u32 v95, s2, 5, v64
	v_add_u32_e32 v48, 0x400, v95
	v_mad_u64_u32 v[38:39], s[2:3], v48, s57, v[32:33]
	s_and_b64 s[2:3], s[28:29], s[42:43]
	s_mov_b32 s44, s66
	s_mov_b32 s45, s67
	s_mov_b32 s46, s33
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s10, v40
	v_readfirstlane_b32 s11, v41
	v_readfirstlane_b32 s12, v42
	v_readfirstlane_b32 s13, v43
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s14, v47
	v_readfirstlane_b32 s15, v46
	s_and_b32 s16, s10, 0xffff
	s_pack_lh_b32_b16 s10, 0, s10
	s_pack_lh_b32_b16 s17, 0, s11
	s_pack_lh_b32_b16 s19, 0, s12
	s_pack_lh_b32_b16 s20, 0, s13
	s_pack_lh_b32_b16 s21, 0, s14
	s_or_b32 s10, s10, s16
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s10, s10, 0
	s_and_b64 s[2:3], s[84:85], s[42:43]
	s_and_b32 s11, s11, 0xffff
	s_or_b32 s11, s17, s11
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s11, s11, 0
	s_and_b64 s[2:3], s[86:87], s[42:43]
	s_and_b32 s12, s12, 0xffff
	s_or_b32 s12, s19, s12
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s12, s12, 0
	s_and_b64 s[2:3], s[88:89], s[42:43]
	s_and_b32 s13, s13, 0xffff
	s_or_b32 s13, s20, s13
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s13, s13, 0
	s_and_b64 s[2:3], s[90:91], s[42:43]
	s_and_b32 s14, s14, 0xffff
	s_or_b32 s14, s21, s14
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s14, s14, 0
	s_and_b64 s[2:3], s[92:93], s[42:43]
	s_and_b32 s16, s15, 0xffff
	buffer_load_ushort v39, v38, s[44:47], 0 offen
	s_pack_lh_b32_b16 s15, 0, s15
	buffer_load_ushort v40, v38, s[44:47], 0 offen offset:2
	s_or_b32 s15, s15, s16
	buffer_load_ushort v41, v38, s[44:47], 0 offen offset:4
	s_and_b64 s[2:3], s[2:3], exec
	buffer_load_ushort v42, v38, s[44:47], 0 offen offset:6
	s_cselect_b32 s15, s15, 0
	v_add_u32_e32 v43, s98, v38
	v_add_u32_e32 v46, 6, v43
	buffer_load_ushort v47, v46, s[44:47], 0 offen
	v_add_u32_e32 v49, 4, v43
	buffer_load_ushort v50, v49, s[44:47], 0 offen
	v_add_u32_e32 v51, 2, v43
	buffer_load_ushort v52, v51, s[44:47], 0 offen
	s_and_b64 s[2:3], s[34:35], s[42:43]
	buffer_load_ushort v53, v43, s[44:47], 0 offen
	v_readfirstlane_b32 s16, v45
	s_and_b32 s17, s16, 0xffff
	v_add_u32_e32 v43, s98, v43
	buffer_load_ushort v43, v43, s[44:47], 0 offen
	v_add_u32_e32 v45, s98, v51
	buffer_load_ushort v45, v45, s[44:47], 0 offen
	v_add_u32_e32 v49, s98, v49
	buffer_load_ushort v49, v49, s[44:47], 0 offen
	v_add_u32_e32 v46, s98, v46
	buffer_load_ushort v51, v46, s[44:47], 0 offen
	s_pack_lh_b32_b16 s16, 0, s16
	s_or_b32 s16, s16, s17
	v_add_u32_e32 v46, s98, v46
	buffer_load_ushort v54, v46, s[44:47], 0 offen
	v_add_u32_e32 v55, -2, v46
	buffer_load_ushort v55, v55, s[44:47], 0 offen
	v_add_u32_e32 v56, -4, v46
	buffer_load_ushort v56, v56, s[44:47], 0 offen
	v_add_u32_e32 v46, -6, v46
	buffer_load_ushort v46, v46, s[44:47], 0 offen
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s16, s16, 0
	s_and_b64 s[2:3], s[30:31], s[42:43]
	v_readfirstlane_b32 s17, v44
	s_and_b32 s19, s17, 0xffff
	s_pack_lh_b32_b16 s17, 0, s17
	s_or_b32 s17, s17, s19
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s2, s17, 0
	s_and_b32 s3, s10, 0xffff0000
	s_and_b32 s17, s11, 0xffff0000
	s_and_b32 s19, s12, 0xffff0000
	s_and_b32 s20, s13, 0xffff0000
	s_and_b32 s21, s14, 0xffff0000
	s_and_b32 s22, s15, 0xffff0000
	s_and_b32 s23, s16, 0xffff0000
	s_and_b32 s24, s2, 0xffff0000
	s_lshl_b32 s10, s10, 16
	v_cvt_f16_f32_e32 v57, s10
	v_cvt_f16_f32_e32 v58, s3
	s_lshl_b32 s3, s11, 16
	v_cvt_f16_f32_e32 v59, s3
	v_cvt_f16_f32_e32 v60, s17
	s_lshl_b32 s3, s12, 16
	v_cvt_f16_f32_e32 v61, s3
	v_cvt_f16_f32_e32 v62, s19
	s_lshl_b32 s3, s13, 16
	v_cvt_f16_f32_e32 v63, s3
	v_cvt_f16_f32_e32 v88, s20
	s_lshl_b32 s2, s2, 16
	v_cvt_f16_f32_e32 v89, s2
	v_cvt_f16_f32_e32 v90, s24
	s_lshl_b32 s2, s16, 16
	v_cvt_f16_f32_e32 v96, s2
	v_cvt_f16_f32_e32 v97, s23
	s_lshl_b32 s2, s15, 16
	v_cvt_f16_f32_e32 v98, s2
	v_cvt_f16_f32_e32 v99, s22
	s_lshl_b32 s2, s14, 16
	v_cvt_f16_f32_e32 v100, s2
	v_cvt_f16_f32_e32 v101, s21
	v_cmp_gt_i32_e64 s[10:11], s77, v48
	s_and_b64 vcc, s[8:9], s[10:11]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e32 v48, 0, v39, vcc
	s_and_b64 vcc, s[50:51], s[10:11]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e32 v102, 0, v40, vcc
	s_and_b64 vcc, s[4:5], s[10:11]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e32 v41, 0, v41, vcc
	s_and_b64 vcc, s[6:7], s[10:11]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e32 v103, 0, v42, vcc
	v_add_u32_e32 v40, 0x480, v95
	v_cmp_gt_i32_e64 s[12:13], s77, v40
	s_and_b64 vcc, s[6:7], s[12:13]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e32 v104, 0, v47, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v105, 0, v50, vcc
	s_and_b64 vcc, s[50:51], s[12:13]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v52, 0, v52, vcc
	s_and_b64 vcc, s[8:9], s[12:13]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v53, 0, v53, vcc
	v_add_u32_e32 v44, 0x500, v95
	v_cmp_gt_i32_e64 s[14:15], s77, v44
	s_and_b64 vcc, s[8:9], s[14:15]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e32 v43, 0, v43, vcc
	s_and_b64 vcc, s[50:51], s[14:15]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v45, 0, v45, vcc
	s_and_b64 vcc, s[4:5], s[14:15]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v106, 0, v49, vcc
	s_and_b64 vcc, s[6:7], s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e32 v107, 0, v51, vcc
	v_add_u32_e32 v42, 0x580, v95
	v_cmp_gt_i32_e64 s[16:17], s77, v42
	s_and_b64 vcc, s[6:7], s[16:17]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v108, 0, v54, vcc
	s_and_b64 vcc, s[4:5], s[16:17]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v109, 0, v55, vcc
	s_and_b64 vcc, s[50:51], s[16:17]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v110, 0, v56, vcc
	s_and_b64 vcc, s[8:9], s[16:17]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v111, 0, v46, vcc
	v_pack_b32_f16 v94, v57, v58
	v_pack_b32_f16 v93, v59, v60
	v_pack_b32_f16 v92, v61, v62
	v_pack_b32_f16 v91, v63, v88
	v_pack_b32_f16 v90, v89, v90
	v_pack_b32_f16 v89, v96, v97
	v_pack_b32_f16 v88, v98, v99
	v_pack_b32_f16 v39, v100, v101
	v_lshrrev_b16_e32 v46, 8, v48
	v_lshrrev_b16_e32 v49, 8, v102
	v_lshrrev_b16_e32 v50, 8, v41
	v_lshrrev_b16_e32 v54, 8, v103
	v_lshrrev_b16_e32 v56, 8, v104
	v_lshrrev_b16_e32 v55, 8, v105
	v_lshrrev_b16_e32 v57, 8, v52
	v_lshrrev_b16_e32 v58, 8, v53
	v_lshrrev_b16_e32 v59, 8, v43
	v_lshrrev_b16_e32 v60, 8, v45
	v_lshrrev_b16_e32 v61, 8, v106
	v_lshrrev_b16_e32 v62, 8, v107
	v_lshrrev_b16_e32 v96, 8, v108
	v_lshrrev_b16_e32 v63, 8, v109
	v_and_b32_sdwa v47, s48, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v46 src0_sel:BYTE_0
	v_and_b32_sdwa v47, s48, v102 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v47 src0_sel:BYTE_0
	v_lshrrev_b16_e32 v97, 8, v110
	v_lshrrev_b16_e32 v98, 8, v111
	v_fma_mixlo_f16 v99, s52, v48, 0
	v_pk_mul_f32 v[46:47], s[62:63], v[46:47]
	v_cvt_f32_fp8_sdwa v48, v49 src0_sel:BYTE_0
	v_and_b32_sdwa v41, s48, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_and_b32_sdwa v41, s48, v103 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v41 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v41, v47
	v_pk_mul_f32 v[48:49], s[62:63], v[48:49]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v49
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	s_nop 0
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v100, v48
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v49, v51
	v_pack_b32_f16 v48, v47, v50
	v_pack_b32_f16 v47, v41, v100
	v_cvt_f32_fp8_sdwa v41, v54 src0_sel:BYTE_0
	v_and_b32_sdwa v50, s48, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v58 src0_sel:BYTE_0
	v_and_b32_sdwa v51, s48, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v99, v46
	v_fma_mixhi_f16 v49, s52, v41, 0
	v_fma_mixlo_f16 v41, s52, v53, 0
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	v_cvt_f32_fp8_sdwa v52, v57 src0_sel:BYTE_0
	v_and_b32_sdwa v53, s48, v105 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v55 src0_sel:BYTE_0
	v_and_b32_sdwa v55, s48, v104 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v55 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v51, v51
	v_pk_mul_f32 v[52:53], s[62:63], v[52:53]
	s_nop 0
	v_cvt_f16_f32_e32 v57, v53
	v_pk_mul_f32 v[54:55], s[62:63], v[54:55]
	s_nop 0
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v58, v52
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v55
	v_pack_b32_f16 v52, v57, v54
	v_pack_b32_f16 v51, v51, v58
	v_cvt_f32_fp8_sdwa v56, v56 src0_sel:BYTE_0
	v_and_b32_sdwa v43, s48, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v59 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v45 src0_sel:BYTE_0
	v_pack_b32_f16 v50, v41, v50
	v_fma_mixhi_f16 v53, s52, v56, 0
	v_fma_mixlo_f16 v41, s52, v43, 0
	v_pk_mul_f32 v[54:55], s[62:63], v[54:55]
	v_cvt_f32_fp8_sdwa v56, v60 src0_sel:BYTE_0
	v_and_b32_sdwa v43, s48, v106 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v61 src0_sel:BYTE_0
	v_and_b32_sdwa v43, s48, v107 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v55
	v_pk_mul_f32 v[56:57], s[62:63], v[56:57]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v57
	v_pk_mul_f32 v[58:59], s[62:63], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v55, v58
	v_cvt_f16_f32_e32 v58, v56
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v59
	v_pack_b32_f16 v56, v45, v55
	v_pack_b32_f16 v55, v43, v58
	v_cvt_f32_fp8_sdwa v43, v62 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v111 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v98 src0_sel:BYTE_0
	v_and_b32_sdwa v59, s48, v110 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v59 src0_sel:BYTE_0
	v_pack_b32_f16 v54, v41, v54
	v_fma_mixhi_f16 v57, s52, v43, 0
	v_fma_mixlo_f16 v41, s52, v45, 0
	v_pk_mul_f32 v[58:59], s[62:63], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v58
	v_cvt_f32_fp8_sdwa v60, v97 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v109 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v63 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v108 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v59
	v_pk_mul_f32 v[58:59], s[62:63], v[60:61]
	s_nop 0
	v_cvt_f16_f32_e32 v59, v59
	v_pk_mul_f32 v[60:61], s[62:63], v[62:63]
	s_nop 0
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f32_fp8_sdwa v62, v96 src0_sel:BYTE_0
	v_pack_b32_f16 v60, v59, v60
	v_pack_b32_f16 v59, v45, v58
	v_pack_b32_f16 v58, v41, v43
	v_fma_mixhi_f16 v61, s52, v62, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v95
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v95, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v95, v41
	v_add_u32_e32 v41, v41, v67
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[46:49] offset:32
	v_add_u32_e32 v43, 0x80, v95
	v_ashrrev_i32_e32 v46, 31, v43
	v_lshrrev_b32_e32 v46, 30, v46
	v_add_u32_e32 v46, v43, v46
	v_ashrrev_i32_e32 v47, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_sub_u32_e32 v43, v43, v46
	v_add_u32_e32 v43, v43, v67
	v_lshrrev_b32_e32 v46, 29, v47
	v_add_u32_e32 v46, v47, v46
	v_and_b32_e32 v46, -8, v46
	v_sub_u32_e32 v46, v47, v46
	v_xor_b32_e32 v43, v43, v46
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v46, 6, v47
	v_add3_u32 v41, v45, v46, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[50:53] offset:32
	v_add_u32_e32 v46, 0x100, v95
	v_ashrrev_i32_e32 v48, 31, v46
	v_lshrrev_b32_e32 v48, 30, v48
	v_add_u32_e32 v48, v46, v48
	v_ashrrev_i32_e32 v49, 2, v48
	v_sub_u32_e32 v47, v49, v47
	v_and_b32_e32 v48, -4, v48
	v_sub_u32_e32 v46, v46, v48
	v_add_u32_e32 v46, v46, v67
	v_lshrrev_b32_e32 v48, 29, v49
	v_add_u32_e32 v48, v49, v48
	v_and_b32_e32 v48, -8, v48
	v_sub_u32_e32 v48, v49, v48
	v_xor_b32_e32 v46, v46, v48
	v_sub_u32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v47, 6, v47
	v_lshl_add_u32 v43, v43, 3, v47
	v_lshlrev_b32_e32 v47, 1, v43
	v_add3_u32 v45, v45, 32, v47
	ds_write_b128 v45, v[54:57]
	v_add_u32_e32 v45, 0x180, v95
	v_ashrrev_i32_e32 v47, 31, v45
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v45, v47
	v_ashrrev_i32_e32 v48, 2, v47
	v_sub_u32_e32 v49, v48, v49
	v_and_b32_e32 v47, 0xffffffc, v47
	v_sub_u32_e32 v45, v45, v47
	v_add_u32_e32 v45, v45, v67
	v_lshrrev_b32_e32 v47, 29, v48
	v_add_u32_e32 v47, v48, v47
	v_and_b32_e32 v47, 0xffffff8, v47
	v_sub_u32_e32 v47, v48, v47
	v_xor_b32_e32 v45, v45, v47
	v_sub_u32_e32 v45, v45, v46
	v_lshlrev_b32_e32 v45, 4, v45
	v_lshlrev_b32_e32 v46, 7, v49
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v41, v45, v46, v41
	ds_write_b128 v41, v[58:61] offset:32
	s_mov_b32 s3, 0
	s_and_b64 vcc, exec, s[0:1]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB8_13
; %bb.11:                               ; %.preheader.i503.i.i.i.i
	s_max_i32 s2, s27, 2
	v_mad_u64_u32 v[42:43], s[0:1], s57, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s57, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s57, v40, v[32:33]
	s_add_i32 s49, s18, 60
	s_lshl_b32 s50, s2, 4
	s_add_i32 s50, s50, -16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s66
	v_mov_b32_e32 v45, s67
	v_mov_b32_e32 v47, s33
	v_mov_b32_e32 v95, s64
	v_mov_b32_e32 v41, v40
.LBB8_12:                               ; %.lr.ph.i685.i504.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s2, s3, 16
	v_add_u32_e32 v96, s3, v38
	v_add_u32_e32 v97, s3, v32
	v_readfirstlane_b32 s44, v43
	v_readfirstlane_b32 s45, v45
	v_readfirstlane_b32 s46, v47
	v_add_u32_e32 v98, s3, v46
	v_add_u32_e32 v99, s3, v44
	v_add_u32_e32 v100, s3, v42
	v_readfirstlane_b32 s33, v33
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v62, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v63, 0
	v_mov_b32_e32 v112, s49
	v_add_u32_e32 v101, 16, v97
	v_add_u32_e32 v102, 18, v97
	v_add_u32_e32 v103, 20, v97
	v_add_u32_e32 v97, 22, v97
	buffer_load_ushort v113, v96, s[44:47], 0 offen offset:16
	buffer_load_ushort v114, v96, s[44:47], 0 offen offset:18
	buffer_load_ushort v115, v96, s[44:47], 0 offen offset:20
	buffer_load_ushort v116, v96, s[44:47], 0 offen offset:22
	buffer_load_ushort v117, v98, s[44:47], 0 offen offset:16
	buffer_load_ushort v118, v98, s[44:47], 0 offen offset:18
	buffer_load_ushort v119, v98, s[44:47], 0 offen offset:20
	buffer_load_ushort v120, v98, s[44:47], 0 offen offset:22
	buffer_load_ushort v121, v99, s[44:47], 0 offen offset:16
	buffer_load_ushort v122, v99, s[44:47], 0 offen offset:18
	buffer_load_ushort v123, v99, s[44:47], 0 offen offset:20
	buffer_load_ushort v124, v99, s[44:47], 0 offen offset:22
	buffer_load_ushort v125, v100, s[44:47], 0 offen offset:16
	buffer_load_ushort v126, v100, s[44:47], 0 offen offset:18
	buffer_load_ushort v127, v100, s[44:47], 0 offen offset:20
                                        ; kill: killed $vgpr99
                                        ; kill: killed $vgpr98
                                        ; kill: killed $vgpr96
	buffer_load_ushort v128, v100, s[44:47], 0 offen offset:22
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s33, 31
	v_readfirstlane_b32 s44, v95
	s_mov_b32 s45, s65
	s_mov_b32 s46, s99
	v_lshl_add_u32 v96, s33, 5, v64
	v_cmp_gt_i32_e64 s[38:39], s55, v101
	v_cmp_gt_i32_e64 s[36:37], s55, v102
	v_cmp_gt_i32_e64 s[34:35], s55, v103
	v_cmp_gt_i32_e64 s[30:31], s55, v97
	s_lshr_b32 s51, s0, 30
	v_ashrrev_i32_e32 v97, 31, v96
	v_add_u32_e32 v129, 0x80, v96
	v_add_u32_e32 v130, 0x100, v96
	v_add_u32_e32 v131, 0x180, v96
	s_and_b64 vcc, s[10:11], s[38:39]
	s_and_b64 s[0:1], s[10:11], s[36:37]
	s_and_b64 s[40:41], s[10:11], s[34:35]
	s_and_b64 s[4:5], s[10:11], s[30:31]
	s_and_b64 s[6:7], s[12:13], s[30:31]
	s_and_b64 s[8:9], s[12:13], s[34:35]
	s_and_b64 s[18:19], s[12:13], s[36:37]
	s_and_b64 s[20:21], s[12:13], s[38:39]
	s_and_b64 s[22:23], s[14:15], s[38:39]
	s_and_b64 s[24:25], s[14:15], s[36:37]
	s_and_b64 s[26:27], s[14:15], s[34:35]
	s_and_b64 s[28:29], s[14:15], s[30:31]
	s_and_b64 s[30:31], s[16:17], s[30:31]
	s_and_b64 s[34:35], s[16:17], s[34:35]
	s_and_b64 s[36:37], s[16:17], s[36:37]
	s_and_b64 s[38:39], s[16:17], s[38:39]
	s_add_i32 s51, s33, s51
	v_lshrrev_b32_e32 v97, 30, v97
	v_ashrrev_i32_e32 v98, 31, v129
	v_ashrrev_i32_e32 v99, 31, v130
	v_ashrrev_i32_e32 v100, 31, v131
	s_and_b32 s51, s51, 0x3fffffc
	v_add_u32_e32 v97, v96, v97
	v_lshrrev_b32_e32 v98, 30, v98
	v_lshrrev_b32_e32 v99, 30, v99
	v_lshrrev_b32_e32 v100, 30, v100
	s_sub_i32 s33, s33, s51
	v_ashrrev_i32_e32 v132, 2, v97
	v_and_b32_e32 v97, -4, v97
	v_add_u32_e32 v98, v129, v98
	v_add_u32_e32 v99, v130, v99
	v_add_u32_e32 v100, v131, v100
	v_lshl_or_b32 v101, s33, 6, v65
	s_cmp_gt_i32 s55, s2
	v_sub_u32_e32 v96, v96, v97
	v_lshrrev_b32_e32 v133, 29, v132
	v_lshlrev_b32_e32 v134, 7, v132
	v_ashrrev_i32_e32 v135, 2, v98
	v_and_b32_e32 v136, -4, v98
	v_ashrrev_i32_e32 v137, 2, v99
	v_and_b32_e32 v138, -4, v99
	v_ashrrev_i32_e32 v139, 2, v100
	v_and_b32_e32 v140, 0xffffffc, v100
	v_ashrrev_i32_e32 v97, 31, v101
	v_add_u32_e32 v98, 0x100, v101
	s_cselect_b64 s[56:57], -1, 0
	s_sub_i32 s33, s49, 28
	v_add_u32_e32 v141, v96, v67
	v_lshrrev_b32_e32 v96, 30, v97
	v_ashrrev_i32_e32 v97, 31, v98
	v_mov_b32_e32 v142, s33
	v_add_u32_e32 v96, v101, v96
	v_lshrrev_b32_e32 v97, 30, v97
	v_ashrrev_i32_e32 v99, 2, v96
	v_and_b32_e32 v96, -4, v96
	v_add_u32_e32 v97, v98, v97
	v_sub_u32_e32 v96, v101, v96
	v_lshrrev_b32_e32 v100, 29, v99
	v_lshlrev_b32_e32 v101, 6, v99
	v_ashrrev_i32_e32 v102, 2, v97
	v_and_b32_e32 v97, -4, v97
	v_add_u32_e32 v96, v96, v69
	v_add_u32_e32 v100, v99, v100
	v_sub_u32_e32 v97, v98, v97
	v_lshrrev_b32_e32 v98, 29, v102
	v_lshlrev_b32_e32 v103, 7, v102
	v_and_b32_e32 v100, -8, v100
	v_add_u32_e32 v104, v96, v71
	v_add_u32_e32 v97, v97, v69
	v_add_u32_e32 v98, v102, v98
	v_sub_u32_e32 v99, v99, v100
	v_and_b32_e32 v98, -8, v98
	v_add_u32_e32 v100, v97, v71
	v_xor_b32_e32 v96, v96, v99
	v_xor_b32_e32 v99, v104, v99
	v_sub_u32_e32 v98, v102, v98
	v_lshlrev_b32_e32 v102, 3, v96
	v_sub_u32_e32 v99, v99, v96
	v_xor_b32_e32 v97, v97, v98
	v_xor_b32_e32 v98, v100, v98
	v_lshlrev_b32_e32 v100, 4, v96
	v_sub_u32_e32 v97, v97, v96
	v_sub_u32_e32 v96, v98, v96
	v_add_lshl_u32 v98, v102, v101, 1
	v_add3_u32 v100, v100, v103, 32
	v_lshlrev_b32_e32 v99, 4, v99
	v_lshl_add_u32 v101, v97, 4, v100
	v_add3_u32 v104, v98, 32, v99
	v_lshl_add_u32 v108, v96, 4, v100
	ds_read_b128 v[96:99], v98 offset:32
	ds_read_b128 v[100:103], v101
	ds_read_b128 v[104:107], v104
	ds_read_b128 v[108:111], v108
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v142, v142, s[44:47], 0 offen
	v_add_u32_e32 v133, v132, v133
	v_sub_u32_e32 v129, v129, v136
	v_lshrrev_b32_e32 v136, 29, v135
	v_lshlrev_b32_e32 v143, 6, v135
	v_sub_u32_e32 v144, v137, v135
	v_sub_u32_e32 v130, v130, v138
	v_lshrrev_b32_e32 v138, 29, v137
	v_sub_u32_e32 v145, v139, v137
	v_sub_u32_e32 v131, v131, v140
	v_lshrrev_b32_e32 v140, 29, v139
	s_and_b64 s[56:57], s[42:43], s[56:57]
	v_and_b32_e32 v133, -8, v133
	v_add_u32_e32 v129, v129, v67
	v_add_u32_e32 v136, v135, v136
	v_add_u32_e32 v130, v130, v67
	v_add_u32_e32 v138, v137, v138
	v_lshlrev_b32_e32 v144, 6, v144
	v_add_u32_e32 v131, v131, v67
	v_add_u32_e32 v140, v139, v140
	v_lshlrev_b32_e32 v145, 7, v145
	buffer_load_dword v112, v112, s[44:47], 0 offen
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s33, v142
	s_and_b32 s51, s33, 0xffff
	s_pack_lh_b32_b16 s33, 0, s33
	s_or_b32 s33, s33, s51
	s_and_b64 s[56:57], s[56:57], exec
	s_cselect_b32 s33, s33, 0
	s_add_i32 s51, s3, 18
	s_cmp_gt_i32 s55, s51
	s_cselect_b64 s[56:57], -1, 0
	s_sub_i32 s51, s49, 24
	v_mov_b32_e32 v142, s51
	buffer_load_dword v142, v142, s[44:47], 0 offen
	v_sub_u32_e32 v132, v132, v133
	v_and_b32_e32 v133, -8, v136
	v_and_b32_e32 v136, -8, v138
	v_and_b32_e32 v138, 0xffffff8, v140
	v_xor_b32_e32 v132, v141, v132
	v_sub_u32_e32 v133, v135, v133
	v_sub_u32_e32 v135, v137, v136
	v_sub_u32_e32 v136, v139, v138
	v_lshlrev_b32_e32 v137, 3, v132
	v_lshl_add_u32 v134, v132, 4, v134
	v_xor_b32_e32 v129, v129, v133
	v_xor_b32_e32 v130, v130, v135
	v_xor_b32_e32 v131, v131, v136
	v_sub_u32_e32 v132, v129, v132
	v_sub_u32_e32 v129, v130, v129
	v_sub_u32_e32 v130, v131, v130
	v_lshlrev_b32_e32 v131, 3, v132
	v_lshl_add_u32 v129, v129, 3, v144
	v_lshlrev_b32_e32 v130, 4, v130
	v_add3_u32 v131, v137, v143, v131
	v_lshlrev_b32_e32 v132, 1, v129
	v_lshlrev_b32_e32 v133, 1, v131
	v_add_lshl_u32 v129, v129, v131, 1
	s_and_b64 s[56:57], s[42:43], s[56:57]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s51, v142
	s_and_b32 s64, s51, 0xffff
	s_pack_lh_b32_b16 s51, 0, s51
	s_or_b32 s51, s51, s64
	s_and_b64 s[56:57], s[56:57], exec
	s_cselect_b32 s51, s51, 0
	s_add_i32 s56, s3, 20
	s_cmp_gt_i32 s55, s56
	s_cselect_b64 s[56:57], -1, 0
	s_sub_i32 s64, s49, 20
	v_mov_b32_e32 v131, s64
	buffer_load_dword v131, v131, s[44:47], 0 offen
	v_add3_u32 v132, v133, 32, v132
	v_add3_u32 v129, v130, v145, v129
	v_dot2c_f32_f16_e32 v48, v94, v96
	v_dot2c_f32_f16_e32 v50, v93, v97
	v_dot2c_f32_f16_e32 v52, v92, v98
	v_dot2c_f32_f16_e32 v54, v91, v99
	v_dot2c_f32_f16_e32 v49, v94, v100
	v_dot2c_f32_f16_e32 v51, v93, v101
	v_dot2c_f32_f16_e32 v53, v92, v102
	v_dot2c_f32_f16_e32 v55, v91, v103
	v_dot2c_f32_f16_e32 v56, v90, v104
	v_dot2c_f32_f16_e32 v58, v89, v105
	v_dot2c_f32_f16_e32 v60, v88, v106
	v_dot2c_f32_f16_e32 v62, v39, v107
	v_dot2c_f32_f16_e32 v57, v90, v108
	v_dot2c_f32_f16_e32 v59, v89, v109
	v_dot2c_f32_f16_e32 v61, v88, v110
	v_dot2c_f32_f16_e32 v63, v39, v111
	v_pk_add_f32 v[40:41], v[40:41], v[48:49]
	s_nop 0
	v_pk_add_f32 v[40:41], v[50:51], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[52:53], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[54:55], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[56:57], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[58:59], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[60:61], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[62:63], v[40:41]
	s_and_b64 s[56:57], s[42:43], s[56:57]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s64, v131
	s_and_b32 s66, s64, 0xffff
	s_pack_lh_b32_b16 s64, 0, s64
	s_or_b32 s64, s64, s66
	s_and_b64 s[56:57], s[56:57], exec
	s_cselect_b32 s56, s64, 0
	s_add_i32 s57, s3, 22
	s_cmp_gt_i32 s55, s57
	s_cselect_b64 s[66:67], -1, 0
	s_add_i32 s57, s49, -16
	v_mov_b32_e32 v39, s57
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_cndmask_b32_e32 v48, 0, v113, vcc
	v_cndmask_b32_e64 v49, 0, v114, s[0:1]
	v_cndmask_b32_e64 v50, 0, v115, s[40:41]
	v_cndmask_b32_e64 v51, 0, v116, s[4:5]
	v_cndmask_b32_e64 v52, 0, v120, s[6:7]
	v_cndmask_b32_e64 v53, 0, v119, s[8:9]
	v_cndmask_b32_e64 v54, 0, v118, s[18:19]
	v_cndmask_b32_e64 v55, 0, v117, s[20:21]
	v_cndmask_b32_e64 v56, 0, v121, s[22:23]
	v_cndmask_b32_e64 v57, 0, v122, s[24:25]
	v_cndmask_b32_e64 v58, 0, v123, s[26:27]
	v_cndmask_b32_e64 v59, 0, v124, s[28:29]
	v_cndmask_b32_e64 v60, 0, v128, s[30:31]
	v_cndmask_b32_e64 v61, 0, v127, s[34:35]
	v_cndmask_b32_e64 v62, 0, v126, s[36:37]
	v_cndmask_b32_e64 v63, 0, v125, s[38:39]
	v_lshrrev_b16_e32 v88, 8, v48
	v_lshrrev_b16_e32 v89, 8, v49
	v_lshrrev_b16_e32 v90, 8, v50
	v_lshrrev_b16_e32 v91, 8, v51
	v_lshrrev_b16_e32 v92, 8, v52
	v_lshrrev_b16_e32 v93, 8, v53
	v_lshrrev_b16_e32 v94, 8, v54
	v_lshrrev_b16_e32 v96, 8, v55
	v_lshrrev_b16_e32 v97, 8, v56
	v_lshrrev_b16_e32 v98, 8, v57
	v_lshrrev_b16_e32 v99, 8, v58
	v_readfirstlane_b32 s4, v112
	s_pack_lh_b32_b16 s5, 0, s4
	s_and_b64 s[0:1], s[42:43], s[66:67]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s6, v39
	s_and_b32 s7, s6, 0xffff
	s_pack_lh_b32_b16 s6, 0, s6
	s_or_b32 s6, s6, s7
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s6, s6, 0
	s_add_i32 s0, s3, 30
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_and_b32 s4, s4, 0xffff
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_or_b32 s4, s5, s4
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s4, s4, 0
	s_add_i32 s0, s3, 28
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_add_i32 s5, s49, -4
	v_mov_b32_e32 v39, s5
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_lshrrev_b16_e32 v100, 8, v59
	v_lshrrev_b16_e32 v101, 8, v60
	v_lshrrev_b16_e32 v102, 8, v61
	v_lshrrev_b16_e32 v103, 8, v62
	v_lshrrev_b16_e32 v104, 8, v63
	v_and_b32_sdwa v48, s48, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v49, s48, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v105, s48, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v106, s48, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v55, s48, v55 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v107, s48, v54 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v108, s48, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v109, s48, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v110, s48, v56 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v111, s48, v57 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v112, s48, v58 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v113, s48, v59 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v114, s48, v63 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v115, s48, v62 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v116, s48, v61 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v117, s48, v60 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v118, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v105 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v106 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v105, v91 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v106, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v96 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v94 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v93 src0_sel:BYTE_0
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s5, v39
	s_and_b32 s7, s5, 0xffff
	s_pack_lh_b32_b16 s5, 0, s5
	s_or_b32 s5, s5, s7
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s5, s5, 0
	s_add_i32 s0, s3, 26
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_add_i32 s7, s49, -8
	v_mov_b32_e32 v39, s7
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_cvt_f32_fp8_sdwa v59, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v94, v92 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v107, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v88, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v113 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v100 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v114 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v104 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v115 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v103 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v93, v116 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v102 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v117 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v100, v101 src0_sel:BYTE_0
	v_fma_mixlo_f16 v101, s52, v118, 0
	v_pk_mul_f32 v[48:49], s[62:63], v[48:49]
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	v_pk_mul_f32 v[52:53], s[62:63], v[52:53]
	v_fma_mixlo_f16 v102, s52, v106, 0
	v_pk_mul_f32 v[54:55], s[62:63], v[54:55]
	v_pk_mul_f32 v[56:57], s[62:63], v[56:57]
	v_pk_mul_f32 v[58:59], s[62:63], v[58:59]
	v_fma_mixlo_f16 v103, s52, v107, 0
	v_pk_mul_f32 v[60:61], s[62:63], v[60:61]
	v_pk_mul_f32 v[62:63], s[62:63], v[62:63]
	v_pk_mul_f32 v[88:89], s[62:63], v[88:89]
	v_fma_mixlo_f16 v99, s52, v99, 0
	v_pk_mul_f32 v[90:91], s[62:63], v[90:91]
	v_pk_mul_f32 v[92:93], s[62:63], v[92:93]
	v_pk_mul_f32 v[96:97], s[62:63], v[96:97]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v104, v50
	v_cvt_f16_f32_e32 v50, v51
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s7, v39
	s_and_b32 s8, s7, 0xffff
	s_pack_lh_b32_b16 s7, 0, s7
	s_or_b32 s7, s7, s8
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s7, s7, 0
	s_add_i32 s0, s3, 24
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_add_i32 s3, s49, -12
	v_mov_b32_e32 v39, s3
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_cvt_f16_f32_e32 v51, v53
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v106, v54
	v_cvt_f16_f32_e32 v53, v55
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v54, v57
	v_cvt_f16_f32_e32 v55, v59
	v_cvt_f16_f32_e32 v57, v58
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v58, v63
	v_cvt_f16_f32_e32 v59, v89
	v_cvt_f16_f32_e32 v88, v88
	v_cvt_f16_f32_e32 v89, v90
	v_cvt_f16_f32_e32 v90, v91
	v_cvt_f16_f32_e32 v91, v92
	v_cvt_f16_f32_e32 v92, v93
	v_cvt_f16_f32_e32 v63, v97
	v_cvt_f16_f32_e32 v93, v96
	v_pack_b32_f16 v50, v50, v52
	v_pack_b32_f16 v49, v49, v104
	v_pack_b32_f16 v48, v101, v48
	v_fma_mixhi_f16 v51, s52, v105, 0
	v_pack_b32_f16 v54, v54, v57
	v_pack_b32_f16 v53, v53, v56
	v_pack_b32_f16 v52, v102, v106
	v_fma_mixhi_f16 v55, s52, v94, 0
	v_pack_b32_f16 v58, v58, v88
	v_pack_b32_f16 v57, v61, v62
	v_pack_b32_f16 v56, v103, v60
	v_fma_mixhi_f16 v59, s52, v98, 0
	v_pack_b32_f16 v62, v92, v93
	v_pack_b32_f16 v61, v90, v91
	v_pack_b32_f16 v60, v99, v89
	v_fma_mixhi_f16 v63, s52, v100, 0
	ds_write_b128 v134, v[48:51] offset:32
	ds_write_b128 v133, v[52:55] offset:32
	ds_write_b128 v132, v[56:59]
	ds_write_b128 v129, v[60:63] offset:32
	s_mov_b32 s3, s2
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s8, v39
	s_and_b32 s9, s8, 0xffff
	s_pack_lh_b32_b16 s8, 0, s8
	s_or_b32 s8, s8, s9
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s0, s8, 0
	s_and_b32 s1, s33, 0xffff0000
	s_and_b32 s8, s51, 0xffff0000
	s_and_b32 s9, s56, 0xffff0000
	s_and_b32 s18, s6, 0xffff0000
	s_and_b32 s19, s4, 0xffff0000
	s_and_b32 s20, s5, 0xffff0000
	s_and_b32 s21, s7, 0xffff0000
	s_lshl_b32 s22, s33, 16
	s_lshl_b32 s23, s51, 16
	s_lshl_b32 s24, s56, 16
	s_lshl_b32 s6, s6, 16
	s_lshl_b32 s7, s7, 16
	s_lshl_b32 s5, s5, 16
	s_lshl_b32 s4, s4, 16
	s_add_i32 s49, s49, 32
	s_and_b32 s25, s0, 0xffff0000
	v_cvt_f16_f32_e32 v39, s22
	v_cvt_f16_f32_e32 v48, s1
	v_cvt_f16_f32_e32 v49, s23
	v_cvt_f16_f32_e32 v50, s8
	v_cvt_f16_f32_e32 v51, s24
	v_cvt_f16_f32_e32 v52, s9
	v_cvt_f16_f32_e32 v53, s6
	v_cvt_f16_f32_e32 v54, s18
	s_lshl_b32 s0, s0, 16
	v_cvt_f16_f32_e32 v55, s7
	v_cvt_f16_f32_e32 v56, s21
	v_cvt_f16_f32_e32 v57, s5
	v_cvt_f16_f32_e32 v58, s20
	v_cvt_f16_f32_e32 v59, s4
	v_cvt_f16_f32_e32 v60, s19
	v_cvt_f16_f32_e32 v61, s0
	v_cvt_f16_f32_e32 v62, s25
	s_cmp_lg_u32 s50, s2
	v_pack_b32_f16 v94, v39, v48
	v_pack_b32_f16 v93, v49, v50
	v_pack_b32_f16 v92, v51, v52
	v_pack_b32_f16 v91, v53, v54
	v_pack_b32_f16 v89, v55, v56
	v_pack_b32_f16 v88, v57, v58
	v_pack_b32_f16 v39, v59, v60
	v_pack_b32_f16 v90, v61, v62
	s_cbranch_scc1 .LBB8_12
	s_branch .LBB8_14
.LBB8_13:
	v_mov_b32_e32 v40, 0
.LBB8_14:                               ; %Flow
	v_readlane_b32 s15, v146, 0
	v_readlane_b32 s16, v146, 1
	v_readlane_b32 s18, v146, 3
	v_readlane_b32 s19, v146, 4
	v_readlane_b32 s20, v146, 12
	v_readlane_b32 s21, v146, 13
	v_readlane_b32 s22, v146, 14
	v_readlane_b32 s23, v146, 15
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v87, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v86, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v85, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v84, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v87, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v86, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v85, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v84, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v83, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v82, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v81, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v80, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v83, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v82, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v81, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v80, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v79, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v78, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v77, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v76, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v79, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v78, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v77, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v76, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v75, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v74, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v73, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v72, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v75, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v74, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v73, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v72, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s2, s1
	v_lshl_or_b32 v0, s1, 6, v65
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v69
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v71
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v69
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v71
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v94, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v93, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v92, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v91, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v94, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v93, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v92, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v91, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v90, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v89, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v88, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v90, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v89, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v88, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s77, 31
	s_lshr_b32 s3, s1, 26
	s_add_i32 s3, s77, s3
	s_andn2_b32 s3, s3, 63
	s_sub_i32 s3, s77, s3
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s77, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s3, v68
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v68
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[4:5], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[4:5], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[4:5], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[4:5], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[4:5], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s3, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v68
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB8_16
; %bb.15:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[4:5], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[4:5], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s2, s2, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s2
	ds_write_b32 v6, v1
.LBB8_16:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s18, s16
	s_mul_i32 s0, s18, s16
	s_mov_b32 s2, s69
	s_add_i32 s4, s76, -1
	s_mul_i32 s4, s58, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s2, s69, -1
	s_add_i32 s4, s2, s4
	s_add_u32 s0, s20, s0
	s_addc_u32 s1, s21, s1
	v_readlane_b32 s2, v146, 2
	s_lshl_b32 s2, s2, 6
	s_and_b32 s2, s2, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s2, v65
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s2, s3, 4
	v_mov_b32_e32 v1, s2
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s62, s77, 1
	s_mov_b32 s63, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[60:63], 0 offen
	buffer_load_ushort v12, v1, s[60:63], 0 offen offset:512
	buffer_load_ushort v13, v1, s[60:63], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[60:63], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[60:63], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[60:63], 0 offen offset:2560
	s_mov_b32 s2, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s6, v33
	s_add_i32 s7, s4, 1
	s_lshl_b32 s3, s6, 5
	s_add_i32 s4, s3, s15
	v_add_u32_e32 v19, s4, v64
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s58
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s60, s0
	s_mov_b32 s61, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s62, s7
	v_lshl_add_u32 v27, s58, 7, v26
	v_div_scale_f32 v28, s[4:5], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[60:63], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[60:63], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s77, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s77, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s77, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s77, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s77, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s77, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s4, s6, 2
	s_lshl_b32 s5, s6, 6
	s_and_b32 s5, s5, 0xc0
	v_or_b32_e32 v12, s5, v65
	v_add_u32_e32 v13, s4, v66
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s4, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s4
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s4, 0x600
	v_mul_lo_u32 v13, v13, s4
	v_and_or_b32 v13, v68, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s4, 0x2000
	v_add3_u32 v15, v16, s4, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[4:5], s77, v32
	v_cmp_gt_i32_e32 vcc, s76, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s7
	s_and_b64 s[0:1], s[4:5], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s76, v14
	s_and_b64 s[4:5], s[4:5], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[4:5]
	v_cndmask_b32_e64 v15, 0, v9, s[4:5]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s53, v8, 0
	s_mov_b32 s8, s53
	s_mov_b32 s9, s53
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[52:53], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s53, v7, 0
	v_pk_mul_f32 v[6:7], s[52:53], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[52:53], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s53, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s53, v17, 0
	v_add_u32_e32 v5, s3, v64
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v67
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v67
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v70
	v_mul_lo_u32 v6, s58, v14
	v_or_b32_e32 v7, 16, v32
.LBB8_17:                               ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s77, v7
	v_readfirstlane_b32 s60, v2
	v_readfirstlane_b32 s61, v3
	v_readfirstlane_b32 s62, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s3, v33
	s_add_i32 s10, s2, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[60:63], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[60:63], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s11, s3, 31
	v_lshl_add_u32 v8, s3, 5, v64
	s_lshr_b32 s11, s11, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s11, s3, s11
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s12, s11, 2
	s_and_b32 s11, s11, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s3, s3, s11
	s_mul_hi_i32 s11, s12, 0x2aaaaaab
	s_mul_i32 s13, s12, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s14, s11, 31
	s_ashr_i32 s11, s11, 5
	v_lshl_or_b32 v13, s3, 6, v65
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s3, s11, s14
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v67
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s3, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v67
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s3, s12, s3
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s10, s3, s10
	s_xor_b32 s3, s3, s2
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s2, s2, 2
	s_sub_i32 s10, s10, s3
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s3, s3, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v69
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s3, s3, s13
	s_lshl_b32 s10, s10, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s11, s3, 0x2000
	v_mov_b32_e32 v10, s3
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s3, s11, s10
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s3
	s_cmpk_lg_i32 s2, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s53, v28, 0
	v_pk_mul_f32 v[8:9], s[8:9], v[8:9]
	v_pk_mul_f32 v[10:11], s[8:9], v[10:11]
	v_pk_mul_f32 v[12:13], s[8:9], v[12:13]
	v_fma_mixlo_f16 v22, s53, v22, 0
	v_pk_mul_f32 v[14:15], s[8:9], v[14:15]
	v_pk_mul_f32 v[16:17], s[8:9], v[16:17]
	v_pk_mul_f32 v[18:19], s[8:9], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s53, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s53, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB8_17
; %bb.18:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s2, s0
	v_lshl_or_b32 v1, s0, 6, v65
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v69
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s3, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s3
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s3, s0, 0xbe
	s_lshl_b32 s4, s3, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s4, s1
	s_add_i32 s4, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s3
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s4, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s19, s16
	s_mul_i32 s0, s19, s16
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s22, s0
	s_addc_u32 s5, s23, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s54, 0x7fffffff
	s_mul_i32 s3, s0, s59
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s2, 2
	s_lshl_b32 s1, s2, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v65
	s_add_i32 s0, s0, s79
	v_add_u32_e32 v4, s0, v66
	v_add_u32_e32 v0, s15, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s59, v[0:1]
	v_cmp_gt_i32_e32 vcc, s76, v0
	v_cmp_gt_i32_e64 s[0:1], s54, v4
	s_add_i32 s2, s76, s3
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 147
		.amdhsa_next_free_sgpr 100
		.amdhsa_accum_offset 148
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end8:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end8-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 22276
; NumSgprs: 106
; NumVgprs: 147
; NumAgprs: 0
; TotalNumVgprs: 147
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 13
; VGPRBlocks: 18
; NumSGPRsForWavesPerEU: 106
; NumVGPRsForWavesPerEU: 147
; AccumOffset: 148
; Occupancy: 3
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 36
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_mov_b32 s79, s3
	s_mov_b32 s5, s2
	s_load_dwordx4 s[64:67], s[0:1], 0x0
	s_load_dwordx2 s[60:61], s[0:1], 0x18
	s_load_dword s2, s[0:1], 0x70
	s_load_dwordx4 s[52:55], s[0:1], 0x38
	s_load_dwordx2 s[76:77], s[0:1], 0x48
	s_load_dwordx4 s[56:59], s[0:1], 0x60
	s_lshl_b32 s3, s4, 8
                                        ; implicit-def: $vgpr146 : SGPR spill to VGPR lane
	v_writelane_b32 v146, s3, 0
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s3, s2, s5
	v_writelane_b32 v146, s5, 1
	s_mul_i32 s2, s2, s5
	s_add_i32 s4, s54, -1
	s_mul_i32 s4, s56, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s5, s55, -1
	s_add_i32 s5, s5, 1
	s_add_i32 s6, s55, 15
	s_add_i32 s7, s77, -1
	s_mul_i32 s33, s57, s7
	s_add_u32 s66, s66, s2
	s_addc_u32 s67, s67, s3
	s_add_i32 s4, s4, s5
	s_ashr_i32 s2, s6, 31
	s_lshr_b32 s2, s2, 28
	s_add_i32 s6, s6, s2
	s_ashr_i32 s27, s6, 4
	s_add_i32 s33, s33, s5
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s5, v33
	s_lshr_b32 s2, s5, 2
	s_add_i32 s2, s2, s79
	s_mul_i32 s3, s2, s56
	s_cmp_gt_i32 s55, 0
	s_cselect_b64 s[28:29], -1, 0
	s_cmp_gt_i32 s54, s2
	s_cselect_b64 s[72:73], -1, 0
	s_lshl_b32 s99, s4, 1
	s_mov_b32 s71, 0x20000
	s_mov_b32 s68, s64
	s_mov_b32 s69, s65
	s_mov_b32 s70, s99
	s_lshl_b32 s18, s3, 1
	v_mov_b32_e32 v0, s18
	buffer_load_dwordx4 v[2:5], v0, s[68:71], 0 offen
	buffer_load_dwordx4 v[6:9], v0, s[68:71], 0 offen offset:16
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v68, -1, v0
	v_lshlrev_b32_e32 v0, 3, v68
	v_lshrrev_b32_e32 v64, 1, v68
	v_and_b32_e32 v32, 8, v0
	v_writelane_b32 v146, s5, 2
	v_lshl_add_u32 v24, s5, 5, v64
	v_mad_u64_u32 v[0:1], s[2:3], v24, s57, v[32:33]
	s_and_b64 s[2:3], s[28:29], s[72:73]
	s_mov_b32 s68, s66
	s_mov_b32 s69, s67
	s_mov_b32 s70, s33
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s4, v2
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s7, v5
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s8, v9
	v_readfirstlane_b32 s9, v8
	v_readfirstlane_b32 s10, v7
	v_readfirstlane_b32 s11, v6
	s_and_b32 s12, s4, 0xffff
	s_pack_lh_b32_b16 s4, 0, s4
	s_pack_lh_b32_b16 s13, 0, s5
	s_pack_lh_b32_b16 s14, 0, s6
	s_pack_lh_b32_b16 s15, 0, s7
	s_pack_lh_b32_b16 s16, 0, s8
	s_pack_lh_b32_b16 s17, 0, s9
	s_pack_lh_b32_b16 s19, 0, s10
	s_pack_lh_b32_b16 s20, 0, s11
	s_or_b32 s4, s4, s12
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s12, s4, 0
	s_cmp_gt_i32 s55, 2
	s_cselect_b64 s[84:85], -1, 0
	s_and_b32 s4, s5, 0xffff
	s_and_b64 s[2:3], s[84:85], s[72:73]
	s_or_b32 s4, s13, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s13, s4, 0
	s_cmp_gt_i32 s55, 4
	s_cselect_b64 s[86:87], -1, 0
	s_and_b32 s4, s6, 0xffff
	s_and_b64 s[2:3], s[86:87], s[72:73]
	s_or_b32 s4, s14, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s14, s4, 0
	s_cmp_gt_i32 s55, 6
	s_cselect_b64 s[88:89], -1, 0
	s_and_b32 s4, s7, 0xffff
	s_and_b64 s[2:3], s[88:89], s[72:73]
	s_or_b32 s4, s15, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s15, s4, 0
	s_cmp_gt_i32 s55, 14
	s_cselect_b64 s[90:91], -1, 0
	s_and_b32 s4, s8, 0xffff
	s_and_b64 s[2:3], s[90:91], s[72:73]
	s_or_b32 s4, s16, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s16, s4, 0
	s_cmp_gt_i32 s55, 12
	s_cselect_b64 s[92:93], -1, 0
	s_and_b32 s4, s9, 0xffff
	s_and_b64 s[2:3], s[92:93], s[72:73]
	s_or_b32 s4, s17, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s17, s4, 0
	s_cmp_gt_i32 s55, 10
	s_cselect_b64 s[34:35], -1, 0
	s_and_b32 s4, s10, 0xffff
	s_and_b64 s[2:3], s[34:35], s[72:73]
	s_or_b32 s4, s19, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s19, s4, 0
	s_cmp_gt_i32 s55, 8
	s_cselect_b64 s[30:31], -1, 0
	s_and_b32 s4, s11, 0xffff
	s_and_b64 s[2:3], s[30:31], s[72:73]
	s_or_b32 s4, s20, s4
	s_and_b64 s[2:3], s[2:3], exec
	buffer_load_ushort v2, v0, s[68:71], 0 offen
	s_cselect_b32 s2, s4, 0
	buffer_load_ushort v3, v0, s[68:71], 0 offen offset:2
	buffer_load_ushort v4, v0, s[68:71], 0 offen offset:4
	buffer_load_ushort v5, v0, s[68:71], 0 offen offset:6
	s_lshl_b32 s98, s57, 7
	v_add_u32_e32 v1, s98, v0
	v_add_u32_e32 v6, 6, v1
	buffer_load_ushort v7, v6, s[68:71], 0 offen
	v_add_u32_e32 v8, 4, v1
	buffer_load_ushort v9, v8, s[68:71], 0 offen
	v_add_u32_e32 v10, 2, v1
	buffer_load_ushort v11, v10, s[68:71], 0 offen
	buffer_load_ushort v12, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v1
	buffer_load_ushort v13, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v10
	buffer_load_ushort v10, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v8
	buffer_load_ushort v8, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v6
	buffer_load_ushort v6, v1, s[68:71], 0 offen
	s_mov_b32 s75, 0
	s_mov_b32 s74, 0xffff
	v_add_u32_e32 v1, s98, v1
	buffer_load_ushort v14, v1, s[68:71], 0 offen
	v_add_u32_e32 v15, -2, v1
	buffer_load_ushort v15, v15, s[68:71], 0 offen
	v_add_u32_e32 v16, -4, v1
	buffer_load_ushort v16, v16, s[68:71], 0 offen
	v_add_u32_e32 v1, -6, v1
	buffer_load_ushort v17, v1, s[68:71], 0 offen
	s_load_dwordx2 s[4:5], s[0:1], 0x78
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v146, s4, 3
	s_nop 1
	v_writelane_b32 v146, s5, 4
	v_and_b32_e32 v65, 63, v68
	v_or_b32_e32 v18, 2, v32
	v_or_b32_e32 v19, 4, v32
	v_or_b32_e32 v20, 6, v32
	v_add_u32_e32 v1, 0x80, v24
	v_cmp_gt_i32_e64 s[8:9], s55, v32
	v_cmp_gt_i32_e32 vcc, s77, v24
	v_cmp_gt_i32_e64 s[50:51], s55, v18
	v_cmp_gt_i32_e64 s[4:5], s55, v19
	v_cmp_gt_i32_e64 s[6:7], s55, v20
	v_cmp_gt_i32_e64 s[10:11], s77, v1
	s_and_b32 s3, s12, 0xffff0000
	s_and_b32 s20, s13, 0xffff0000
	s_and_b32 s21, s14, 0xffff0000
	s_and_b32 s22, s15, 0xffff0000
	s_and_b32 s23, s16, 0xffff0000
	s_and_b32 s24, s17, 0xffff0000
	s_and_b32 s25, s19, 0xffff0000
	s_lshl_b32 s12, s12, 16
	s_lshl_b32 s13, s13, 16
	s_lshl_b32 s14, s14, 16
	s_lshl_b32 s15, s15, 16
	s_lshl_b32 s19, s19, 16
	s_lshl_b32 s17, s17, 16
	s_lshl_b32 s16, s16, 16
	s_and_b32 s26, s2, 0xffff0000
	v_cvt_f16_f32_e32 v18, s12
	v_cvt_f16_f32_e32 v19, s3
	v_cvt_f16_f32_e32 v20, s13
	v_cvt_f16_f32_e32 v21, s20
	v_cvt_f16_f32_e32 v22, s14
	v_cvt_f16_f32_e32 v23, s21
	v_cvt_f16_f32_e32 v25, s15
	v_cvt_f16_f32_e32 v26, s22
	s_lshl_b32 s2, s2, 16
	v_cvt_f16_f32_e32 v27, s19
	v_cvt_f16_f32_e32 v28, s25
	v_cvt_f16_f32_e32 v29, s17
	v_cvt_f16_f32_e32 v30, s24
	v_cvt_f16_f32_e32 v31, s16
	v_cvt_f16_f32_e32 v34, s23
	v_cvt_f16_f32_e32 v35, s2
	v_cvt_f16_f32_e32 v36, s26
	s_and_b64 s[12:13], vcc, s[8:9]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e64 v37, 0, v2, s[12:13]
	s_and_b64 s[12:13], vcc, s[50:51]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e64 v3, 0, v3, s[12:13]
	s_and_b64 s[12:13], vcc, s[4:5]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e64 v38, 0, v4, s[12:13]
	s_and_b64 s[12:13], vcc, s[6:7]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e64 v5, 0, v5, s[12:13]
	s_and_b64 s[12:13], s[10:11], s[6:7]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e64 v39, 0, v7, s[12:13]
	s_and_b64 s[12:13], s[10:11], s[4:5]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e64 v40, 0, v9, s[12:13]
	s_and_b64 s[12:13], s[10:11], s[50:51]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e64 v41, 0, v11, s[12:13]
	s_and_b64 s[12:13], s[8:9], s[10:11]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e64 v12, 0, v12, s[12:13]
	v_add_u32_e32 v4, 0x100, v24
	v_cmp_gt_i32_e64 s[12:13], s77, v4
	s_and_b64 s[14:15], s[8:9], s[12:13]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v42, 0, v13, s[14:15]
	s_and_b64 s[14:15], s[12:13], s[50:51]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v43, 0, v10, s[14:15]
	s_and_b64 s[14:15], s[12:13], s[4:5]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v44, 0, v8, s[14:15]
	s_and_b64 s[14:15], s[12:13], s[6:7]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v45, 0, v6, s[14:15]
	v_add_u32_e32 v2, 0x180, v24
	v_cmp_gt_i32_e64 s[14:15], s77, v2
	s_and_b64 s[16:17], s[14:15], s[6:7]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v46, 0, v14, s[16:17]
	s_and_b64 s[16:17], s[14:15], s[4:5]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v47, 0, v15, s[16:17]
	s_and_b64 s[16:17], s[14:15], s[50:51]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v48, 0, v16, s[16:17]
	s_and_b64 s[16:17], s[8:9], s[14:15]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v49, 0, v17, s[16:17]
	v_pack_b32_f16 v79, v18, v19
	v_pack_b32_f16 v78, v20, v21
	v_pack_b32_f16 v77, v22, v23
	v_pack_b32_f16 v76, v25, v26
	v_pack_b32_f16 v75, v35, v36
	v_pack_b32_f16 v74, v27, v28
	v_pack_b32_f16 v73, v29, v30
	v_pack_b32_f16 v72, v31, v34
	v_lshrrev_b16_e32 v6, 8, v37
	v_lshrrev_b16_e32 v8, 8, v3
	v_lshrrev_b16_e32 v10, 8, v38
	v_lshrrev_b16_e32 v13, 8, v5
	v_lshrrev_b16_e32 v16, 8, v39
	v_lshrrev_b16_e32 v14, 8, v40
	v_lshrrev_b16_e32 v15, 8, v41
	v_lshrrev_b16_e32 v17, 8, v12
	v_lshrrev_b16_e32 v18, 8, v42
	v_lshrrev_b16_e32 v19, 8, v43
	v_lshrrev_b16_e32 v20, 8, v44
	v_lshrrev_b16_e32 v21, 8, v45
	v_lshrrev_b16_e32 v25, 8, v46
	v_lshrrev_b16_e32 v22, 8, v47
	v_lshrrev_b16_e32 v23, 8, v48
	v_lshrrev_b16_e32 v26, 8, v49
	v_and_b32_sdwa v7, s74, v37 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_sdwa v3, s74, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v3 src0_sel:BYTE_0
	v_fma_mixlo_f16 v3, s52, v9, 0
	s_mov_b32 s62, s52
	s_mov_b32 s63, s52
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_and_b32_sdwa v9, s74, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v7
	v_pk_mul_f32 v[8:9], s[52:53], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v7, v9
	v_pk_mul_f32 v[10:11], s[52:53], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v27, v8
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v11
	v_pack_b32_f16 v8, v7, v10
	v_pack_b32_f16 v7, v5, v27
	v_cvt_f32_fp8_sdwa v5, v13 src0_sel:BYTE_0
	v_and_b32_sdwa v10, s74, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v10 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v17 src0_sel:BYTE_0
	v_and_b32_sdwa v11, s74, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pack_b32_f16 v6, v3, v6
	v_fma_mixhi_f16 v9, s52, v5, 0
	v_fma_mixlo_f16 v3, s52, v12, 0
	v_pk_mul_f32 v[10:11], s[52:53], v[10:11] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v12, v15 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v11
	v_pk_mul_f32 v[12:13], s[52:53], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v11, v13
	v_pk_mul_f32 v[14:15], s[52:53], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v12
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v15
	v_pack_b32_f16 v12, v11, v14
	v_pack_b32_f16 v11, v5, v17
	v_cvt_f32_fp8_sdwa v5, v16 src0_sel:BYTE_0
	v_and_b32_sdwa v14, s74, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v18 src0_sel:BYTE_0
	v_and_b32_sdwa v15, s74, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_pack_b32_f16 v10, v3, v10
	v_fma_mixhi_f16 v13, s52, v5, 0
	v_fma_mixlo_f16 v3, s52, v16, 0
	v_pk_mul_f32 v[14:15], s[52:53], v[14:15] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v16, v19 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v20 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v15
	v_pk_mul_f32 v[16:17], s[52:53], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v15, v17
	v_pk_mul_f32 v[18:19], s[52:53], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v20, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v19
	v_pack_b32_f16 v16, v15, v18
	v_pack_b32_f16 v15, v5, v20
	v_cvt_f32_fp8_sdwa v5, v21 src0_sel:BYTE_0
	v_and_b32_sdwa v18, s74, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_and_b32_sdwa v19, s74, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_pack_b32_f16 v14, v3, v14
	v_fma_mixhi_f16 v17, s52, v5, 0
	v_fma_mixlo_f16 v3, s52, v20, 0
	v_pk_mul_f32 v[18:19], s[52:53], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v18
	v_cvt_f32_fp8_sdwa v20, v23 src0_sel:BYTE_0
	v_and_b32_sdwa v18, s74, v47 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_and_b32_sdwa v18, s74, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v18 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v26, v19
	v_pk_mul_f32 v[18:19], s[52:53], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v19
	v_pk_mul_f32 v[20:21], s[52:53], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f32_fp8_sdwa v22, v25 src0_sel:BYTE_0
	v_pack_b32_f16 v20, v19, v20
	v_pack_b32_f16 v19, v26, v18
	v_pack_b32_f16 v18, v3, v5
	v_fma_mixhi_f16 v21, s52, v22, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v67, 1, v32
	v_ashrrev_i32_e32 v3, 31, v24
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v24, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v3, v24, v3
	v_add_u32_e32 v3, v67, v3
	v_lshrrev_b32_e32 v22, 29, v5
	v_add_u32_e32 v22, v5, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v5, v22
	v_xor_b32_e32 v3, v3, v22
	v_lshlrev_b32_e32 v22, 3, v3
	v_lshlrev_b32_e32 v5, 7, v5
	v_lshl_add_u32 v5, v3, 4, v5
	ds_write_b128 v5, v[6:9] offset:32
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v1, v5
	v_add_u32_e32 v5, v5, v67
	v_lshrrev_b32_e32 v7, 29, v6
	v_add_u32_e32 v7, v6, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v6, v7
	v_xor_b32_e32 v5, v5, v7
	v_sub_u32_e32 v3, v5, v3
	v_lshlrev_b32_e32 v3, 3, v3
	v_lshlrev_b32_e32 v7, 6, v6
	v_add3_u32 v3, v22, v7, v3
	v_lshlrev_b32_e32 v7, 1, v3
	ds_write_b128 v7, v[10:13] offset:32
	v_ashrrev_i32_e32 v8, 31, v4
	v_lshrrev_b32_e32 v8, 30, v8
	v_add_u32_e32 v8, v4, v8
	v_ashrrev_i32_e32 v9, 2, v8
	v_sub_u32_e32 v6, v9, v6
	v_and_b32_e32 v8, -4, v8
	v_sub_u32_e32 v8, v4, v8
	v_add_u32_e32 v8, v8, v67
	v_lshrrev_b32_e32 v10, 29, v9
	v_add_u32_e32 v10, v9, v10
	v_and_b32_e32 v10, -8, v10
	v_sub_u32_e32 v10, v9, v10
	v_xor_b32_e32 v8, v8, v10
	v_sub_u32_e32 v5, v8, v5
	v_lshlrev_b32_e32 v6, 6, v6
	v_lshl_add_u32 v5, v5, 3, v6
	v_lshlrev_b32_e32 v6, 1, v5
	v_add3_u32 v6, v7, 32, v6
	ds_write_b128 v6, v[14:17]
	v_ashrrev_i32_e32 v6, 31, v2
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v2, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_sub_u32_e32 v9, v7, v9
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v6, v2, v6
	v_add_u32_e32 v6, v6, v67
	v_lshrrev_b32_e32 v10, 29, v7
	v_add_u32_e32 v10, v7, v10
	v_and_b32_e32 v10, 0xffffff8, v10
	v_sub_u32_e32 v7, v7, v10
	v_xor_b32_e32 v6, v6, v7
	v_sub_u32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshlrev_b32_e32 v7, 7, v9
	v_add_lshl_u32 v3, v5, v3, 1
	v_add3_u32 v3, v6, v7, v3
	ds_write_b128 v3, v[18:21] offset:32
	s_cmp_gt_i32 s55, 16
	s_cselect_b64 s[94:95], -1, 0
	s_cmp_lt_i32 s55, 17
	v_lshrrev_b32_e32 v3, 3, v68
	v_lshrrev_b32_e32 v66, 6, v68
	v_lshlrev_b32_e32 v69, 2, v66
	v_add_u32_e32 v3, 8, v3
	v_lshrrev_b32_e32 v70, 3, v3
	v_sub_u32_e32 v3, v70, v66
	v_lshlrev_b32_e32 v71, 2, v3
	v_mov_b32_e32 v35, 0
	v_writelane_b32 v146, s28, 5
	s_nop 1
	v_writelane_b32 v146, s29, 6
	v_writelane_b32 v146, s30, 7
	s_nop 1
	v_writelane_b32 v146, s31, 8
	v_writelane_b32 v146, s34, 9
	s_nop 1
	v_writelane_b32 v146, s35, 10
	s_cbranch_scc1 .LBB9_4
; %bb.1:                                ; %.preheader.i.i.i.i.i
	v_writelane_b32 v146, s79, 11
	s_mov_b32 s83, s27
	s_max_i32 s16, s27, 2
	v_mad_u64_u32 v[2:3], s[2:3], s57, v2, v[32:33]
	v_mad_u64_u32 v[4:5], s[2:3], s57, v4, v[32:33]
	v_mad_u64_u32 v[6:7], s[2:3], s57, v1, v[32:33]
	s_add_i32 s96, s18, 60
	s_lshl_b32 s97, s16, 4
	s_add_i32 s97, s97, -16
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v1, s66
	v_mov_b32_e32 v3, s67
	v_mov_b32_e32 v5, s33
	v_mov_b32_e32 v7, s64
	v_mov_b32_e32 v24, s65
	v_mov_b32_e32 v25, s99
	v_mov_b32_e32 v35, v34
.LBB9_2:                                ; %.lr.ph.i685.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s78, s75, 16
	v_add_u32_e32 v26, s75, v0
	v_add_u32_e32 v27, s75, v32
	v_readfirstlane_b32 s68, v1
	v_readfirstlane_b32 s69, v3
	v_readfirstlane_b32 s70, v5
	v_add_u32_e32 v28, s75, v6
	v_add_u32_e32 v29, s75, v4
	v_add_u32_e32 v30, s75, v2
	v_readfirstlane_b32 s79, v33
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v18, 0
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v19, 0
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	v_mov_b32_e32 v31, s96
	v_add_u32_e32 v36, 16, v27
	v_add_u32_e32 v37, 18, v27
	v_add_u32_e32 v38, 20, v27
	v_add_u32_e32 v27, 22, v27
	buffer_load_ushort v48, v26, s[68:71], 0 offen offset:16
	buffer_load_ushort v49, v26, s[68:71], 0 offen offset:18
	buffer_load_ushort v50, v26, s[68:71], 0 offen offset:20
	buffer_load_ushort v51, v26, s[68:71], 0 offen offset:22
	buffer_load_ushort v52, v28, s[68:71], 0 offen offset:16
	buffer_load_ushort v53, v28, s[68:71], 0 offen offset:18
	buffer_load_ushort v54, v28, s[68:71], 0 offen offset:20
	buffer_load_ushort v55, v28, s[68:71], 0 offen offset:22
	buffer_load_ushort v56, v29, s[68:71], 0 offen offset:16
	buffer_load_ushort v57, v29, s[68:71], 0 offen offset:18
	buffer_load_ushort v58, v29, s[68:71], 0 offen offset:20
	buffer_load_ushort v59, v29, s[68:71], 0 offen offset:22
	buffer_load_ushort v60, v30, s[68:71], 0 offen offset:16
	buffer_load_ushort v61, v30, s[68:71], 0 offen offset:18
	buffer_load_ushort v62, v30, s[68:71], 0 offen offset:20
	s_nop 0
	buffer_load_ushort v30, v30, s[68:71], 0 offen offset:22
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s2, s79, 31
	v_readfirstlane_b32 s68, v7
	v_readfirstlane_b32 s69, v24
	v_readfirstlane_b32 s70, v25
	v_lshl_add_u32 v26, s79, 5, v64
	v_cmp_gt_i32_e64 s[48:49], s55, v36
	v_cmp_gt_i32_e64 s[46:47], s55, v37
	v_cmp_gt_i32_e64 s[44:45], s55, v38
	v_cmp_gt_i32_e64 s[42:43], s55, v27
	s_lshr_b32 s2, s2, 30
	v_ashrrev_i32_e32 v27, 31, v26
	v_add_u32_e32 v63, 0x80, v26
	v_add_u32_e32 v80, 0x100, v26
	v_add_u32_e32 v81, 0x180, v26
	s_and_b64 s[16:17], vcc, s[48:49]
	s_and_b64 s[18:19], vcc, s[46:47]
	s_and_b64 s[20:21], vcc, s[44:45]
	s_and_b64 s[22:23], vcc, s[42:43]
	s_and_b64 s[24:25], s[10:11], s[42:43]
	s_and_b64 s[26:27], s[10:11], s[44:45]
	s_and_b64 s[28:29], s[10:11], s[46:47]
	s_and_b64 s[30:31], s[10:11], s[48:49]
	s_and_b64 s[34:35], s[12:13], s[48:49]
	s_and_b64 s[36:37], s[12:13], s[46:47]
	s_and_b64 s[38:39], s[12:13], s[44:45]
	s_and_b64 s[40:41], s[12:13], s[42:43]
	s_and_b64 s[42:43], s[14:15], s[42:43]
	s_and_b64 s[44:45], s[14:15], s[44:45]
	s_and_b64 s[46:47], s[14:15], s[46:47]
	s_and_b64 s[48:49], s[14:15], s[48:49]
	s_add_i32 s2, s79, s2
	v_lshrrev_b32_e32 v27, 30, v27
	v_ashrrev_i32_e32 v28, 31, v63
	v_ashrrev_i32_e32 v29, 31, v80
	v_ashrrev_i32_e32 v36, 31, v81
	s_and_b32 s2, s2, 0x3fffffc
	v_add_u32_e32 v27, v26, v27
	v_lshrrev_b32_e32 v28, 30, v28
	v_lshrrev_b32_e32 v29, 30, v29
	v_lshrrev_b32_e32 v36, 30, v36
	s_sub_i32 s2, s79, s2
	v_ashrrev_i32_e32 v82, 2, v27
	v_and_b32_e32 v27, -4, v27
	v_add_u32_e32 v28, v63, v28
	v_add_u32_e32 v29, v80, v29
	v_add_u32_e32 v36, v81, v36
	v_lshl_or_b32 v37, s2, 6, v65
	s_cmp_gt_i32 s55, s78
	v_sub_u32_e32 v26, v26, v27
	v_lshrrev_b32_e32 v83, 29, v82
	v_lshlrev_b32_e32 v84, 7, v82
	v_ashrrev_i32_e32 v85, 2, v28
	v_and_b32_e32 v86, -4, v28
	v_ashrrev_i32_e32 v87, 2, v29
	v_and_b32_e32 v88, -4, v29
	v_ashrrev_i32_e32 v89, 2, v36
	v_and_b32_e32 v90, 0xffffffc, v36
	v_ashrrev_i32_e32 v27, 31, v37
	v_add_u32_e32 v28, 0x100, v37
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s79, s96, 28
	v_add_u32_e32 v91, v26, v67
	v_lshrrev_b32_e32 v26, 30, v27
	v_ashrrev_i32_e32 v27, 31, v28
	v_mov_b32_e32 v92, s79
	v_add_u32_e32 v26, v37, v26
	v_lshrrev_b32_e32 v27, 30, v27
	v_ashrrev_i32_e32 v29, 2, v26
	v_and_b32_e32 v26, -4, v26
	v_add_u32_e32 v27, v28, v27
	v_sub_u32_e32 v26, v37, v26
	v_lshrrev_b32_e32 v36, 29, v29
	v_lshlrev_b32_e32 v37, 6, v29
	v_ashrrev_i32_e32 v38, 2, v27
	v_and_b32_e32 v27, -4, v27
	v_add_u32_e32 v26, v26, v69
	v_add_u32_e32 v36, v29, v36
	v_sub_u32_e32 v27, v28, v27
	v_lshrrev_b32_e32 v28, 29, v38
	v_lshlrev_b32_e32 v39, 7, v38
	v_and_b32_e32 v36, -8, v36
	v_add_u32_e32 v40, v26, v71
	v_add_u32_e32 v27, v27, v69
	v_add_u32_e32 v28, v38, v28
	v_sub_u32_e32 v29, v29, v36
	v_and_b32_e32 v28, -8, v28
	v_add_u32_e32 v36, v27, v71
	v_xor_b32_e32 v26, v26, v29
	v_xor_b32_e32 v29, v40, v29
	v_sub_u32_e32 v28, v38, v28
	v_lshlrev_b32_e32 v38, 3, v26
	v_sub_u32_e32 v29, v29, v26
	v_xor_b32_e32 v27, v27, v28
	v_xor_b32_e32 v28, v36, v28
	v_lshlrev_b32_e32 v36, 4, v26
	v_sub_u32_e32 v27, v27, v26
	v_sub_u32_e32 v26, v28, v26
	v_add_lshl_u32 v28, v38, v37, 1
	v_add3_u32 v36, v36, v39, 32
	v_lshlrev_b32_e32 v29, 4, v29
	v_lshl_add_u32 v37, v27, 4, v36
	v_add3_u32 v40, v28, 32, v29
	v_lshl_add_u32 v44, v26, 4, v36
	ds_read_b128 v[26:29], v28 offset:32
	ds_read_b128 v[36:39], v37
	ds_read_b128 v[40:43], v40
	ds_read_b128 v[44:47], v44
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v92, v92, s[68:71], 0 offen
	v_add_u32_e32 v83, v82, v83
	v_sub_u32_e32 v63, v63, v86
	v_lshrrev_b32_e32 v86, 29, v85
	v_lshlrev_b32_e32 v93, 6, v85
	v_sub_u32_e32 v94, v87, v85
	v_sub_u32_e32 v80, v80, v88
	v_lshrrev_b32_e32 v88, 29, v87
	v_sub_u32_e32 v95, v89, v87
	v_sub_u32_e32 v81, v81, v90
	v_lshrrev_b32_e32 v90, 29, v89
	s_and_b64 s[2:3], s[72:73], s[2:3]
	v_and_b32_e32 v83, -8, v83
	v_add_u32_e32 v63, v63, v67
	v_add_u32_e32 v86, v85, v86
	v_add_u32_e32 v80, v80, v67
	v_add_u32_e32 v88, v87, v88
	v_lshlrev_b32_e32 v94, 6, v94
	v_add_u32_e32 v81, v81, v67
	v_add_u32_e32 v90, v89, v90
	v_lshlrev_b32_e32 v95, 7, v95
	v_sub_u32_e32 v82, v82, v83
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s79, v92
	s_and_b32 s80, s79, 0xffff
	s_pack_lh_b32_b16 s79, 0, s79
	s_or_b32 s79, s79, s80
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s79, s79, 0
	s_add_i32 s2, s75, 18
	s_cmp_gt_i32 s55, s2
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s80, s96, 24
	v_mov_b32_e32 v83, s80
	buffer_load_dword v83, v83, s[68:71], 0 offen
	v_and_b32_e32 v86, -8, v86
	v_and_b32_e32 v88, -8, v88
	v_and_b32_e32 v90, 0xffffff8, v90
	v_xor_b32_e32 v82, v91, v82
	v_sub_u32_e32 v85, v85, v86
	v_sub_u32_e32 v86, v87, v88
	v_sub_u32_e32 v87, v89, v90
	v_lshlrev_b32_e32 v88, 3, v82
	v_lshl_add_u32 v84, v82, 4, v84
	v_xor_b32_e32 v63, v63, v85
	v_xor_b32_e32 v80, v80, v86
	v_xor_b32_e32 v81, v81, v87
	v_sub_u32_e32 v82, v63, v82
	v_sub_u32_e32 v63, v80, v63
	v_sub_u32_e32 v80, v81, v80
	v_lshlrev_b32_e32 v81, 3, v82
	v_lshl_add_u32 v63, v63, 3, v94
	v_lshlrev_b32_e32 v80, 4, v80
	v_add3_u32 v81, v88, v93, v81
	v_lshlrev_b32_e32 v82, 1, v63
	v_lshlrev_b32_e32 v85, 1, v81
	v_add_lshl_u32 v63, v63, v81, 1
	v_add3_u32 v81, v85, 32, v82
	s_and_b64 s[2:3], s[72:73], s[2:3]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s80, v83
	s_and_b32 s81, s80, 0xffff
	s_pack_lh_b32_b16 s80, 0, s80
	s_or_b32 s80, s80, s81
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s2, s80, 0
	s_add_i32 s3, s75, 20
	s_cmp_gt_i32 s55, s3
	s_cselect_b64 s[80:81], -1, 0
	s_sub_i32 s3, s96, 20
	v_mov_b32_e32 v82, s3
	buffer_load_dword v82, v82, s[68:71], 0 offen
	v_add3_u32 v63, v80, v95, v63
	buffer_load_dword v31, v31, s[68:71], 0 offen
	v_dot2c_f32_f16_e32 v8, v79, v26
	v_dot2c_f32_f16_e32 v10, v78, v27
	v_dot2c_f32_f16_e32 v12, v77, v28
	v_dot2c_f32_f16_e32 v14, v76, v29
	v_dot2c_f32_f16_e32 v9, v79, v36
	v_dot2c_f32_f16_e32 v11, v78, v37
	v_dot2c_f32_f16_e32 v13, v77, v38
	v_dot2c_f32_f16_e32 v15, v76, v39
	v_dot2c_f32_f16_e32 v16, v75, v40
	v_dot2c_f32_f16_e32 v18, v74, v41
	v_dot2c_f32_f16_e32 v20, v73, v42
	v_dot2c_f32_f16_e32 v22, v72, v43
	v_dot2c_f32_f16_e32 v17, v75, v44
	v_dot2c_f32_f16_e32 v19, v74, v45
	v_dot2c_f32_f16_e32 v21, v73, v46
	v_dot2c_f32_f16_e32 v23, v72, v47
	v_pk_add_f32 v[8:9], v[34:35], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[10:11], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[12:13], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[14:15], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[16:17], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[18:19], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[20:21], v[8:9]
	s_nop 0
	v_pk_add_f32 v[34:35], v[22:23], v[8:9]
	s_and_b64 s[80:81], s[72:73], s[80:81]
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s3, v82
	s_and_b32 s82, s3, 0xffff
	s_pack_lh_b32_b16 s3, 0, s3
	s_or_b32 s3, s3, s82
	s_and_b64 s[80:81], s[80:81], exec
	s_cselect_b32 s3, s3, 0
	s_add_i32 s80, s75, 22
	s_cmp_gt_i32 s55, s80
	s_cselect_b64 s[80:81], -1, 0
	s_add_i32 s82, s96, -16
	v_mov_b32_e32 v8, s82
	buffer_load_dword v8, v8, s[68:71], 0 offen
	v_cndmask_b32_e64 v9, 0, v48, s[16:17]
	v_cndmask_b32_e64 v10, 0, v49, s[18:19]
	v_cndmask_b32_e64 v11, 0, v50, s[20:21]
	v_cndmask_b32_e64 v12, 0, v51, s[22:23]
	v_cndmask_b32_e64 v13, 0, v55, s[24:25]
	v_cndmask_b32_e64 v14, 0, v54, s[26:27]
	v_cndmask_b32_e64 v15, 0, v53, s[28:29]
	v_cndmask_b32_e64 v16, 0, v52, s[30:31]
	v_cndmask_b32_e64 v17, 0, v56, s[34:35]
	v_cndmask_b32_e64 v18, 0, v57, s[36:37]
	v_cndmask_b32_e64 v19, 0, v58, s[38:39]
	v_cndmask_b32_e64 v20, 0, v59, s[40:41]
	v_cndmask_b32_e64 v21, 0, v30, s[42:43]
	v_cndmask_b32_e64 v22, 0, v62, s[44:45]
	v_cndmask_b32_e64 v23, 0, v61, s[46:47]
	v_cndmask_b32_e64 v26, 0, v60, s[48:49]
	v_lshrrev_b16_e32 v27, 8, v9
	v_lshrrev_b16_e32 v28, 8, v10
	v_lshrrev_b16_e32 v29, 8, v11
	v_lshrrev_b16_e32 v30, 8, v12
	v_lshrrev_b16_e32 v36, 8, v13
	v_lshrrev_b16_e32 v37, 8, v14
	v_lshrrev_b16_e32 v38, 8, v15
	v_lshrrev_b16_e32 v39, 8, v16
	v_lshrrev_b16_e32 v40, 8, v17
	v_lshrrev_b16_e32 v41, 8, v18
	v_lshrrev_b16_e32 v42, 8, v19
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s18, v31
	s_pack_lh_b32_b16 s19, 0, s18
	s_and_b64 s[16:17], s[72:73], s[80:81]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s20, v8
	s_and_b32 s21, s20, 0xffff
	s_pack_lh_b32_b16 s20, 0, s20
	s_or_b32 s20, s20, s21
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s20, s20, 0
	s_add_i32 s16, s75, 30
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_and_b32 s18, s18, 0xffff
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_or_b32 s18, s19, s18
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s18, s18, 0
	s_add_i32 s16, s75, 28
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_add_i32 s19, s96, -4
	v_mov_b32_e32 v8, s19
	buffer_load_dword v31, v8, s[68:71], 0 offen
	v_lshrrev_b16_e32 v43, 8, v20
	v_lshrrev_b16_e32 v44, 8, v21
	v_lshrrev_b16_e32 v45, 8, v22
	v_lshrrev_b16_e32 v46, 8, v23
	v_lshrrev_b16_e32 v47, 8, v26
	v_and_b32_sdwa v8, s74, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v9, s74, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v11, s74, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v48, s74, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v16, s74, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v15, s74, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v49, s74, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v50, s74, v13 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v51, s74, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v52, s74, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v53, s74, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v54, s74, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v55, s74, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v56, s74, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v57, s74, v22 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v58, s74, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v37 src0_sel:BYTE_0
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s19, v31
	s_and_b32 s21, s19, 0xffff
	s_pack_lh_b32_b16 s19, 0, s19
	s_or_b32 s19, s19, s21
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s19, s19, 0
	s_add_i32 s16, s75, 26
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_add_i32 s21, s96, -8
	v_mov_b32_e32 v19, s21
	buffer_load_dword v38, v19, s[68:71], 0 offen
	v_cvt_f32_fp8_sdwa v19, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v36 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v44 src0_sel:BYTE_0
	v_fma_mixlo_f16 v43, s52, v59, 0
	v_pk_mul_f32 v[8:9], s[62:63], v[8:9]
	v_pk_mul_f32 v[10:11], s[62:63], v[10:11]
	v_pk_mul_f32 v[12:13], s[62:63], v[12:13]
	v_fma_mixlo_f16 v44, s52, v60, 0
	v_pk_mul_f32 v[14:15], s[62:63], v[14:15]
	v_pk_mul_f32 v[16:17], s[62:63], v[16:17]
	v_pk_mul_f32 v[18:19], s[62:63], v[18:19]
	v_fma_mixlo_f16 v45, s52, v49, 0
	v_pk_mul_f32 v[20:21], s[62:63], v[20:21]
	v_pk_mul_f32 v[22:23], s[62:63], v[22:23]
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	v_fma_mixlo_f16 v41, s52, v41, 0
	v_pk_mul_f32 v[28:29], s[62:63], v[28:29]
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	v_pk_mul_f32 v[36:37], s[62:63], v[36:37]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v46, v10
	v_cvt_f16_f32_e32 v10, v11
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s21, v38
	s_and_b32 s22, s21, 0xffff
	s_pack_lh_b32_b16 s21, 0, s21
	s_or_b32 s21, s21, s22
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s21, s21, 0
	s_add_i32 s16, s75, 24
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_add_i32 s22, s96, -12
	v_mov_b32_e32 v11, s22
	buffer_load_dword v38, v11, s[68:71], 0 offen
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v47, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v18, v23
	v_cvt_f16_f32_e32 v19, v27
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v29, v30
	v_cvt_f16_f32_e32 v30, v31
	v_cvt_f16_f32_e32 v23, v37
	v_cvt_f16_f32_e32 v31, v36
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v46
	v_pack_b32_f16 v8, v43, v8
	v_fma_mixhi_f16 v11, s52, v48, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v44, v47
	v_fma_mixhi_f16 v15, s52, v39, 0
	v_pack_b32_f16 v18, v18, v26
	v_pack_b32_f16 v17, v21, v22
	v_pack_b32_f16 v16, v45, v20
	v_fma_mixhi_f16 v19, s52, v40, 0
	v_pack_b32_f16 v22, v30, v31
	v_pack_b32_f16 v21, v28, v29
	v_pack_b32_f16 v20, v41, v27
	v_fma_mixhi_f16 v23, s52, v42, 0
	ds_write_b128 v84, v[8:11] offset:32
	ds_write_b128 v85, v[12:15] offset:32
	ds_write_b128 v81, v[16:19]
	ds_write_b128 v63, v[20:23] offset:32
	s_mov_b32 s75, s78
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s22, v38
	s_and_b32 s23, s22, 0xffff
	s_pack_lh_b32_b16 s22, 0, s22
	s_or_b32 s22, s22, s23
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s16, s22, 0
	s_and_b32 s17, s79, 0xffff0000
	s_and_b32 s22, s2, 0xffff0000
	s_and_b32 s23, s3, 0xffff0000
	s_and_b32 s24, s20, 0xffff0000
	s_and_b32 s25, s18, 0xffff0000
	s_and_b32 s26, s19, 0xffff0000
	s_and_b32 s27, s21, 0xffff0000
	s_lshl_b32 s28, s79, 16
	s_lshl_b32 s2, s2, 16
	s_lshl_b32 s3, s3, 16
	s_lshl_b32 s20, s20, 16
	s_lshl_b32 s21, s21, 16
	s_lshl_b32 s19, s19, 16
	s_lshl_b32 s18, s18, 16
	s_add_i32 s96, s96, 32
	s_and_b32 s29, s16, 0xffff0000
	v_cvt_f16_f32_e32 v8, s28
	v_cvt_f16_f32_e32 v9, s17
	v_cvt_f16_f32_e32 v10, s2
	v_cvt_f16_f32_e32 v11, s22
	v_cvt_f16_f32_e32 v12, s3
	v_cvt_f16_f32_e32 v13, s23
	v_cvt_f16_f32_e32 v14, s20
	v_cvt_f16_f32_e32 v15, s24
	s_lshl_b32 s2, s16, 16
	v_cvt_f16_f32_e32 v16, s21
	v_cvt_f16_f32_e32 v17, s27
	v_cvt_f16_f32_e32 v18, s19
	v_cvt_f16_f32_e32 v19, s26
	v_cvt_f16_f32_e32 v20, s18
	v_cvt_f16_f32_e32 v21, s25
	v_cvt_f16_f32_e32 v22, s2
	v_cvt_f16_f32_e32 v23, s29
	s_cmp_lg_u32 s97, s78
	v_pack_b32_f16 v79, v8, v9
	v_pack_b32_f16 v78, v10, v11
	v_pack_b32_f16 v77, v12, v13
	v_pack_b32_f16 v76, v14, v15
	v_pack_b32_f16 v74, v16, v17
	v_pack_b32_f16 v73, v18, v19
	v_pack_b32_f16 v72, v20, v21
	v_pack_b32_f16 v75, v22, v23
	s_cbranch_scc1 .LBB9_2
; %bb.3:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi2ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV4
	s_mov_b32 s27, s83
	v_readlane_b32 s79, v146, 11
	v_readlane_b32 s28, v146, 5
	v_readlane_b32 s29, v146, 6
	v_readlane_b32 s30, v146, 7
	v_readlane_b32 s31, v146, 8
	v_readlane_b32 s34, v146, 9
	v_readlane_b32 s35, v146, 10
	s_branch .LBB9_5
.LBB9_4:
	v_mov_b32_e32 v34, 0
.LBB9_5:                                ; %Flow247
	s_load_dwordx4 s[0:3], s[0:1], 0x28
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v146, s0, 12
	s_nop 1
	v_writelane_b32 v146, s1, 13
	v_writelane_b32 v146, s2, 14
	v_writelane_b32 v146, s3, 15
	s_mov_b32 s69, s77
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v0, s1, 6, v65
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v69
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v71
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v69
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v71
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s79
	s_mul_i32 s2, s1, s56
	s_cmp_gt_i32 s54, s1
	s_cselect_b64 s[96:97], -1, 0
	s_mov_b32 s75, 0x20000
	s_mov_b32 s72, s64
	s_mov_b32 s73, s65
	s_mov_b32 s74, s99
	s_lshl_b32 s18, s2, 1
	v_mov_b32_e32 v16, s18
	buffer_load_dwordx4 v[18:21], v16, s[72:75], 0 offen
	buffer_load_dwordx4 v[22:25], v16, s[72:75], 0 offen offset:16
	s_mov_b32 s68, 0xffff
	v_lshl_add_u32 v44, s0, 5, v64
	v_add_u32_e32 v26, 0x200, v44
	v_mad_u64_u32 v[16:17], s[0:1], v26, s57, v[32:33]
	s_and_b64 s[0:1], s[28:29], s[96:97]
	s_mov_b32 s72, s66
	s_mov_b32 s73, s67
	s_mov_b32 s74, s33
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s2, v18
	v_readfirstlane_b32 s3, v19
	v_readfirstlane_b32 s10, v20
	v_readfirstlane_b32 s11, v21
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s12, v25
	v_readfirstlane_b32 s13, v24
	s_and_b32 s14, s2, 0xffff
	s_pack_lh_b32_b16 s2, 0, s2
	s_pack_lh_b32_b16 s15, 0, s3
	s_pack_lh_b32_b16 s16, 0, s10
	s_pack_lh_b32_b16 s17, 0, s11
	s_pack_lh_b32_b16 s19, 0, s12
	s_or_b32 s2, s2, s14
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s2, s2, 0
	s_and_b64 s[0:1], s[84:85], s[96:97]
	s_and_b32 s3, s3, 0xffff
	s_or_b32 s3, s15, s3
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s3, s3, 0
	s_and_b64 s[0:1], s[86:87], s[96:97]
	s_and_b32 s10, s10, 0xffff
	s_or_b32 s10, s16, s10
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s10, s10, 0
	s_and_b64 s[0:1], s[88:89], s[96:97]
	s_and_b32 s11, s11, 0xffff
	s_or_b32 s11, s17, s11
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s11, s11, 0
	s_and_b64 s[0:1], s[90:91], s[96:97]
	s_and_b32 s12, s12, 0xffff
	s_or_b32 s12, s19, s12
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s12, s12, 0
	s_and_b64 s[0:1], s[92:93], s[96:97]
	s_and_b32 s14, s13, 0xffff
	buffer_load_ushort v17, v16, s[72:75], 0 offen
	s_pack_lh_b32_b16 s13, 0, s13
	buffer_load_ushort v18, v16, s[72:75], 0 offen offset:2
	s_or_b32 s13, s13, s14
	buffer_load_ushort v19, v16, s[72:75], 0 offen offset:4
	s_and_b64 s[0:1], s[0:1], exec
	buffer_load_ushort v20, v16, s[72:75], 0 offen offset:6
	s_cselect_b32 s13, s13, 0
	v_add_u32_e32 v21, s98, v16
	v_add_u32_e32 v24, 6, v21
	buffer_load_ushort v25, v24, s[72:75], 0 offen
	v_add_u32_e32 v27, 4, v21
	buffer_load_ushort v28, v27, s[72:75], 0 offen
	v_add_u32_e32 v29, 2, v21
	buffer_load_ushort v30, v29, s[72:75], 0 offen
	s_and_b64 s[0:1], s[34:35], s[96:97]
	buffer_load_ushort v31, v21, s[72:75], 0 offen
	v_readfirstlane_b32 s14, v23
	s_and_b32 s15, s14, 0xffff
	v_add_u32_e32 v21, s98, v21
	buffer_load_ushort v21, v21, s[72:75], 0 offen
	v_add_u32_e32 v23, s98, v29
	buffer_load_ushort v23, v23, s[72:75], 0 offen
	v_add_u32_e32 v27, s98, v27
	buffer_load_ushort v27, v27, s[72:75], 0 offen
	v_add_u32_e32 v24, s98, v24
	buffer_load_ushort v29, v24, s[72:75], 0 offen
	s_pack_lh_b32_b16 s14, 0, s14
	s_or_b32 s14, s14, s15
	v_add_u32_e32 v24, s98, v24
	buffer_load_ushort v36, v24, s[72:75], 0 offen
	v_add_u32_e32 v37, -2, v24
	buffer_load_ushort v37, v37, s[72:75], 0 offen
	v_add_u32_e32 v38, -4, v24
	buffer_load_ushort v38, v38, s[72:75], 0 offen
	v_add_u32_e32 v24, -6, v24
	buffer_load_ushort v24, v24, s[72:75], 0 offen
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s14, s14, 0
	s_and_b64 s[0:1], s[30:31], s[96:97]
	v_readfirstlane_b32 s15, v22
	s_and_b32 s16, s15, 0xffff
	s_pack_lh_b32_b16 s15, 0, s15
	s_or_b32 s15, s15, s16
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s0, s15, 0
	s_and_b32 s1, s2, 0xffff0000
	s_and_b32 s15, s3, 0xffff0000
	s_and_b32 s16, s10, 0xffff0000
	s_and_b32 s17, s11, 0xffff0000
	s_and_b32 s19, s12, 0xffff0000
	s_and_b32 s20, s13, 0xffff0000
	s_and_b32 s21, s14, 0xffff0000
	s_and_b32 s22, s0, 0xffff0000
	s_lshl_b32 s2, s2, 16
	v_cvt_f16_f32_e32 v22, s2
	v_cvt_f16_f32_e32 v39, s1
	s_lshl_b32 s1, s3, 16
	v_cvt_f16_f32_e32 v40, s1
	v_cvt_f16_f32_e32 v41, s15
	s_lshl_b32 s1, s10, 16
	v_cvt_f16_f32_e32 v42, s1
	v_cvt_f16_f32_e32 v43, s16
	s_lshl_b32 s1, s11, 16
	v_cvt_f16_f32_e32 v45, s1
	v_cvt_f16_f32_e32 v46, s17
	s_lshl_b32 s0, s0, 16
	v_cvt_f16_f32_e32 v47, s0
	v_cvt_f16_f32_e32 v48, s22
	s_lshl_b32 s0, s14, 16
	v_cvt_f16_f32_e32 v49, s0
	v_cvt_f16_f32_e32 v50, s21
	s_lshl_b32 s0, s13, 16
	v_cvt_f16_f32_e32 v51, s0
	v_cvt_f16_f32_e32 v52, s20
	s_lshl_b32 s0, s12, 16
	v_cvt_f16_f32_e32 v53, s0
	v_cvt_f16_f32_e32 v54, s19
	v_cmp_gt_i32_e64 s[10:11], s77, v26
	s_and_b64 vcc, s[8:9], s[10:11]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e32 v26, 0, v17, vcc
	s_and_b64 vcc, s[50:51], s[10:11]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e32 v55, 0, v18, vcc
	s_and_b64 vcc, s[4:5], s[10:11]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e32 v19, 0, v19, vcc
	s_and_b64 vcc, s[6:7], s[10:11]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e32 v56, 0, v20, vcc
	v_add_u32_e32 v17, 0x280, v44
	v_cmp_gt_i32_e64 s[12:13], s77, v17
	s_and_b64 vcc, s[6:7], s[12:13]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e32 v57, 0, v25, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v58, 0, v28, vcc
	s_and_b64 vcc, s[50:51], s[12:13]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v28, 0, v30, vcc
	s_and_b64 vcc, s[8:9], s[12:13]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v30, 0, v31, vcc
	v_add_u32_e32 v20, 0x300, v44
	v_cmp_gt_i32_e64 s[14:15], s77, v20
	s_and_b64 vcc, s[8:9], s[14:15]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e32 v21, 0, v21, vcc
	s_and_b64 vcc, s[50:51], s[14:15]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v59, 0, v23, vcc
	s_and_b64 vcc, s[4:5], s[14:15]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v60, 0, v27, vcc
	s_and_b64 vcc, s[6:7], s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e32 v61, 0, v29, vcc
	v_add_u32_e32 v18, 0x380, v44
	v_cmp_gt_i32_e64 s[16:17], s77, v18
	s_and_b64 vcc, s[6:7], s[16:17]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v62, 0, v36, vcc
	s_and_b64 vcc, s[4:5], s[16:17]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v63, 0, v37, vcc
	s_and_b64 vcc, s[50:51], s[16:17]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v88, 0, v38, vcc
	s_and_b64 vcc, s[8:9], s[16:17]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v89, 0, v24, vcc
	v_pack_b32_f16 v87, v22, v39
	v_pack_b32_f16 v86, v40, v41
	v_pack_b32_f16 v85, v42, v43
	v_pack_b32_f16 v84, v45, v46
	v_pack_b32_f16 v83, v47, v48
	v_pack_b32_f16 v82, v49, v50
	v_pack_b32_f16 v81, v51, v52
	v_pack_b32_f16 v80, v53, v54
	v_lshrrev_b16_e32 v22, 8, v26
	v_lshrrev_b16_e32 v24, 8, v55
	v_lshrrev_b16_e32 v27, 8, v19
	v_lshrrev_b16_e32 v29, 8, v56
	v_lshrrev_b16_e32 v36, 8, v57
	v_lshrrev_b16_e32 v31, 8, v58
	v_lshrrev_b16_e32 v37, 8, v28
	v_lshrrev_b16_e32 v38, 8, v30
	v_lshrrev_b16_e32 v39, 8, v21
	v_lshrrev_b16_e32 v40, 8, v59
	v_lshrrev_b16_e32 v41, 8, v60
	v_lshrrev_b16_e32 v42, 8, v61
	v_lshrrev_b16_e32 v45, 8, v62
	v_lshrrev_b16_e32 v43, 8, v63
	v_and_b32_sdwa v23, s68, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_and_b32_sdwa v23, s68, v55 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_lshrrev_b16_e32 v46, 8, v88
	v_lshrrev_b16_e32 v47, 8, v89
	v_fma_mixlo_f16 v48, s52, v25, 0
	v_pk_mul_f32 v[22:23], s[62:63], v[22:23]
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_and_b32_sdwa v19, s68, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_and_b32_sdwa v19, s68, v56 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v19 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v19, v23
	v_pk_mul_f32 v[24:25], s[62:63], v[24:25]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v25
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v49, v24
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v25, v27
	v_pack_b32_f16 v24, v23, v26
	v_pack_b32_f16 v23, v19, v49
	v_cvt_f32_fp8_sdwa v19, v29 src0_sel:BYTE_0
	v_and_b32_sdwa v26, s68, v30 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v38 src0_sel:BYTE_0
	v_and_b32_sdwa v27, s68, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v48, v22
	v_fma_mixhi_f16 v25, s52, v19, 0
	v_fma_mixlo_f16 v19, s52, v29, 0
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	v_cvt_f32_fp8_sdwa v28, v37 src0_sel:BYTE_0
	v_and_b32_sdwa v29, s68, v58 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v31 src0_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v57 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v27, v27
	v_pk_mul_f32 v[28:29], s[62:63], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v29
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v38, v28
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v29, v31
	v_pack_b32_f16 v28, v37, v30
	v_pack_b32_f16 v27, v27, v38
	v_cvt_f32_fp8_sdwa v36, v36 src0_sel:BYTE_0
	v_and_b32_sdwa v21, s68, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v39 src0_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v59 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v26, v19, v26
	v_fma_mixhi_f16 v29, s52, v36, 0
	v_fma_mixlo_f16 v19, s52, v21, 0
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	v_cvt_f32_fp8_sdwa v36, v40 src0_sel:BYTE_0
	v_and_b32_sdwa v21, s68, v60 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v41 src0_sel:BYTE_0
	v_and_b32_sdwa v21, s68, v61 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v31
	v_pk_mul_f32 v[36:37], s[62:63], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v37
	v_pk_mul_f32 v[38:39], s[62:63], v[38:39]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v38
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v40, v30
	v_cvt_f16_f32_e32 v39, v39
	v_pack_b32_f16 v38, v31, v37
	v_pack_b32_f16 v37, v21, v36
	v_cvt_f32_fp8_sdwa v21, v42 src0_sel:BYTE_0
	v_and_b32_sdwa v30, s68, v89 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v47 src0_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v88 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v40
	v_fma_mixhi_f16 v39, s52, v21, 0
	v_fma_mixlo_f16 v19, s52, v41, 0
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v30
	v_cvt_f32_fp8_sdwa v40, v46 src0_sel:BYTE_0
	v_and_b32_sdwa v30, s68, v63 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v43 src0_sel:BYTE_0
	v_and_b32_sdwa v30, s68, v62 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v30 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v46, v31
	v_pk_mul_f32 v[30:31], s[62:63], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v31
	v_pk_mul_f32 v[40:41], s[62:63], v[42:43]
	s_nop 0
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v43, v41
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_pack_b32_f16 v42, v31, v40
	v_pack_b32_f16 v41, v46, v30
	v_pack_b32_f16 v40, v19, v21
	v_fma_mixhi_f16 v43, s52, v45, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v44
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v44, v19
	v_ashrrev_i32_e32 v21, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v44, v19
	v_add_u32_e32 v19, v19, v67
	v_lshrrev_b32_e32 v30, 29, v21
	v_add_u32_e32 v30, v21, v30
	v_and_b32_e32 v30, -8, v30
	v_sub_u32_e32 v30, v21, v30
	v_xor_b32_e32 v19, v19, v30
	v_lshlrev_b32_e32 v30, 3, v19
	v_lshlrev_b32_e32 v21, 7, v21
	v_lshl_add_u32 v21, v19, 4, v21
	ds_write_b128 v21, v[22:25] offset:32
	v_add_u32_e32 v21, 0x80, v44
	v_ashrrev_i32_e32 v22, 31, v21
	v_lshrrev_b32_e32 v22, 30, v22
	v_add_u32_e32 v22, v21, v22
	v_ashrrev_i32_e32 v23, 2, v22
	v_and_b32_e32 v22, -4, v22
	v_sub_u32_e32 v21, v21, v22
	v_add_u32_e32 v21, v21, v67
	v_lshrrev_b32_e32 v22, 29, v23
	v_add_u32_e32 v22, v23, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v23, v22
	v_xor_b32_e32 v21, v21, v22
	v_sub_u32_e32 v19, v21, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v22, 6, v23
	v_add3_u32 v19, v30, v22, v19
	v_lshlrev_b32_e32 v22, 1, v19
	ds_write_b128 v22, v[26:29] offset:32
	v_add_u32_e32 v24, 0x100, v44
	v_ashrrev_i32_e32 v25, 31, v24
	v_lshrrev_b32_e32 v25, 30, v25
	v_add_u32_e32 v25, v24, v25
	v_ashrrev_i32_e32 v26, 2, v25
	v_sub_u32_e32 v23, v26, v23
	v_and_b32_e32 v25, -4, v25
	v_sub_u32_e32 v24, v24, v25
	v_add_u32_e32 v24, v24, v67
	v_lshrrev_b32_e32 v25, 29, v26
	v_add_u32_e32 v25, v26, v25
	v_and_b32_e32 v25, -8, v25
	v_sub_u32_e32 v25, v26, v25
	v_xor_b32_e32 v24, v24, v25
	v_sub_u32_e32 v21, v24, v21
	v_lshlrev_b32_e32 v23, 6, v23
	v_lshl_add_u32 v21, v21, 3, v23
	v_lshlrev_b32_e32 v23, 1, v21
	v_add3_u32 v22, v22, 32, v23
	ds_write_b128 v22, v[36:39]
	v_add_u32_e32 v22, 0x180, v44
	v_ashrrev_i32_e32 v23, 31, v22
	v_lshrrev_b32_e32 v23, 30, v23
	v_add_u32_e32 v23, v22, v23
	v_ashrrev_i32_e32 v25, 2, v23
	v_sub_u32_e32 v26, v25, v26
	v_and_b32_e32 v23, 0xffffffc, v23
	v_sub_u32_e32 v22, v22, v23
	v_add_u32_e32 v22, v22, v67
	v_lshrrev_b32_e32 v23, 29, v25
	v_add_u32_e32 v23, v25, v23
	v_and_b32_e32 v23, 0xffffff8, v23
	v_sub_u32_e32 v23, v25, v23
	v_xor_b32_e32 v22, v22, v23
	v_sub_u32_e32 v22, v22, v24
	v_lshlrev_b32_e32 v22, 4, v22
	v_lshlrev_b32_e32 v23, 7, v26
	v_add_lshl_u32 v19, v21, v19, 1
	v_add3_u32 v19, v22, v23, v19
	ds_write_b128 v19, v[40:43] offset:32
	s_mov_b32 s78, 0
	v_cndmask_b32_e64 v19, 0, 1, s[94:95]
	v_cmp_ne_u32_e64 s[0:1], 1, v19
	s_andn2_b64 vcc, exec, s[94:95]
	v_mov_b32_e32 v37, 0
	s_cbranch_vccnz .LBB9_9
; %bb.6:                                ; %.preheader.i175.i.i.i.i
	s_mov_b32 s95, s69
	s_mov_b32 s94, s79
	s_mov_b32 s83, s27
	s_max_i32 s19, s27, 2
	v_mad_u64_u32 v[18:19], s[2:3], s57, v18, v[32:33]
	v_mad_u64_u32 v[20:21], s[2:3], s57, v20, v[32:33]
	v_mad_u64_u32 v[22:23], s[2:3], s57, v17, v[32:33]
	s_add_i32 s69, s18, 60
	s_lshl_b32 s70, s19, 4
	s_add_i32 s70, s70, -16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v17, s66
	v_mov_b32_e32 v19, s67
	v_mov_b32_e32 v21, s33
	v_mov_b32_e32 v23, s64
	v_mov_b32_e32 v37, v36
.LBB9_7:                                ; %.lr.ph.i685.i176.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s71, s78, 16
	v_add_u32_e32 v46, s78, v16
	v_add_u32_e32 v47, s78, v32
	v_readfirstlane_b32 s72, v17
	v_readfirstlane_b32 s73, v19
	v_readfirstlane_b32 s74, v21
	v_add_u32_e32 v48, s78, v22
	v_add_u32_e32 v49, s78, v20
	v_add_u32_e32 v50, s78, v18
	v_readfirstlane_b32 s79, v33
	v_mov_b32_e32 v24, 0
	v_mov_b32_e32 v26, 0
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v25, 0
	v_mov_b32_e32 v27, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v38, 0
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v42, 0
	v_mov_b32_e32 v44, 0
	v_mov_b32_e32 v39, 0
	v_mov_b32_e32 v41, 0
	v_mov_b32_e32 v43, 0
	v_mov_b32_e32 v45, 0
	v_mov_b32_e32 v62, s69
	v_add_u32_e32 v51, 16, v47
	v_add_u32_e32 v52, 18, v47
	v_add_u32_e32 v53, 20, v47
	v_add_u32_e32 v47, 22, v47
	buffer_load_ushort v63, v46, s[72:75], 0 offen offset:16
	buffer_load_ushort v88, v46, s[72:75], 0 offen offset:18
	buffer_load_ushort v89, v46, s[72:75], 0 offen offset:20
	buffer_load_ushort v90, v46, s[72:75], 0 offen offset:22
	buffer_load_ushort v91, v48, s[72:75], 0 offen offset:16
	buffer_load_ushort v92, v48, s[72:75], 0 offen offset:18
	buffer_load_ushort v93, v48, s[72:75], 0 offen offset:20
	buffer_load_ushort v94, v48, s[72:75], 0 offen offset:22
	buffer_load_ushort v95, v49, s[72:75], 0 offen offset:16
	buffer_load_ushort v96, v49, s[72:75], 0 offen offset:18
	buffer_load_ushort v97, v49, s[72:75], 0 offen offset:20
	buffer_load_ushort v98, v49, s[72:75], 0 offen offset:22
	buffer_load_ushort v99, v50, s[72:75], 0 offen offset:16
	buffer_load_ushort v100, v50, s[72:75], 0 offen offset:18
	buffer_load_ushort v101, v50, s[72:75], 0 offen offset:20
	buffer_load_ushort v102, v50, s[72:75], 0 offen offset:22
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s2, s79, 31
	v_readfirstlane_b32 s72, v23
	s_mov_b32 s73, s65
	s_mov_b32 s74, s99
	v_lshl_add_u32 v46, s79, 5, v64
	v_cmp_gt_i32_e64 s[48:49], s55, v51
	v_cmp_gt_i32_e64 s[46:47], s55, v52
	v_cmp_gt_i32_e64 s[44:45], s55, v53
	v_cmp_gt_i32_e64 s[42:43], s55, v47
	s_lshr_b32 s2, s2, 30
	v_ashrrev_i32_e32 v47, 31, v46
	v_add_u32_e32 v103, 0x80, v46
	v_add_u32_e32 v104, 0x100, v46
	v_add_u32_e32 v105, 0x180, v46
	s_and_b64 vcc, s[10:11], s[48:49]
	s_and_b64 s[18:19], s[10:11], s[46:47]
	s_and_b64 s[20:21], s[10:11], s[44:45]
	s_and_b64 s[22:23], s[10:11], s[42:43]
	s_and_b64 s[24:25], s[12:13], s[42:43]
	s_and_b64 s[26:27], s[12:13], s[44:45]
	s_and_b64 s[28:29], s[12:13], s[46:47]
	s_and_b64 s[30:31], s[12:13], s[48:49]
	s_and_b64 s[34:35], s[14:15], s[48:49]
	s_and_b64 s[36:37], s[14:15], s[46:47]
	s_and_b64 s[38:39], s[14:15], s[44:45]
	s_and_b64 s[40:41], s[14:15], s[42:43]
	s_and_b64 s[42:43], s[16:17], s[42:43]
	s_and_b64 s[44:45], s[16:17], s[44:45]
	s_and_b64 s[46:47], s[16:17], s[46:47]
	s_and_b64 s[48:49], s[16:17], s[48:49]
	s_add_i32 s2, s79, s2
	v_lshrrev_b32_e32 v47, 30, v47
	v_ashrrev_i32_e32 v48, 31, v103
	v_ashrrev_i32_e32 v49, 31, v104
	v_ashrrev_i32_e32 v50, 31, v105
	s_and_b32 s2, s2, 0x3fffffc
	v_add_u32_e32 v47, v46, v47
	v_lshrrev_b32_e32 v48, 30, v48
	v_lshrrev_b32_e32 v49, 30, v49
	v_lshrrev_b32_e32 v50, 30, v50
	s_sub_i32 s2, s79, s2
	v_ashrrev_i32_e32 v106, 2, v47
	v_and_b32_e32 v47, -4, v47
	v_add_u32_e32 v48, v103, v48
	v_add_u32_e32 v49, v104, v49
	v_add_u32_e32 v50, v105, v50
	v_lshl_or_b32 v51, s2, 6, v65
	s_cmp_gt_i32 s55, s71
	v_sub_u32_e32 v46, v46, v47
	v_lshrrev_b32_e32 v107, 29, v106
	v_lshlrev_b32_e32 v108, 7, v106
	v_ashrrev_i32_e32 v109, 2, v48
	v_and_b32_e32 v110, -4, v48
	v_ashrrev_i32_e32 v111, 2, v49
	v_and_b32_e32 v112, -4, v49
	v_ashrrev_i32_e32 v113, 2, v50
	v_and_b32_e32 v114, 0xffffffc, v50
	v_ashrrev_i32_e32 v47, 31, v51
	v_add_u32_e32 v48, 0x100, v51
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s79, s69, 28
	v_add_u32_e32 v115, v46, v67
	v_lshrrev_b32_e32 v46, 30, v47
	v_ashrrev_i32_e32 v47, 31, v48
	v_mov_b32_e32 v116, s79
	v_add_u32_e32 v46, v51, v46
	v_lshrrev_b32_e32 v47, 30, v47
	v_ashrrev_i32_e32 v49, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_add_u32_e32 v47, v48, v47
	v_sub_u32_e32 v46, v51, v46
	v_lshrrev_b32_e32 v50, 29, v49
	v_lshlrev_b32_e32 v51, 6, v49
	v_ashrrev_i32_e32 v52, 2, v47
	v_and_b32_e32 v47, -4, v47
	v_add_u32_e32 v46, v46, v69
	v_add_u32_e32 v50, v49, v50
	v_sub_u32_e32 v47, v48, v47
	v_lshrrev_b32_e32 v48, 29, v52
	v_lshlrev_b32_e32 v53, 7, v52
	v_and_b32_e32 v50, -8, v50
	v_add_u32_e32 v54, v46, v71
	v_add_u32_e32 v47, v47, v69
	v_add_u32_e32 v48, v52, v48
	v_sub_u32_e32 v49, v49, v50
	v_and_b32_e32 v48, -8, v48
	v_add_u32_e32 v50, v47, v71
	v_xor_b32_e32 v46, v46, v49
	v_xor_b32_e32 v49, v54, v49
	v_sub_u32_e32 v48, v52, v48
	v_lshlrev_b32_e32 v52, 3, v46
	v_sub_u32_e32 v49, v49, v46
	v_xor_b32_e32 v47, v47, v48
	v_xor_b32_e32 v48, v50, v48
	v_lshlrev_b32_e32 v50, 4, v46
	v_sub_u32_e32 v47, v47, v46
	v_sub_u32_e32 v46, v48, v46
	v_add_lshl_u32 v48, v52, v51, 1
	v_add3_u32 v50, v50, v53, 32
	v_lshlrev_b32_e32 v49, 4, v49
	v_lshl_add_u32 v51, v47, 4, v50
	v_add3_u32 v54, v48, 32, v49
	v_lshl_add_u32 v58, v46, 4, v50
	ds_read_b128 v[46:49], v48 offset:32
	ds_read_b128 v[50:53], v51
	ds_read_b128 v[54:57], v54
	ds_read_b128 v[58:61], v58
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v116, v116, s[72:75], 0 offen
	v_add_u32_e32 v107, v106, v107
	v_sub_u32_e32 v103, v103, v110
	v_lshrrev_b32_e32 v110, 29, v109
	v_lshlrev_b32_e32 v117, 6, v109
	v_sub_u32_e32 v118, v111, v109
	v_sub_u32_e32 v104, v104, v112
	v_lshrrev_b32_e32 v112, 29, v111
	v_sub_u32_e32 v119, v113, v111
	v_sub_u32_e32 v105, v105, v114
	v_lshrrev_b32_e32 v114, 29, v113
	s_and_b64 s[2:3], s[96:97], s[2:3]
	v_and_b32_e32 v107, -8, v107
	v_add_u32_e32 v103, v103, v67
	v_add_u32_e32 v110, v109, v110
	v_add_u32_e32 v104, v104, v67
	v_add_u32_e32 v112, v111, v112
	v_lshlrev_b32_e32 v118, 6, v118
	v_add_u32_e32 v105, v105, v67
	v_add_u32_e32 v114, v113, v114
	v_lshlrev_b32_e32 v119, 7, v119
	v_sub_u32_e32 v106, v106, v107
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s79, v116
	s_and_b32 s80, s79, 0xffff
	s_pack_lh_b32_b16 s79, 0, s79
	s_or_b32 s79, s79, s80
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s79, s79, 0
	s_add_i32 s2, s78, 18
	s_cmp_gt_i32 s55, s2
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s80, s69, 24
	v_mov_b32_e32 v107, s80
	buffer_load_dword v107, v107, s[72:75], 0 offen
	v_and_b32_e32 v110, -8, v110
	v_and_b32_e32 v112, -8, v112
	v_and_b32_e32 v114, 0xffffff8, v114
	v_xor_b32_e32 v106, v115, v106
	v_sub_u32_e32 v109, v109, v110
	v_sub_u32_e32 v110, v111, v112
	v_sub_u32_e32 v111, v113, v114
	v_lshlrev_b32_e32 v112, 3, v106
	v_lshl_add_u32 v108, v106, 4, v108
	v_xor_b32_e32 v103, v103, v109
	v_xor_b32_e32 v104, v104, v110
	v_xor_b32_e32 v105, v105, v111
	v_sub_u32_e32 v106, v103, v106
	v_sub_u32_e32 v103, v104, v103
	v_sub_u32_e32 v104, v105, v104
	v_lshlrev_b32_e32 v105, 3, v106
	v_lshl_add_u32 v103, v103, 3, v118
	v_lshlrev_b32_e32 v104, 4, v104
	v_add3_u32 v105, v112, v117, v105
	v_lshlrev_b32_e32 v106, 1, v103
	v_lshlrev_b32_e32 v109, 1, v105
	v_add_lshl_u32 v103, v103, v105, 1
	v_add3_u32 v105, v109, 32, v106
	s_and_b64 s[2:3], s[96:97], s[2:3]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s80, v107
	s_and_b32 s81, s80, 0xffff
	s_pack_lh_b32_b16 s80, 0, s80
	s_or_b32 s80, s80, s81
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s2, s80, 0
	s_add_i32 s3, s78, 20
	s_cmp_gt_i32 s55, s3
	s_cselect_b64 s[80:81], -1, 0
	s_sub_i32 s3, s69, 20
	v_mov_b32_e32 v106, s3
	buffer_load_dword v106, v106, s[72:75], 0 offen
	v_add3_u32 v103, v104, v119, v103
	buffer_load_dword v62, v62, s[72:75], 0 offen
	v_dot2c_f32_f16_e32 v24, v87, v46
	v_dot2c_f32_f16_e32 v26, v86, v47
	v_dot2c_f32_f16_e32 v28, v85, v48
	v_dot2c_f32_f16_e32 v30, v84, v49
	v_dot2c_f32_f16_e32 v25, v87, v50
	v_dot2c_f32_f16_e32 v27, v86, v51
	v_dot2c_f32_f16_e32 v29, v85, v52
	v_dot2c_f32_f16_e32 v31, v84, v53
	v_dot2c_f32_f16_e32 v38, v83, v54
	v_dot2c_f32_f16_e32 v40, v82, v55
	v_dot2c_f32_f16_e32 v42, v81, v56
	v_dot2c_f32_f16_e32 v44, v80, v57
	v_dot2c_f32_f16_e32 v39, v83, v58
	v_dot2c_f32_f16_e32 v41, v82, v59
	v_dot2c_f32_f16_e32 v43, v81, v60
	v_dot2c_f32_f16_e32 v45, v80, v61
	v_pk_add_f32 v[24:25], v[36:37], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[26:27], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[28:29], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[30:31], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[38:39], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[40:41], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[42:43], v[24:25]
	s_nop 0
	v_pk_add_f32 v[36:37], v[44:45], v[24:25]
	s_and_b64 s[80:81], s[96:97], s[80:81]
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s3, v106
	s_and_b32 s82, s3, 0xffff
	s_pack_lh_b32_b16 s3, 0, s3
	s_or_b32 s3, s3, s82
	s_and_b64 s[80:81], s[80:81], exec
	s_cselect_b32 s3, s3, 0
	s_add_i32 s80, s78, 22
	s_cmp_gt_i32 s55, s80
	s_cselect_b64 s[80:81], -1, 0
	s_add_i32 s82, s69, -16
	v_mov_b32_e32 v24, s82
	buffer_load_dword v24, v24, s[72:75], 0 offen
	v_cndmask_b32_e32 v25, 0, v63, vcc
	v_cndmask_b32_e64 v26, 0, v88, s[18:19]
	v_cndmask_b32_e64 v27, 0, v89, s[20:21]
	v_cndmask_b32_e64 v28, 0, v90, s[22:23]
	v_cndmask_b32_e64 v29, 0, v94, s[24:25]
	v_cndmask_b32_e64 v30, 0, v93, s[26:27]
	v_cndmask_b32_e64 v31, 0, v92, s[28:29]
	v_cndmask_b32_e64 v38, 0, v91, s[30:31]
	v_cndmask_b32_e64 v39, 0, v95, s[34:35]
	v_cndmask_b32_e64 v40, 0, v96, s[36:37]
	v_cndmask_b32_e64 v41, 0, v97, s[38:39]
	v_cndmask_b32_e64 v42, 0, v98, s[40:41]
	v_cndmask_b32_e64 v43, 0, v102, s[42:43]
	v_cndmask_b32_e64 v44, 0, v101, s[44:45]
	v_cndmask_b32_e64 v45, 0, v100, s[46:47]
	v_cndmask_b32_e64 v46, 0, v99, s[48:49]
	v_lshrrev_b16_e32 v47, 8, v25
	v_lshrrev_b16_e32 v48, 8, v26
	v_lshrrev_b16_e32 v49, 8, v27
	v_lshrrev_b16_e32 v50, 8, v28
	v_lshrrev_b16_e32 v51, 8, v29
	v_lshrrev_b16_e32 v52, 8, v30
	v_lshrrev_b16_e32 v53, 8, v31
	v_lshrrev_b16_e32 v54, 8, v38
	v_lshrrev_b16_e32 v55, 8, v39
	v_lshrrev_b16_e32 v56, 8, v40
	v_lshrrev_b16_e32 v57, 8, v41
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s20, v62
	s_pack_lh_b32_b16 s21, 0, s20
	s_and_b64 s[18:19], s[96:97], s[80:81]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s22, v24
	s_and_b32 s23, s22, 0xffff
	s_pack_lh_b32_b16 s22, 0, s22
	s_or_b32 s22, s22, s23
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s22, s22, 0
	s_add_i32 s18, s78, 30
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_and_b32 s20, s20, 0xffff
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_or_b32 s20, s21, s20
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s20, s20, 0
	s_add_i32 s18, s78, 28
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s21, s69, -4
	v_mov_b32_e32 v24, s21
	buffer_load_dword v58, v24, s[72:75], 0 offen
	v_lshrrev_b16_e32 v59, 8, v42
	v_lshrrev_b16_e32 v60, 8, v43
	v_lshrrev_b16_e32 v61, 8, v44
	v_lshrrev_b16_e32 v62, 8, v45
	v_lshrrev_b16_e32 v63, 8, v46
	v_and_b32_sdwa v24, s68, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v25, s68, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v27, s68, v27 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v80, s68, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v38, s68, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v31 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v81, s68, v30 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v82, s68, v29 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v83, s68, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v84, s68, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v85, s68, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v86, s68, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v87, s68, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v88, s68, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v89, s68, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v90, s68, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v80 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v80, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v81 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v52 src0_sel:BYTE_0
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s21, v58
	s_and_b32 s23, s21, 0xffff
	s_pack_lh_b32_b16 s21, 0, s21
	s_or_b32 s21, s21, s23
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s21, s21, 0
	s_add_i32 s18, s78, 26
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s23, s69, -8
	v_mov_b32_e32 v41, s23
	buffer_load_dword v54, v41, s[72:75], 0 offen
	v_cvt_f32_fp8_sdwa v41, v82 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v81, v83 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v87 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v60 src0_sel:BYTE_0
	v_fma_mixlo_f16 v59, s52, v91, 0
	v_pk_mul_f32 v[24:25], s[62:63], v[24:25]
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	v_pk_mul_f32 v[28:29], s[62:63], v[28:29]
	v_fma_mixlo_f16 v60, s52, v92, 0
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	v_pk_mul_f32 v[38:39], s[62:63], v[38:39]
	v_pk_mul_f32 v[40:41], s[62:63], v[40:41]
	v_fma_mixlo_f16 v61, s52, v81, 0
	v_pk_mul_f32 v[42:43], s[62:63], v[42:43]
	v_pk_mul_f32 v[44:45], s[62:63], v[44:45]
	v_pk_mul_f32 v[46:47], s[62:63], v[46:47]
	v_fma_mixlo_f16 v56, s52, v56, 0
	v_pk_mul_f32 v[48:49], s[62:63], v[48:49]
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	v_pk_mul_f32 v[52:53], s[62:63], v[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v62, v26
	v_cvt_f16_f32_e32 v26, v27
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s23, v54
	s_and_b32 s24, s23, 0xffff
	s_pack_lh_b32_b16 s23, 0, s23
	s_or_b32 s23, s23, s24
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s23, s23, 0
	s_add_i32 s18, s78, 24
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s24, s69, -12
	v_mov_b32_e32 v27, s24
	buffer_load_dword v54, v27, s[72:75], 0 offen
	v_cvt_f16_f32_e32 v27, v29
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v63, v30
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v30, v39
	v_cvt_f16_f32_e32 v31, v41
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v40, v45
	v_cvt_f16_f32_e32 v41, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v47, v48
	v_cvt_f16_f32_e32 v48, v49
	v_cvt_f16_f32_e32 v49, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v45, v53
	v_cvt_f16_f32_e32 v51, v52
	v_pack_b32_f16 v26, v26, v28
	v_pack_b32_f16 v25, v25, v62
	v_pack_b32_f16 v24, v59, v24
	v_fma_mixhi_f16 v27, s52, v80, 0
	v_pack_b32_f16 v30, v30, v39
	v_pack_b32_f16 v29, v29, v38
	v_pack_b32_f16 v28, v60, v63
	v_fma_mixhi_f16 v31, s52, v58, 0
	v_pack_b32_f16 v40, v40, v46
	v_pack_b32_f16 v39, v43, v44
	v_pack_b32_f16 v38, v61, v42
	v_fma_mixhi_f16 v41, s52, v55, 0
	v_pack_b32_f16 v44, v50, v51
	v_pack_b32_f16 v43, v48, v49
	v_pack_b32_f16 v42, v56, v47
	v_fma_mixhi_f16 v45, s52, v57, 0
	ds_write_b128 v108, v[24:27] offset:32
	ds_write_b128 v109, v[28:31] offset:32
	ds_write_b128 v105, v[38:41]
	ds_write_b128 v103, v[42:45] offset:32
	s_mov_b32 s78, s71
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s24, v54
	s_and_b32 s25, s24, 0xffff
	s_pack_lh_b32_b16 s24, 0, s24
	s_or_b32 s24, s24, s25
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s18, s24, 0
	s_and_b32 s19, s79, 0xffff0000
	s_and_b32 s24, s2, 0xffff0000
	s_and_b32 s25, s3, 0xffff0000
	s_and_b32 s26, s22, 0xffff0000
	s_and_b32 s27, s20, 0xffff0000
	s_and_b32 s28, s21, 0xffff0000
	s_and_b32 s29, s23, 0xffff0000
	s_lshl_b32 s30, s79, 16
	s_lshl_b32 s2, s2, 16
	s_lshl_b32 s3, s3, 16
	s_lshl_b32 s22, s22, 16
	s_lshl_b32 s23, s23, 16
	s_lshl_b32 s21, s21, 16
	s_lshl_b32 s20, s20, 16
	s_add_i32 s69, s69, 32
	s_and_b32 s31, s18, 0xffff0000
	v_cvt_f16_f32_e32 v24, s30
	v_cvt_f16_f32_e32 v25, s19
	v_cvt_f16_f32_e32 v26, s2
	v_cvt_f16_f32_e32 v27, s24
	v_cvt_f16_f32_e32 v28, s3
	v_cvt_f16_f32_e32 v29, s25
	v_cvt_f16_f32_e32 v30, s22
	v_cvt_f16_f32_e32 v31, s26
	s_lshl_b32 s2, s18, 16
	v_cvt_f16_f32_e32 v38, s23
	v_cvt_f16_f32_e32 v39, s29
	v_cvt_f16_f32_e32 v40, s21
	v_cvt_f16_f32_e32 v41, s28
	v_cvt_f16_f32_e32 v42, s20
	v_cvt_f16_f32_e32 v43, s27
	v_cvt_f16_f32_e32 v44, s2
	v_cvt_f16_f32_e32 v45, s31
	s_cmp_lg_u32 s70, s71
	v_pack_b32_f16 v87, v24, v25
	v_pack_b32_f16 v86, v26, v27
	v_pack_b32_f16 v85, v28, v29
	v_pack_b32_f16 v84, v30, v31
	v_pack_b32_f16 v82, v38, v39
	v_pack_b32_f16 v81, v40, v41
	v_pack_b32_f16 v80, v42, v43
	v_pack_b32_f16 v83, v44, v45
	s_cbranch_scc1 .LBB9_7
; %bb.8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi2ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV3
	s_mov_b32 s27, s83
	s_mov_b32 s79, s94
	s_mov_b32 s69, s95
	v_readlane_b32 s28, v146, 5
	v_readlane_b32 s29, v146, 6
	v_readlane_b32 s30, v146, 7
	v_readlane_b32 s31, v146, 8
	v_readlane_b32 s34, v146, 9
	v_readlane_b32 s35, v146, 10
	s_branch .LBB9_10
.LBB9_9:
	v_mov_b32_e32 v36, 0
.LBB9_10:                               ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi2ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s3, s2, 31
	s_lshr_b32 s3, s3, 30
	s_add_i32 s3, s2, s3
	s_and_b32 s3, s3, 0x3fffffc
	s_sub_i32 s3, s2, s3
	v_lshl_or_b32 v16, s3, 6, v65
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v69
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v71
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v69
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v71
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s3, s2, 2
	s_add_i32 s3, s3, s79
	s_mul_i32 s10, s3, s56
	s_cmp_gt_i32 s54, s3
	s_cselect_b64 s[42:43], -1, 0
	s_mov_b32 s47, 0x20000
	s_mov_b32 s44, s64
	s_mov_b32 s45, s65
	s_mov_b32 s46, s99
	s_lshl_b32 s18, s10, 1
	v_mov_b32_e32 v38, s18
	buffer_load_dwordx4 v[40:43], v38, s[44:47], 0 offen
	buffer_load_dwordx4 v[44:47], v38, s[44:47], 0 offen offset:16
	s_mov_b32 s48, 0xffff
	v_lshl_add_u32 v95, s2, 5, v64
	v_add_u32_e32 v48, 0x400, v95
	v_mad_u64_u32 v[38:39], s[2:3], v48, s57, v[32:33]
	s_and_b64 s[2:3], s[28:29], s[42:43]
	s_mov_b32 s44, s66
	s_mov_b32 s45, s67
	s_mov_b32 s46, s33
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s10, v40
	v_readfirstlane_b32 s11, v41
	v_readfirstlane_b32 s12, v42
	v_readfirstlane_b32 s13, v43
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s14, v47
	v_readfirstlane_b32 s15, v46
	s_and_b32 s16, s10, 0xffff
	s_pack_lh_b32_b16 s10, 0, s10
	s_pack_lh_b32_b16 s17, 0, s11
	s_pack_lh_b32_b16 s19, 0, s12
	s_pack_lh_b32_b16 s20, 0, s13
	s_pack_lh_b32_b16 s21, 0, s14
	s_or_b32 s10, s10, s16
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s10, s10, 0
	s_and_b64 s[2:3], s[84:85], s[42:43]
	s_and_b32 s11, s11, 0xffff
	s_or_b32 s11, s17, s11
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s11, s11, 0
	s_and_b64 s[2:3], s[86:87], s[42:43]
	s_and_b32 s12, s12, 0xffff
	s_or_b32 s12, s19, s12
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s12, s12, 0
	s_and_b64 s[2:3], s[88:89], s[42:43]
	s_and_b32 s13, s13, 0xffff
	s_or_b32 s13, s20, s13
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s13, s13, 0
	s_and_b64 s[2:3], s[90:91], s[42:43]
	s_and_b32 s14, s14, 0xffff
	s_or_b32 s14, s21, s14
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s14, s14, 0
	s_and_b64 s[2:3], s[92:93], s[42:43]
	s_and_b32 s16, s15, 0xffff
	buffer_load_ushort v39, v38, s[44:47], 0 offen
	s_pack_lh_b32_b16 s15, 0, s15
	buffer_load_ushort v40, v38, s[44:47], 0 offen offset:2
	s_or_b32 s15, s15, s16
	buffer_load_ushort v41, v38, s[44:47], 0 offen offset:4
	s_and_b64 s[2:3], s[2:3], exec
	buffer_load_ushort v42, v38, s[44:47], 0 offen offset:6
	s_cselect_b32 s15, s15, 0
	v_add_u32_e32 v43, s98, v38
	v_add_u32_e32 v46, 6, v43
	buffer_load_ushort v47, v46, s[44:47], 0 offen
	v_add_u32_e32 v49, 4, v43
	buffer_load_ushort v50, v49, s[44:47], 0 offen
	v_add_u32_e32 v51, 2, v43
	buffer_load_ushort v52, v51, s[44:47], 0 offen
	s_and_b64 s[2:3], s[34:35], s[42:43]
	buffer_load_ushort v53, v43, s[44:47], 0 offen
	v_readfirstlane_b32 s16, v45
	s_and_b32 s17, s16, 0xffff
	v_add_u32_e32 v43, s98, v43
	buffer_load_ushort v43, v43, s[44:47], 0 offen
	v_add_u32_e32 v45, s98, v51
	buffer_load_ushort v45, v45, s[44:47], 0 offen
	v_add_u32_e32 v49, s98, v49
	buffer_load_ushort v49, v49, s[44:47], 0 offen
	v_add_u32_e32 v46, s98, v46
	buffer_load_ushort v51, v46, s[44:47], 0 offen
	s_pack_lh_b32_b16 s16, 0, s16
	s_or_b32 s16, s16, s17
	v_add_u32_e32 v46, s98, v46
	buffer_load_ushort v54, v46, s[44:47], 0 offen
	v_add_u32_e32 v55, -2, v46
	buffer_load_ushort v55, v55, s[44:47], 0 offen
	v_add_u32_e32 v56, -4, v46
	buffer_load_ushort v56, v56, s[44:47], 0 offen
	v_add_u32_e32 v46, -6, v46
	buffer_load_ushort v46, v46, s[44:47], 0 offen
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s16, s16, 0
	s_and_b64 s[2:3], s[30:31], s[42:43]
	v_readfirstlane_b32 s17, v44
	s_and_b32 s19, s17, 0xffff
	s_pack_lh_b32_b16 s17, 0, s17
	s_or_b32 s17, s17, s19
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s2, s17, 0
	s_and_b32 s3, s10, 0xffff0000
	s_and_b32 s17, s11, 0xffff0000
	s_and_b32 s19, s12, 0xffff0000
	s_and_b32 s20, s13, 0xffff0000
	s_and_b32 s21, s14, 0xffff0000
	s_and_b32 s22, s15, 0xffff0000
	s_and_b32 s23, s16, 0xffff0000
	s_and_b32 s24, s2, 0xffff0000
	s_lshl_b32 s10, s10, 16
	v_cvt_f16_f32_e32 v57, s10
	v_cvt_f16_f32_e32 v58, s3
	s_lshl_b32 s3, s11, 16
	v_cvt_f16_f32_e32 v59, s3
	v_cvt_f16_f32_e32 v60, s17
	s_lshl_b32 s3, s12, 16
	v_cvt_f16_f32_e32 v61, s3
	v_cvt_f16_f32_e32 v62, s19
	s_lshl_b32 s3, s13, 16
	v_cvt_f16_f32_e32 v63, s3
	v_cvt_f16_f32_e32 v88, s20
	s_lshl_b32 s2, s2, 16
	v_cvt_f16_f32_e32 v89, s2
	v_cvt_f16_f32_e32 v90, s24
	s_lshl_b32 s2, s16, 16
	v_cvt_f16_f32_e32 v96, s2
	v_cvt_f16_f32_e32 v97, s23
	s_lshl_b32 s2, s15, 16
	v_cvt_f16_f32_e32 v98, s2
	v_cvt_f16_f32_e32 v99, s22
	s_lshl_b32 s2, s14, 16
	v_cvt_f16_f32_e32 v100, s2
	v_cvt_f16_f32_e32 v101, s21
	v_cmp_gt_i32_e64 s[10:11], s77, v48
	s_and_b64 vcc, s[8:9], s[10:11]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e32 v48, 0, v39, vcc
	s_and_b64 vcc, s[50:51], s[10:11]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e32 v102, 0, v40, vcc
	s_and_b64 vcc, s[4:5], s[10:11]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e32 v41, 0, v41, vcc
	s_and_b64 vcc, s[6:7], s[10:11]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e32 v103, 0, v42, vcc
	v_add_u32_e32 v40, 0x480, v95
	v_cmp_gt_i32_e64 s[12:13], s77, v40
	s_and_b64 vcc, s[6:7], s[12:13]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e32 v104, 0, v47, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v105, 0, v50, vcc
	s_and_b64 vcc, s[50:51], s[12:13]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v52, 0, v52, vcc
	s_and_b64 vcc, s[8:9], s[12:13]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v53, 0, v53, vcc
	v_add_u32_e32 v44, 0x500, v95
	v_cmp_gt_i32_e64 s[14:15], s77, v44
	s_and_b64 vcc, s[8:9], s[14:15]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e32 v43, 0, v43, vcc
	s_and_b64 vcc, s[50:51], s[14:15]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v45, 0, v45, vcc
	s_and_b64 vcc, s[4:5], s[14:15]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v106, 0, v49, vcc
	s_and_b64 vcc, s[6:7], s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e32 v107, 0, v51, vcc
	v_add_u32_e32 v42, 0x580, v95
	v_cmp_gt_i32_e64 s[16:17], s77, v42
	s_and_b64 vcc, s[6:7], s[16:17]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v108, 0, v54, vcc
	s_and_b64 vcc, s[4:5], s[16:17]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v109, 0, v55, vcc
	s_and_b64 vcc, s[50:51], s[16:17]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v110, 0, v56, vcc
	s_and_b64 vcc, s[8:9], s[16:17]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v111, 0, v46, vcc
	v_pack_b32_f16 v94, v57, v58
	v_pack_b32_f16 v93, v59, v60
	v_pack_b32_f16 v92, v61, v62
	v_pack_b32_f16 v91, v63, v88
	v_pack_b32_f16 v90, v89, v90
	v_pack_b32_f16 v89, v96, v97
	v_pack_b32_f16 v88, v98, v99
	v_pack_b32_f16 v39, v100, v101
	v_lshrrev_b16_e32 v46, 8, v48
	v_lshrrev_b16_e32 v49, 8, v102
	v_lshrrev_b16_e32 v50, 8, v41
	v_lshrrev_b16_e32 v54, 8, v103
	v_lshrrev_b16_e32 v56, 8, v104
	v_lshrrev_b16_e32 v55, 8, v105
	v_lshrrev_b16_e32 v57, 8, v52
	v_lshrrev_b16_e32 v58, 8, v53
	v_lshrrev_b16_e32 v59, 8, v43
	v_lshrrev_b16_e32 v60, 8, v45
	v_lshrrev_b16_e32 v61, 8, v106
	v_lshrrev_b16_e32 v62, 8, v107
	v_lshrrev_b16_e32 v96, 8, v108
	v_lshrrev_b16_e32 v63, 8, v109
	v_and_b32_sdwa v47, s48, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v46 src0_sel:BYTE_0
	v_and_b32_sdwa v47, s48, v102 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v47 src0_sel:BYTE_0
	v_lshrrev_b16_e32 v97, 8, v110
	v_lshrrev_b16_e32 v98, 8, v111
	v_fma_mixlo_f16 v99, s52, v48, 0
	v_pk_mul_f32 v[46:47], s[62:63], v[46:47]
	v_cvt_f32_fp8_sdwa v48, v49 src0_sel:BYTE_0
	v_and_b32_sdwa v41, s48, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_and_b32_sdwa v41, s48, v103 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v41 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v41, v47
	v_pk_mul_f32 v[48:49], s[62:63], v[48:49]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v49
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	s_nop 0
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v100, v48
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v49, v51
	v_pack_b32_f16 v48, v47, v50
	v_pack_b32_f16 v47, v41, v100
	v_cvt_f32_fp8_sdwa v41, v54 src0_sel:BYTE_0
	v_and_b32_sdwa v50, s48, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v58 src0_sel:BYTE_0
	v_and_b32_sdwa v51, s48, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v99, v46
	v_fma_mixhi_f16 v49, s52, v41, 0
	v_fma_mixlo_f16 v41, s52, v53, 0
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	v_cvt_f32_fp8_sdwa v52, v57 src0_sel:BYTE_0
	v_and_b32_sdwa v53, s48, v105 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v55 src0_sel:BYTE_0
	v_and_b32_sdwa v55, s48, v104 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v55 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v51, v51
	v_pk_mul_f32 v[52:53], s[62:63], v[52:53]
	s_nop 0
	v_cvt_f16_f32_e32 v57, v53
	v_pk_mul_f32 v[54:55], s[62:63], v[54:55]
	s_nop 0
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v58, v52
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v55
	v_pack_b32_f16 v52, v57, v54
	v_pack_b32_f16 v51, v51, v58
	v_cvt_f32_fp8_sdwa v56, v56 src0_sel:BYTE_0
	v_and_b32_sdwa v43, s48, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v59 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v45 src0_sel:BYTE_0
	v_pack_b32_f16 v50, v41, v50
	v_fma_mixhi_f16 v53, s52, v56, 0
	v_fma_mixlo_f16 v41, s52, v43, 0
	v_pk_mul_f32 v[54:55], s[62:63], v[54:55]
	v_cvt_f32_fp8_sdwa v56, v60 src0_sel:BYTE_0
	v_and_b32_sdwa v43, s48, v106 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v61 src0_sel:BYTE_0
	v_and_b32_sdwa v43, s48, v107 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v55
	v_pk_mul_f32 v[56:57], s[62:63], v[56:57]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v57
	v_pk_mul_f32 v[58:59], s[62:63], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v55, v58
	v_cvt_f16_f32_e32 v58, v56
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v59
	v_pack_b32_f16 v56, v45, v55
	v_pack_b32_f16 v55, v43, v58
	v_cvt_f32_fp8_sdwa v43, v62 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v111 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v98 src0_sel:BYTE_0
	v_and_b32_sdwa v59, s48, v110 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v59 src0_sel:BYTE_0
	v_pack_b32_f16 v54, v41, v54
	v_fma_mixhi_f16 v57, s52, v43, 0
	v_fma_mixlo_f16 v41, s52, v45, 0
	v_pk_mul_f32 v[58:59], s[62:63], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v58
	v_cvt_f32_fp8_sdwa v60, v97 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v109 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v63 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v108 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v59
	v_pk_mul_f32 v[58:59], s[62:63], v[60:61]
	s_nop 0
	v_cvt_f16_f32_e32 v59, v59
	v_pk_mul_f32 v[60:61], s[62:63], v[62:63]
	s_nop 0
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f32_fp8_sdwa v62, v96 src0_sel:BYTE_0
	v_pack_b32_f16 v60, v59, v60
	v_pack_b32_f16 v59, v45, v58
	v_pack_b32_f16 v58, v41, v43
	v_fma_mixhi_f16 v61, s52, v62, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v95
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v95, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v95, v41
	v_add_u32_e32 v41, v41, v67
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[46:49] offset:32
	v_add_u32_e32 v43, 0x80, v95
	v_ashrrev_i32_e32 v46, 31, v43
	v_lshrrev_b32_e32 v46, 30, v46
	v_add_u32_e32 v46, v43, v46
	v_ashrrev_i32_e32 v47, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_sub_u32_e32 v43, v43, v46
	v_add_u32_e32 v43, v43, v67
	v_lshrrev_b32_e32 v46, 29, v47
	v_add_u32_e32 v46, v47, v46
	v_and_b32_e32 v46, -8, v46
	v_sub_u32_e32 v46, v47, v46
	v_xor_b32_e32 v43, v43, v46
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v46, 6, v47
	v_add3_u32 v41, v45, v46, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[50:53] offset:32
	v_add_u32_e32 v46, 0x100, v95
	v_ashrrev_i32_e32 v48, 31, v46
	v_lshrrev_b32_e32 v48, 30, v48
	v_add_u32_e32 v48, v46, v48
	v_ashrrev_i32_e32 v49, 2, v48
	v_sub_u32_e32 v47, v49, v47
	v_and_b32_e32 v48, -4, v48
	v_sub_u32_e32 v46, v46, v48
	v_add_u32_e32 v46, v46, v67
	v_lshrrev_b32_e32 v48, 29, v49
	v_add_u32_e32 v48, v49, v48
	v_and_b32_e32 v48, -8, v48
	v_sub_u32_e32 v48, v49, v48
	v_xor_b32_e32 v46, v46, v48
	v_sub_u32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v47, 6, v47
	v_lshl_add_u32 v43, v43, 3, v47
	v_lshlrev_b32_e32 v47, 1, v43
	v_add3_u32 v45, v45, 32, v47
	ds_write_b128 v45, v[54:57]
	v_add_u32_e32 v45, 0x180, v95
	v_ashrrev_i32_e32 v47, 31, v45
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v45, v47
	v_ashrrev_i32_e32 v48, 2, v47
	v_sub_u32_e32 v49, v48, v49
	v_and_b32_e32 v47, 0xffffffc, v47
	v_sub_u32_e32 v45, v45, v47
	v_add_u32_e32 v45, v45, v67
	v_lshrrev_b32_e32 v47, 29, v48
	v_add_u32_e32 v47, v48, v47
	v_and_b32_e32 v47, 0xffffff8, v47
	v_sub_u32_e32 v47, v48, v47
	v_xor_b32_e32 v45, v45, v47
	v_sub_u32_e32 v45, v45, v46
	v_lshlrev_b32_e32 v45, 4, v45
	v_lshlrev_b32_e32 v46, 7, v49
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v41, v45, v46, v41
	ds_write_b128 v41, v[58:61] offset:32
	s_mov_b32 s3, 0
	s_and_b64 vcc, exec, s[0:1]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB9_13
; %bb.11:                               ; %.preheader.i503.i.i.i.i
	s_max_i32 s2, s27, 2
	v_mad_u64_u32 v[42:43], s[0:1], s57, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s57, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s57, v40, v[32:33]
	s_add_i32 s49, s18, 60
	s_lshl_b32 s50, s2, 4
	s_add_i32 s50, s50, -16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s66
	v_mov_b32_e32 v45, s67
	v_mov_b32_e32 v47, s33
	v_mov_b32_e32 v95, s64
	v_mov_b32_e32 v41, v40
.LBB9_12:                               ; %.lr.ph.i685.i504.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s2, s3, 16
	v_add_u32_e32 v96, s3, v38
	v_add_u32_e32 v97, s3, v32
	v_readfirstlane_b32 s44, v43
	v_readfirstlane_b32 s45, v45
	v_readfirstlane_b32 s46, v47
	v_add_u32_e32 v98, s3, v46
	v_add_u32_e32 v99, s3, v44
	v_add_u32_e32 v100, s3, v42
	v_readfirstlane_b32 s33, v33
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v62, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v63, 0
	v_mov_b32_e32 v112, s49
	v_add_u32_e32 v101, 16, v97
	v_add_u32_e32 v102, 18, v97
	v_add_u32_e32 v103, 20, v97
	v_add_u32_e32 v97, 22, v97
	buffer_load_ushort v113, v96, s[44:47], 0 offen offset:16
	buffer_load_ushort v114, v96, s[44:47], 0 offen offset:18
	buffer_load_ushort v115, v96, s[44:47], 0 offen offset:20
	buffer_load_ushort v116, v96, s[44:47], 0 offen offset:22
	buffer_load_ushort v117, v98, s[44:47], 0 offen offset:16
	buffer_load_ushort v118, v98, s[44:47], 0 offen offset:18
	buffer_load_ushort v119, v98, s[44:47], 0 offen offset:20
	buffer_load_ushort v120, v98, s[44:47], 0 offen offset:22
	buffer_load_ushort v121, v99, s[44:47], 0 offen offset:16
	buffer_load_ushort v122, v99, s[44:47], 0 offen offset:18
	buffer_load_ushort v123, v99, s[44:47], 0 offen offset:20
	buffer_load_ushort v124, v99, s[44:47], 0 offen offset:22
	buffer_load_ushort v125, v100, s[44:47], 0 offen offset:16
	buffer_load_ushort v126, v100, s[44:47], 0 offen offset:18
	buffer_load_ushort v127, v100, s[44:47], 0 offen offset:20
                                        ; kill: killed $vgpr99
                                        ; kill: killed $vgpr98
                                        ; kill: killed $vgpr96
	buffer_load_ushort v128, v100, s[44:47], 0 offen offset:22
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s33, 31
	v_readfirstlane_b32 s44, v95
	s_mov_b32 s45, s65
	s_mov_b32 s46, s99
	v_lshl_add_u32 v96, s33, 5, v64
	v_cmp_gt_i32_e64 s[38:39], s55, v101
	v_cmp_gt_i32_e64 s[36:37], s55, v102
	v_cmp_gt_i32_e64 s[34:35], s55, v103
	v_cmp_gt_i32_e64 s[30:31], s55, v97
	s_lshr_b32 s51, s0, 30
	v_ashrrev_i32_e32 v97, 31, v96
	v_add_u32_e32 v129, 0x80, v96
	v_add_u32_e32 v130, 0x100, v96
	v_add_u32_e32 v131, 0x180, v96
	s_and_b64 vcc, s[10:11], s[38:39]
	s_and_b64 s[0:1], s[10:11], s[36:37]
	s_and_b64 s[40:41], s[10:11], s[34:35]
	s_and_b64 s[4:5], s[10:11], s[30:31]
	s_and_b64 s[6:7], s[12:13], s[30:31]
	s_and_b64 s[8:9], s[12:13], s[34:35]
	s_and_b64 s[18:19], s[12:13], s[36:37]
	s_and_b64 s[20:21], s[12:13], s[38:39]
	s_and_b64 s[22:23], s[14:15], s[38:39]
	s_and_b64 s[24:25], s[14:15], s[36:37]
	s_and_b64 s[26:27], s[14:15], s[34:35]
	s_and_b64 s[28:29], s[14:15], s[30:31]
	s_and_b64 s[30:31], s[16:17], s[30:31]
	s_and_b64 s[34:35], s[16:17], s[34:35]
	s_and_b64 s[36:37], s[16:17], s[36:37]
	s_and_b64 s[38:39], s[16:17], s[38:39]
	s_add_i32 s51, s33, s51
	v_lshrrev_b32_e32 v97, 30, v97
	v_ashrrev_i32_e32 v98, 31, v129
	v_ashrrev_i32_e32 v99, 31, v130
	v_ashrrev_i32_e32 v100, 31, v131
	s_and_b32 s51, s51, 0x3fffffc
	v_add_u32_e32 v97, v96, v97
	v_lshrrev_b32_e32 v98, 30, v98
	v_lshrrev_b32_e32 v99, 30, v99
	v_lshrrev_b32_e32 v100, 30, v100
	s_sub_i32 s33, s33, s51
	v_ashrrev_i32_e32 v132, 2, v97
	v_and_b32_e32 v97, -4, v97
	v_add_u32_e32 v98, v129, v98
	v_add_u32_e32 v99, v130, v99
	v_add_u32_e32 v100, v131, v100
	v_lshl_or_b32 v101, s33, 6, v65
	s_cmp_gt_i32 s55, s2
	v_sub_u32_e32 v96, v96, v97
	v_lshrrev_b32_e32 v133, 29, v132
	v_lshlrev_b32_e32 v134, 7, v132
	v_ashrrev_i32_e32 v135, 2, v98
	v_and_b32_e32 v136, -4, v98
	v_ashrrev_i32_e32 v137, 2, v99
	v_and_b32_e32 v138, -4, v99
	v_ashrrev_i32_e32 v139, 2, v100
	v_and_b32_e32 v140, 0xffffffc, v100
	v_ashrrev_i32_e32 v97, 31, v101
	v_add_u32_e32 v98, 0x100, v101
	s_cselect_b64 s[56:57], -1, 0
	s_sub_i32 s33, s49, 28
	v_add_u32_e32 v141, v96, v67
	v_lshrrev_b32_e32 v96, 30, v97
	v_ashrrev_i32_e32 v97, 31, v98
	v_mov_b32_e32 v142, s33
	v_add_u32_e32 v96, v101, v96
	v_lshrrev_b32_e32 v97, 30, v97
	v_ashrrev_i32_e32 v99, 2, v96
	v_and_b32_e32 v96, -4, v96
	v_add_u32_e32 v97, v98, v97
	v_sub_u32_e32 v96, v101, v96
	v_lshrrev_b32_e32 v100, 29, v99
	v_lshlrev_b32_e32 v101, 6, v99
	v_ashrrev_i32_e32 v102, 2, v97
	v_and_b32_e32 v97, -4, v97
	v_add_u32_e32 v96, v96, v69
	v_add_u32_e32 v100, v99, v100
	v_sub_u32_e32 v97, v98, v97
	v_lshrrev_b32_e32 v98, 29, v102
	v_lshlrev_b32_e32 v103, 7, v102
	v_and_b32_e32 v100, -8, v100
	v_add_u32_e32 v104, v96, v71
	v_add_u32_e32 v97, v97, v69
	v_add_u32_e32 v98, v102, v98
	v_sub_u32_e32 v99, v99, v100
	v_and_b32_e32 v98, -8, v98
	v_add_u32_e32 v100, v97, v71
	v_xor_b32_e32 v96, v96, v99
	v_xor_b32_e32 v99, v104, v99
	v_sub_u32_e32 v98, v102, v98
	v_lshlrev_b32_e32 v102, 3, v96
	v_sub_u32_e32 v99, v99, v96
	v_xor_b32_e32 v97, v97, v98
	v_xor_b32_e32 v98, v100, v98
	v_lshlrev_b32_e32 v100, 4, v96
	v_sub_u32_e32 v97, v97, v96
	v_sub_u32_e32 v96, v98, v96
	v_add_lshl_u32 v98, v102, v101, 1
	v_add3_u32 v100, v100, v103, 32
	v_lshlrev_b32_e32 v99, 4, v99
	v_lshl_add_u32 v101, v97, 4, v100
	v_add3_u32 v104, v98, 32, v99
	v_lshl_add_u32 v108, v96, 4, v100
	ds_read_b128 v[96:99], v98 offset:32
	ds_read_b128 v[100:103], v101
	ds_read_b128 v[104:107], v104
	ds_read_b128 v[108:111], v108
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v142, v142, s[44:47], 0 offen
	v_add_u32_e32 v133, v132, v133
	v_sub_u32_e32 v129, v129, v136
	v_lshrrev_b32_e32 v136, 29, v135
	v_lshlrev_b32_e32 v143, 6, v135
	v_sub_u32_e32 v144, v137, v135
	v_sub_u32_e32 v130, v130, v138
	v_lshrrev_b32_e32 v138, 29, v137
	v_sub_u32_e32 v145, v139, v137
	v_sub_u32_e32 v131, v131, v140
	v_lshrrev_b32_e32 v140, 29, v139
	s_and_b64 s[56:57], s[42:43], s[56:57]
	v_and_b32_e32 v133, -8, v133
	v_add_u32_e32 v129, v129, v67
	v_add_u32_e32 v136, v135, v136
	v_add_u32_e32 v130, v130, v67
	v_add_u32_e32 v138, v137, v138
	v_lshlrev_b32_e32 v144, 6, v144
	v_add_u32_e32 v131, v131, v67
	v_add_u32_e32 v140, v139, v140
	v_lshlrev_b32_e32 v145, 7, v145
	buffer_load_dword v112, v112, s[44:47], 0 offen
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s33, v142
	s_and_b32 s51, s33, 0xffff
	s_pack_lh_b32_b16 s33, 0, s33
	s_or_b32 s33, s33, s51
	s_and_b64 s[56:57], s[56:57], exec
	s_cselect_b32 s33, s33, 0
	s_add_i32 s51, s3, 18
	s_cmp_gt_i32 s55, s51
	s_cselect_b64 s[56:57], -1, 0
	s_sub_i32 s51, s49, 24
	v_mov_b32_e32 v142, s51
	buffer_load_dword v142, v142, s[44:47], 0 offen
	v_sub_u32_e32 v132, v132, v133
	v_and_b32_e32 v133, -8, v136
	v_and_b32_e32 v136, -8, v138
	v_and_b32_e32 v138, 0xffffff8, v140
	v_xor_b32_e32 v132, v141, v132
	v_sub_u32_e32 v133, v135, v133
	v_sub_u32_e32 v135, v137, v136
	v_sub_u32_e32 v136, v139, v138
	v_lshlrev_b32_e32 v137, 3, v132
	v_lshl_add_u32 v134, v132, 4, v134
	v_xor_b32_e32 v129, v129, v133
	v_xor_b32_e32 v130, v130, v135
	v_xor_b32_e32 v131, v131, v136
	v_sub_u32_e32 v132, v129, v132
	v_sub_u32_e32 v129, v130, v129
	v_sub_u32_e32 v130, v131, v130
	v_lshlrev_b32_e32 v131, 3, v132
	v_lshl_add_u32 v129, v129, 3, v144
	v_lshlrev_b32_e32 v130, 4, v130
	v_add3_u32 v131, v137, v143, v131
	v_lshlrev_b32_e32 v132, 1, v129
	v_lshlrev_b32_e32 v133, 1, v131
	v_add_lshl_u32 v129, v129, v131, 1
	s_and_b64 s[56:57], s[42:43], s[56:57]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s51, v142
	s_and_b32 s64, s51, 0xffff
	s_pack_lh_b32_b16 s51, 0, s51
	s_or_b32 s51, s51, s64
	s_and_b64 s[56:57], s[56:57], exec
	s_cselect_b32 s51, s51, 0
	s_add_i32 s56, s3, 20
	s_cmp_gt_i32 s55, s56
	s_cselect_b64 s[56:57], -1, 0
	s_sub_i32 s64, s49, 20
	v_mov_b32_e32 v131, s64
	buffer_load_dword v131, v131, s[44:47], 0 offen
	v_add3_u32 v132, v133, 32, v132
	v_add3_u32 v129, v130, v145, v129
	v_dot2c_f32_f16_e32 v48, v94, v96
	v_dot2c_f32_f16_e32 v50, v93, v97
	v_dot2c_f32_f16_e32 v52, v92, v98
	v_dot2c_f32_f16_e32 v54, v91, v99
	v_dot2c_f32_f16_e32 v49, v94, v100
	v_dot2c_f32_f16_e32 v51, v93, v101
	v_dot2c_f32_f16_e32 v53, v92, v102
	v_dot2c_f32_f16_e32 v55, v91, v103
	v_dot2c_f32_f16_e32 v56, v90, v104
	v_dot2c_f32_f16_e32 v58, v89, v105
	v_dot2c_f32_f16_e32 v60, v88, v106
	v_dot2c_f32_f16_e32 v62, v39, v107
	v_dot2c_f32_f16_e32 v57, v90, v108
	v_dot2c_f32_f16_e32 v59, v89, v109
	v_dot2c_f32_f16_e32 v61, v88, v110
	v_dot2c_f32_f16_e32 v63, v39, v111
	v_pk_add_f32 v[40:41], v[40:41], v[48:49]
	s_nop 0
	v_pk_add_f32 v[40:41], v[50:51], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[52:53], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[54:55], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[56:57], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[58:59], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[60:61], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[62:63], v[40:41]
	s_and_b64 s[56:57], s[42:43], s[56:57]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s64, v131
	s_and_b32 s66, s64, 0xffff
	s_pack_lh_b32_b16 s64, 0, s64
	s_or_b32 s64, s64, s66
	s_and_b64 s[56:57], s[56:57], exec
	s_cselect_b32 s56, s64, 0
	s_add_i32 s57, s3, 22
	s_cmp_gt_i32 s55, s57
	s_cselect_b64 s[66:67], -1, 0
	s_add_i32 s57, s49, -16
	v_mov_b32_e32 v39, s57
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_cndmask_b32_e32 v48, 0, v113, vcc
	v_cndmask_b32_e64 v49, 0, v114, s[0:1]
	v_cndmask_b32_e64 v50, 0, v115, s[40:41]
	v_cndmask_b32_e64 v51, 0, v116, s[4:5]
	v_cndmask_b32_e64 v52, 0, v120, s[6:7]
	v_cndmask_b32_e64 v53, 0, v119, s[8:9]
	v_cndmask_b32_e64 v54, 0, v118, s[18:19]
	v_cndmask_b32_e64 v55, 0, v117, s[20:21]
	v_cndmask_b32_e64 v56, 0, v121, s[22:23]
	v_cndmask_b32_e64 v57, 0, v122, s[24:25]
	v_cndmask_b32_e64 v58, 0, v123, s[26:27]
	v_cndmask_b32_e64 v59, 0, v124, s[28:29]
	v_cndmask_b32_e64 v60, 0, v128, s[30:31]
	v_cndmask_b32_e64 v61, 0, v127, s[34:35]
	v_cndmask_b32_e64 v62, 0, v126, s[36:37]
	v_cndmask_b32_e64 v63, 0, v125, s[38:39]
	v_lshrrev_b16_e32 v88, 8, v48
	v_lshrrev_b16_e32 v89, 8, v49
	v_lshrrev_b16_e32 v90, 8, v50
	v_lshrrev_b16_e32 v91, 8, v51
	v_lshrrev_b16_e32 v92, 8, v52
	v_lshrrev_b16_e32 v93, 8, v53
	v_lshrrev_b16_e32 v94, 8, v54
	v_lshrrev_b16_e32 v96, 8, v55
	v_lshrrev_b16_e32 v97, 8, v56
	v_lshrrev_b16_e32 v98, 8, v57
	v_lshrrev_b16_e32 v99, 8, v58
	v_readfirstlane_b32 s4, v112
	s_pack_lh_b32_b16 s5, 0, s4
	s_and_b64 s[0:1], s[42:43], s[66:67]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s6, v39
	s_and_b32 s7, s6, 0xffff
	s_pack_lh_b32_b16 s6, 0, s6
	s_or_b32 s6, s6, s7
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s6, s6, 0
	s_add_i32 s0, s3, 30
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_and_b32 s4, s4, 0xffff
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_or_b32 s4, s5, s4
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s4, s4, 0
	s_add_i32 s0, s3, 28
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_add_i32 s5, s49, -4
	v_mov_b32_e32 v39, s5
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_lshrrev_b16_e32 v100, 8, v59
	v_lshrrev_b16_e32 v101, 8, v60
	v_lshrrev_b16_e32 v102, 8, v61
	v_lshrrev_b16_e32 v103, 8, v62
	v_lshrrev_b16_e32 v104, 8, v63
	v_and_b32_sdwa v48, s48, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v49, s48, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v105, s48, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v106, s48, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v55, s48, v55 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v107, s48, v54 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v108, s48, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v109, s48, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v110, s48, v56 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v111, s48, v57 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v112, s48, v58 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v113, s48, v59 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v114, s48, v63 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v115, s48, v62 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v116, s48, v61 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v117, s48, v60 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v118, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v105 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v106 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v105, v91 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v106, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v96 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v94 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v93 src0_sel:BYTE_0
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s5, v39
	s_and_b32 s7, s5, 0xffff
	s_pack_lh_b32_b16 s5, 0, s5
	s_or_b32 s5, s5, s7
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s5, s5, 0
	s_add_i32 s0, s3, 26
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_add_i32 s7, s49, -8
	v_mov_b32_e32 v39, s7
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_cvt_f32_fp8_sdwa v59, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v94, v92 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v107, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v88, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v113 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v100 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v114 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v104 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v115 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v103 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v93, v116 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v102 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v117 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v100, v101 src0_sel:BYTE_0
	v_fma_mixlo_f16 v101, s52, v118, 0
	v_pk_mul_f32 v[48:49], s[62:63], v[48:49]
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	v_pk_mul_f32 v[52:53], s[62:63], v[52:53]
	v_fma_mixlo_f16 v102, s52, v106, 0
	v_pk_mul_f32 v[54:55], s[62:63], v[54:55]
	v_pk_mul_f32 v[56:57], s[62:63], v[56:57]
	v_pk_mul_f32 v[58:59], s[62:63], v[58:59]
	v_fma_mixlo_f16 v103, s52, v107, 0
	v_pk_mul_f32 v[60:61], s[62:63], v[60:61]
	v_pk_mul_f32 v[62:63], s[62:63], v[62:63]
	v_pk_mul_f32 v[88:89], s[62:63], v[88:89]
	v_fma_mixlo_f16 v99, s52, v99, 0
	v_pk_mul_f32 v[90:91], s[62:63], v[90:91]
	v_pk_mul_f32 v[92:93], s[62:63], v[92:93]
	v_pk_mul_f32 v[96:97], s[62:63], v[96:97]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v104, v50
	v_cvt_f16_f32_e32 v50, v51
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s7, v39
	s_and_b32 s8, s7, 0xffff
	s_pack_lh_b32_b16 s7, 0, s7
	s_or_b32 s7, s7, s8
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s7, s7, 0
	s_add_i32 s0, s3, 24
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_add_i32 s3, s49, -12
	v_mov_b32_e32 v39, s3
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_cvt_f16_f32_e32 v51, v53
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v106, v54
	v_cvt_f16_f32_e32 v53, v55
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v54, v57
	v_cvt_f16_f32_e32 v55, v59
	v_cvt_f16_f32_e32 v57, v58
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v58, v63
	v_cvt_f16_f32_e32 v59, v89
	v_cvt_f16_f32_e32 v88, v88
	v_cvt_f16_f32_e32 v89, v90
	v_cvt_f16_f32_e32 v90, v91
	v_cvt_f16_f32_e32 v91, v92
	v_cvt_f16_f32_e32 v92, v93
	v_cvt_f16_f32_e32 v63, v97
	v_cvt_f16_f32_e32 v93, v96
	v_pack_b32_f16 v50, v50, v52
	v_pack_b32_f16 v49, v49, v104
	v_pack_b32_f16 v48, v101, v48
	v_fma_mixhi_f16 v51, s52, v105, 0
	v_pack_b32_f16 v54, v54, v57
	v_pack_b32_f16 v53, v53, v56
	v_pack_b32_f16 v52, v102, v106
	v_fma_mixhi_f16 v55, s52, v94, 0
	v_pack_b32_f16 v58, v58, v88
	v_pack_b32_f16 v57, v61, v62
	v_pack_b32_f16 v56, v103, v60
	v_fma_mixhi_f16 v59, s52, v98, 0
	v_pack_b32_f16 v62, v92, v93
	v_pack_b32_f16 v61, v90, v91
	v_pack_b32_f16 v60, v99, v89
	v_fma_mixhi_f16 v63, s52, v100, 0
	ds_write_b128 v134, v[48:51] offset:32
	ds_write_b128 v133, v[52:55] offset:32
	ds_write_b128 v132, v[56:59]
	ds_write_b128 v129, v[60:63] offset:32
	s_mov_b32 s3, s2
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s8, v39
	s_and_b32 s9, s8, 0xffff
	s_pack_lh_b32_b16 s8, 0, s8
	s_or_b32 s8, s8, s9
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s0, s8, 0
	s_and_b32 s1, s33, 0xffff0000
	s_and_b32 s8, s51, 0xffff0000
	s_and_b32 s9, s56, 0xffff0000
	s_and_b32 s18, s6, 0xffff0000
	s_and_b32 s19, s4, 0xffff0000
	s_and_b32 s20, s5, 0xffff0000
	s_and_b32 s21, s7, 0xffff0000
	s_lshl_b32 s22, s33, 16
	s_lshl_b32 s23, s51, 16
	s_lshl_b32 s24, s56, 16
	s_lshl_b32 s6, s6, 16
	s_lshl_b32 s7, s7, 16
	s_lshl_b32 s5, s5, 16
	s_lshl_b32 s4, s4, 16
	s_add_i32 s49, s49, 32
	s_and_b32 s25, s0, 0xffff0000
	v_cvt_f16_f32_e32 v39, s22
	v_cvt_f16_f32_e32 v48, s1
	v_cvt_f16_f32_e32 v49, s23
	v_cvt_f16_f32_e32 v50, s8
	v_cvt_f16_f32_e32 v51, s24
	v_cvt_f16_f32_e32 v52, s9
	v_cvt_f16_f32_e32 v53, s6
	v_cvt_f16_f32_e32 v54, s18
	s_lshl_b32 s0, s0, 16
	v_cvt_f16_f32_e32 v55, s7
	v_cvt_f16_f32_e32 v56, s21
	v_cvt_f16_f32_e32 v57, s5
	v_cvt_f16_f32_e32 v58, s20
	v_cvt_f16_f32_e32 v59, s4
	v_cvt_f16_f32_e32 v60, s19
	v_cvt_f16_f32_e32 v61, s0
	v_cvt_f16_f32_e32 v62, s25
	s_cmp_lg_u32 s50, s2
	v_pack_b32_f16 v94, v39, v48
	v_pack_b32_f16 v93, v49, v50
	v_pack_b32_f16 v92, v51, v52
	v_pack_b32_f16 v91, v53, v54
	v_pack_b32_f16 v89, v55, v56
	v_pack_b32_f16 v88, v57, v58
	v_pack_b32_f16 v39, v59, v60
	v_pack_b32_f16 v90, v61, v62
	s_cbranch_scc1 .LBB9_12
	s_branch .LBB9_14
.LBB9_13:
	v_mov_b32_e32 v40, 0
.LBB9_14:                               ; %Flow
	v_readlane_b32 s15, v146, 0
	v_readlane_b32 s16, v146, 1
	v_readlane_b32 s18, v146, 3
	v_readlane_b32 s19, v146, 4
	v_readlane_b32 s20, v146, 12
	v_readlane_b32 s21, v146, 13
	v_readlane_b32 s22, v146, 14
	v_readlane_b32 s23, v146, 15
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v87, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v86, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v85, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v84, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v87, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v86, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v85, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v84, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v83, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v82, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v81, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v80, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v83, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v82, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v81, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v80, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v79, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v78, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v77, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v76, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v79, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v78, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v77, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v76, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v75, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v74, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v73, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v72, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v75, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v74, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v73, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v72, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s2, s1
	v_lshl_or_b32 v0, s1, 6, v65
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v69
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v71
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v69
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v71
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v94, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v93, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v92, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v91, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v94, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v93, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v92, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v91, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v90, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v89, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v88, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v90, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v89, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v88, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s77, 31
	s_lshr_b32 s3, s1, 26
	s_add_i32 s3, s77, s3
	s_andn2_b32 s3, s3, 63
	s_sub_i32 s3, s77, s3
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s77, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s3, v68
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v68
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[4:5], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[4:5], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[4:5], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[4:5], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[4:5], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s3, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v68
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB9_16
; %bb.15:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[4:5], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[4:5], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s2, s2, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s2
	ds_write_b32 v6, v1
.LBB9_16:                               ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s18, s16
	s_mul_i32 s0, s18, s16
	s_mov_b32 s2, s69
	s_add_i32 s4, s76, -1
	s_mul_i32 s4, s58, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s2, s69, -1
	s_add_i32 s4, s2, s4
	s_add_u32 s0, s20, s0
	s_addc_u32 s1, s21, s1
	v_readlane_b32 s2, v146, 2
	s_lshl_b32 s2, s2, 6
	s_and_b32 s2, s2, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s2, v65
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s2, s3, 4
	v_mov_b32_e32 v1, s2
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s62, s77, 1
	s_mov_b32 s63, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[60:63], 0 offen
	buffer_load_ushort v12, v1, s[60:63], 0 offen offset:512
	buffer_load_ushort v13, v1, s[60:63], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[60:63], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[60:63], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[60:63], 0 offen offset:2560
	s_mov_b32 s2, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s6, v33
	s_add_i32 s7, s4, 1
	s_lshl_b32 s3, s6, 5
	s_add_i32 s4, s3, s15
	v_add_u32_e32 v19, s4, v64
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s58
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s60, s0
	s_mov_b32 s61, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s62, s7
	v_lshl_add_u32 v27, s58, 7, v26
	v_div_scale_f32 v28, s[4:5], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[60:63], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[60:63], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s77, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s77, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s77, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s77, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s77, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s77, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s4, s6, 2
	s_lshl_b32 s5, s6, 6
	s_and_b32 s5, s5, 0xc0
	v_or_b32_e32 v12, s5, v65
	v_add_u32_e32 v13, s4, v66
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s4, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s4
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s4, 0x600
	v_mul_lo_u32 v13, v13, s4
	v_and_or_b32 v13, v68, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s4, 0x2000
	v_add3_u32 v15, v16, s4, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[4:5], s77, v32
	v_cmp_gt_i32_e32 vcc, s76, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s7
	s_and_b64 s[0:1], s[4:5], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s76, v14
	s_and_b64 s[4:5], s[4:5], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[4:5]
	v_cndmask_b32_e64 v15, 0, v9, s[4:5]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s53, v8, 0
	s_mov_b32 s8, s53
	s_mov_b32 s9, s53
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[52:53], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s53, v7, 0
	v_pk_mul_f32 v[6:7], s[52:53], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[52:53], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s53, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s53, v17, 0
	v_add_u32_e32 v5, s3, v64
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v67
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v67
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v70
	v_mul_lo_u32 v6, s58, v14
	v_or_b32_e32 v7, 16, v32
.LBB9_17:                               ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s77, v7
	v_readfirstlane_b32 s60, v2
	v_readfirstlane_b32 s61, v3
	v_readfirstlane_b32 s62, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s3, v33
	s_add_i32 s10, s2, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[60:63], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[60:63], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s11, s3, 31
	v_lshl_add_u32 v8, s3, 5, v64
	s_lshr_b32 s11, s11, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s11, s3, s11
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s12, s11, 2
	s_and_b32 s11, s11, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s3, s3, s11
	s_mul_hi_i32 s11, s12, 0x2aaaaaab
	s_mul_i32 s13, s12, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s14, s11, 31
	s_ashr_i32 s11, s11, 5
	v_lshl_or_b32 v13, s3, 6, v65
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s3, s11, s14
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v67
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s3, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v67
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s3, s12, s3
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s10, s3, s10
	s_xor_b32 s3, s3, s2
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s2, s2, 2
	s_sub_i32 s10, s10, s3
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s3, s3, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v69
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s3, s3, s13
	s_lshl_b32 s10, s10, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s11, s3, 0x2000
	v_mov_b32_e32 v10, s3
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s3, s11, s10
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s3
	s_cmpk_lg_i32 s2, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s53, v28, 0
	v_pk_mul_f32 v[8:9], s[8:9], v[8:9]
	v_pk_mul_f32 v[10:11], s[8:9], v[10:11]
	v_pk_mul_f32 v[12:13], s[8:9], v[12:13]
	v_fma_mixlo_f16 v22, s53, v22, 0
	v_pk_mul_f32 v[14:15], s[8:9], v[14:15]
	v_pk_mul_f32 v[16:17], s[8:9], v[16:17]
	v_pk_mul_f32 v[18:19], s[8:9], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s53, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s53, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB9_17
; %bb.18:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s2, s0
	v_lshl_or_b32 v1, s0, 6, v65
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v69
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s3, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s3
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s3, s0, 0xbe
	s_lshl_b32 s4, s3, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s4, s1
	s_add_i32 s4, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s3
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s4, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s19, s16
	s_mul_i32 s0, s19, s16
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s22, s0
	s_addc_u32 s5, s23, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s54, 0x7fffffff
	s_mul_i32 s3, s0, s59
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s2, 2
	s_lshl_b32 s1, s2, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v65
	s_add_i32 s0, s0, s79
	v_add_u32_e32 v4, s0, v66
	v_add_u32_e32 v0, s15, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s59, v[0:1]
	v_cmp_gt_i32_e32 vcc, s76, v0
	v_cmp_gt_i32_e64 s[0:1], s54, v4
	s_add_i32 s2, s76, s3
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 147
		.amdhsa_next_free_sgpr 100
		.amdhsa_accum_offset 148
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end9:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end9-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 22276
; NumSgprs: 106
; NumVgprs: 147
; NumAgprs: 0
; TotalNumVgprs: 147
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 13
; VGPRBlocks: 18
; NumSGPRsForWavesPerEU: 106
; NumVGPRsForWavesPerEU: 147
; AccumOffset: 148
; Occupancy: 3
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 36
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_mov_b32 s79, s3
	s_mov_b32 s5, s2
	s_load_dwordx4 s[64:67], s[0:1], 0x0
	s_load_dwordx2 s[60:61], s[0:1], 0x18
	s_load_dword s2, s[0:1], 0x70
	s_load_dwordx4 s[52:55], s[0:1], 0x38
	s_load_dwordx2 s[76:77], s[0:1], 0x48
	s_load_dwordx4 s[56:59], s[0:1], 0x60
	s_lshl_b32 s3, s4, 8
                                        ; implicit-def: $vgpr146 : SGPR spill to VGPR lane
	v_writelane_b32 v146, s3, 0
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s3, s2, s5
	v_writelane_b32 v146, s5, 1
	s_mul_i32 s2, s2, s5
	s_add_i32 s4, s54, -1
	s_mul_i32 s4, s56, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s5, s55, -1
	s_add_i32 s5, s5, 1
	s_add_i32 s6, s55, 15
	s_add_i32 s7, s77, -1
	s_mul_i32 s33, s57, s7
	s_add_u32 s66, s66, s2
	s_addc_u32 s67, s67, s3
	s_add_i32 s4, s4, s5
	s_ashr_i32 s2, s6, 31
	s_lshr_b32 s2, s2, 28
	s_add_i32 s6, s6, s2
	s_ashr_i32 s27, s6, 4
	s_add_i32 s33, s33, s5
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s5, v33
	s_lshr_b32 s2, s5, 2
	s_add_i32 s2, s2, s79
	s_mul_i32 s3, s2, s56
	s_cmp_gt_i32 s55, 0
	s_cselect_b64 s[28:29], -1, 0
	s_cmp_gt_i32 s54, s2
	s_cselect_b64 s[72:73], -1, 0
	s_lshl_b32 s99, s4, 1
	s_mov_b32 s71, 0x20000
	s_mov_b32 s68, s64
	s_mov_b32 s69, s65
	s_mov_b32 s70, s99
	s_lshl_b32 s18, s3, 1
	v_mov_b32_e32 v0, s18
	buffer_load_dwordx4 v[2:5], v0, s[68:71], 0 offen
	buffer_load_dwordx4 v[6:9], v0, s[68:71], 0 offen offset:16
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v68, -1, v0
	v_lshlrev_b32_e32 v0, 3, v68
	v_lshrrev_b32_e32 v64, 1, v68
	v_and_b32_e32 v32, 8, v0
	v_writelane_b32 v146, s5, 2
	v_lshl_add_u32 v24, s5, 5, v64
	v_mad_u64_u32 v[0:1], s[2:3], v24, s57, v[32:33]
	s_and_b64 s[2:3], s[28:29], s[72:73]
	s_mov_b32 s68, s66
	s_mov_b32 s69, s67
	s_mov_b32 s70, s33
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s4, v2
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s7, v5
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s8, v9
	v_readfirstlane_b32 s9, v8
	v_readfirstlane_b32 s10, v7
	v_readfirstlane_b32 s11, v6
	s_and_b32 s12, s4, 0xffff
	s_pack_lh_b32_b16 s4, 0, s4
	s_pack_lh_b32_b16 s13, 0, s5
	s_pack_lh_b32_b16 s14, 0, s6
	s_pack_lh_b32_b16 s15, 0, s7
	s_pack_lh_b32_b16 s16, 0, s8
	s_pack_lh_b32_b16 s17, 0, s9
	s_pack_lh_b32_b16 s19, 0, s10
	s_pack_lh_b32_b16 s20, 0, s11
	s_or_b32 s4, s4, s12
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s12, s4, 0
	s_cmp_gt_i32 s55, 2
	s_cselect_b64 s[84:85], -1, 0
	s_and_b32 s4, s5, 0xffff
	s_and_b64 s[2:3], s[84:85], s[72:73]
	s_or_b32 s4, s13, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s13, s4, 0
	s_cmp_gt_i32 s55, 4
	s_cselect_b64 s[86:87], -1, 0
	s_and_b32 s4, s6, 0xffff
	s_and_b64 s[2:3], s[86:87], s[72:73]
	s_or_b32 s4, s14, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s14, s4, 0
	s_cmp_gt_i32 s55, 6
	s_cselect_b64 s[88:89], -1, 0
	s_and_b32 s4, s7, 0xffff
	s_and_b64 s[2:3], s[88:89], s[72:73]
	s_or_b32 s4, s15, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s15, s4, 0
	s_cmp_gt_i32 s55, 14
	s_cselect_b64 s[90:91], -1, 0
	s_and_b32 s4, s8, 0xffff
	s_and_b64 s[2:3], s[90:91], s[72:73]
	s_or_b32 s4, s16, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s16, s4, 0
	s_cmp_gt_i32 s55, 12
	s_cselect_b64 s[92:93], -1, 0
	s_and_b32 s4, s9, 0xffff
	s_and_b64 s[2:3], s[92:93], s[72:73]
	s_or_b32 s4, s17, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s17, s4, 0
	s_cmp_gt_i32 s55, 10
	s_cselect_b64 s[34:35], -1, 0
	s_and_b32 s4, s10, 0xffff
	s_and_b64 s[2:3], s[34:35], s[72:73]
	s_or_b32 s4, s19, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s19, s4, 0
	s_cmp_gt_i32 s55, 8
	s_cselect_b64 s[30:31], -1, 0
	s_and_b32 s4, s11, 0xffff
	s_and_b64 s[2:3], s[30:31], s[72:73]
	s_or_b32 s4, s20, s4
	s_and_b64 s[2:3], s[2:3], exec
	buffer_load_ushort v2, v0, s[68:71], 0 offen
	s_cselect_b32 s2, s4, 0
	buffer_load_ushort v3, v0, s[68:71], 0 offen offset:2
	buffer_load_ushort v4, v0, s[68:71], 0 offen offset:4
	buffer_load_ushort v5, v0, s[68:71], 0 offen offset:6
	s_lshl_b32 s98, s57, 7
	v_add_u32_e32 v1, s98, v0
	v_add_u32_e32 v6, 6, v1
	buffer_load_ushort v7, v6, s[68:71], 0 offen
	v_add_u32_e32 v8, 4, v1
	buffer_load_ushort v9, v8, s[68:71], 0 offen
	v_add_u32_e32 v10, 2, v1
	buffer_load_ushort v11, v10, s[68:71], 0 offen
	buffer_load_ushort v12, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v1
	buffer_load_ushort v13, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v10
	buffer_load_ushort v10, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v8
	buffer_load_ushort v8, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v6
	buffer_load_ushort v6, v1, s[68:71], 0 offen
	s_mov_b32 s75, 0
	s_mov_b32 s74, 0xffff
	v_add_u32_e32 v1, s98, v1
	buffer_load_ushort v14, v1, s[68:71], 0 offen
	v_add_u32_e32 v15, -2, v1
	buffer_load_ushort v15, v15, s[68:71], 0 offen
	v_add_u32_e32 v16, -4, v1
	buffer_load_ushort v16, v16, s[68:71], 0 offen
	v_add_u32_e32 v1, -6, v1
	buffer_load_ushort v17, v1, s[68:71], 0 offen
	s_load_dwordx2 s[4:5], s[0:1], 0x78
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v146, s4, 3
	s_nop 1
	v_writelane_b32 v146, s5, 4
	v_and_b32_e32 v65, 63, v68
	v_or_b32_e32 v18, 2, v32
	v_or_b32_e32 v19, 4, v32
	v_or_b32_e32 v20, 6, v32
	v_add_u32_e32 v1, 0x80, v24
	v_cmp_gt_i32_e64 s[8:9], s55, v32
	v_cmp_gt_i32_e32 vcc, s77, v24
	v_cmp_gt_i32_e64 s[50:51], s55, v18
	v_cmp_gt_i32_e64 s[4:5], s55, v19
	v_cmp_gt_i32_e64 s[6:7], s55, v20
	v_cmp_gt_i32_e64 s[10:11], s77, v1
	s_and_b32 s3, s12, 0xffff0000
	s_and_b32 s20, s13, 0xffff0000
	s_and_b32 s21, s14, 0xffff0000
	s_and_b32 s22, s15, 0xffff0000
	s_and_b32 s23, s16, 0xffff0000
	s_and_b32 s24, s17, 0xffff0000
	s_and_b32 s25, s19, 0xffff0000
	s_lshl_b32 s12, s12, 16
	s_lshl_b32 s13, s13, 16
	s_lshl_b32 s14, s14, 16
	s_lshl_b32 s15, s15, 16
	s_lshl_b32 s19, s19, 16
	s_lshl_b32 s17, s17, 16
	s_lshl_b32 s16, s16, 16
	s_and_b32 s26, s2, 0xffff0000
	v_cvt_f16_f32_e32 v18, s12
	v_cvt_f16_f32_e32 v19, s3
	v_cvt_f16_f32_e32 v20, s13
	v_cvt_f16_f32_e32 v21, s20
	v_cvt_f16_f32_e32 v22, s14
	v_cvt_f16_f32_e32 v23, s21
	v_cvt_f16_f32_e32 v25, s15
	v_cvt_f16_f32_e32 v26, s22
	s_lshl_b32 s2, s2, 16
	v_cvt_f16_f32_e32 v27, s19
	v_cvt_f16_f32_e32 v28, s25
	v_cvt_f16_f32_e32 v29, s17
	v_cvt_f16_f32_e32 v30, s24
	v_cvt_f16_f32_e32 v31, s16
	v_cvt_f16_f32_e32 v34, s23
	v_cvt_f16_f32_e32 v35, s2
	v_cvt_f16_f32_e32 v36, s26
	s_and_b64 s[12:13], vcc, s[8:9]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e64 v37, 0, v2, s[12:13]
	s_and_b64 s[12:13], vcc, s[50:51]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e64 v3, 0, v3, s[12:13]
	s_and_b64 s[12:13], vcc, s[4:5]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e64 v38, 0, v4, s[12:13]
	s_and_b64 s[12:13], vcc, s[6:7]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e64 v5, 0, v5, s[12:13]
	s_and_b64 s[12:13], s[10:11], s[6:7]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e64 v39, 0, v7, s[12:13]
	s_and_b64 s[12:13], s[10:11], s[4:5]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e64 v40, 0, v9, s[12:13]
	s_and_b64 s[12:13], s[10:11], s[50:51]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e64 v41, 0, v11, s[12:13]
	s_and_b64 s[12:13], s[8:9], s[10:11]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e64 v12, 0, v12, s[12:13]
	v_add_u32_e32 v4, 0x100, v24
	v_cmp_gt_i32_e64 s[12:13], s77, v4
	s_and_b64 s[14:15], s[8:9], s[12:13]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v42, 0, v13, s[14:15]
	s_and_b64 s[14:15], s[12:13], s[50:51]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v43, 0, v10, s[14:15]
	s_and_b64 s[14:15], s[12:13], s[4:5]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v44, 0, v8, s[14:15]
	s_and_b64 s[14:15], s[12:13], s[6:7]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v45, 0, v6, s[14:15]
	v_add_u32_e32 v2, 0x180, v24
	v_cmp_gt_i32_e64 s[14:15], s77, v2
	s_and_b64 s[16:17], s[14:15], s[6:7]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v46, 0, v14, s[16:17]
	s_and_b64 s[16:17], s[14:15], s[4:5]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v47, 0, v15, s[16:17]
	s_and_b64 s[16:17], s[14:15], s[50:51]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v48, 0, v16, s[16:17]
	s_and_b64 s[16:17], s[8:9], s[14:15]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v49, 0, v17, s[16:17]
	v_pack_b32_f16 v79, v18, v19
	v_pack_b32_f16 v78, v20, v21
	v_pack_b32_f16 v77, v22, v23
	v_pack_b32_f16 v76, v25, v26
	v_pack_b32_f16 v75, v35, v36
	v_pack_b32_f16 v74, v27, v28
	v_pack_b32_f16 v73, v29, v30
	v_pack_b32_f16 v72, v31, v34
	v_lshrrev_b16_e32 v6, 8, v37
	v_lshrrev_b16_e32 v8, 8, v3
	v_lshrrev_b16_e32 v10, 8, v38
	v_lshrrev_b16_e32 v13, 8, v5
	v_lshrrev_b16_e32 v16, 8, v39
	v_lshrrev_b16_e32 v14, 8, v40
	v_lshrrev_b16_e32 v15, 8, v41
	v_lshrrev_b16_e32 v17, 8, v12
	v_lshrrev_b16_e32 v18, 8, v42
	v_lshrrev_b16_e32 v19, 8, v43
	v_lshrrev_b16_e32 v20, 8, v44
	v_lshrrev_b16_e32 v21, 8, v45
	v_lshrrev_b16_e32 v25, 8, v46
	v_lshrrev_b16_e32 v22, 8, v47
	v_lshrrev_b16_e32 v23, 8, v48
	v_lshrrev_b16_e32 v26, 8, v49
	v_and_b32_sdwa v7, s74, v37 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_sdwa v3, s74, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v3 src0_sel:BYTE_0
	v_fma_mixlo_f16 v3, s52, v9, 0
	s_mov_b32 s62, s52
	s_mov_b32 s63, s52
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_and_b32_sdwa v9, s74, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v7
	v_pk_mul_f32 v[8:9], s[52:53], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v7, v9
	v_pk_mul_f32 v[10:11], s[52:53], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v27, v8
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v11
	v_pack_b32_f16 v8, v7, v10
	v_pack_b32_f16 v7, v5, v27
	v_cvt_f32_fp8_sdwa v5, v13 src0_sel:BYTE_0
	v_and_b32_sdwa v10, s74, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v10 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v17 src0_sel:BYTE_0
	v_and_b32_sdwa v11, s74, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pack_b32_f16 v6, v3, v6
	v_fma_mixhi_f16 v9, s52, v5, 0
	v_fma_mixlo_f16 v3, s52, v12, 0
	v_pk_mul_f32 v[10:11], s[52:53], v[10:11] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v12, v15 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v11
	v_pk_mul_f32 v[12:13], s[52:53], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v11, v13
	v_pk_mul_f32 v[14:15], s[52:53], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v12
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v15
	v_pack_b32_f16 v12, v11, v14
	v_pack_b32_f16 v11, v5, v17
	v_cvt_f32_fp8_sdwa v5, v16 src0_sel:BYTE_0
	v_and_b32_sdwa v14, s74, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v18 src0_sel:BYTE_0
	v_and_b32_sdwa v15, s74, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_pack_b32_f16 v10, v3, v10
	v_fma_mixhi_f16 v13, s52, v5, 0
	v_fma_mixlo_f16 v3, s52, v16, 0
	v_pk_mul_f32 v[14:15], s[52:53], v[14:15] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v16, v19 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v20 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v15
	v_pk_mul_f32 v[16:17], s[52:53], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v15, v17
	v_pk_mul_f32 v[18:19], s[52:53], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v20, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v19
	v_pack_b32_f16 v16, v15, v18
	v_pack_b32_f16 v15, v5, v20
	v_cvt_f32_fp8_sdwa v5, v21 src0_sel:BYTE_0
	v_and_b32_sdwa v18, s74, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_and_b32_sdwa v19, s74, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_pack_b32_f16 v14, v3, v14
	v_fma_mixhi_f16 v17, s52, v5, 0
	v_fma_mixlo_f16 v3, s52, v20, 0
	v_pk_mul_f32 v[18:19], s[52:53], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v18
	v_cvt_f32_fp8_sdwa v20, v23 src0_sel:BYTE_0
	v_and_b32_sdwa v18, s74, v47 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_and_b32_sdwa v18, s74, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v18 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v26, v19
	v_pk_mul_f32 v[18:19], s[52:53], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v19
	v_pk_mul_f32 v[20:21], s[52:53], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f32_fp8_sdwa v22, v25 src0_sel:BYTE_0
	v_pack_b32_f16 v20, v19, v20
	v_pack_b32_f16 v19, v26, v18
	v_pack_b32_f16 v18, v3, v5
	v_fma_mixhi_f16 v21, s52, v22, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v67, 1, v32
	v_ashrrev_i32_e32 v3, 31, v24
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v24, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v3, v24, v3
	v_add_u32_e32 v3, v67, v3
	v_lshrrev_b32_e32 v22, 29, v5
	v_add_u32_e32 v22, v5, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v5, v22
	v_xor_b32_e32 v3, v3, v22
	v_lshlrev_b32_e32 v22, 3, v3
	v_lshlrev_b32_e32 v5, 7, v5
	v_lshl_add_u32 v5, v3, 4, v5
	ds_write_b128 v5, v[6:9] offset:32
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v1, v5
	v_add_u32_e32 v5, v5, v67
	v_lshrrev_b32_e32 v7, 29, v6
	v_add_u32_e32 v7, v6, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v6, v7
	v_xor_b32_e32 v5, v5, v7
	v_sub_u32_e32 v3, v5, v3
	v_lshlrev_b32_e32 v3, 3, v3
	v_lshlrev_b32_e32 v7, 6, v6
	v_add3_u32 v3, v22, v7, v3
	v_lshlrev_b32_e32 v7, 1, v3
	ds_write_b128 v7, v[10:13] offset:32
	v_ashrrev_i32_e32 v8, 31, v4
	v_lshrrev_b32_e32 v8, 30, v8
	v_add_u32_e32 v8, v4, v8
	v_ashrrev_i32_e32 v9, 2, v8
	v_sub_u32_e32 v6, v9, v6
	v_and_b32_e32 v8, -4, v8
	v_sub_u32_e32 v8, v4, v8
	v_add_u32_e32 v8, v8, v67
	v_lshrrev_b32_e32 v10, 29, v9
	v_add_u32_e32 v10, v9, v10
	v_and_b32_e32 v10, -8, v10
	v_sub_u32_e32 v10, v9, v10
	v_xor_b32_e32 v8, v8, v10
	v_sub_u32_e32 v5, v8, v5
	v_lshlrev_b32_e32 v6, 6, v6
	v_lshl_add_u32 v5, v5, 3, v6
	v_lshlrev_b32_e32 v6, 1, v5
	v_add3_u32 v6, v7, 32, v6
	ds_write_b128 v6, v[14:17]
	v_ashrrev_i32_e32 v6, 31, v2
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v2, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_sub_u32_e32 v9, v7, v9
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v6, v2, v6
	v_add_u32_e32 v6, v6, v67
	v_lshrrev_b32_e32 v10, 29, v7
	v_add_u32_e32 v10, v7, v10
	v_and_b32_e32 v10, 0xffffff8, v10
	v_sub_u32_e32 v7, v7, v10
	v_xor_b32_e32 v6, v6, v7
	v_sub_u32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshlrev_b32_e32 v7, 7, v9
	v_add_lshl_u32 v3, v5, v3, 1
	v_add3_u32 v3, v6, v7, v3
	ds_write_b128 v3, v[18:21] offset:32
	s_cmp_gt_i32 s55, 16
	s_cselect_b64 s[94:95], -1, 0
	s_cmp_lt_i32 s55, 17
	v_lshrrev_b32_e32 v3, 3, v68
	v_lshrrev_b32_e32 v66, 6, v68
	v_lshlrev_b32_e32 v69, 2, v66
	v_add_u32_e32 v3, 8, v3
	v_lshrrev_b32_e32 v70, 3, v3
	v_sub_u32_e32 v3, v70, v66
	v_lshlrev_b32_e32 v71, 2, v3
	v_mov_b32_e32 v35, 0
	v_writelane_b32 v146, s28, 5
	s_nop 1
	v_writelane_b32 v146, s29, 6
	v_writelane_b32 v146, s30, 7
	s_nop 1
	v_writelane_b32 v146, s31, 8
	v_writelane_b32 v146, s34, 9
	s_nop 1
	v_writelane_b32 v146, s35, 10
	s_cbranch_scc1 .LBB10_4
; %bb.1:                                ; %.preheader.i.i.i.i.i
	v_writelane_b32 v146, s79, 11
	s_mov_b32 s83, s27
	s_max_i32 s16, s27, 2
	v_mad_u64_u32 v[2:3], s[2:3], s57, v2, v[32:33]
	v_mad_u64_u32 v[4:5], s[2:3], s57, v4, v[32:33]
	v_mad_u64_u32 v[6:7], s[2:3], s57, v1, v[32:33]
	s_add_i32 s96, s18, 60
	s_lshl_b32 s97, s16, 4
	s_add_i32 s97, s97, -16
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v1, s66
	v_mov_b32_e32 v3, s67
	v_mov_b32_e32 v5, s33
	v_mov_b32_e32 v7, s64
	v_mov_b32_e32 v24, s65
	v_mov_b32_e32 v25, s99
	v_mov_b32_e32 v35, v34
.LBB10_2:                               ; %.lr.ph.i685.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s78, s75, 16
	v_add_u32_e32 v26, s75, v0
	v_add_u32_e32 v27, s75, v32
	v_readfirstlane_b32 s68, v1
	v_readfirstlane_b32 s69, v3
	v_readfirstlane_b32 s70, v5
	v_add_u32_e32 v28, s75, v6
	v_add_u32_e32 v29, s75, v4
	v_add_u32_e32 v30, s75, v2
	v_readfirstlane_b32 s79, v33
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v18, 0
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v19, 0
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	v_mov_b32_e32 v31, s96
	v_add_u32_e32 v36, 16, v27
	v_add_u32_e32 v37, 18, v27
	v_add_u32_e32 v38, 20, v27
	v_add_u32_e32 v27, 22, v27
	buffer_load_ushort v48, v26, s[68:71], 0 offen offset:16
	buffer_load_ushort v49, v26, s[68:71], 0 offen offset:18
	buffer_load_ushort v50, v26, s[68:71], 0 offen offset:20
	buffer_load_ushort v51, v26, s[68:71], 0 offen offset:22
	buffer_load_ushort v52, v28, s[68:71], 0 offen offset:16
	buffer_load_ushort v53, v28, s[68:71], 0 offen offset:18
	buffer_load_ushort v54, v28, s[68:71], 0 offen offset:20
	buffer_load_ushort v55, v28, s[68:71], 0 offen offset:22
	buffer_load_ushort v56, v29, s[68:71], 0 offen offset:16
	buffer_load_ushort v57, v29, s[68:71], 0 offen offset:18
	buffer_load_ushort v58, v29, s[68:71], 0 offen offset:20
	buffer_load_ushort v59, v29, s[68:71], 0 offen offset:22
	buffer_load_ushort v60, v30, s[68:71], 0 offen offset:16
	buffer_load_ushort v61, v30, s[68:71], 0 offen offset:18
	buffer_load_ushort v62, v30, s[68:71], 0 offen offset:20
	s_nop 0
	buffer_load_ushort v30, v30, s[68:71], 0 offen offset:22
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s2, s79, 31
	v_readfirstlane_b32 s68, v7
	v_readfirstlane_b32 s69, v24
	v_readfirstlane_b32 s70, v25
	v_lshl_add_u32 v26, s79, 5, v64
	v_cmp_gt_i32_e64 s[48:49], s55, v36
	v_cmp_gt_i32_e64 s[46:47], s55, v37
	v_cmp_gt_i32_e64 s[44:45], s55, v38
	v_cmp_gt_i32_e64 s[42:43], s55, v27
	s_lshr_b32 s2, s2, 30
	v_ashrrev_i32_e32 v27, 31, v26
	v_add_u32_e32 v63, 0x80, v26
	v_add_u32_e32 v80, 0x100, v26
	v_add_u32_e32 v81, 0x180, v26
	s_and_b64 s[16:17], vcc, s[48:49]
	s_and_b64 s[18:19], vcc, s[46:47]
	s_and_b64 s[20:21], vcc, s[44:45]
	s_and_b64 s[22:23], vcc, s[42:43]
	s_and_b64 s[24:25], s[10:11], s[42:43]
	s_and_b64 s[26:27], s[10:11], s[44:45]
	s_and_b64 s[28:29], s[10:11], s[46:47]
	s_and_b64 s[30:31], s[10:11], s[48:49]
	s_and_b64 s[34:35], s[12:13], s[48:49]
	s_and_b64 s[36:37], s[12:13], s[46:47]
	s_and_b64 s[38:39], s[12:13], s[44:45]
	s_and_b64 s[40:41], s[12:13], s[42:43]
	s_and_b64 s[42:43], s[14:15], s[42:43]
	s_and_b64 s[44:45], s[14:15], s[44:45]
	s_and_b64 s[46:47], s[14:15], s[46:47]
	s_and_b64 s[48:49], s[14:15], s[48:49]
	s_add_i32 s2, s79, s2
	v_lshrrev_b32_e32 v27, 30, v27
	v_ashrrev_i32_e32 v28, 31, v63
	v_ashrrev_i32_e32 v29, 31, v80
	v_ashrrev_i32_e32 v36, 31, v81
	s_and_b32 s2, s2, 0x3fffffc
	v_add_u32_e32 v27, v26, v27
	v_lshrrev_b32_e32 v28, 30, v28
	v_lshrrev_b32_e32 v29, 30, v29
	v_lshrrev_b32_e32 v36, 30, v36
	s_sub_i32 s2, s79, s2
	v_ashrrev_i32_e32 v82, 2, v27
	v_and_b32_e32 v27, -4, v27
	v_add_u32_e32 v28, v63, v28
	v_add_u32_e32 v29, v80, v29
	v_add_u32_e32 v36, v81, v36
	v_lshl_or_b32 v37, s2, 6, v65
	s_cmp_gt_i32 s55, s78
	v_sub_u32_e32 v26, v26, v27
	v_lshrrev_b32_e32 v83, 29, v82
	v_lshlrev_b32_e32 v84, 7, v82
	v_ashrrev_i32_e32 v85, 2, v28
	v_and_b32_e32 v86, -4, v28
	v_ashrrev_i32_e32 v87, 2, v29
	v_and_b32_e32 v88, -4, v29
	v_ashrrev_i32_e32 v89, 2, v36
	v_and_b32_e32 v90, 0xffffffc, v36
	v_ashrrev_i32_e32 v27, 31, v37
	v_add_u32_e32 v28, 0x100, v37
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s79, s96, 28
	v_add_u32_e32 v91, v26, v67
	v_lshrrev_b32_e32 v26, 30, v27
	v_ashrrev_i32_e32 v27, 31, v28
	v_mov_b32_e32 v92, s79
	v_add_u32_e32 v26, v37, v26
	v_lshrrev_b32_e32 v27, 30, v27
	v_ashrrev_i32_e32 v29, 2, v26
	v_and_b32_e32 v26, -4, v26
	v_add_u32_e32 v27, v28, v27
	v_sub_u32_e32 v26, v37, v26
	v_lshrrev_b32_e32 v36, 29, v29
	v_lshlrev_b32_e32 v37, 6, v29
	v_ashrrev_i32_e32 v38, 2, v27
	v_and_b32_e32 v27, -4, v27
	v_add_u32_e32 v26, v26, v69
	v_add_u32_e32 v36, v29, v36
	v_sub_u32_e32 v27, v28, v27
	v_lshrrev_b32_e32 v28, 29, v38
	v_lshlrev_b32_e32 v39, 7, v38
	v_and_b32_e32 v36, -8, v36
	v_add_u32_e32 v40, v26, v71
	v_add_u32_e32 v27, v27, v69
	v_add_u32_e32 v28, v38, v28
	v_sub_u32_e32 v29, v29, v36
	v_and_b32_e32 v28, -8, v28
	v_add_u32_e32 v36, v27, v71
	v_xor_b32_e32 v26, v26, v29
	v_xor_b32_e32 v29, v40, v29
	v_sub_u32_e32 v28, v38, v28
	v_lshlrev_b32_e32 v38, 3, v26
	v_sub_u32_e32 v29, v29, v26
	v_xor_b32_e32 v27, v27, v28
	v_xor_b32_e32 v28, v36, v28
	v_lshlrev_b32_e32 v36, 4, v26
	v_sub_u32_e32 v27, v27, v26
	v_sub_u32_e32 v26, v28, v26
	v_add_lshl_u32 v28, v38, v37, 1
	v_add3_u32 v36, v36, v39, 32
	v_lshlrev_b32_e32 v29, 4, v29
	v_lshl_add_u32 v37, v27, 4, v36
	v_add3_u32 v40, v28, 32, v29
	v_lshl_add_u32 v44, v26, 4, v36
	ds_read_b128 v[26:29], v28 offset:32
	ds_read_b128 v[36:39], v37
	ds_read_b128 v[40:43], v40
	ds_read_b128 v[44:47], v44
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v92, v92, s[68:71], 0 offen
	v_add_u32_e32 v83, v82, v83
	v_sub_u32_e32 v63, v63, v86
	v_lshrrev_b32_e32 v86, 29, v85
	v_lshlrev_b32_e32 v93, 6, v85
	v_sub_u32_e32 v94, v87, v85
	v_sub_u32_e32 v80, v80, v88
	v_lshrrev_b32_e32 v88, 29, v87
	v_sub_u32_e32 v95, v89, v87
	v_sub_u32_e32 v81, v81, v90
	v_lshrrev_b32_e32 v90, 29, v89
	s_and_b64 s[2:3], s[72:73], s[2:3]
	v_and_b32_e32 v83, -8, v83
	v_add_u32_e32 v63, v63, v67
	v_add_u32_e32 v86, v85, v86
	v_add_u32_e32 v80, v80, v67
	v_add_u32_e32 v88, v87, v88
	v_lshlrev_b32_e32 v94, 6, v94
	v_add_u32_e32 v81, v81, v67
	v_add_u32_e32 v90, v89, v90
	v_lshlrev_b32_e32 v95, 7, v95
	v_sub_u32_e32 v82, v82, v83
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s79, v92
	s_and_b32 s80, s79, 0xffff
	s_pack_lh_b32_b16 s79, 0, s79
	s_or_b32 s79, s79, s80
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s79, s79, 0
	s_add_i32 s2, s75, 18
	s_cmp_gt_i32 s55, s2
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s80, s96, 24
	v_mov_b32_e32 v83, s80
	buffer_load_dword v83, v83, s[68:71], 0 offen
	v_and_b32_e32 v86, -8, v86
	v_and_b32_e32 v88, -8, v88
	v_and_b32_e32 v90, 0xffffff8, v90
	v_xor_b32_e32 v82, v91, v82
	v_sub_u32_e32 v85, v85, v86
	v_sub_u32_e32 v86, v87, v88
	v_sub_u32_e32 v87, v89, v90
	v_lshlrev_b32_e32 v88, 3, v82
	v_lshl_add_u32 v84, v82, 4, v84
	v_xor_b32_e32 v63, v63, v85
	v_xor_b32_e32 v80, v80, v86
	v_xor_b32_e32 v81, v81, v87
	v_sub_u32_e32 v82, v63, v82
	v_sub_u32_e32 v63, v80, v63
	v_sub_u32_e32 v80, v81, v80
	v_lshlrev_b32_e32 v81, 3, v82
	v_lshl_add_u32 v63, v63, 3, v94
	v_lshlrev_b32_e32 v80, 4, v80
	v_add3_u32 v81, v88, v93, v81
	v_lshlrev_b32_e32 v82, 1, v63
	v_lshlrev_b32_e32 v85, 1, v81
	v_add_lshl_u32 v63, v63, v81, 1
	v_add3_u32 v81, v85, 32, v82
	s_and_b64 s[2:3], s[72:73], s[2:3]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s80, v83
	s_and_b32 s81, s80, 0xffff
	s_pack_lh_b32_b16 s80, 0, s80
	s_or_b32 s80, s80, s81
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s2, s80, 0
	s_add_i32 s3, s75, 20
	s_cmp_gt_i32 s55, s3
	s_cselect_b64 s[80:81], -1, 0
	s_sub_i32 s3, s96, 20
	v_mov_b32_e32 v82, s3
	buffer_load_dword v82, v82, s[68:71], 0 offen
	v_add3_u32 v63, v80, v95, v63
	buffer_load_dword v31, v31, s[68:71], 0 offen
	v_dot2c_f32_f16_e32 v8, v79, v26
	v_dot2c_f32_f16_e32 v10, v78, v27
	v_dot2c_f32_f16_e32 v12, v77, v28
	v_dot2c_f32_f16_e32 v14, v76, v29
	v_dot2c_f32_f16_e32 v9, v79, v36
	v_dot2c_f32_f16_e32 v11, v78, v37
	v_dot2c_f32_f16_e32 v13, v77, v38
	v_dot2c_f32_f16_e32 v15, v76, v39
	v_dot2c_f32_f16_e32 v16, v75, v40
	v_dot2c_f32_f16_e32 v18, v74, v41
	v_dot2c_f32_f16_e32 v20, v73, v42
	v_dot2c_f32_f16_e32 v22, v72, v43
	v_dot2c_f32_f16_e32 v17, v75, v44
	v_dot2c_f32_f16_e32 v19, v74, v45
	v_dot2c_f32_f16_e32 v21, v73, v46
	v_dot2c_f32_f16_e32 v23, v72, v47
	v_pk_add_f32 v[8:9], v[34:35], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[10:11], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[12:13], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[14:15], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[16:17], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[18:19], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[20:21], v[8:9]
	s_nop 0
	v_pk_add_f32 v[34:35], v[22:23], v[8:9]
	s_and_b64 s[80:81], s[72:73], s[80:81]
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s3, v82
	s_and_b32 s82, s3, 0xffff
	s_pack_lh_b32_b16 s3, 0, s3
	s_or_b32 s3, s3, s82
	s_and_b64 s[80:81], s[80:81], exec
	s_cselect_b32 s3, s3, 0
	s_add_i32 s80, s75, 22
	s_cmp_gt_i32 s55, s80
	s_cselect_b64 s[80:81], -1, 0
	s_add_i32 s82, s96, -16
	v_mov_b32_e32 v8, s82
	buffer_load_dword v8, v8, s[68:71], 0 offen
	v_cndmask_b32_e64 v9, 0, v48, s[16:17]
	v_cndmask_b32_e64 v10, 0, v49, s[18:19]
	v_cndmask_b32_e64 v11, 0, v50, s[20:21]
	v_cndmask_b32_e64 v12, 0, v51, s[22:23]
	v_cndmask_b32_e64 v13, 0, v55, s[24:25]
	v_cndmask_b32_e64 v14, 0, v54, s[26:27]
	v_cndmask_b32_e64 v15, 0, v53, s[28:29]
	v_cndmask_b32_e64 v16, 0, v52, s[30:31]
	v_cndmask_b32_e64 v17, 0, v56, s[34:35]
	v_cndmask_b32_e64 v18, 0, v57, s[36:37]
	v_cndmask_b32_e64 v19, 0, v58, s[38:39]
	v_cndmask_b32_e64 v20, 0, v59, s[40:41]
	v_cndmask_b32_e64 v21, 0, v30, s[42:43]
	v_cndmask_b32_e64 v22, 0, v62, s[44:45]
	v_cndmask_b32_e64 v23, 0, v61, s[46:47]
	v_cndmask_b32_e64 v26, 0, v60, s[48:49]
	v_lshrrev_b16_e32 v27, 8, v9
	v_lshrrev_b16_e32 v28, 8, v10
	v_lshrrev_b16_e32 v29, 8, v11
	v_lshrrev_b16_e32 v30, 8, v12
	v_lshrrev_b16_e32 v36, 8, v13
	v_lshrrev_b16_e32 v37, 8, v14
	v_lshrrev_b16_e32 v38, 8, v15
	v_lshrrev_b16_e32 v39, 8, v16
	v_lshrrev_b16_e32 v40, 8, v17
	v_lshrrev_b16_e32 v41, 8, v18
	v_lshrrev_b16_e32 v42, 8, v19
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s18, v31
	s_pack_lh_b32_b16 s19, 0, s18
	s_and_b64 s[16:17], s[72:73], s[80:81]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s20, v8
	s_and_b32 s21, s20, 0xffff
	s_pack_lh_b32_b16 s20, 0, s20
	s_or_b32 s20, s20, s21
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s20, s20, 0
	s_add_i32 s16, s75, 30
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_and_b32 s18, s18, 0xffff
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_or_b32 s18, s19, s18
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s18, s18, 0
	s_add_i32 s16, s75, 28
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_add_i32 s19, s96, -4
	v_mov_b32_e32 v8, s19
	buffer_load_dword v31, v8, s[68:71], 0 offen
	v_lshrrev_b16_e32 v43, 8, v20
	v_lshrrev_b16_e32 v44, 8, v21
	v_lshrrev_b16_e32 v45, 8, v22
	v_lshrrev_b16_e32 v46, 8, v23
	v_lshrrev_b16_e32 v47, 8, v26
	v_and_b32_sdwa v8, s74, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v9, s74, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v11, s74, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v48, s74, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v16, s74, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v15, s74, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v49, s74, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v50, s74, v13 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v51, s74, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v52, s74, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v53, s74, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v54, s74, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v55, s74, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v56, s74, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v57, s74, v22 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v58, s74, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v37 src0_sel:BYTE_0
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s19, v31
	s_and_b32 s21, s19, 0xffff
	s_pack_lh_b32_b16 s19, 0, s19
	s_or_b32 s19, s19, s21
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s19, s19, 0
	s_add_i32 s16, s75, 26
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_add_i32 s21, s96, -8
	v_mov_b32_e32 v19, s21
	buffer_load_dword v38, v19, s[68:71], 0 offen
	v_cvt_f32_fp8_sdwa v19, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v36 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v44 src0_sel:BYTE_0
	v_fma_mixlo_f16 v43, s52, v59, 0
	v_pk_mul_f32 v[8:9], s[62:63], v[8:9]
	v_pk_mul_f32 v[10:11], s[62:63], v[10:11]
	v_pk_mul_f32 v[12:13], s[62:63], v[12:13]
	v_fma_mixlo_f16 v44, s52, v60, 0
	v_pk_mul_f32 v[14:15], s[62:63], v[14:15]
	v_pk_mul_f32 v[16:17], s[62:63], v[16:17]
	v_pk_mul_f32 v[18:19], s[62:63], v[18:19]
	v_fma_mixlo_f16 v45, s52, v49, 0
	v_pk_mul_f32 v[20:21], s[62:63], v[20:21]
	v_pk_mul_f32 v[22:23], s[62:63], v[22:23]
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	v_fma_mixlo_f16 v41, s52, v41, 0
	v_pk_mul_f32 v[28:29], s[62:63], v[28:29]
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	v_pk_mul_f32 v[36:37], s[62:63], v[36:37]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v46, v10
	v_cvt_f16_f32_e32 v10, v11
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s21, v38
	s_and_b32 s22, s21, 0xffff
	s_pack_lh_b32_b16 s21, 0, s21
	s_or_b32 s21, s21, s22
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s21, s21, 0
	s_add_i32 s16, s75, 24
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_add_i32 s22, s96, -12
	v_mov_b32_e32 v11, s22
	buffer_load_dword v38, v11, s[68:71], 0 offen
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v47, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v18, v23
	v_cvt_f16_f32_e32 v19, v27
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v29, v30
	v_cvt_f16_f32_e32 v30, v31
	v_cvt_f16_f32_e32 v23, v37
	v_cvt_f16_f32_e32 v31, v36
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v46
	v_pack_b32_f16 v8, v43, v8
	v_fma_mixhi_f16 v11, s52, v48, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v44, v47
	v_fma_mixhi_f16 v15, s52, v39, 0
	v_pack_b32_f16 v18, v18, v26
	v_pack_b32_f16 v17, v21, v22
	v_pack_b32_f16 v16, v45, v20
	v_fma_mixhi_f16 v19, s52, v40, 0
	v_pack_b32_f16 v22, v30, v31
	v_pack_b32_f16 v21, v28, v29
	v_pack_b32_f16 v20, v41, v27
	v_fma_mixhi_f16 v23, s52, v42, 0
	ds_write_b128 v84, v[8:11] offset:32
	ds_write_b128 v85, v[12:15] offset:32
	ds_write_b128 v81, v[16:19]
	ds_write_b128 v63, v[20:23] offset:32
	s_mov_b32 s75, s78
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s22, v38
	s_and_b32 s23, s22, 0xffff
	s_pack_lh_b32_b16 s22, 0, s22
	s_or_b32 s22, s22, s23
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s16, s22, 0
	s_and_b32 s17, s79, 0xffff0000
	s_and_b32 s22, s2, 0xffff0000
	s_and_b32 s23, s3, 0xffff0000
	s_and_b32 s24, s20, 0xffff0000
	s_and_b32 s25, s18, 0xffff0000
	s_and_b32 s26, s19, 0xffff0000
	s_and_b32 s27, s21, 0xffff0000
	s_lshl_b32 s28, s79, 16
	s_lshl_b32 s2, s2, 16
	s_lshl_b32 s3, s3, 16
	s_lshl_b32 s20, s20, 16
	s_lshl_b32 s21, s21, 16
	s_lshl_b32 s19, s19, 16
	s_lshl_b32 s18, s18, 16
	s_add_i32 s96, s96, 32
	s_and_b32 s29, s16, 0xffff0000
	v_cvt_f16_f32_e32 v8, s28
	v_cvt_f16_f32_e32 v9, s17
	v_cvt_f16_f32_e32 v10, s2
	v_cvt_f16_f32_e32 v11, s22
	v_cvt_f16_f32_e32 v12, s3
	v_cvt_f16_f32_e32 v13, s23
	v_cvt_f16_f32_e32 v14, s20
	v_cvt_f16_f32_e32 v15, s24
	s_lshl_b32 s2, s16, 16
	v_cvt_f16_f32_e32 v16, s21
	v_cvt_f16_f32_e32 v17, s27
	v_cvt_f16_f32_e32 v18, s19
	v_cvt_f16_f32_e32 v19, s26
	v_cvt_f16_f32_e32 v20, s18
	v_cvt_f16_f32_e32 v21, s25
	v_cvt_f16_f32_e32 v22, s2
	v_cvt_f16_f32_e32 v23, s29
	s_cmp_lg_u32 s97, s78
	v_pack_b32_f16 v79, v8, v9
	v_pack_b32_f16 v78, v10, v11
	v_pack_b32_f16 v77, v12, v13
	v_pack_b32_f16 v76, v14, v15
	v_pack_b32_f16 v74, v16, v17
	v_pack_b32_f16 v73, v18, v19
	v_pack_b32_f16 v72, v20, v21
	v_pack_b32_f16 v75, v22, v23
	s_cbranch_scc1 .LBB10_2
; %bb.3:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi2ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV4
	s_mov_b32 s27, s83
	v_readlane_b32 s79, v146, 11
	v_readlane_b32 s28, v146, 5
	v_readlane_b32 s29, v146, 6
	v_readlane_b32 s30, v146, 7
	v_readlane_b32 s31, v146, 8
	v_readlane_b32 s34, v146, 9
	v_readlane_b32 s35, v146, 10
	s_branch .LBB10_5
.LBB10_4:
	v_mov_b32_e32 v34, 0
.LBB10_5:                               ; %Flow247
	s_load_dwordx4 s[0:3], s[0:1], 0x28
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v146, s0, 12
	s_nop 1
	v_writelane_b32 v146, s1, 13
	v_writelane_b32 v146, s2, 14
	v_writelane_b32 v146, s3, 15
	s_mov_b32 s69, s77
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v0, s1, 6, v65
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v69
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v71
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v69
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v71
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s79
	s_mul_i32 s2, s1, s56
	s_cmp_gt_i32 s54, s1
	s_cselect_b64 s[96:97], -1, 0
	s_mov_b32 s75, 0x20000
	s_mov_b32 s72, s64
	s_mov_b32 s73, s65
	s_mov_b32 s74, s99
	s_lshl_b32 s18, s2, 1
	v_mov_b32_e32 v16, s18
	buffer_load_dwordx4 v[18:21], v16, s[72:75], 0 offen
	buffer_load_dwordx4 v[22:25], v16, s[72:75], 0 offen offset:16
	s_mov_b32 s68, 0xffff
	v_lshl_add_u32 v44, s0, 5, v64
	v_add_u32_e32 v26, 0x200, v44
	v_mad_u64_u32 v[16:17], s[0:1], v26, s57, v[32:33]
	s_and_b64 s[0:1], s[28:29], s[96:97]
	s_mov_b32 s72, s66
	s_mov_b32 s73, s67
	s_mov_b32 s74, s33
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s2, v18
	v_readfirstlane_b32 s3, v19
	v_readfirstlane_b32 s10, v20
	v_readfirstlane_b32 s11, v21
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s12, v25
	v_readfirstlane_b32 s13, v24
	s_and_b32 s14, s2, 0xffff
	s_pack_lh_b32_b16 s2, 0, s2
	s_pack_lh_b32_b16 s15, 0, s3
	s_pack_lh_b32_b16 s16, 0, s10
	s_pack_lh_b32_b16 s17, 0, s11
	s_pack_lh_b32_b16 s19, 0, s12
	s_or_b32 s2, s2, s14
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s2, s2, 0
	s_and_b64 s[0:1], s[84:85], s[96:97]
	s_and_b32 s3, s3, 0xffff
	s_or_b32 s3, s15, s3
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s3, s3, 0
	s_and_b64 s[0:1], s[86:87], s[96:97]
	s_and_b32 s10, s10, 0xffff
	s_or_b32 s10, s16, s10
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s10, s10, 0
	s_and_b64 s[0:1], s[88:89], s[96:97]
	s_and_b32 s11, s11, 0xffff
	s_or_b32 s11, s17, s11
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s11, s11, 0
	s_and_b64 s[0:1], s[90:91], s[96:97]
	s_and_b32 s12, s12, 0xffff
	s_or_b32 s12, s19, s12
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s12, s12, 0
	s_and_b64 s[0:1], s[92:93], s[96:97]
	s_and_b32 s14, s13, 0xffff
	buffer_load_ushort v17, v16, s[72:75], 0 offen
	s_pack_lh_b32_b16 s13, 0, s13
	buffer_load_ushort v18, v16, s[72:75], 0 offen offset:2
	s_or_b32 s13, s13, s14
	buffer_load_ushort v19, v16, s[72:75], 0 offen offset:4
	s_and_b64 s[0:1], s[0:1], exec
	buffer_load_ushort v20, v16, s[72:75], 0 offen offset:6
	s_cselect_b32 s13, s13, 0
	v_add_u32_e32 v21, s98, v16
	v_add_u32_e32 v24, 6, v21
	buffer_load_ushort v25, v24, s[72:75], 0 offen
	v_add_u32_e32 v27, 4, v21
	buffer_load_ushort v28, v27, s[72:75], 0 offen
	v_add_u32_e32 v29, 2, v21
	buffer_load_ushort v30, v29, s[72:75], 0 offen
	s_and_b64 s[0:1], s[34:35], s[96:97]
	buffer_load_ushort v31, v21, s[72:75], 0 offen
	v_readfirstlane_b32 s14, v23
	s_and_b32 s15, s14, 0xffff
	v_add_u32_e32 v21, s98, v21
	buffer_load_ushort v21, v21, s[72:75], 0 offen
	v_add_u32_e32 v23, s98, v29
	buffer_load_ushort v23, v23, s[72:75], 0 offen
	v_add_u32_e32 v27, s98, v27
	buffer_load_ushort v27, v27, s[72:75], 0 offen
	v_add_u32_e32 v24, s98, v24
	buffer_load_ushort v29, v24, s[72:75], 0 offen
	s_pack_lh_b32_b16 s14, 0, s14
	s_or_b32 s14, s14, s15
	v_add_u32_e32 v24, s98, v24
	buffer_load_ushort v36, v24, s[72:75], 0 offen
	v_add_u32_e32 v37, -2, v24
	buffer_load_ushort v37, v37, s[72:75], 0 offen
	v_add_u32_e32 v38, -4, v24
	buffer_load_ushort v38, v38, s[72:75], 0 offen
	v_add_u32_e32 v24, -6, v24
	buffer_load_ushort v24, v24, s[72:75], 0 offen
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s14, s14, 0
	s_and_b64 s[0:1], s[30:31], s[96:97]
	v_readfirstlane_b32 s15, v22
	s_and_b32 s16, s15, 0xffff
	s_pack_lh_b32_b16 s15, 0, s15
	s_or_b32 s15, s15, s16
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s0, s15, 0
	s_and_b32 s1, s2, 0xffff0000
	s_and_b32 s15, s3, 0xffff0000
	s_and_b32 s16, s10, 0xffff0000
	s_and_b32 s17, s11, 0xffff0000
	s_and_b32 s19, s12, 0xffff0000
	s_and_b32 s20, s13, 0xffff0000
	s_and_b32 s21, s14, 0xffff0000
	s_and_b32 s22, s0, 0xffff0000
	s_lshl_b32 s2, s2, 16
	v_cvt_f16_f32_e32 v22, s2
	v_cvt_f16_f32_e32 v39, s1
	s_lshl_b32 s1, s3, 16
	v_cvt_f16_f32_e32 v40, s1
	v_cvt_f16_f32_e32 v41, s15
	s_lshl_b32 s1, s10, 16
	v_cvt_f16_f32_e32 v42, s1
	v_cvt_f16_f32_e32 v43, s16
	s_lshl_b32 s1, s11, 16
	v_cvt_f16_f32_e32 v45, s1
	v_cvt_f16_f32_e32 v46, s17
	s_lshl_b32 s0, s0, 16
	v_cvt_f16_f32_e32 v47, s0
	v_cvt_f16_f32_e32 v48, s22
	s_lshl_b32 s0, s14, 16
	v_cvt_f16_f32_e32 v49, s0
	v_cvt_f16_f32_e32 v50, s21
	s_lshl_b32 s0, s13, 16
	v_cvt_f16_f32_e32 v51, s0
	v_cvt_f16_f32_e32 v52, s20
	s_lshl_b32 s0, s12, 16
	v_cvt_f16_f32_e32 v53, s0
	v_cvt_f16_f32_e32 v54, s19
	v_cmp_gt_i32_e64 s[10:11], s77, v26
	s_and_b64 vcc, s[8:9], s[10:11]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e32 v26, 0, v17, vcc
	s_and_b64 vcc, s[50:51], s[10:11]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e32 v55, 0, v18, vcc
	s_and_b64 vcc, s[4:5], s[10:11]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e32 v19, 0, v19, vcc
	s_and_b64 vcc, s[6:7], s[10:11]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e32 v56, 0, v20, vcc
	v_add_u32_e32 v17, 0x280, v44
	v_cmp_gt_i32_e64 s[12:13], s77, v17
	s_and_b64 vcc, s[6:7], s[12:13]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e32 v57, 0, v25, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v58, 0, v28, vcc
	s_and_b64 vcc, s[50:51], s[12:13]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v28, 0, v30, vcc
	s_and_b64 vcc, s[8:9], s[12:13]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v30, 0, v31, vcc
	v_add_u32_e32 v20, 0x300, v44
	v_cmp_gt_i32_e64 s[14:15], s77, v20
	s_and_b64 vcc, s[8:9], s[14:15]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e32 v21, 0, v21, vcc
	s_and_b64 vcc, s[50:51], s[14:15]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v59, 0, v23, vcc
	s_and_b64 vcc, s[4:5], s[14:15]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v60, 0, v27, vcc
	s_and_b64 vcc, s[6:7], s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e32 v61, 0, v29, vcc
	v_add_u32_e32 v18, 0x380, v44
	v_cmp_gt_i32_e64 s[16:17], s77, v18
	s_and_b64 vcc, s[6:7], s[16:17]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v62, 0, v36, vcc
	s_and_b64 vcc, s[4:5], s[16:17]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v63, 0, v37, vcc
	s_and_b64 vcc, s[50:51], s[16:17]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v88, 0, v38, vcc
	s_and_b64 vcc, s[8:9], s[16:17]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v89, 0, v24, vcc
	v_pack_b32_f16 v87, v22, v39
	v_pack_b32_f16 v86, v40, v41
	v_pack_b32_f16 v85, v42, v43
	v_pack_b32_f16 v84, v45, v46
	v_pack_b32_f16 v83, v47, v48
	v_pack_b32_f16 v82, v49, v50
	v_pack_b32_f16 v81, v51, v52
	v_pack_b32_f16 v80, v53, v54
	v_lshrrev_b16_e32 v22, 8, v26
	v_lshrrev_b16_e32 v24, 8, v55
	v_lshrrev_b16_e32 v27, 8, v19
	v_lshrrev_b16_e32 v29, 8, v56
	v_lshrrev_b16_e32 v36, 8, v57
	v_lshrrev_b16_e32 v31, 8, v58
	v_lshrrev_b16_e32 v37, 8, v28
	v_lshrrev_b16_e32 v38, 8, v30
	v_lshrrev_b16_e32 v39, 8, v21
	v_lshrrev_b16_e32 v40, 8, v59
	v_lshrrev_b16_e32 v41, 8, v60
	v_lshrrev_b16_e32 v42, 8, v61
	v_lshrrev_b16_e32 v45, 8, v62
	v_lshrrev_b16_e32 v43, 8, v63
	v_and_b32_sdwa v23, s68, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_and_b32_sdwa v23, s68, v55 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_lshrrev_b16_e32 v46, 8, v88
	v_lshrrev_b16_e32 v47, 8, v89
	v_fma_mixlo_f16 v48, s52, v25, 0
	v_pk_mul_f32 v[22:23], s[62:63], v[22:23]
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_and_b32_sdwa v19, s68, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_and_b32_sdwa v19, s68, v56 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v19 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v19, v23
	v_pk_mul_f32 v[24:25], s[62:63], v[24:25]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v25
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v49, v24
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v25, v27
	v_pack_b32_f16 v24, v23, v26
	v_pack_b32_f16 v23, v19, v49
	v_cvt_f32_fp8_sdwa v19, v29 src0_sel:BYTE_0
	v_and_b32_sdwa v26, s68, v30 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v38 src0_sel:BYTE_0
	v_and_b32_sdwa v27, s68, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v48, v22
	v_fma_mixhi_f16 v25, s52, v19, 0
	v_fma_mixlo_f16 v19, s52, v29, 0
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	v_cvt_f32_fp8_sdwa v28, v37 src0_sel:BYTE_0
	v_and_b32_sdwa v29, s68, v58 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v31 src0_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v57 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v27, v27
	v_pk_mul_f32 v[28:29], s[62:63], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v29
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v38, v28
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v29, v31
	v_pack_b32_f16 v28, v37, v30
	v_pack_b32_f16 v27, v27, v38
	v_cvt_f32_fp8_sdwa v36, v36 src0_sel:BYTE_0
	v_and_b32_sdwa v21, s68, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v39 src0_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v59 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v26, v19, v26
	v_fma_mixhi_f16 v29, s52, v36, 0
	v_fma_mixlo_f16 v19, s52, v21, 0
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	v_cvt_f32_fp8_sdwa v36, v40 src0_sel:BYTE_0
	v_and_b32_sdwa v21, s68, v60 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v41 src0_sel:BYTE_0
	v_and_b32_sdwa v21, s68, v61 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v31
	v_pk_mul_f32 v[36:37], s[62:63], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v37
	v_pk_mul_f32 v[38:39], s[62:63], v[38:39]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v38
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v40, v30
	v_cvt_f16_f32_e32 v39, v39
	v_pack_b32_f16 v38, v31, v37
	v_pack_b32_f16 v37, v21, v36
	v_cvt_f32_fp8_sdwa v21, v42 src0_sel:BYTE_0
	v_and_b32_sdwa v30, s68, v89 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v47 src0_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v88 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v40
	v_fma_mixhi_f16 v39, s52, v21, 0
	v_fma_mixlo_f16 v19, s52, v41, 0
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v30
	v_cvt_f32_fp8_sdwa v40, v46 src0_sel:BYTE_0
	v_and_b32_sdwa v30, s68, v63 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v43 src0_sel:BYTE_0
	v_and_b32_sdwa v30, s68, v62 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v30 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v46, v31
	v_pk_mul_f32 v[30:31], s[62:63], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v31
	v_pk_mul_f32 v[40:41], s[62:63], v[42:43]
	s_nop 0
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v43, v41
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_pack_b32_f16 v42, v31, v40
	v_pack_b32_f16 v41, v46, v30
	v_pack_b32_f16 v40, v19, v21
	v_fma_mixhi_f16 v43, s52, v45, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v44
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v44, v19
	v_ashrrev_i32_e32 v21, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v44, v19
	v_add_u32_e32 v19, v19, v67
	v_lshrrev_b32_e32 v30, 29, v21
	v_add_u32_e32 v30, v21, v30
	v_and_b32_e32 v30, -8, v30
	v_sub_u32_e32 v30, v21, v30
	v_xor_b32_e32 v19, v19, v30
	v_lshlrev_b32_e32 v30, 3, v19
	v_lshlrev_b32_e32 v21, 7, v21
	v_lshl_add_u32 v21, v19, 4, v21
	ds_write_b128 v21, v[22:25] offset:32
	v_add_u32_e32 v21, 0x80, v44
	v_ashrrev_i32_e32 v22, 31, v21
	v_lshrrev_b32_e32 v22, 30, v22
	v_add_u32_e32 v22, v21, v22
	v_ashrrev_i32_e32 v23, 2, v22
	v_and_b32_e32 v22, -4, v22
	v_sub_u32_e32 v21, v21, v22
	v_add_u32_e32 v21, v21, v67
	v_lshrrev_b32_e32 v22, 29, v23
	v_add_u32_e32 v22, v23, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v23, v22
	v_xor_b32_e32 v21, v21, v22
	v_sub_u32_e32 v19, v21, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v22, 6, v23
	v_add3_u32 v19, v30, v22, v19
	v_lshlrev_b32_e32 v22, 1, v19
	ds_write_b128 v22, v[26:29] offset:32
	v_add_u32_e32 v24, 0x100, v44
	v_ashrrev_i32_e32 v25, 31, v24
	v_lshrrev_b32_e32 v25, 30, v25
	v_add_u32_e32 v25, v24, v25
	v_ashrrev_i32_e32 v26, 2, v25
	v_sub_u32_e32 v23, v26, v23
	v_and_b32_e32 v25, -4, v25
	v_sub_u32_e32 v24, v24, v25
	v_add_u32_e32 v24, v24, v67
	v_lshrrev_b32_e32 v25, 29, v26
	v_add_u32_e32 v25, v26, v25
	v_and_b32_e32 v25, -8, v25
	v_sub_u32_e32 v25, v26, v25
	v_xor_b32_e32 v24, v24, v25
	v_sub_u32_e32 v21, v24, v21
	v_lshlrev_b32_e32 v23, 6, v23
	v_lshl_add_u32 v21, v21, 3, v23
	v_lshlrev_b32_e32 v23, 1, v21
	v_add3_u32 v22, v22, 32, v23
	ds_write_b128 v22, v[36:39]
	v_add_u32_e32 v22, 0x180, v44
	v_ashrrev_i32_e32 v23, 31, v22
	v_lshrrev_b32_e32 v23, 30, v23
	v_add_u32_e32 v23, v22, v23
	v_ashrrev_i32_e32 v25, 2, v23
	v_sub_u32_e32 v26, v25, v26
	v_and_b32_e32 v23, 0xffffffc, v23
	v_sub_u32_e32 v22, v22, v23
	v_add_u32_e32 v22, v22, v67
	v_lshrrev_b32_e32 v23, 29, v25
	v_add_u32_e32 v23, v25, v23
	v_and_b32_e32 v23, 0xffffff8, v23
	v_sub_u32_e32 v23, v25, v23
	v_xor_b32_e32 v22, v22, v23
	v_sub_u32_e32 v22, v22, v24
	v_lshlrev_b32_e32 v22, 4, v22
	v_lshlrev_b32_e32 v23, 7, v26
	v_add_lshl_u32 v19, v21, v19, 1
	v_add3_u32 v19, v22, v23, v19
	ds_write_b128 v19, v[40:43] offset:32
	s_mov_b32 s78, 0
	v_cndmask_b32_e64 v19, 0, 1, s[94:95]
	v_cmp_ne_u32_e64 s[0:1], 1, v19
	s_andn2_b64 vcc, exec, s[94:95]
	v_mov_b32_e32 v37, 0
	s_cbranch_vccnz .LBB10_9
; %bb.6:                                ; %.preheader.i175.i.i.i.i
	s_mov_b32 s95, s69
	s_mov_b32 s94, s79
	s_mov_b32 s83, s27
	s_max_i32 s19, s27, 2
	v_mad_u64_u32 v[18:19], s[2:3], s57, v18, v[32:33]
	v_mad_u64_u32 v[20:21], s[2:3], s57, v20, v[32:33]
	v_mad_u64_u32 v[22:23], s[2:3], s57, v17, v[32:33]
	s_add_i32 s69, s18, 60
	s_lshl_b32 s70, s19, 4
	s_add_i32 s70, s70, -16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v17, s66
	v_mov_b32_e32 v19, s67
	v_mov_b32_e32 v21, s33
	v_mov_b32_e32 v23, s64
	v_mov_b32_e32 v37, v36
.LBB10_7:                               ; %.lr.ph.i685.i176.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s71, s78, 16
	v_add_u32_e32 v46, s78, v16
	v_add_u32_e32 v47, s78, v32
	v_readfirstlane_b32 s72, v17
	v_readfirstlane_b32 s73, v19
	v_readfirstlane_b32 s74, v21
	v_add_u32_e32 v48, s78, v22
	v_add_u32_e32 v49, s78, v20
	v_add_u32_e32 v50, s78, v18
	v_readfirstlane_b32 s79, v33
	v_mov_b32_e32 v24, 0
	v_mov_b32_e32 v26, 0
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v25, 0
	v_mov_b32_e32 v27, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v38, 0
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v42, 0
	v_mov_b32_e32 v44, 0
	v_mov_b32_e32 v39, 0
	v_mov_b32_e32 v41, 0
	v_mov_b32_e32 v43, 0
	v_mov_b32_e32 v45, 0
	v_mov_b32_e32 v62, s69
	v_add_u32_e32 v51, 16, v47
	v_add_u32_e32 v52, 18, v47
	v_add_u32_e32 v53, 20, v47
	v_add_u32_e32 v47, 22, v47
	buffer_load_ushort v63, v46, s[72:75], 0 offen offset:16
	buffer_load_ushort v88, v46, s[72:75], 0 offen offset:18
	buffer_load_ushort v89, v46, s[72:75], 0 offen offset:20
	buffer_load_ushort v90, v46, s[72:75], 0 offen offset:22
	buffer_load_ushort v91, v48, s[72:75], 0 offen offset:16
	buffer_load_ushort v92, v48, s[72:75], 0 offen offset:18
	buffer_load_ushort v93, v48, s[72:75], 0 offen offset:20
	buffer_load_ushort v94, v48, s[72:75], 0 offen offset:22
	buffer_load_ushort v95, v49, s[72:75], 0 offen offset:16
	buffer_load_ushort v96, v49, s[72:75], 0 offen offset:18
	buffer_load_ushort v97, v49, s[72:75], 0 offen offset:20
	buffer_load_ushort v98, v49, s[72:75], 0 offen offset:22
	buffer_load_ushort v99, v50, s[72:75], 0 offen offset:16
	buffer_load_ushort v100, v50, s[72:75], 0 offen offset:18
	buffer_load_ushort v101, v50, s[72:75], 0 offen offset:20
	buffer_load_ushort v102, v50, s[72:75], 0 offen offset:22
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s2, s79, 31
	v_readfirstlane_b32 s72, v23
	s_mov_b32 s73, s65
	s_mov_b32 s74, s99
	v_lshl_add_u32 v46, s79, 5, v64
	v_cmp_gt_i32_e64 s[48:49], s55, v51
	v_cmp_gt_i32_e64 s[46:47], s55, v52
	v_cmp_gt_i32_e64 s[44:45], s55, v53
	v_cmp_gt_i32_e64 s[42:43], s55, v47
	s_lshr_b32 s2, s2, 30
	v_ashrrev_i32_e32 v47, 31, v46
	v_add_u32_e32 v103, 0x80, v46
	v_add_u32_e32 v104, 0x100, v46
	v_add_u32_e32 v105, 0x180, v46
	s_and_b64 vcc, s[10:11], s[48:49]
	s_and_b64 s[18:19], s[10:11], s[46:47]
	s_and_b64 s[20:21], s[10:11], s[44:45]
	s_and_b64 s[22:23], s[10:11], s[42:43]
	s_and_b64 s[24:25], s[12:13], s[42:43]
	s_and_b64 s[26:27], s[12:13], s[44:45]
	s_and_b64 s[28:29], s[12:13], s[46:47]
	s_and_b64 s[30:31], s[12:13], s[48:49]
	s_and_b64 s[34:35], s[14:15], s[48:49]
	s_and_b64 s[36:37], s[14:15], s[46:47]
	s_and_b64 s[38:39], s[14:15], s[44:45]
	s_and_b64 s[40:41], s[14:15], s[42:43]
	s_and_b64 s[42:43], s[16:17], s[42:43]
	s_and_b64 s[44:45], s[16:17], s[44:45]
	s_and_b64 s[46:47], s[16:17], s[46:47]
	s_and_b64 s[48:49], s[16:17], s[48:49]
	s_add_i32 s2, s79, s2
	v_lshrrev_b32_e32 v47, 30, v47
	v_ashrrev_i32_e32 v48, 31, v103
	v_ashrrev_i32_e32 v49, 31, v104
	v_ashrrev_i32_e32 v50, 31, v105
	s_and_b32 s2, s2, 0x3fffffc
	v_add_u32_e32 v47, v46, v47
	v_lshrrev_b32_e32 v48, 30, v48
	v_lshrrev_b32_e32 v49, 30, v49
	v_lshrrev_b32_e32 v50, 30, v50
	s_sub_i32 s2, s79, s2
	v_ashrrev_i32_e32 v106, 2, v47
	v_and_b32_e32 v47, -4, v47
	v_add_u32_e32 v48, v103, v48
	v_add_u32_e32 v49, v104, v49
	v_add_u32_e32 v50, v105, v50
	v_lshl_or_b32 v51, s2, 6, v65
	s_cmp_gt_i32 s55, s71
	v_sub_u32_e32 v46, v46, v47
	v_lshrrev_b32_e32 v107, 29, v106
	v_lshlrev_b32_e32 v108, 7, v106
	v_ashrrev_i32_e32 v109, 2, v48
	v_and_b32_e32 v110, -4, v48
	v_ashrrev_i32_e32 v111, 2, v49
	v_and_b32_e32 v112, -4, v49
	v_ashrrev_i32_e32 v113, 2, v50
	v_and_b32_e32 v114, 0xffffffc, v50
	v_ashrrev_i32_e32 v47, 31, v51
	v_add_u32_e32 v48, 0x100, v51
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s79, s69, 28
	v_add_u32_e32 v115, v46, v67
	v_lshrrev_b32_e32 v46, 30, v47
	v_ashrrev_i32_e32 v47, 31, v48
	v_mov_b32_e32 v116, s79
	v_add_u32_e32 v46, v51, v46
	v_lshrrev_b32_e32 v47, 30, v47
	v_ashrrev_i32_e32 v49, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_add_u32_e32 v47, v48, v47
	v_sub_u32_e32 v46, v51, v46
	v_lshrrev_b32_e32 v50, 29, v49
	v_lshlrev_b32_e32 v51, 6, v49
	v_ashrrev_i32_e32 v52, 2, v47
	v_and_b32_e32 v47, -4, v47
	v_add_u32_e32 v46, v46, v69
	v_add_u32_e32 v50, v49, v50
	v_sub_u32_e32 v47, v48, v47
	v_lshrrev_b32_e32 v48, 29, v52
	v_lshlrev_b32_e32 v53, 7, v52
	v_and_b32_e32 v50, -8, v50
	v_add_u32_e32 v54, v46, v71
	v_add_u32_e32 v47, v47, v69
	v_add_u32_e32 v48, v52, v48
	v_sub_u32_e32 v49, v49, v50
	v_and_b32_e32 v48, -8, v48
	v_add_u32_e32 v50, v47, v71
	v_xor_b32_e32 v46, v46, v49
	v_xor_b32_e32 v49, v54, v49
	v_sub_u32_e32 v48, v52, v48
	v_lshlrev_b32_e32 v52, 3, v46
	v_sub_u32_e32 v49, v49, v46
	v_xor_b32_e32 v47, v47, v48
	v_xor_b32_e32 v48, v50, v48
	v_lshlrev_b32_e32 v50, 4, v46
	v_sub_u32_e32 v47, v47, v46
	v_sub_u32_e32 v46, v48, v46
	v_add_lshl_u32 v48, v52, v51, 1
	v_add3_u32 v50, v50, v53, 32
	v_lshlrev_b32_e32 v49, 4, v49
	v_lshl_add_u32 v51, v47, 4, v50
	v_add3_u32 v54, v48, 32, v49
	v_lshl_add_u32 v58, v46, 4, v50
	ds_read_b128 v[46:49], v48 offset:32
	ds_read_b128 v[50:53], v51
	ds_read_b128 v[54:57], v54
	ds_read_b128 v[58:61], v58
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v116, v116, s[72:75], 0 offen
	v_add_u32_e32 v107, v106, v107
	v_sub_u32_e32 v103, v103, v110
	v_lshrrev_b32_e32 v110, 29, v109
	v_lshlrev_b32_e32 v117, 6, v109
	v_sub_u32_e32 v118, v111, v109
	v_sub_u32_e32 v104, v104, v112
	v_lshrrev_b32_e32 v112, 29, v111
	v_sub_u32_e32 v119, v113, v111
	v_sub_u32_e32 v105, v105, v114
	v_lshrrev_b32_e32 v114, 29, v113
	s_and_b64 s[2:3], s[96:97], s[2:3]
	v_and_b32_e32 v107, -8, v107
	v_add_u32_e32 v103, v103, v67
	v_add_u32_e32 v110, v109, v110
	v_add_u32_e32 v104, v104, v67
	v_add_u32_e32 v112, v111, v112
	v_lshlrev_b32_e32 v118, 6, v118
	v_add_u32_e32 v105, v105, v67
	v_add_u32_e32 v114, v113, v114
	v_lshlrev_b32_e32 v119, 7, v119
	v_sub_u32_e32 v106, v106, v107
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s79, v116
	s_and_b32 s80, s79, 0xffff
	s_pack_lh_b32_b16 s79, 0, s79
	s_or_b32 s79, s79, s80
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s79, s79, 0
	s_add_i32 s2, s78, 18
	s_cmp_gt_i32 s55, s2
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s80, s69, 24
	v_mov_b32_e32 v107, s80
	buffer_load_dword v107, v107, s[72:75], 0 offen
	v_and_b32_e32 v110, -8, v110
	v_and_b32_e32 v112, -8, v112
	v_and_b32_e32 v114, 0xffffff8, v114
	v_xor_b32_e32 v106, v115, v106
	v_sub_u32_e32 v109, v109, v110
	v_sub_u32_e32 v110, v111, v112
	v_sub_u32_e32 v111, v113, v114
	v_lshlrev_b32_e32 v112, 3, v106
	v_lshl_add_u32 v108, v106, 4, v108
	v_xor_b32_e32 v103, v103, v109
	v_xor_b32_e32 v104, v104, v110
	v_xor_b32_e32 v105, v105, v111
	v_sub_u32_e32 v106, v103, v106
	v_sub_u32_e32 v103, v104, v103
	v_sub_u32_e32 v104, v105, v104
	v_lshlrev_b32_e32 v105, 3, v106
	v_lshl_add_u32 v103, v103, 3, v118
	v_lshlrev_b32_e32 v104, 4, v104
	v_add3_u32 v105, v112, v117, v105
	v_lshlrev_b32_e32 v106, 1, v103
	v_lshlrev_b32_e32 v109, 1, v105
	v_add_lshl_u32 v103, v103, v105, 1
	v_add3_u32 v105, v109, 32, v106
	s_and_b64 s[2:3], s[96:97], s[2:3]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s80, v107
	s_and_b32 s81, s80, 0xffff
	s_pack_lh_b32_b16 s80, 0, s80
	s_or_b32 s80, s80, s81
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s2, s80, 0
	s_add_i32 s3, s78, 20
	s_cmp_gt_i32 s55, s3
	s_cselect_b64 s[80:81], -1, 0
	s_sub_i32 s3, s69, 20
	v_mov_b32_e32 v106, s3
	buffer_load_dword v106, v106, s[72:75], 0 offen
	v_add3_u32 v103, v104, v119, v103
	buffer_load_dword v62, v62, s[72:75], 0 offen
	v_dot2c_f32_f16_e32 v24, v87, v46
	v_dot2c_f32_f16_e32 v26, v86, v47
	v_dot2c_f32_f16_e32 v28, v85, v48
	v_dot2c_f32_f16_e32 v30, v84, v49
	v_dot2c_f32_f16_e32 v25, v87, v50
	v_dot2c_f32_f16_e32 v27, v86, v51
	v_dot2c_f32_f16_e32 v29, v85, v52
	v_dot2c_f32_f16_e32 v31, v84, v53
	v_dot2c_f32_f16_e32 v38, v83, v54
	v_dot2c_f32_f16_e32 v40, v82, v55
	v_dot2c_f32_f16_e32 v42, v81, v56
	v_dot2c_f32_f16_e32 v44, v80, v57
	v_dot2c_f32_f16_e32 v39, v83, v58
	v_dot2c_f32_f16_e32 v41, v82, v59
	v_dot2c_f32_f16_e32 v43, v81, v60
	v_dot2c_f32_f16_e32 v45, v80, v61
	v_pk_add_f32 v[24:25], v[36:37], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[26:27], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[28:29], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[30:31], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[38:39], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[40:41], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[42:43], v[24:25]
	s_nop 0
	v_pk_add_f32 v[36:37], v[44:45], v[24:25]
	s_and_b64 s[80:81], s[96:97], s[80:81]
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s3, v106
	s_and_b32 s82, s3, 0xffff
	s_pack_lh_b32_b16 s3, 0, s3
	s_or_b32 s3, s3, s82
	s_and_b64 s[80:81], s[80:81], exec
	s_cselect_b32 s3, s3, 0
	s_add_i32 s80, s78, 22
	s_cmp_gt_i32 s55, s80
	s_cselect_b64 s[80:81], -1, 0
	s_add_i32 s82, s69, -16
	v_mov_b32_e32 v24, s82
	buffer_load_dword v24, v24, s[72:75], 0 offen
	v_cndmask_b32_e32 v25, 0, v63, vcc
	v_cndmask_b32_e64 v26, 0, v88, s[18:19]
	v_cndmask_b32_e64 v27, 0, v89, s[20:21]
	v_cndmask_b32_e64 v28, 0, v90, s[22:23]
	v_cndmask_b32_e64 v29, 0, v94, s[24:25]
	v_cndmask_b32_e64 v30, 0, v93, s[26:27]
	v_cndmask_b32_e64 v31, 0, v92, s[28:29]
	v_cndmask_b32_e64 v38, 0, v91, s[30:31]
	v_cndmask_b32_e64 v39, 0, v95, s[34:35]
	v_cndmask_b32_e64 v40, 0, v96, s[36:37]
	v_cndmask_b32_e64 v41, 0, v97, s[38:39]
	v_cndmask_b32_e64 v42, 0, v98, s[40:41]
	v_cndmask_b32_e64 v43, 0, v102, s[42:43]
	v_cndmask_b32_e64 v44, 0, v101, s[44:45]
	v_cndmask_b32_e64 v45, 0, v100, s[46:47]
	v_cndmask_b32_e64 v46, 0, v99, s[48:49]
	v_lshrrev_b16_e32 v47, 8, v25
	v_lshrrev_b16_e32 v48, 8, v26
	v_lshrrev_b16_e32 v49, 8, v27
	v_lshrrev_b16_e32 v50, 8, v28
	v_lshrrev_b16_e32 v51, 8, v29
	v_lshrrev_b16_e32 v52, 8, v30
	v_lshrrev_b16_e32 v53, 8, v31
	v_lshrrev_b16_e32 v54, 8, v38
	v_lshrrev_b16_e32 v55, 8, v39
	v_lshrrev_b16_e32 v56, 8, v40
	v_lshrrev_b16_e32 v57, 8, v41
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s20, v62
	s_pack_lh_b32_b16 s21, 0, s20
	s_and_b64 s[18:19], s[96:97], s[80:81]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s22, v24
	s_and_b32 s23, s22, 0xffff
	s_pack_lh_b32_b16 s22, 0, s22
	s_or_b32 s22, s22, s23
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s22, s22, 0
	s_add_i32 s18, s78, 30
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_and_b32 s20, s20, 0xffff
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_or_b32 s20, s21, s20
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s20, s20, 0
	s_add_i32 s18, s78, 28
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s21, s69, -4
	v_mov_b32_e32 v24, s21
	buffer_load_dword v58, v24, s[72:75], 0 offen
	v_lshrrev_b16_e32 v59, 8, v42
	v_lshrrev_b16_e32 v60, 8, v43
	v_lshrrev_b16_e32 v61, 8, v44
	v_lshrrev_b16_e32 v62, 8, v45
	v_lshrrev_b16_e32 v63, 8, v46
	v_and_b32_sdwa v24, s68, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v25, s68, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v27, s68, v27 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v80, s68, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v38, s68, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v31 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v81, s68, v30 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v82, s68, v29 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v83, s68, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v84, s68, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v85, s68, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v86, s68, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v87, s68, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v88, s68, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v89, s68, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v90, s68, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v80 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v80, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v81 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v52 src0_sel:BYTE_0
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s21, v58
	s_and_b32 s23, s21, 0xffff
	s_pack_lh_b32_b16 s21, 0, s21
	s_or_b32 s21, s21, s23
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s21, s21, 0
	s_add_i32 s18, s78, 26
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s23, s69, -8
	v_mov_b32_e32 v41, s23
	buffer_load_dword v54, v41, s[72:75], 0 offen
	v_cvt_f32_fp8_sdwa v41, v82 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v81, v83 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v87 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v60 src0_sel:BYTE_0
	v_fma_mixlo_f16 v59, s52, v91, 0
	v_pk_mul_f32 v[24:25], s[62:63], v[24:25]
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	v_pk_mul_f32 v[28:29], s[62:63], v[28:29]
	v_fma_mixlo_f16 v60, s52, v92, 0
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	v_pk_mul_f32 v[38:39], s[62:63], v[38:39]
	v_pk_mul_f32 v[40:41], s[62:63], v[40:41]
	v_fma_mixlo_f16 v61, s52, v81, 0
	v_pk_mul_f32 v[42:43], s[62:63], v[42:43]
	v_pk_mul_f32 v[44:45], s[62:63], v[44:45]
	v_pk_mul_f32 v[46:47], s[62:63], v[46:47]
	v_fma_mixlo_f16 v56, s52, v56, 0
	v_pk_mul_f32 v[48:49], s[62:63], v[48:49]
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	v_pk_mul_f32 v[52:53], s[62:63], v[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v62, v26
	v_cvt_f16_f32_e32 v26, v27
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s23, v54
	s_and_b32 s24, s23, 0xffff
	s_pack_lh_b32_b16 s23, 0, s23
	s_or_b32 s23, s23, s24
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s23, s23, 0
	s_add_i32 s18, s78, 24
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s24, s69, -12
	v_mov_b32_e32 v27, s24
	buffer_load_dword v54, v27, s[72:75], 0 offen
	v_cvt_f16_f32_e32 v27, v29
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v63, v30
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v30, v39
	v_cvt_f16_f32_e32 v31, v41
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v40, v45
	v_cvt_f16_f32_e32 v41, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v47, v48
	v_cvt_f16_f32_e32 v48, v49
	v_cvt_f16_f32_e32 v49, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v45, v53
	v_cvt_f16_f32_e32 v51, v52
	v_pack_b32_f16 v26, v26, v28
	v_pack_b32_f16 v25, v25, v62
	v_pack_b32_f16 v24, v59, v24
	v_fma_mixhi_f16 v27, s52, v80, 0
	v_pack_b32_f16 v30, v30, v39
	v_pack_b32_f16 v29, v29, v38
	v_pack_b32_f16 v28, v60, v63
	v_fma_mixhi_f16 v31, s52, v58, 0
	v_pack_b32_f16 v40, v40, v46
	v_pack_b32_f16 v39, v43, v44
	v_pack_b32_f16 v38, v61, v42
	v_fma_mixhi_f16 v41, s52, v55, 0
	v_pack_b32_f16 v44, v50, v51
	v_pack_b32_f16 v43, v48, v49
	v_pack_b32_f16 v42, v56, v47
	v_fma_mixhi_f16 v45, s52, v57, 0
	ds_write_b128 v108, v[24:27] offset:32
	ds_write_b128 v109, v[28:31] offset:32
	ds_write_b128 v105, v[38:41]
	ds_write_b128 v103, v[42:45] offset:32
	s_mov_b32 s78, s71
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s24, v54
	s_and_b32 s25, s24, 0xffff
	s_pack_lh_b32_b16 s24, 0, s24
	s_or_b32 s24, s24, s25
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s18, s24, 0
	s_and_b32 s19, s79, 0xffff0000
	s_and_b32 s24, s2, 0xffff0000
	s_and_b32 s25, s3, 0xffff0000
	s_and_b32 s26, s22, 0xffff0000
	s_and_b32 s27, s20, 0xffff0000
	s_and_b32 s28, s21, 0xffff0000
	s_and_b32 s29, s23, 0xffff0000
	s_lshl_b32 s30, s79, 16
	s_lshl_b32 s2, s2, 16
	s_lshl_b32 s3, s3, 16
	s_lshl_b32 s22, s22, 16
	s_lshl_b32 s23, s23, 16
	s_lshl_b32 s21, s21, 16
	s_lshl_b32 s20, s20, 16
	s_add_i32 s69, s69, 32
	s_and_b32 s31, s18, 0xffff0000
	v_cvt_f16_f32_e32 v24, s30
	v_cvt_f16_f32_e32 v25, s19
	v_cvt_f16_f32_e32 v26, s2
	v_cvt_f16_f32_e32 v27, s24
	v_cvt_f16_f32_e32 v28, s3
	v_cvt_f16_f32_e32 v29, s25
	v_cvt_f16_f32_e32 v30, s22
	v_cvt_f16_f32_e32 v31, s26
	s_lshl_b32 s2, s18, 16
	v_cvt_f16_f32_e32 v38, s23
	v_cvt_f16_f32_e32 v39, s29
	v_cvt_f16_f32_e32 v40, s21
	v_cvt_f16_f32_e32 v41, s28
	v_cvt_f16_f32_e32 v42, s20
	v_cvt_f16_f32_e32 v43, s27
	v_cvt_f16_f32_e32 v44, s2
	v_cvt_f16_f32_e32 v45, s31
	s_cmp_lg_u32 s70, s71
	v_pack_b32_f16 v87, v24, v25
	v_pack_b32_f16 v86, v26, v27
	v_pack_b32_f16 v85, v28, v29
	v_pack_b32_f16 v84, v30, v31
	v_pack_b32_f16 v82, v38, v39
	v_pack_b32_f16 v81, v40, v41
	v_pack_b32_f16 v80, v42, v43
	v_pack_b32_f16 v83, v44, v45
	s_cbranch_scc1 .LBB10_7
; %bb.8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi2ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV3
	s_mov_b32 s27, s83
	s_mov_b32 s79, s94
	s_mov_b32 s69, s95
	v_readlane_b32 s28, v146, 5
	v_readlane_b32 s29, v146, 6
	v_readlane_b32 s30, v146, 7
	v_readlane_b32 s31, v146, 8
	v_readlane_b32 s34, v146, 9
	v_readlane_b32 s35, v146, 10
	s_branch .LBB10_10
.LBB10_9:
	v_mov_b32_e32 v36, 0
.LBB10_10:                              ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi2ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s3, s2, 31
	s_lshr_b32 s3, s3, 30
	s_add_i32 s3, s2, s3
	s_and_b32 s3, s3, 0x3fffffc
	s_sub_i32 s3, s2, s3
	v_lshl_or_b32 v16, s3, 6, v65
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v69
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v71
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v69
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v71
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s3, s2, 2
	s_add_i32 s3, s3, s79
	s_mul_i32 s10, s3, s56
	s_cmp_gt_i32 s54, s3
	s_cselect_b64 s[42:43], -1, 0
	s_mov_b32 s47, 0x20000
	s_mov_b32 s44, s64
	s_mov_b32 s45, s65
	s_mov_b32 s46, s99
	s_lshl_b32 s18, s10, 1
	v_mov_b32_e32 v38, s18
	buffer_load_dwordx4 v[40:43], v38, s[44:47], 0 offen
	buffer_load_dwordx4 v[44:47], v38, s[44:47], 0 offen offset:16
	s_mov_b32 s48, 0xffff
	v_lshl_add_u32 v95, s2, 5, v64
	v_add_u32_e32 v48, 0x400, v95
	v_mad_u64_u32 v[38:39], s[2:3], v48, s57, v[32:33]
	s_and_b64 s[2:3], s[28:29], s[42:43]
	s_mov_b32 s44, s66
	s_mov_b32 s45, s67
	s_mov_b32 s46, s33
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s10, v40
	v_readfirstlane_b32 s11, v41
	v_readfirstlane_b32 s12, v42
	v_readfirstlane_b32 s13, v43
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s14, v47
	v_readfirstlane_b32 s15, v46
	s_and_b32 s16, s10, 0xffff
	s_pack_lh_b32_b16 s10, 0, s10
	s_pack_lh_b32_b16 s17, 0, s11
	s_pack_lh_b32_b16 s19, 0, s12
	s_pack_lh_b32_b16 s20, 0, s13
	s_pack_lh_b32_b16 s21, 0, s14
	s_or_b32 s10, s10, s16
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s10, s10, 0
	s_and_b64 s[2:3], s[84:85], s[42:43]
	s_and_b32 s11, s11, 0xffff
	s_or_b32 s11, s17, s11
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s11, s11, 0
	s_and_b64 s[2:3], s[86:87], s[42:43]
	s_and_b32 s12, s12, 0xffff
	s_or_b32 s12, s19, s12
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s12, s12, 0
	s_and_b64 s[2:3], s[88:89], s[42:43]
	s_and_b32 s13, s13, 0xffff
	s_or_b32 s13, s20, s13
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s13, s13, 0
	s_and_b64 s[2:3], s[90:91], s[42:43]
	s_and_b32 s14, s14, 0xffff
	s_or_b32 s14, s21, s14
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s14, s14, 0
	s_and_b64 s[2:3], s[92:93], s[42:43]
	s_and_b32 s16, s15, 0xffff
	buffer_load_ushort v39, v38, s[44:47], 0 offen
	s_pack_lh_b32_b16 s15, 0, s15
	buffer_load_ushort v40, v38, s[44:47], 0 offen offset:2
	s_or_b32 s15, s15, s16
	buffer_load_ushort v41, v38, s[44:47], 0 offen offset:4
	s_and_b64 s[2:3], s[2:3], exec
	buffer_load_ushort v42, v38, s[44:47], 0 offen offset:6
	s_cselect_b32 s15, s15, 0
	v_add_u32_e32 v43, s98, v38
	v_add_u32_e32 v46, 6, v43
	buffer_load_ushort v47, v46, s[44:47], 0 offen
	v_add_u32_e32 v49, 4, v43
	buffer_load_ushort v50, v49, s[44:47], 0 offen
	v_add_u32_e32 v51, 2, v43
	buffer_load_ushort v52, v51, s[44:47], 0 offen
	s_and_b64 s[2:3], s[34:35], s[42:43]
	buffer_load_ushort v53, v43, s[44:47], 0 offen
	v_readfirstlane_b32 s16, v45
	s_and_b32 s17, s16, 0xffff
	v_add_u32_e32 v43, s98, v43
	buffer_load_ushort v43, v43, s[44:47], 0 offen
	v_add_u32_e32 v45, s98, v51
	buffer_load_ushort v45, v45, s[44:47], 0 offen
	v_add_u32_e32 v49, s98, v49
	buffer_load_ushort v49, v49, s[44:47], 0 offen
	v_add_u32_e32 v46, s98, v46
	buffer_load_ushort v51, v46, s[44:47], 0 offen
	s_pack_lh_b32_b16 s16, 0, s16
	s_or_b32 s16, s16, s17
	v_add_u32_e32 v46, s98, v46
	buffer_load_ushort v54, v46, s[44:47], 0 offen
	v_add_u32_e32 v55, -2, v46
	buffer_load_ushort v55, v55, s[44:47], 0 offen
	v_add_u32_e32 v56, -4, v46
	buffer_load_ushort v56, v56, s[44:47], 0 offen
	v_add_u32_e32 v46, -6, v46
	buffer_load_ushort v46, v46, s[44:47], 0 offen
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s16, s16, 0
	s_and_b64 s[2:3], s[30:31], s[42:43]
	v_readfirstlane_b32 s17, v44
	s_and_b32 s19, s17, 0xffff
	s_pack_lh_b32_b16 s17, 0, s17
	s_or_b32 s17, s17, s19
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s2, s17, 0
	s_and_b32 s3, s10, 0xffff0000
	s_and_b32 s17, s11, 0xffff0000
	s_and_b32 s19, s12, 0xffff0000
	s_and_b32 s20, s13, 0xffff0000
	s_and_b32 s21, s14, 0xffff0000
	s_and_b32 s22, s15, 0xffff0000
	s_and_b32 s23, s16, 0xffff0000
	s_and_b32 s24, s2, 0xffff0000
	s_lshl_b32 s10, s10, 16
	v_cvt_f16_f32_e32 v57, s10
	v_cvt_f16_f32_e32 v58, s3
	s_lshl_b32 s3, s11, 16
	v_cvt_f16_f32_e32 v59, s3
	v_cvt_f16_f32_e32 v60, s17
	s_lshl_b32 s3, s12, 16
	v_cvt_f16_f32_e32 v61, s3
	v_cvt_f16_f32_e32 v62, s19
	s_lshl_b32 s3, s13, 16
	v_cvt_f16_f32_e32 v63, s3
	v_cvt_f16_f32_e32 v88, s20
	s_lshl_b32 s2, s2, 16
	v_cvt_f16_f32_e32 v89, s2
	v_cvt_f16_f32_e32 v90, s24
	s_lshl_b32 s2, s16, 16
	v_cvt_f16_f32_e32 v96, s2
	v_cvt_f16_f32_e32 v97, s23
	s_lshl_b32 s2, s15, 16
	v_cvt_f16_f32_e32 v98, s2
	v_cvt_f16_f32_e32 v99, s22
	s_lshl_b32 s2, s14, 16
	v_cvt_f16_f32_e32 v100, s2
	v_cvt_f16_f32_e32 v101, s21
	v_cmp_gt_i32_e64 s[10:11], s77, v48
	s_and_b64 vcc, s[8:9], s[10:11]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e32 v48, 0, v39, vcc
	s_and_b64 vcc, s[50:51], s[10:11]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e32 v102, 0, v40, vcc
	s_and_b64 vcc, s[4:5], s[10:11]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e32 v41, 0, v41, vcc
	s_and_b64 vcc, s[6:7], s[10:11]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e32 v103, 0, v42, vcc
	v_add_u32_e32 v40, 0x480, v95
	v_cmp_gt_i32_e64 s[12:13], s77, v40
	s_and_b64 vcc, s[6:7], s[12:13]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e32 v104, 0, v47, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v105, 0, v50, vcc
	s_and_b64 vcc, s[50:51], s[12:13]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v52, 0, v52, vcc
	s_and_b64 vcc, s[8:9], s[12:13]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v53, 0, v53, vcc
	v_add_u32_e32 v44, 0x500, v95
	v_cmp_gt_i32_e64 s[14:15], s77, v44
	s_and_b64 vcc, s[8:9], s[14:15]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e32 v43, 0, v43, vcc
	s_and_b64 vcc, s[50:51], s[14:15]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v45, 0, v45, vcc
	s_and_b64 vcc, s[4:5], s[14:15]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v106, 0, v49, vcc
	s_and_b64 vcc, s[6:7], s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e32 v107, 0, v51, vcc
	v_add_u32_e32 v42, 0x580, v95
	v_cmp_gt_i32_e64 s[16:17], s77, v42
	s_and_b64 vcc, s[6:7], s[16:17]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v108, 0, v54, vcc
	s_and_b64 vcc, s[4:5], s[16:17]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v109, 0, v55, vcc
	s_and_b64 vcc, s[50:51], s[16:17]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v110, 0, v56, vcc
	s_and_b64 vcc, s[8:9], s[16:17]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v111, 0, v46, vcc
	v_pack_b32_f16 v94, v57, v58
	v_pack_b32_f16 v93, v59, v60
	v_pack_b32_f16 v92, v61, v62
	v_pack_b32_f16 v91, v63, v88
	v_pack_b32_f16 v90, v89, v90
	v_pack_b32_f16 v89, v96, v97
	v_pack_b32_f16 v88, v98, v99
	v_pack_b32_f16 v39, v100, v101
	v_lshrrev_b16_e32 v46, 8, v48
	v_lshrrev_b16_e32 v49, 8, v102
	v_lshrrev_b16_e32 v50, 8, v41
	v_lshrrev_b16_e32 v54, 8, v103
	v_lshrrev_b16_e32 v56, 8, v104
	v_lshrrev_b16_e32 v55, 8, v105
	v_lshrrev_b16_e32 v57, 8, v52
	v_lshrrev_b16_e32 v58, 8, v53
	v_lshrrev_b16_e32 v59, 8, v43
	v_lshrrev_b16_e32 v60, 8, v45
	v_lshrrev_b16_e32 v61, 8, v106
	v_lshrrev_b16_e32 v62, 8, v107
	v_lshrrev_b16_e32 v96, 8, v108
	v_lshrrev_b16_e32 v63, 8, v109
	v_and_b32_sdwa v47, s48, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v46 src0_sel:BYTE_0
	v_and_b32_sdwa v47, s48, v102 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v47 src0_sel:BYTE_0
	v_lshrrev_b16_e32 v97, 8, v110
	v_lshrrev_b16_e32 v98, 8, v111
	v_fma_mixlo_f16 v99, s52, v48, 0
	v_pk_mul_f32 v[46:47], s[62:63], v[46:47]
	v_cvt_f32_fp8_sdwa v48, v49 src0_sel:BYTE_0
	v_and_b32_sdwa v41, s48, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_and_b32_sdwa v41, s48, v103 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v41 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v41, v47
	v_pk_mul_f32 v[48:49], s[62:63], v[48:49]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v49
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	s_nop 0
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v100, v48
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v49, v51
	v_pack_b32_f16 v48, v47, v50
	v_pack_b32_f16 v47, v41, v100
	v_cvt_f32_fp8_sdwa v41, v54 src0_sel:BYTE_0
	v_and_b32_sdwa v50, s48, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v58 src0_sel:BYTE_0
	v_and_b32_sdwa v51, s48, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v99, v46
	v_fma_mixhi_f16 v49, s52, v41, 0
	v_fma_mixlo_f16 v41, s52, v53, 0
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	v_cvt_f32_fp8_sdwa v52, v57 src0_sel:BYTE_0
	v_and_b32_sdwa v53, s48, v105 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v55 src0_sel:BYTE_0
	v_and_b32_sdwa v55, s48, v104 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v55 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v51, v51
	v_pk_mul_f32 v[52:53], s[62:63], v[52:53]
	s_nop 0
	v_cvt_f16_f32_e32 v57, v53
	v_pk_mul_f32 v[54:55], s[62:63], v[54:55]
	s_nop 0
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v58, v52
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v55
	v_pack_b32_f16 v52, v57, v54
	v_pack_b32_f16 v51, v51, v58
	v_cvt_f32_fp8_sdwa v56, v56 src0_sel:BYTE_0
	v_and_b32_sdwa v43, s48, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v59 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v45 src0_sel:BYTE_0
	v_pack_b32_f16 v50, v41, v50
	v_fma_mixhi_f16 v53, s52, v56, 0
	v_fma_mixlo_f16 v41, s52, v43, 0
	v_pk_mul_f32 v[54:55], s[62:63], v[54:55]
	v_cvt_f32_fp8_sdwa v56, v60 src0_sel:BYTE_0
	v_and_b32_sdwa v43, s48, v106 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v61 src0_sel:BYTE_0
	v_and_b32_sdwa v43, s48, v107 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v55
	v_pk_mul_f32 v[56:57], s[62:63], v[56:57]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v57
	v_pk_mul_f32 v[58:59], s[62:63], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v55, v58
	v_cvt_f16_f32_e32 v58, v56
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v59
	v_pack_b32_f16 v56, v45, v55
	v_pack_b32_f16 v55, v43, v58
	v_cvt_f32_fp8_sdwa v43, v62 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v111 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v98 src0_sel:BYTE_0
	v_and_b32_sdwa v59, s48, v110 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v59 src0_sel:BYTE_0
	v_pack_b32_f16 v54, v41, v54
	v_fma_mixhi_f16 v57, s52, v43, 0
	v_fma_mixlo_f16 v41, s52, v45, 0
	v_pk_mul_f32 v[58:59], s[62:63], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v58
	v_cvt_f32_fp8_sdwa v60, v97 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v109 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v63 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v108 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v59
	v_pk_mul_f32 v[58:59], s[62:63], v[60:61]
	s_nop 0
	v_cvt_f16_f32_e32 v59, v59
	v_pk_mul_f32 v[60:61], s[62:63], v[62:63]
	s_nop 0
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f32_fp8_sdwa v62, v96 src0_sel:BYTE_0
	v_pack_b32_f16 v60, v59, v60
	v_pack_b32_f16 v59, v45, v58
	v_pack_b32_f16 v58, v41, v43
	v_fma_mixhi_f16 v61, s52, v62, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v95
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v95, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v95, v41
	v_add_u32_e32 v41, v41, v67
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[46:49] offset:32
	v_add_u32_e32 v43, 0x80, v95
	v_ashrrev_i32_e32 v46, 31, v43
	v_lshrrev_b32_e32 v46, 30, v46
	v_add_u32_e32 v46, v43, v46
	v_ashrrev_i32_e32 v47, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_sub_u32_e32 v43, v43, v46
	v_add_u32_e32 v43, v43, v67
	v_lshrrev_b32_e32 v46, 29, v47
	v_add_u32_e32 v46, v47, v46
	v_and_b32_e32 v46, -8, v46
	v_sub_u32_e32 v46, v47, v46
	v_xor_b32_e32 v43, v43, v46
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v46, 6, v47
	v_add3_u32 v41, v45, v46, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[50:53] offset:32
	v_add_u32_e32 v46, 0x100, v95
	v_ashrrev_i32_e32 v48, 31, v46
	v_lshrrev_b32_e32 v48, 30, v48
	v_add_u32_e32 v48, v46, v48
	v_ashrrev_i32_e32 v49, 2, v48
	v_sub_u32_e32 v47, v49, v47
	v_and_b32_e32 v48, -4, v48
	v_sub_u32_e32 v46, v46, v48
	v_add_u32_e32 v46, v46, v67
	v_lshrrev_b32_e32 v48, 29, v49
	v_add_u32_e32 v48, v49, v48
	v_and_b32_e32 v48, -8, v48
	v_sub_u32_e32 v48, v49, v48
	v_xor_b32_e32 v46, v46, v48
	v_sub_u32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v47, 6, v47
	v_lshl_add_u32 v43, v43, 3, v47
	v_lshlrev_b32_e32 v47, 1, v43
	v_add3_u32 v45, v45, 32, v47
	ds_write_b128 v45, v[54:57]
	v_add_u32_e32 v45, 0x180, v95
	v_ashrrev_i32_e32 v47, 31, v45
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v45, v47
	v_ashrrev_i32_e32 v48, 2, v47
	v_sub_u32_e32 v49, v48, v49
	v_and_b32_e32 v47, 0xffffffc, v47
	v_sub_u32_e32 v45, v45, v47
	v_add_u32_e32 v45, v45, v67
	v_lshrrev_b32_e32 v47, 29, v48
	v_add_u32_e32 v47, v48, v47
	v_and_b32_e32 v47, 0xffffff8, v47
	v_sub_u32_e32 v47, v48, v47
	v_xor_b32_e32 v45, v45, v47
	v_sub_u32_e32 v45, v45, v46
	v_lshlrev_b32_e32 v45, 4, v45
	v_lshlrev_b32_e32 v46, 7, v49
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v41, v45, v46, v41
	ds_write_b128 v41, v[58:61] offset:32
	s_mov_b32 s3, 0
	s_and_b64 vcc, exec, s[0:1]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB10_13
; %bb.11:                               ; %.preheader.i503.i.i.i.i
	s_max_i32 s2, s27, 2
	v_mad_u64_u32 v[42:43], s[0:1], s57, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s57, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s57, v40, v[32:33]
	s_add_i32 s49, s18, 60
	s_lshl_b32 s50, s2, 4
	s_add_i32 s50, s50, -16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s66
	v_mov_b32_e32 v45, s67
	v_mov_b32_e32 v47, s33
	v_mov_b32_e32 v95, s64
	v_mov_b32_e32 v41, v40
.LBB10_12:                              ; %.lr.ph.i685.i504.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s2, s3, 16
	v_add_u32_e32 v96, s3, v38
	v_add_u32_e32 v97, s3, v32
	v_readfirstlane_b32 s44, v43
	v_readfirstlane_b32 s45, v45
	v_readfirstlane_b32 s46, v47
	v_add_u32_e32 v98, s3, v46
	v_add_u32_e32 v99, s3, v44
	v_add_u32_e32 v100, s3, v42
	v_readfirstlane_b32 s33, v33
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v62, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v63, 0
	v_mov_b32_e32 v112, s49
	v_add_u32_e32 v101, 16, v97
	v_add_u32_e32 v102, 18, v97
	v_add_u32_e32 v103, 20, v97
	v_add_u32_e32 v97, 22, v97
	buffer_load_ushort v113, v96, s[44:47], 0 offen offset:16
	buffer_load_ushort v114, v96, s[44:47], 0 offen offset:18
	buffer_load_ushort v115, v96, s[44:47], 0 offen offset:20
	buffer_load_ushort v116, v96, s[44:47], 0 offen offset:22
	buffer_load_ushort v117, v98, s[44:47], 0 offen offset:16
	buffer_load_ushort v118, v98, s[44:47], 0 offen offset:18
	buffer_load_ushort v119, v98, s[44:47], 0 offen offset:20
	buffer_load_ushort v120, v98, s[44:47], 0 offen offset:22
	buffer_load_ushort v121, v99, s[44:47], 0 offen offset:16
	buffer_load_ushort v122, v99, s[44:47], 0 offen offset:18
	buffer_load_ushort v123, v99, s[44:47], 0 offen offset:20
	buffer_load_ushort v124, v99, s[44:47], 0 offen offset:22
	buffer_load_ushort v125, v100, s[44:47], 0 offen offset:16
	buffer_load_ushort v126, v100, s[44:47], 0 offen offset:18
	buffer_load_ushort v127, v100, s[44:47], 0 offen offset:20
                                        ; kill: killed $vgpr99
                                        ; kill: killed $vgpr98
                                        ; kill: killed $vgpr96
	buffer_load_ushort v128, v100, s[44:47], 0 offen offset:22
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s33, 31
	v_readfirstlane_b32 s44, v95
	s_mov_b32 s45, s65
	s_mov_b32 s46, s99
	v_lshl_add_u32 v96, s33, 5, v64
	v_cmp_gt_i32_e64 s[38:39], s55, v101
	v_cmp_gt_i32_e64 s[36:37], s55, v102
	v_cmp_gt_i32_e64 s[34:35], s55, v103
	v_cmp_gt_i32_e64 s[30:31], s55, v97
	s_lshr_b32 s51, s0, 30
	v_ashrrev_i32_e32 v97, 31, v96
	v_add_u32_e32 v129, 0x80, v96
	v_add_u32_e32 v130, 0x100, v96
	v_add_u32_e32 v131, 0x180, v96
	s_and_b64 vcc, s[10:11], s[38:39]
	s_and_b64 s[0:1], s[10:11], s[36:37]
	s_and_b64 s[40:41], s[10:11], s[34:35]
	s_and_b64 s[4:5], s[10:11], s[30:31]
	s_and_b64 s[6:7], s[12:13], s[30:31]
	s_and_b64 s[8:9], s[12:13], s[34:35]
	s_and_b64 s[18:19], s[12:13], s[36:37]
	s_and_b64 s[20:21], s[12:13], s[38:39]
	s_and_b64 s[22:23], s[14:15], s[38:39]
	s_and_b64 s[24:25], s[14:15], s[36:37]
	s_and_b64 s[26:27], s[14:15], s[34:35]
	s_and_b64 s[28:29], s[14:15], s[30:31]
	s_and_b64 s[30:31], s[16:17], s[30:31]
	s_and_b64 s[34:35], s[16:17], s[34:35]
	s_and_b64 s[36:37], s[16:17], s[36:37]
	s_and_b64 s[38:39], s[16:17], s[38:39]
	s_add_i32 s51, s33, s51
	v_lshrrev_b32_e32 v97, 30, v97
	v_ashrrev_i32_e32 v98, 31, v129
	v_ashrrev_i32_e32 v99, 31, v130
	v_ashrrev_i32_e32 v100, 31, v131
	s_and_b32 s51, s51, 0x3fffffc
	v_add_u32_e32 v97, v96, v97
	v_lshrrev_b32_e32 v98, 30, v98
	v_lshrrev_b32_e32 v99, 30, v99
	v_lshrrev_b32_e32 v100, 30, v100
	s_sub_i32 s33, s33, s51
	v_ashrrev_i32_e32 v132, 2, v97
	v_and_b32_e32 v97, -4, v97
	v_add_u32_e32 v98, v129, v98
	v_add_u32_e32 v99, v130, v99
	v_add_u32_e32 v100, v131, v100
	v_lshl_or_b32 v101, s33, 6, v65
	s_cmp_gt_i32 s55, s2
	v_sub_u32_e32 v96, v96, v97
	v_lshrrev_b32_e32 v133, 29, v132
	v_lshlrev_b32_e32 v134, 7, v132
	v_ashrrev_i32_e32 v135, 2, v98
	v_and_b32_e32 v136, -4, v98
	v_ashrrev_i32_e32 v137, 2, v99
	v_and_b32_e32 v138, -4, v99
	v_ashrrev_i32_e32 v139, 2, v100
	v_and_b32_e32 v140, 0xffffffc, v100
	v_ashrrev_i32_e32 v97, 31, v101
	v_add_u32_e32 v98, 0x100, v101
	s_cselect_b64 s[56:57], -1, 0
	s_sub_i32 s33, s49, 28
	v_add_u32_e32 v141, v96, v67
	v_lshrrev_b32_e32 v96, 30, v97
	v_ashrrev_i32_e32 v97, 31, v98
	v_mov_b32_e32 v142, s33
	v_add_u32_e32 v96, v101, v96
	v_lshrrev_b32_e32 v97, 30, v97
	v_ashrrev_i32_e32 v99, 2, v96
	v_and_b32_e32 v96, -4, v96
	v_add_u32_e32 v97, v98, v97
	v_sub_u32_e32 v96, v101, v96
	v_lshrrev_b32_e32 v100, 29, v99
	v_lshlrev_b32_e32 v101, 6, v99
	v_ashrrev_i32_e32 v102, 2, v97
	v_and_b32_e32 v97, -4, v97
	v_add_u32_e32 v96, v96, v69
	v_add_u32_e32 v100, v99, v100
	v_sub_u32_e32 v97, v98, v97
	v_lshrrev_b32_e32 v98, 29, v102
	v_lshlrev_b32_e32 v103, 7, v102
	v_and_b32_e32 v100, -8, v100
	v_add_u32_e32 v104, v96, v71
	v_add_u32_e32 v97, v97, v69
	v_add_u32_e32 v98, v102, v98
	v_sub_u32_e32 v99, v99, v100
	v_and_b32_e32 v98, -8, v98
	v_add_u32_e32 v100, v97, v71
	v_xor_b32_e32 v96, v96, v99
	v_xor_b32_e32 v99, v104, v99
	v_sub_u32_e32 v98, v102, v98
	v_lshlrev_b32_e32 v102, 3, v96
	v_sub_u32_e32 v99, v99, v96
	v_xor_b32_e32 v97, v97, v98
	v_xor_b32_e32 v98, v100, v98
	v_lshlrev_b32_e32 v100, 4, v96
	v_sub_u32_e32 v97, v97, v96
	v_sub_u32_e32 v96, v98, v96
	v_add_lshl_u32 v98, v102, v101, 1
	v_add3_u32 v100, v100, v103, 32
	v_lshlrev_b32_e32 v99, 4, v99
	v_lshl_add_u32 v101, v97, 4, v100
	v_add3_u32 v104, v98, 32, v99
	v_lshl_add_u32 v108, v96, 4, v100
	ds_read_b128 v[96:99], v98 offset:32
	ds_read_b128 v[100:103], v101
	ds_read_b128 v[104:107], v104
	ds_read_b128 v[108:111], v108
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v142, v142, s[44:47], 0 offen
	v_add_u32_e32 v133, v132, v133
	v_sub_u32_e32 v129, v129, v136
	v_lshrrev_b32_e32 v136, 29, v135
	v_lshlrev_b32_e32 v143, 6, v135
	v_sub_u32_e32 v144, v137, v135
	v_sub_u32_e32 v130, v130, v138
	v_lshrrev_b32_e32 v138, 29, v137
	v_sub_u32_e32 v145, v139, v137
	v_sub_u32_e32 v131, v131, v140
	v_lshrrev_b32_e32 v140, 29, v139
	s_and_b64 s[56:57], s[42:43], s[56:57]
	v_and_b32_e32 v133, -8, v133
	v_add_u32_e32 v129, v129, v67
	v_add_u32_e32 v136, v135, v136
	v_add_u32_e32 v130, v130, v67
	v_add_u32_e32 v138, v137, v138
	v_lshlrev_b32_e32 v144, 6, v144
	v_add_u32_e32 v131, v131, v67
	v_add_u32_e32 v140, v139, v140
	v_lshlrev_b32_e32 v145, 7, v145
	buffer_load_dword v112, v112, s[44:47], 0 offen
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s33, v142
	s_and_b32 s51, s33, 0xffff
	s_pack_lh_b32_b16 s33, 0, s33
	s_or_b32 s33, s33, s51
	s_and_b64 s[56:57], s[56:57], exec
	s_cselect_b32 s33, s33, 0
	s_add_i32 s51, s3, 18
	s_cmp_gt_i32 s55, s51
	s_cselect_b64 s[56:57], -1, 0
	s_sub_i32 s51, s49, 24
	v_mov_b32_e32 v142, s51
	buffer_load_dword v142, v142, s[44:47], 0 offen
	v_sub_u32_e32 v132, v132, v133
	v_and_b32_e32 v133, -8, v136
	v_and_b32_e32 v136, -8, v138
	v_and_b32_e32 v138, 0xffffff8, v140
	v_xor_b32_e32 v132, v141, v132
	v_sub_u32_e32 v133, v135, v133
	v_sub_u32_e32 v135, v137, v136
	v_sub_u32_e32 v136, v139, v138
	v_lshlrev_b32_e32 v137, 3, v132
	v_lshl_add_u32 v134, v132, 4, v134
	v_xor_b32_e32 v129, v129, v133
	v_xor_b32_e32 v130, v130, v135
	v_xor_b32_e32 v131, v131, v136
	v_sub_u32_e32 v132, v129, v132
	v_sub_u32_e32 v129, v130, v129
	v_sub_u32_e32 v130, v131, v130
	v_lshlrev_b32_e32 v131, 3, v132
	v_lshl_add_u32 v129, v129, 3, v144
	v_lshlrev_b32_e32 v130, 4, v130
	v_add3_u32 v131, v137, v143, v131
	v_lshlrev_b32_e32 v132, 1, v129
	v_lshlrev_b32_e32 v133, 1, v131
	v_add_lshl_u32 v129, v129, v131, 1
	s_and_b64 s[56:57], s[42:43], s[56:57]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s51, v142
	s_and_b32 s64, s51, 0xffff
	s_pack_lh_b32_b16 s51, 0, s51
	s_or_b32 s51, s51, s64
	s_and_b64 s[56:57], s[56:57], exec
	s_cselect_b32 s51, s51, 0
	s_add_i32 s56, s3, 20
	s_cmp_gt_i32 s55, s56
	s_cselect_b64 s[56:57], -1, 0
	s_sub_i32 s64, s49, 20
	v_mov_b32_e32 v131, s64
	buffer_load_dword v131, v131, s[44:47], 0 offen
	v_add3_u32 v132, v133, 32, v132
	v_add3_u32 v129, v130, v145, v129
	v_dot2c_f32_f16_e32 v48, v94, v96
	v_dot2c_f32_f16_e32 v50, v93, v97
	v_dot2c_f32_f16_e32 v52, v92, v98
	v_dot2c_f32_f16_e32 v54, v91, v99
	v_dot2c_f32_f16_e32 v49, v94, v100
	v_dot2c_f32_f16_e32 v51, v93, v101
	v_dot2c_f32_f16_e32 v53, v92, v102
	v_dot2c_f32_f16_e32 v55, v91, v103
	v_dot2c_f32_f16_e32 v56, v90, v104
	v_dot2c_f32_f16_e32 v58, v89, v105
	v_dot2c_f32_f16_e32 v60, v88, v106
	v_dot2c_f32_f16_e32 v62, v39, v107
	v_dot2c_f32_f16_e32 v57, v90, v108
	v_dot2c_f32_f16_e32 v59, v89, v109
	v_dot2c_f32_f16_e32 v61, v88, v110
	v_dot2c_f32_f16_e32 v63, v39, v111
	v_pk_add_f32 v[40:41], v[40:41], v[48:49]
	s_nop 0
	v_pk_add_f32 v[40:41], v[50:51], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[52:53], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[54:55], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[56:57], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[58:59], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[60:61], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[62:63], v[40:41]
	s_and_b64 s[56:57], s[42:43], s[56:57]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s64, v131
	s_and_b32 s66, s64, 0xffff
	s_pack_lh_b32_b16 s64, 0, s64
	s_or_b32 s64, s64, s66
	s_and_b64 s[56:57], s[56:57], exec
	s_cselect_b32 s56, s64, 0
	s_add_i32 s57, s3, 22
	s_cmp_gt_i32 s55, s57
	s_cselect_b64 s[66:67], -1, 0
	s_add_i32 s57, s49, -16
	v_mov_b32_e32 v39, s57
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_cndmask_b32_e32 v48, 0, v113, vcc
	v_cndmask_b32_e64 v49, 0, v114, s[0:1]
	v_cndmask_b32_e64 v50, 0, v115, s[40:41]
	v_cndmask_b32_e64 v51, 0, v116, s[4:5]
	v_cndmask_b32_e64 v52, 0, v120, s[6:7]
	v_cndmask_b32_e64 v53, 0, v119, s[8:9]
	v_cndmask_b32_e64 v54, 0, v118, s[18:19]
	v_cndmask_b32_e64 v55, 0, v117, s[20:21]
	v_cndmask_b32_e64 v56, 0, v121, s[22:23]
	v_cndmask_b32_e64 v57, 0, v122, s[24:25]
	v_cndmask_b32_e64 v58, 0, v123, s[26:27]
	v_cndmask_b32_e64 v59, 0, v124, s[28:29]
	v_cndmask_b32_e64 v60, 0, v128, s[30:31]
	v_cndmask_b32_e64 v61, 0, v127, s[34:35]
	v_cndmask_b32_e64 v62, 0, v126, s[36:37]
	v_cndmask_b32_e64 v63, 0, v125, s[38:39]
	v_lshrrev_b16_e32 v88, 8, v48
	v_lshrrev_b16_e32 v89, 8, v49
	v_lshrrev_b16_e32 v90, 8, v50
	v_lshrrev_b16_e32 v91, 8, v51
	v_lshrrev_b16_e32 v92, 8, v52
	v_lshrrev_b16_e32 v93, 8, v53
	v_lshrrev_b16_e32 v94, 8, v54
	v_lshrrev_b16_e32 v96, 8, v55
	v_lshrrev_b16_e32 v97, 8, v56
	v_lshrrev_b16_e32 v98, 8, v57
	v_lshrrev_b16_e32 v99, 8, v58
	v_readfirstlane_b32 s4, v112
	s_pack_lh_b32_b16 s5, 0, s4
	s_and_b64 s[0:1], s[42:43], s[66:67]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s6, v39
	s_and_b32 s7, s6, 0xffff
	s_pack_lh_b32_b16 s6, 0, s6
	s_or_b32 s6, s6, s7
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s6, s6, 0
	s_add_i32 s0, s3, 30
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_and_b32 s4, s4, 0xffff
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_or_b32 s4, s5, s4
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s4, s4, 0
	s_add_i32 s0, s3, 28
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_add_i32 s5, s49, -4
	v_mov_b32_e32 v39, s5
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_lshrrev_b16_e32 v100, 8, v59
	v_lshrrev_b16_e32 v101, 8, v60
	v_lshrrev_b16_e32 v102, 8, v61
	v_lshrrev_b16_e32 v103, 8, v62
	v_lshrrev_b16_e32 v104, 8, v63
	v_and_b32_sdwa v48, s48, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v49, s48, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v105, s48, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v106, s48, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v55, s48, v55 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v107, s48, v54 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v108, s48, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v109, s48, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v110, s48, v56 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v111, s48, v57 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v112, s48, v58 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v113, s48, v59 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v114, s48, v63 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v115, s48, v62 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v116, s48, v61 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v117, s48, v60 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v118, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v105 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v106 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v105, v91 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v106, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v96 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v94 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v93 src0_sel:BYTE_0
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s5, v39
	s_and_b32 s7, s5, 0xffff
	s_pack_lh_b32_b16 s5, 0, s5
	s_or_b32 s5, s5, s7
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s5, s5, 0
	s_add_i32 s0, s3, 26
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_add_i32 s7, s49, -8
	v_mov_b32_e32 v39, s7
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_cvt_f32_fp8_sdwa v59, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v94, v92 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v107, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v88, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v113 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v100 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v114 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v104 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v115 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v103 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v93, v116 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v102 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v117 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v100, v101 src0_sel:BYTE_0
	v_fma_mixlo_f16 v101, s52, v118, 0
	v_pk_mul_f32 v[48:49], s[62:63], v[48:49]
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	v_pk_mul_f32 v[52:53], s[62:63], v[52:53]
	v_fma_mixlo_f16 v102, s52, v106, 0
	v_pk_mul_f32 v[54:55], s[62:63], v[54:55]
	v_pk_mul_f32 v[56:57], s[62:63], v[56:57]
	v_pk_mul_f32 v[58:59], s[62:63], v[58:59]
	v_fma_mixlo_f16 v103, s52, v107, 0
	v_pk_mul_f32 v[60:61], s[62:63], v[60:61]
	v_pk_mul_f32 v[62:63], s[62:63], v[62:63]
	v_pk_mul_f32 v[88:89], s[62:63], v[88:89]
	v_fma_mixlo_f16 v99, s52, v99, 0
	v_pk_mul_f32 v[90:91], s[62:63], v[90:91]
	v_pk_mul_f32 v[92:93], s[62:63], v[92:93]
	v_pk_mul_f32 v[96:97], s[62:63], v[96:97]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v104, v50
	v_cvt_f16_f32_e32 v50, v51
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s7, v39
	s_and_b32 s8, s7, 0xffff
	s_pack_lh_b32_b16 s7, 0, s7
	s_or_b32 s7, s7, s8
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s7, s7, 0
	s_add_i32 s0, s3, 24
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_add_i32 s3, s49, -12
	v_mov_b32_e32 v39, s3
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_cvt_f16_f32_e32 v51, v53
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v106, v54
	v_cvt_f16_f32_e32 v53, v55
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v54, v57
	v_cvt_f16_f32_e32 v55, v59
	v_cvt_f16_f32_e32 v57, v58
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v58, v63
	v_cvt_f16_f32_e32 v59, v89
	v_cvt_f16_f32_e32 v88, v88
	v_cvt_f16_f32_e32 v89, v90
	v_cvt_f16_f32_e32 v90, v91
	v_cvt_f16_f32_e32 v91, v92
	v_cvt_f16_f32_e32 v92, v93
	v_cvt_f16_f32_e32 v63, v97
	v_cvt_f16_f32_e32 v93, v96
	v_pack_b32_f16 v50, v50, v52
	v_pack_b32_f16 v49, v49, v104
	v_pack_b32_f16 v48, v101, v48
	v_fma_mixhi_f16 v51, s52, v105, 0
	v_pack_b32_f16 v54, v54, v57
	v_pack_b32_f16 v53, v53, v56
	v_pack_b32_f16 v52, v102, v106
	v_fma_mixhi_f16 v55, s52, v94, 0
	v_pack_b32_f16 v58, v58, v88
	v_pack_b32_f16 v57, v61, v62
	v_pack_b32_f16 v56, v103, v60
	v_fma_mixhi_f16 v59, s52, v98, 0
	v_pack_b32_f16 v62, v92, v93
	v_pack_b32_f16 v61, v90, v91
	v_pack_b32_f16 v60, v99, v89
	v_fma_mixhi_f16 v63, s52, v100, 0
	ds_write_b128 v134, v[48:51] offset:32
	ds_write_b128 v133, v[52:55] offset:32
	ds_write_b128 v132, v[56:59]
	ds_write_b128 v129, v[60:63] offset:32
	s_mov_b32 s3, s2
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s8, v39
	s_and_b32 s9, s8, 0xffff
	s_pack_lh_b32_b16 s8, 0, s8
	s_or_b32 s8, s8, s9
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s0, s8, 0
	s_and_b32 s1, s33, 0xffff0000
	s_and_b32 s8, s51, 0xffff0000
	s_and_b32 s9, s56, 0xffff0000
	s_and_b32 s18, s6, 0xffff0000
	s_and_b32 s19, s4, 0xffff0000
	s_and_b32 s20, s5, 0xffff0000
	s_and_b32 s21, s7, 0xffff0000
	s_lshl_b32 s22, s33, 16
	s_lshl_b32 s23, s51, 16
	s_lshl_b32 s24, s56, 16
	s_lshl_b32 s6, s6, 16
	s_lshl_b32 s7, s7, 16
	s_lshl_b32 s5, s5, 16
	s_lshl_b32 s4, s4, 16
	s_add_i32 s49, s49, 32
	s_and_b32 s25, s0, 0xffff0000
	v_cvt_f16_f32_e32 v39, s22
	v_cvt_f16_f32_e32 v48, s1
	v_cvt_f16_f32_e32 v49, s23
	v_cvt_f16_f32_e32 v50, s8
	v_cvt_f16_f32_e32 v51, s24
	v_cvt_f16_f32_e32 v52, s9
	v_cvt_f16_f32_e32 v53, s6
	v_cvt_f16_f32_e32 v54, s18
	s_lshl_b32 s0, s0, 16
	v_cvt_f16_f32_e32 v55, s7
	v_cvt_f16_f32_e32 v56, s21
	v_cvt_f16_f32_e32 v57, s5
	v_cvt_f16_f32_e32 v58, s20
	v_cvt_f16_f32_e32 v59, s4
	v_cvt_f16_f32_e32 v60, s19
	v_cvt_f16_f32_e32 v61, s0
	v_cvt_f16_f32_e32 v62, s25
	s_cmp_lg_u32 s50, s2
	v_pack_b32_f16 v94, v39, v48
	v_pack_b32_f16 v93, v49, v50
	v_pack_b32_f16 v92, v51, v52
	v_pack_b32_f16 v91, v53, v54
	v_pack_b32_f16 v89, v55, v56
	v_pack_b32_f16 v88, v57, v58
	v_pack_b32_f16 v39, v59, v60
	v_pack_b32_f16 v90, v61, v62
	s_cbranch_scc1 .LBB10_12
	s_branch .LBB10_14
.LBB10_13:
	v_mov_b32_e32 v40, 0
.LBB10_14:                              ; %Flow
	v_readlane_b32 s15, v146, 0
	v_readlane_b32 s16, v146, 1
	v_readlane_b32 s18, v146, 3
	v_readlane_b32 s19, v146, 4
	v_readlane_b32 s20, v146, 12
	v_readlane_b32 s21, v146, 13
	v_readlane_b32 s22, v146, 14
	v_readlane_b32 s23, v146, 15
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v87, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v86, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v85, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v84, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v87, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v86, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v85, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v84, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v83, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v82, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v81, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v80, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v83, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v82, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v81, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v80, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v79, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v78, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v77, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v76, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v79, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v78, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v77, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v76, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v75, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v74, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v73, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v72, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v75, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v74, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v73, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v72, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s2, s1
	v_lshl_or_b32 v0, s1, 6, v65
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v69
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v71
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v69
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v71
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v94, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v93, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v92, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v91, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v94, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v93, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v92, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v91, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v90, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v89, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v88, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v90, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v89, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v88, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s77, 31
	s_lshr_b32 s3, s1, 26
	s_add_i32 s3, s77, s3
	s_andn2_b32 s3, s3, 63
	s_sub_i32 s3, s77, s3
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s77, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s3, v68
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v68
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[4:5], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[4:5], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[4:5], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[4:5], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[4:5], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s3, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v68
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB10_16
; %bb.15:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[4:5], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[4:5], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s2, s2, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s2
	ds_write_b32 v6, v1
.LBB10_16:                              ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s18, s16
	s_mul_i32 s0, s18, s16
	s_mov_b32 s2, s69
	s_add_i32 s4, s76, -1
	s_mul_i32 s4, s58, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s2, s69, -1
	s_add_i32 s4, s2, s4
	s_add_u32 s0, s20, s0
	s_addc_u32 s1, s21, s1
	v_readlane_b32 s2, v146, 2
	s_lshl_b32 s2, s2, 6
	s_and_b32 s2, s2, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s2, v65
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s2, s3, 4
	v_mov_b32_e32 v1, s2
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s62, s77, 1
	s_mov_b32 s63, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[60:63], 0 offen
	buffer_load_ushort v12, v1, s[60:63], 0 offen offset:512
	buffer_load_ushort v13, v1, s[60:63], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[60:63], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[60:63], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[60:63], 0 offen offset:2560
	s_mov_b32 s2, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s6, v33
	s_add_i32 s7, s4, 1
	s_lshl_b32 s3, s6, 5
	s_add_i32 s4, s3, s15
	v_add_u32_e32 v19, s4, v64
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s58
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s60, s0
	s_mov_b32 s61, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s62, s7
	v_lshl_add_u32 v27, s58, 7, v26
	v_div_scale_f32 v28, s[4:5], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[60:63], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[60:63], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s77, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s77, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s77, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s77, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s77, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s77, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s4, s6, 2
	s_lshl_b32 s5, s6, 6
	s_and_b32 s5, s5, 0xc0
	v_or_b32_e32 v12, s5, v65
	v_add_u32_e32 v13, s4, v66
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s4, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s4
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s4, 0x600
	v_mul_lo_u32 v13, v13, s4
	v_and_or_b32 v13, v68, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s4, 0x2000
	v_add3_u32 v15, v16, s4, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[4:5], s77, v32
	v_cmp_gt_i32_e32 vcc, s76, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s7
	s_and_b64 s[0:1], s[4:5], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s76, v14
	s_and_b64 s[4:5], s[4:5], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[4:5]
	v_cndmask_b32_e64 v15, 0, v9, s[4:5]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s53, v8, 0
	s_mov_b32 s8, s53
	s_mov_b32 s9, s53
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[52:53], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s53, v7, 0
	v_pk_mul_f32 v[6:7], s[52:53], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[52:53], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s53, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s53, v17, 0
	v_add_u32_e32 v5, s3, v64
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v67
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v67
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v70
	v_mul_lo_u32 v6, s58, v14
	v_or_b32_e32 v7, 16, v32
.LBB10_17:                              ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s77, v7
	v_readfirstlane_b32 s60, v2
	v_readfirstlane_b32 s61, v3
	v_readfirstlane_b32 s62, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s3, v33
	s_add_i32 s10, s2, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[60:63], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[60:63], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s11, s3, 31
	v_lshl_add_u32 v8, s3, 5, v64
	s_lshr_b32 s11, s11, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s11, s3, s11
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s12, s11, 2
	s_and_b32 s11, s11, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s3, s3, s11
	s_mul_hi_i32 s11, s12, 0x2aaaaaab
	s_mul_i32 s13, s12, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s14, s11, 31
	s_ashr_i32 s11, s11, 5
	v_lshl_or_b32 v13, s3, 6, v65
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s3, s11, s14
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v67
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s3, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v67
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s3, s12, s3
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s10, s3, s10
	s_xor_b32 s3, s3, s2
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s2, s2, 2
	s_sub_i32 s10, s10, s3
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s3, s3, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v69
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s3, s3, s13
	s_lshl_b32 s10, s10, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s11, s3, 0x2000
	v_mov_b32_e32 v10, s3
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s3, s11, s10
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s3
	s_cmpk_lg_i32 s2, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s53, v28, 0
	v_pk_mul_f32 v[8:9], s[8:9], v[8:9]
	v_pk_mul_f32 v[10:11], s[8:9], v[10:11]
	v_pk_mul_f32 v[12:13], s[8:9], v[12:13]
	v_fma_mixlo_f16 v22, s53, v22, 0
	v_pk_mul_f32 v[14:15], s[8:9], v[14:15]
	v_pk_mul_f32 v[16:17], s[8:9], v[16:17]
	v_pk_mul_f32 v[18:19], s[8:9], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s53, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s53, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB10_17
; %bb.18:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s2, s0
	v_lshl_or_b32 v1, s0, 6, v65
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v69
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s3, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s3
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s3, s0, 0xbe
	s_lshl_b32 s4, s3, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s4, s1
	s_add_i32 s4, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s3
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s4, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s19, s16
	s_mul_i32 s0, s19, s16
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s22, s0
	s_addc_u32 s5, s23, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s54, 0x7fffffff
	s_mul_i32 s3, s0, s59
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s2, 2
	s_lshl_b32 s1, s2, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v65
	s_add_i32 s0, s0, s79
	v_add_u32_e32 v4, s0, v66
	v_add_u32_e32 v0, s15, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s59, v[0:1]
	v_cmp_gt_i32_e32 vcc, s76, v0
	v_cmp_gt_i32_e64 s[0:1], s54, v4
	s_add_i32 s2, s76, s3
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 147
		.amdhsa_next_free_sgpr 100
		.amdhsa_accum_offset 148
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end10:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end10-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 22276
; NumSgprs: 106
; NumVgprs: 147
; NumAgprs: 0
; TotalNumVgprs: 147
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 13
; VGPRBlocks: 18
; NumSGPRsForWavesPerEU: 106
; NumVGPRsForWavesPerEU: 147
; AccumOffset: 148
; Occupancy: 3
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 36
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_mov_b32 s79, s3
	s_mov_b32 s5, s2
	s_load_dwordx4 s[64:67], s[0:1], 0x0
	s_load_dwordx2 s[60:61], s[0:1], 0x18
	s_load_dword s2, s[0:1], 0x70
	s_load_dwordx4 s[52:55], s[0:1], 0x38
	s_load_dwordx2 s[76:77], s[0:1], 0x48
	s_load_dwordx4 s[56:59], s[0:1], 0x60
	s_lshl_b32 s3, s4, 8
                                        ; implicit-def: $vgpr146 : SGPR spill to VGPR lane
	v_writelane_b32 v146, s3, 0
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s3, s2, s5
	v_writelane_b32 v146, s5, 1
	s_mul_i32 s2, s2, s5
	s_add_i32 s4, s54, -1
	s_mul_i32 s4, s56, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s5, s55, -1
	s_add_i32 s5, s5, 1
	s_add_i32 s6, s55, 15
	s_add_i32 s7, s77, -1
	s_mul_i32 s33, s57, s7
	s_add_u32 s66, s66, s2
	s_addc_u32 s67, s67, s3
	s_add_i32 s4, s4, s5
	s_ashr_i32 s2, s6, 31
	s_lshr_b32 s2, s2, 28
	s_add_i32 s6, s6, s2
	s_ashr_i32 s27, s6, 4
	s_add_i32 s33, s33, s5
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s5, v33
	s_lshr_b32 s2, s5, 2
	s_add_i32 s2, s2, s79
	s_mul_i32 s3, s2, s56
	s_cmp_gt_i32 s55, 0
	s_cselect_b64 s[28:29], -1, 0
	s_cmp_gt_i32 s54, s2
	s_cselect_b64 s[72:73], -1, 0
	s_lshl_b32 s99, s4, 1
	s_mov_b32 s71, 0x20000
	s_mov_b32 s68, s64
	s_mov_b32 s69, s65
	s_mov_b32 s70, s99
	s_lshl_b32 s18, s3, 1
	v_mov_b32_e32 v0, s18
	buffer_load_dwordx4 v[2:5], v0, s[68:71], 0 offen
	buffer_load_dwordx4 v[6:9], v0, s[68:71], 0 offen offset:16
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v68, -1, v0
	v_lshlrev_b32_e32 v0, 3, v68
	v_lshrrev_b32_e32 v64, 1, v68
	v_and_b32_e32 v32, 8, v0
	v_writelane_b32 v146, s5, 2
	v_lshl_add_u32 v24, s5, 5, v64
	v_mad_u64_u32 v[0:1], s[2:3], v24, s57, v[32:33]
	s_and_b64 s[2:3], s[28:29], s[72:73]
	s_mov_b32 s68, s66
	s_mov_b32 s69, s67
	s_mov_b32 s70, s33
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s4, v2
	v_readfirstlane_b32 s5, v3
	v_readfirstlane_b32 s6, v4
	v_readfirstlane_b32 s7, v5
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s8, v9
	v_readfirstlane_b32 s9, v8
	v_readfirstlane_b32 s10, v7
	v_readfirstlane_b32 s11, v6
	s_and_b32 s12, s4, 0xffff
	s_pack_lh_b32_b16 s4, 0, s4
	s_pack_lh_b32_b16 s13, 0, s5
	s_pack_lh_b32_b16 s14, 0, s6
	s_pack_lh_b32_b16 s15, 0, s7
	s_pack_lh_b32_b16 s16, 0, s8
	s_pack_lh_b32_b16 s17, 0, s9
	s_pack_lh_b32_b16 s19, 0, s10
	s_pack_lh_b32_b16 s20, 0, s11
	s_or_b32 s4, s4, s12
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s12, s4, 0
	s_cmp_gt_i32 s55, 2
	s_cselect_b64 s[84:85], -1, 0
	s_and_b32 s4, s5, 0xffff
	s_and_b64 s[2:3], s[84:85], s[72:73]
	s_or_b32 s4, s13, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s13, s4, 0
	s_cmp_gt_i32 s55, 4
	s_cselect_b64 s[86:87], -1, 0
	s_and_b32 s4, s6, 0xffff
	s_and_b64 s[2:3], s[86:87], s[72:73]
	s_or_b32 s4, s14, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s14, s4, 0
	s_cmp_gt_i32 s55, 6
	s_cselect_b64 s[88:89], -1, 0
	s_and_b32 s4, s7, 0xffff
	s_and_b64 s[2:3], s[88:89], s[72:73]
	s_or_b32 s4, s15, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s15, s4, 0
	s_cmp_gt_i32 s55, 14
	s_cselect_b64 s[90:91], -1, 0
	s_and_b32 s4, s8, 0xffff
	s_and_b64 s[2:3], s[90:91], s[72:73]
	s_or_b32 s4, s16, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s16, s4, 0
	s_cmp_gt_i32 s55, 12
	s_cselect_b64 s[92:93], -1, 0
	s_and_b32 s4, s9, 0xffff
	s_and_b64 s[2:3], s[92:93], s[72:73]
	s_or_b32 s4, s17, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s17, s4, 0
	s_cmp_gt_i32 s55, 10
	s_cselect_b64 s[34:35], -1, 0
	s_and_b32 s4, s10, 0xffff
	s_and_b64 s[2:3], s[34:35], s[72:73]
	s_or_b32 s4, s19, s4
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s19, s4, 0
	s_cmp_gt_i32 s55, 8
	s_cselect_b64 s[30:31], -1, 0
	s_and_b32 s4, s11, 0xffff
	s_and_b64 s[2:3], s[30:31], s[72:73]
	s_or_b32 s4, s20, s4
	s_and_b64 s[2:3], s[2:3], exec
	buffer_load_ushort v2, v0, s[68:71], 0 offen
	s_cselect_b32 s2, s4, 0
	buffer_load_ushort v3, v0, s[68:71], 0 offen offset:2
	buffer_load_ushort v4, v0, s[68:71], 0 offen offset:4
	buffer_load_ushort v5, v0, s[68:71], 0 offen offset:6
	s_lshl_b32 s98, s57, 7
	v_add_u32_e32 v1, s98, v0
	v_add_u32_e32 v6, 6, v1
	buffer_load_ushort v7, v6, s[68:71], 0 offen
	v_add_u32_e32 v8, 4, v1
	buffer_load_ushort v9, v8, s[68:71], 0 offen
	v_add_u32_e32 v10, 2, v1
	buffer_load_ushort v11, v10, s[68:71], 0 offen
	buffer_load_ushort v12, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v1
	buffer_load_ushort v13, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v10
	buffer_load_ushort v10, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v8
	buffer_load_ushort v8, v1, s[68:71], 0 offen
	v_add_u32_e32 v1, s98, v6
	buffer_load_ushort v6, v1, s[68:71], 0 offen
	s_mov_b32 s75, 0
	s_mov_b32 s74, 0xffff
	v_add_u32_e32 v1, s98, v1
	buffer_load_ushort v14, v1, s[68:71], 0 offen
	v_add_u32_e32 v15, -2, v1
	buffer_load_ushort v15, v15, s[68:71], 0 offen
	v_add_u32_e32 v16, -4, v1
	buffer_load_ushort v16, v16, s[68:71], 0 offen
	v_add_u32_e32 v1, -6, v1
	buffer_load_ushort v17, v1, s[68:71], 0 offen
	s_load_dwordx2 s[4:5], s[0:1], 0x78
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v146, s4, 3
	s_nop 1
	v_writelane_b32 v146, s5, 4
	v_and_b32_e32 v65, 63, v68
	v_or_b32_e32 v18, 2, v32
	v_or_b32_e32 v19, 4, v32
	v_or_b32_e32 v20, 6, v32
	v_add_u32_e32 v1, 0x80, v24
	v_cmp_gt_i32_e64 s[8:9], s55, v32
	v_cmp_gt_i32_e32 vcc, s77, v24
	v_cmp_gt_i32_e64 s[50:51], s55, v18
	v_cmp_gt_i32_e64 s[4:5], s55, v19
	v_cmp_gt_i32_e64 s[6:7], s55, v20
	v_cmp_gt_i32_e64 s[10:11], s77, v1
	s_and_b32 s3, s12, 0xffff0000
	s_and_b32 s20, s13, 0xffff0000
	s_and_b32 s21, s14, 0xffff0000
	s_and_b32 s22, s15, 0xffff0000
	s_and_b32 s23, s16, 0xffff0000
	s_and_b32 s24, s17, 0xffff0000
	s_and_b32 s25, s19, 0xffff0000
	s_lshl_b32 s12, s12, 16
	s_lshl_b32 s13, s13, 16
	s_lshl_b32 s14, s14, 16
	s_lshl_b32 s15, s15, 16
	s_lshl_b32 s19, s19, 16
	s_lshl_b32 s17, s17, 16
	s_lshl_b32 s16, s16, 16
	s_and_b32 s26, s2, 0xffff0000
	v_cvt_f16_f32_e32 v18, s12
	v_cvt_f16_f32_e32 v19, s3
	v_cvt_f16_f32_e32 v20, s13
	v_cvt_f16_f32_e32 v21, s20
	v_cvt_f16_f32_e32 v22, s14
	v_cvt_f16_f32_e32 v23, s21
	v_cvt_f16_f32_e32 v25, s15
	v_cvt_f16_f32_e32 v26, s22
	s_lshl_b32 s2, s2, 16
	v_cvt_f16_f32_e32 v27, s19
	v_cvt_f16_f32_e32 v28, s25
	v_cvt_f16_f32_e32 v29, s17
	v_cvt_f16_f32_e32 v30, s24
	v_cvt_f16_f32_e32 v31, s16
	v_cvt_f16_f32_e32 v34, s23
	v_cvt_f16_f32_e32 v35, s2
	v_cvt_f16_f32_e32 v36, s26
	s_and_b64 s[12:13], vcc, s[8:9]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e64 v37, 0, v2, s[12:13]
	s_and_b64 s[12:13], vcc, s[50:51]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e64 v3, 0, v3, s[12:13]
	s_and_b64 s[12:13], vcc, s[4:5]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e64 v38, 0, v4, s[12:13]
	s_and_b64 s[12:13], vcc, s[6:7]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e64 v5, 0, v5, s[12:13]
	s_and_b64 s[12:13], s[10:11], s[6:7]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e64 v39, 0, v7, s[12:13]
	s_and_b64 s[12:13], s[10:11], s[4:5]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e64 v40, 0, v9, s[12:13]
	s_and_b64 s[12:13], s[10:11], s[50:51]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e64 v41, 0, v11, s[12:13]
	s_and_b64 s[12:13], s[8:9], s[10:11]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e64 v12, 0, v12, s[12:13]
	v_add_u32_e32 v4, 0x100, v24
	v_cmp_gt_i32_e64 s[12:13], s77, v4
	s_and_b64 s[14:15], s[8:9], s[12:13]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e64 v42, 0, v13, s[14:15]
	s_and_b64 s[14:15], s[12:13], s[50:51]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v43, 0, v10, s[14:15]
	s_and_b64 s[14:15], s[12:13], s[4:5]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v44, 0, v8, s[14:15]
	s_and_b64 s[14:15], s[12:13], s[6:7]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v45, 0, v6, s[14:15]
	v_add_u32_e32 v2, 0x180, v24
	v_cmp_gt_i32_e64 s[14:15], s77, v2
	s_and_b64 s[16:17], s[14:15], s[6:7]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v46, 0, v14, s[16:17]
	s_and_b64 s[16:17], s[14:15], s[4:5]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v47, 0, v15, s[16:17]
	s_and_b64 s[16:17], s[14:15], s[50:51]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v48, 0, v16, s[16:17]
	s_and_b64 s[16:17], s[8:9], s[14:15]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v49, 0, v17, s[16:17]
	v_pack_b32_f16 v79, v18, v19
	v_pack_b32_f16 v78, v20, v21
	v_pack_b32_f16 v77, v22, v23
	v_pack_b32_f16 v76, v25, v26
	v_pack_b32_f16 v75, v35, v36
	v_pack_b32_f16 v74, v27, v28
	v_pack_b32_f16 v73, v29, v30
	v_pack_b32_f16 v72, v31, v34
	v_lshrrev_b16_e32 v6, 8, v37
	v_lshrrev_b16_e32 v8, 8, v3
	v_lshrrev_b16_e32 v10, 8, v38
	v_lshrrev_b16_e32 v13, 8, v5
	v_lshrrev_b16_e32 v16, 8, v39
	v_lshrrev_b16_e32 v14, 8, v40
	v_lshrrev_b16_e32 v15, 8, v41
	v_lshrrev_b16_e32 v17, 8, v12
	v_lshrrev_b16_e32 v18, 8, v42
	v_lshrrev_b16_e32 v19, 8, v43
	v_lshrrev_b16_e32 v20, 8, v44
	v_lshrrev_b16_e32 v21, 8, v45
	v_lshrrev_b16_e32 v25, 8, v46
	v_lshrrev_b16_e32 v22, 8, v47
	v_lshrrev_b16_e32 v23, 8, v48
	v_lshrrev_b16_e32 v26, 8, v49
	v_and_b32_sdwa v7, s74, v37 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v7 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_and_b32_sdwa v3, s74, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v7, v3 src0_sel:BYTE_0
	v_fma_mixlo_f16 v3, s52, v9, 0
	s_mov_b32 s62, s52
	s_mov_b32 s63, s52
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_and_b32_sdwa v9, s74, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v7
	v_pk_mul_f32 v[8:9], s[52:53], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v7, v9
	v_pk_mul_f32 v[10:11], s[52:53], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v27, v8
	v_cvt_f16_f32_e32 v6, v6
	v_cvt_f16_f32_e32 v9, v11
	v_pack_b32_f16 v8, v7, v10
	v_pack_b32_f16 v7, v5, v27
	v_cvt_f32_fp8_sdwa v5, v13 src0_sel:BYTE_0
	v_and_b32_sdwa v10, s74, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v10 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v17 src0_sel:BYTE_0
	v_and_b32_sdwa v11, s74, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pack_b32_f16 v6, v3, v6
	v_fma_mixhi_f16 v9, s52, v5, 0
	v_fma_mixlo_f16 v3, s52, v12, 0
	v_pk_mul_f32 v[10:11], s[52:53], v[10:11] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v12, v15 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v14 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v11
	v_pk_mul_f32 v[12:13], s[52:53], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v11, v13
	v_pk_mul_f32 v[14:15], s[52:53], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v12
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v13, v15
	v_pack_b32_f16 v12, v11, v14
	v_pack_b32_f16 v11, v5, v17
	v_cvt_f32_fp8_sdwa v5, v16 src0_sel:BYTE_0
	v_and_b32_sdwa v14, s74, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v18 src0_sel:BYTE_0
	v_and_b32_sdwa v15, s74, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_pack_b32_f16 v10, v3, v10
	v_fma_mixhi_f16 v13, s52, v5, 0
	v_fma_mixlo_f16 v3, s52, v16, 0
	v_pk_mul_f32 v[14:15], s[52:53], v[14:15] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v16, v19 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v5 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v20 src0_sel:BYTE_0
	v_and_b32_sdwa v5, s74, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v5 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v15
	v_pk_mul_f32 v[16:17], s[52:53], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v15, v17
	v_pk_mul_f32 v[18:19], s[52:53], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v20, v16
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v17, v19
	v_pack_b32_f16 v16, v15, v18
	v_pack_b32_f16 v15, v5, v20
	v_cvt_f32_fp8_sdwa v5, v21 src0_sel:BYTE_0
	v_and_b32_sdwa v18, s74, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_and_b32_sdwa v19, s74, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v19 src0_sel:BYTE_0
	v_pack_b32_f16 v14, v3, v14
	v_fma_mixhi_f16 v17, s52, v5, 0
	v_fma_mixlo_f16 v3, s52, v20, 0
	v_pk_mul_f32 v[18:19], s[52:53], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v18
	v_cvt_f32_fp8_sdwa v20, v23 src0_sel:BYTE_0
	v_and_b32_sdwa v18, s74, v47 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_and_b32_sdwa v18, s74, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v18 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v26, v19
	v_pk_mul_f32 v[18:19], s[52:53], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v19, v19
	v_pk_mul_f32 v[20:21], s[52:53], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f32_fp8_sdwa v22, v25 src0_sel:BYTE_0
	v_pack_b32_f16 v20, v19, v20
	v_pack_b32_f16 v19, v26, v18
	v_pack_b32_f16 v18, v3, v5
	v_fma_mixhi_f16 v21, s52, v22, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v67, 1, v32
	v_ashrrev_i32_e32 v3, 31, v24
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v24, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v3, v24, v3
	v_add_u32_e32 v3, v67, v3
	v_lshrrev_b32_e32 v22, 29, v5
	v_add_u32_e32 v22, v5, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v5, v22
	v_xor_b32_e32 v3, v3, v22
	v_lshlrev_b32_e32 v22, 3, v3
	v_lshlrev_b32_e32 v5, 7, v5
	v_lshl_add_u32 v5, v3, 4, v5
	ds_write_b128 v5, v[6:9] offset:32
	v_ashrrev_i32_e32 v5, 31, v1
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v1, v5
	v_ashrrev_i32_e32 v6, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v5, v1, v5
	v_add_u32_e32 v5, v5, v67
	v_lshrrev_b32_e32 v7, 29, v6
	v_add_u32_e32 v7, v6, v7
	v_and_b32_e32 v7, -8, v7
	v_sub_u32_e32 v7, v6, v7
	v_xor_b32_e32 v5, v5, v7
	v_sub_u32_e32 v3, v5, v3
	v_lshlrev_b32_e32 v3, 3, v3
	v_lshlrev_b32_e32 v7, 6, v6
	v_add3_u32 v3, v22, v7, v3
	v_lshlrev_b32_e32 v7, 1, v3
	ds_write_b128 v7, v[10:13] offset:32
	v_ashrrev_i32_e32 v8, 31, v4
	v_lshrrev_b32_e32 v8, 30, v8
	v_add_u32_e32 v8, v4, v8
	v_ashrrev_i32_e32 v9, 2, v8
	v_sub_u32_e32 v6, v9, v6
	v_and_b32_e32 v8, -4, v8
	v_sub_u32_e32 v8, v4, v8
	v_add_u32_e32 v8, v8, v67
	v_lshrrev_b32_e32 v10, 29, v9
	v_add_u32_e32 v10, v9, v10
	v_and_b32_e32 v10, -8, v10
	v_sub_u32_e32 v10, v9, v10
	v_xor_b32_e32 v8, v8, v10
	v_sub_u32_e32 v5, v8, v5
	v_lshlrev_b32_e32 v6, 6, v6
	v_lshl_add_u32 v5, v5, 3, v6
	v_lshlrev_b32_e32 v6, 1, v5
	v_add3_u32 v6, v7, 32, v6
	ds_write_b128 v6, v[14:17]
	v_ashrrev_i32_e32 v6, 31, v2
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v2, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_sub_u32_e32 v9, v7, v9
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v6, v2, v6
	v_add_u32_e32 v6, v6, v67
	v_lshrrev_b32_e32 v10, 29, v7
	v_add_u32_e32 v10, v7, v10
	v_and_b32_e32 v10, 0xffffff8, v10
	v_sub_u32_e32 v7, v7, v10
	v_xor_b32_e32 v6, v6, v7
	v_sub_u32_e32 v6, v6, v8
	v_lshlrev_b32_e32 v6, 4, v6
	v_lshlrev_b32_e32 v7, 7, v9
	v_add_lshl_u32 v3, v5, v3, 1
	v_add3_u32 v3, v6, v7, v3
	ds_write_b128 v3, v[18:21] offset:32
	s_cmp_gt_i32 s55, 16
	s_cselect_b64 s[94:95], -1, 0
	s_cmp_lt_i32 s55, 17
	v_lshrrev_b32_e32 v3, 3, v68
	v_lshrrev_b32_e32 v66, 6, v68
	v_lshlrev_b32_e32 v69, 2, v66
	v_add_u32_e32 v3, 8, v3
	v_lshrrev_b32_e32 v70, 3, v3
	v_sub_u32_e32 v3, v70, v66
	v_lshlrev_b32_e32 v71, 2, v3
	v_mov_b32_e32 v35, 0
	v_writelane_b32 v146, s28, 5
	s_nop 1
	v_writelane_b32 v146, s29, 6
	v_writelane_b32 v146, s30, 7
	s_nop 1
	v_writelane_b32 v146, s31, 8
	v_writelane_b32 v146, s34, 9
	s_nop 1
	v_writelane_b32 v146, s35, 10
	s_cbranch_scc1 .LBB11_4
; %bb.1:                                ; %.preheader.i.i.i.i.i
	v_writelane_b32 v146, s79, 11
	s_mov_b32 s83, s27
	s_max_i32 s16, s27, 2
	v_mad_u64_u32 v[2:3], s[2:3], s57, v2, v[32:33]
	v_mad_u64_u32 v[4:5], s[2:3], s57, v4, v[32:33]
	v_mad_u64_u32 v[6:7], s[2:3], s57, v1, v[32:33]
	s_add_i32 s96, s18, 60
	s_lshl_b32 s97, s16, 4
	s_add_i32 s97, s97, -16
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v1, s66
	v_mov_b32_e32 v3, s67
	v_mov_b32_e32 v5, s33
	v_mov_b32_e32 v7, s64
	v_mov_b32_e32 v24, s65
	v_mov_b32_e32 v25, s99
	v_mov_b32_e32 v35, v34
.LBB11_2:                               ; %.lr.ph.i685.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s78, s75, 16
	v_add_u32_e32 v26, s75, v0
	v_add_u32_e32 v27, s75, v32
	v_readfirstlane_b32 s68, v1
	v_readfirstlane_b32 s69, v3
	v_readfirstlane_b32 s70, v5
	v_add_u32_e32 v28, s75, v6
	v_add_u32_e32 v29, s75, v4
	v_add_u32_e32 v30, s75, v2
	v_readfirstlane_b32 s79, v33
	v_mov_b32_e32 v8, 0
	v_mov_b32_e32 v10, 0
	v_mov_b32_e32 v12, 0
	v_mov_b32_e32 v14, 0
	v_mov_b32_e32 v9, 0
	v_mov_b32_e32 v11, 0
	v_mov_b32_e32 v13, 0
	v_mov_b32_e32 v15, 0
	v_mov_b32_e32 v16, 0
	v_mov_b32_e32 v18, 0
	v_mov_b32_e32 v20, 0
	v_mov_b32_e32 v22, 0
	v_mov_b32_e32 v17, 0
	v_mov_b32_e32 v19, 0
	v_mov_b32_e32 v21, 0
	v_mov_b32_e32 v23, 0
	v_mov_b32_e32 v31, s96
	v_add_u32_e32 v36, 16, v27
	v_add_u32_e32 v37, 18, v27
	v_add_u32_e32 v38, 20, v27
	v_add_u32_e32 v27, 22, v27
	buffer_load_ushort v48, v26, s[68:71], 0 offen offset:16
	buffer_load_ushort v49, v26, s[68:71], 0 offen offset:18
	buffer_load_ushort v50, v26, s[68:71], 0 offen offset:20
	buffer_load_ushort v51, v26, s[68:71], 0 offen offset:22
	buffer_load_ushort v52, v28, s[68:71], 0 offen offset:16
	buffer_load_ushort v53, v28, s[68:71], 0 offen offset:18
	buffer_load_ushort v54, v28, s[68:71], 0 offen offset:20
	buffer_load_ushort v55, v28, s[68:71], 0 offen offset:22
	buffer_load_ushort v56, v29, s[68:71], 0 offen offset:16
	buffer_load_ushort v57, v29, s[68:71], 0 offen offset:18
	buffer_load_ushort v58, v29, s[68:71], 0 offen offset:20
	buffer_load_ushort v59, v29, s[68:71], 0 offen offset:22
	buffer_load_ushort v60, v30, s[68:71], 0 offen offset:16
	buffer_load_ushort v61, v30, s[68:71], 0 offen offset:18
	buffer_load_ushort v62, v30, s[68:71], 0 offen offset:20
	s_nop 0
	buffer_load_ushort v30, v30, s[68:71], 0 offen offset:22
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s2, s79, 31
	v_readfirstlane_b32 s68, v7
	v_readfirstlane_b32 s69, v24
	v_readfirstlane_b32 s70, v25
	v_lshl_add_u32 v26, s79, 5, v64
	v_cmp_gt_i32_e64 s[48:49], s55, v36
	v_cmp_gt_i32_e64 s[46:47], s55, v37
	v_cmp_gt_i32_e64 s[44:45], s55, v38
	v_cmp_gt_i32_e64 s[42:43], s55, v27
	s_lshr_b32 s2, s2, 30
	v_ashrrev_i32_e32 v27, 31, v26
	v_add_u32_e32 v63, 0x80, v26
	v_add_u32_e32 v80, 0x100, v26
	v_add_u32_e32 v81, 0x180, v26
	s_and_b64 s[16:17], vcc, s[48:49]
	s_and_b64 s[18:19], vcc, s[46:47]
	s_and_b64 s[20:21], vcc, s[44:45]
	s_and_b64 s[22:23], vcc, s[42:43]
	s_and_b64 s[24:25], s[10:11], s[42:43]
	s_and_b64 s[26:27], s[10:11], s[44:45]
	s_and_b64 s[28:29], s[10:11], s[46:47]
	s_and_b64 s[30:31], s[10:11], s[48:49]
	s_and_b64 s[34:35], s[12:13], s[48:49]
	s_and_b64 s[36:37], s[12:13], s[46:47]
	s_and_b64 s[38:39], s[12:13], s[44:45]
	s_and_b64 s[40:41], s[12:13], s[42:43]
	s_and_b64 s[42:43], s[14:15], s[42:43]
	s_and_b64 s[44:45], s[14:15], s[44:45]
	s_and_b64 s[46:47], s[14:15], s[46:47]
	s_and_b64 s[48:49], s[14:15], s[48:49]
	s_add_i32 s2, s79, s2
	v_lshrrev_b32_e32 v27, 30, v27
	v_ashrrev_i32_e32 v28, 31, v63
	v_ashrrev_i32_e32 v29, 31, v80
	v_ashrrev_i32_e32 v36, 31, v81
	s_and_b32 s2, s2, 0x3fffffc
	v_add_u32_e32 v27, v26, v27
	v_lshrrev_b32_e32 v28, 30, v28
	v_lshrrev_b32_e32 v29, 30, v29
	v_lshrrev_b32_e32 v36, 30, v36
	s_sub_i32 s2, s79, s2
	v_ashrrev_i32_e32 v82, 2, v27
	v_and_b32_e32 v27, -4, v27
	v_add_u32_e32 v28, v63, v28
	v_add_u32_e32 v29, v80, v29
	v_add_u32_e32 v36, v81, v36
	v_lshl_or_b32 v37, s2, 6, v65
	s_cmp_gt_i32 s55, s78
	v_sub_u32_e32 v26, v26, v27
	v_lshrrev_b32_e32 v83, 29, v82
	v_lshlrev_b32_e32 v84, 7, v82
	v_ashrrev_i32_e32 v85, 2, v28
	v_and_b32_e32 v86, -4, v28
	v_ashrrev_i32_e32 v87, 2, v29
	v_and_b32_e32 v88, -4, v29
	v_ashrrev_i32_e32 v89, 2, v36
	v_and_b32_e32 v90, 0xffffffc, v36
	v_ashrrev_i32_e32 v27, 31, v37
	v_add_u32_e32 v28, 0x100, v37
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s79, s96, 28
	v_add_u32_e32 v91, v26, v67
	v_lshrrev_b32_e32 v26, 30, v27
	v_ashrrev_i32_e32 v27, 31, v28
	v_mov_b32_e32 v92, s79
	v_add_u32_e32 v26, v37, v26
	v_lshrrev_b32_e32 v27, 30, v27
	v_ashrrev_i32_e32 v29, 2, v26
	v_and_b32_e32 v26, -4, v26
	v_add_u32_e32 v27, v28, v27
	v_sub_u32_e32 v26, v37, v26
	v_lshrrev_b32_e32 v36, 29, v29
	v_lshlrev_b32_e32 v37, 6, v29
	v_ashrrev_i32_e32 v38, 2, v27
	v_and_b32_e32 v27, -4, v27
	v_add_u32_e32 v26, v26, v69
	v_add_u32_e32 v36, v29, v36
	v_sub_u32_e32 v27, v28, v27
	v_lshrrev_b32_e32 v28, 29, v38
	v_lshlrev_b32_e32 v39, 7, v38
	v_and_b32_e32 v36, -8, v36
	v_add_u32_e32 v40, v26, v71
	v_add_u32_e32 v27, v27, v69
	v_add_u32_e32 v28, v38, v28
	v_sub_u32_e32 v29, v29, v36
	v_and_b32_e32 v28, -8, v28
	v_add_u32_e32 v36, v27, v71
	v_xor_b32_e32 v26, v26, v29
	v_xor_b32_e32 v29, v40, v29
	v_sub_u32_e32 v28, v38, v28
	v_lshlrev_b32_e32 v38, 3, v26
	v_sub_u32_e32 v29, v29, v26
	v_xor_b32_e32 v27, v27, v28
	v_xor_b32_e32 v28, v36, v28
	v_lshlrev_b32_e32 v36, 4, v26
	v_sub_u32_e32 v27, v27, v26
	v_sub_u32_e32 v26, v28, v26
	v_add_lshl_u32 v28, v38, v37, 1
	v_add3_u32 v36, v36, v39, 32
	v_lshlrev_b32_e32 v29, 4, v29
	v_lshl_add_u32 v37, v27, 4, v36
	v_add3_u32 v40, v28, 32, v29
	v_lshl_add_u32 v44, v26, 4, v36
	ds_read_b128 v[26:29], v28 offset:32
	ds_read_b128 v[36:39], v37
	ds_read_b128 v[40:43], v40
	ds_read_b128 v[44:47], v44
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v92, v92, s[68:71], 0 offen
	v_add_u32_e32 v83, v82, v83
	v_sub_u32_e32 v63, v63, v86
	v_lshrrev_b32_e32 v86, 29, v85
	v_lshlrev_b32_e32 v93, 6, v85
	v_sub_u32_e32 v94, v87, v85
	v_sub_u32_e32 v80, v80, v88
	v_lshrrev_b32_e32 v88, 29, v87
	v_sub_u32_e32 v95, v89, v87
	v_sub_u32_e32 v81, v81, v90
	v_lshrrev_b32_e32 v90, 29, v89
	s_and_b64 s[2:3], s[72:73], s[2:3]
	v_and_b32_e32 v83, -8, v83
	v_add_u32_e32 v63, v63, v67
	v_add_u32_e32 v86, v85, v86
	v_add_u32_e32 v80, v80, v67
	v_add_u32_e32 v88, v87, v88
	v_lshlrev_b32_e32 v94, 6, v94
	v_add_u32_e32 v81, v81, v67
	v_add_u32_e32 v90, v89, v90
	v_lshlrev_b32_e32 v95, 7, v95
	v_sub_u32_e32 v82, v82, v83
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s79, v92
	s_and_b32 s80, s79, 0xffff
	s_pack_lh_b32_b16 s79, 0, s79
	s_or_b32 s79, s79, s80
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s79, s79, 0
	s_add_i32 s2, s75, 18
	s_cmp_gt_i32 s55, s2
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s80, s96, 24
	v_mov_b32_e32 v83, s80
	buffer_load_dword v83, v83, s[68:71], 0 offen
	v_and_b32_e32 v86, -8, v86
	v_and_b32_e32 v88, -8, v88
	v_and_b32_e32 v90, 0xffffff8, v90
	v_xor_b32_e32 v82, v91, v82
	v_sub_u32_e32 v85, v85, v86
	v_sub_u32_e32 v86, v87, v88
	v_sub_u32_e32 v87, v89, v90
	v_lshlrev_b32_e32 v88, 3, v82
	v_lshl_add_u32 v84, v82, 4, v84
	v_xor_b32_e32 v63, v63, v85
	v_xor_b32_e32 v80, v80, v86
	v_xor_b32_e32 v81, v81, v87
	v_sub_u32_e32 v82, v63, v82
	v_sub_u32_e32 v63, v80, v63
	v_sub_u32_e32 v80, v81, v80
	v_lshlrev_b32_e32 v81, 3, v82
	v_lshl_add_u32 v63, v63, 3, v94
	v_lshlrev_b32_e32 v80, 4, v80
	v_add3_u32 v81, v88, v93, v81
	v_lshlrev_b32_e32 v82, 1, v63
	v_lshlrev_b32_e32 v85, 1, v81
	v_add_lshl_u32 v63, v63, v81, 1
	v_add3_u32 v81, v85, 32, v82
	s_and_b64 s[2:3], s[72:73], s[2:3]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s80, v83
	s_and_b32 s81, s80, 0xffff
	s_pack_lh_b32_b16 s80, 0, s80
	s_or_b32 s80, s80, s81
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s2, s80, 0
	s_add_i32 s3, s75, 20
	s_cmp_gt_i32 s55, s3
	s_cselect_b64 s[80:81], -1, 0
	s_sub_i32 s3, s96, 20
	v_mov_b32_e32 v82, s3
	buffer_load_dword v82, v82, s[68:71], 0 offen
	v_add3_u32 v63, v80, v95, v63
	buffer_load_dword v31, v31, s[68:71], 0 offen
	v_dot2c_f32_f16_e32 v8, v79, v26
	v_dot2c_f32_f16_e32 v10, v78, v27
	v_dot2c_f32_f16_e32 v12, v77, v28
	v_dot2c_f32_f16_e32 v14, v76, v29
	v_dot2c_f32_f16_e32 v9, v79, v36
	v_dot2c_f32_f16_e32 v11, v78, v37
	v_dot2c_f32_f16_e32 v13, v77, v38
	v_dot2c_f32_f16_e32 v15, v76, v39
	v_dot2c_f32_f16_e32 v16, v75, v40
	v_dot2c_f32_f16_e32 v18, v74, v41
	v_dot2c_f32_f16_e32 v20, v73, v42
	v_dot2c_f32_f16_e32 v22, v72, v43
	v_dot2c_f32_f16_e32 v17, v75, v44
	v_dot2c_f32_f16_e32 v19, v74, v45
	v_dot2c_f32_f16_e32 v21, v73, v46
	v_dot2c_f32_f16_e32 v23, v72, v47
	v_pk_add_f32 v[8:9], v[34:35], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[10:11], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[12:13], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[14:15], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[16:17], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[18:19], v[8:9]
	s_nop 0
	v_pk_add_f32 v[8:9], v[20:21], v[8:9]
	s_nop 0
	v_pk_add_f32 v[34:35], v[22:23], v[8:9]
	s_and_b64 s[80:81], s[72:73], s[80:81]
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s3, v82
	s_and_b32 s82, s3, 0xffff
	s_pack_lh_b32_b16 s3, 0, s3
	s_or_b32 s3, s3, s82
	s_and_b64 s[80:81], s[80:81], exec
	s_cselect_b32 s3, s3, 0
	s_add_i32 s80, s75, 22
	s_cmp_gt_i32 s55, s80
	s_cselect_b64 s[80:81], -1, 0
	s_add_i32 s82, s96, -16
	v_mov_b32_e32 v8, s82
	buffer_load_dword v8, v8, s[68:71], 0 offen
	v_cndmask_b32_e64 v9, 0, v48, s[16:17]
	v_cndmask_b32_e64 v10, 0, v49, s[18:19]
	v_cndmask_b32_e64 v11, 0, v50, s[20:21]
	v_cndmask_b32_e64 v12, 0, v51, s[22:23]
	v_cndmask_b32_e64 v13, 0, v55, s[24:25]
	v_cndmask_b32_e64 v14, 0, v54, s[26:27]
	v_cndmask_b32_e64 v15, 0, v53, s[28:29]
	v_cndmask_b32_e64 v16, 0, v52, s[30:31]
	v_cndmask_b32_e64 v17, 0, v56, s[34:35]
	v_cndmask_b32_e64 v18, 0, v57, s[36:37]
	v_cndmask_b32_e64 v19, 0, v58, s[38:39]
	v_cndmask_b32_e64 v20, 0, v59, s[40:41]
	v_cndmask_b32_e64 v21, 0, v30, s[42:43]
	v_cndmask_b32_e64 v22, 0, v62, s[44:45]
	v_cndmask_b32_e64 v23, 0, v61, s[46:47]
	v_cndmask_b32_e64 v26, 0, v60, s[48:49]
	v_lshrrev_b16_e32 v27, 8, v9
	v_lshrrev_b16_e32 v28, 8, v10
	v_lshrrev_b16_e32 v29, 8, v11
	v_lshrrev_b16_e32 v30, 8, v12
	v_lshrrev_b16_e32 v36, 8, v13
	v_lshrrev_b16_e32 v37, 8, v14
	v_lshrrev_b16_e32 v38, 8, v15
	v_lshrrev_b16_e32 v39, 8, v16
	v_lshrrev_b16_e32 v40, 8, v17
	v_lshrrev_b16_e32 v41, 8, v18
	v_lshrrev_b16_e32 v42, 8, v19
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s18, v31
	s_pack_lh_b32_b16 s19, 0, s18
	s_and_b64 s[16:17], s[72:73], s[80:81]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s20, v8
	s_and_b32 s21, s20, 0xffff
	s_pack_lh_b32_b16 s20, 0, s20
	s_or_b32 s20, s20, s21
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s20, s20, 0
	s_add_i32 s16, s75, 30
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_and_b32 s18, s18, 0xffff
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_or_b32 s18, s19, s18
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s18, s18, 0
	s_add_i32 s16, s75, 28
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_add_i32 s19, s96, -4
	v_mov_b32_e32 v8, s19
	buffer_load_dword v31, v8, s[68:71], 0 offen
	v_lshrrev_b16_e32 v43, 8, v20
	v_lshrrev_b16_e32 v44, 8, v21
	v_lshrrev_b16_e32 v45, 8, v22
	v_lshrrev_b16_e32 v46, 8, v23
	v_lshrrev_b16_e32 v47, 8, v26
	v_and_b32_sdwa v8, s74, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v9, s74, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v11, s74, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v48, s74, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v16, s74, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v15, s74, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v49, s74, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v50, s74, v13 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v51, s74, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v52, s74, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v53, s74, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v54, s74, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v55, s74, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v56, s74, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v57, s74, v22 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v58, s74, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v8 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v37 src0_sel:BYTE_0
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s19, v31
	s_and_b32 s21, s19, 0xffff
	s_pack_lh_b32_b16 s19, 0, s19
	s_or_b32 s19, s19, s21
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s19, s19, 0
	s_add_i32 s16, s75, 26
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_add_i32 s21, s96, -8
	v_mov_b32_e32 v19, s21
	buffer_load_dword v38, v19, s[68:71], 0 offen
	v_cvt_f32_fp8_sdwa v19, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v36 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v58 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v44 src0_sel:BYTE_0
	v_fma_mixlo_f16 v43, s52, v59, 0
	v_pk_mul_f32 v[8:9], s[62:63], v[8:9]
	v_pk_mul_f32 v[10:11], s[62:63], v[10:11]
	v_pk_mul_f32 v[12:13], s[62:63], v[12:13]
	v_fma_mixlo_f16 v44, s52, v60, 0
	v_pk_mul_f32 v[14:15], s[62:63], v[14:15]
	v_pk_mul_f32 v[16:17], s[62:63], v[16:17]
	v_pk_mul_f32 v[18:19], s[62:63], v[18:19]
	v_fma_mixlo_f16 v45, s52, v49, 0
	v_pk_mul_f32 v[20:21], s[62:63], v[20:21]
	v_pk_mul_f32 v[22:23], s[62:63], v[22:23]
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	v_fma_mixlo_f16 v41, s52, v41, 0
	v_pk_mul_f32 v[28:29], s[62:63], v[28:29]
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	v_pk_mul_f32 v[36:37], s[62:63], v[36:37]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v46, v10
	v_cvt_f16_f32_e32 v10, v11
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s21, v38
	s_and_b32 s22, s21, 0xffff
	s_pack_lh_b32_b16 s21, 0, s21
	s_or_b32 s21, s21, s22
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s21, s21, 0
	s_add_i32 s16, s75, 24
	s_cmp_gt_i32 s55, s16
	s_cselect_b64 s[16:17], -1, 0
	s_add_i32 s22, s96, -12
	v_mov_b32_e32 v11, s22
	buffer_load_dword v38, v11, s[68:71], 0 offen
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v47, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v21, v21
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v18, v23
	v_cvt_f16_f32_e32 v19, v27
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v29, v30
	v_cvt_f16_f32_e32 v30, v31
	v_cvt_f16_f32_e32 v23, v37
	v_cvt_f16_f32_e32 v31, v36
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v46
	v_pack_b32_f16 v8, v43, v8
	v_fma_mixhi_f16 v11, s52, v48, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v44, v47
	v_fma_mixhi_f16 v15, s52, v39, 0
	v_pack_b32_f16 v18, v18, v26
	v_pack_b32_f16 v17, v21, v22
	v_pack_b32_f16 v16, v45, v20
	v_fma_mixhi_f16 v19, s52, v40, 0
	v_pack_b32_f16 v22, v30, v31
	v_pack_b32_f16 v21, v28, v29
	v_pack_b32_f16 v20, v41, v27
	v_fma_mixhi_f16 v23, s52, v42, 0
	ds_write_b128 v84, v[8:11] offset:32
	ds_write_b128 v85, v[12:15] offset:32
	ds_write_b128 v81, v[16:19]
	ds_write_b128 v63, v[20:23] offset:32
	s_mov_b32 s75, s78
	s_and_b64 s[16:17], s[72:73], s[16:17]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s22, v38
	s_and_b32 s23, s22, 0xffff
	s_pack_lh_b32_b16 s22, 0, s22
	s_or_b32 s22, s22, s23
	s_and_b64 s[16:17], s[16:17], exec
	s_cselect_b32 s16, s22, 0
	s_and_b32 s17, s79, 0xffff0000
	s_and_b32 s22, s2, 0xffff0000
	s_and_b32 s23, s3, 0xffff0000
	s_and_b32 s24, s20, 0xffff0000
	s_and_b32 s25, s18, 0xffff0000
	s_and_b32 s26, s19, 0xffff0000
	s_and_b32 s27, s21, 0xffff0000
	s_lshl_b32 s28, s79, 16
	s_lshl_b32 s2, s2, 16
	s_lshl_b32 s3, s3, 16
	s_lshl_b32 s20, s20, 16
	s_lshl_b32 s21, s21, 16
	s_lshl_b32 s19, s19, 16
	s_lshl_b32 s18, s18, 16
	s_add_i32 s96, s96, 32
	s_and_b32 s29, s16, 0xffff0000
	v_cvt_f16_f32_e32 v8, s28
	v_cvt_f16_f32_e32 v9, s17
	v_cvt_f16_f32_e32 v10, s2
	v_cvt_f16_f32_e32 v11, s22
	v_cvt_f16_f32_e32 v12, s3
	v_cvt_f16_f32_e32 v13, s23
	v_cvt_f16_f32_e32 v14, s20
	v_cvt_f16_f32_e32 v15, s24
	s_lshl_b32 s2, s16, 16
	v_cvt_f16_f32_e32 v16, s21
	v_cvt_f16_f32_e32 v17, s27
	v_cvt_f16_f32_e32 v18, s19
	v_cvt_f16_f32_e32 v19, s26
	v_cvt_f16_f32_e32 v20, s18
	v_cvt_f16_f32_e32 v21, s25
	v_cvt_f16_f32_e32 v22, s2
	v_cvt_f16_f32_e32 v23, s29
	s_cmp_lg_u32 s97, s78
	v_pack_b32_f16 v79, v8, v9
	v_pack_b32_f16 v78, v10, v11
	v_pack_b32_f16 v77, v12, v13
	v_pack_b32_f16 v76, v14, v15
	v_pack_b32_f16 v74, v16, v17
	v_pack_b32_f16 v73, v18, v19
	v_pack_b32_f16 v72, v20, v21
	v_pack_b32_f16 v75, v22, v23
	s_cbranch_scc1 .LBB11_2
; %bb.3:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi2ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV4
	s_mov_b32 s27, s83
	v_readlane_b32 s79, v146, 11
	v_readlane_b32 s28, v146, 5
	v_readlane_b32 s29, v146, 6
	v_readlane_b32 s30, v146, 7
	v_readlane_b32 s31, v146, 8
	v_readlane_b32 s34, v146, 9
	v_readlane_b32 s35, v146, 10
	s_branch .LBB11_5
.LBB11_4:
	v_mov_b32_e32 v34, 0
.LBB11_5:                               ; %Flow247
	s_load_dwordx4 s[0:3], s[0:1], 0x28
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v146, s0, 12
	s_nop 1
	v_writelane_b32 v146, s1, 13
	v_writelane_b32 v146, s2, 14
	v_writelane_b32 v146, s3, 15
	s_mov_b32 s69, s77
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v0, s1, 6, v65
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v69
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v71
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v69
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v71
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s79
	s_mul_i32 s2, s1, s56
	s_cmp_gt_i32 s54, s1
	s_cselect_b64 s[96:97], -1, 0
	s_mov_b32 s75, 0x20000
	s_mov_b32 s72, s64
	s_mov_b32 s73, s65
	s_mov_b32 s74, s99
	s_lshl_b32 s18, s2, 1
	v_mov_b32_e32 v16, s18
	buffer_load_dwordx4 v[18:21], v16, s[72:75], 0 offen
	buffer_load_dwordx4 v[22:25], v16, s[72:75], 0 offen offset:16
	s_mov_b32 s68, 0xffff
	v_lshl_add_u32 v44, s0, 5, v64
	v_add_u32_e32 v26, 0x200, v44
	v_mad_u64_u32 v[16:17], s[0:1], v26, s57, v[32:33]
	s_and_b64 s[0:1], s[28:29], s[96:97]
	s_mov_b32 s72, s66
	s_mov_b32 s73, s67
	s_mov_b32 s74, s33
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s2, v18
	v_readfirstlane_b32 s3, v19
	v_readfirstlane_b32 s10, v20
	v_readfirstlane_b32 s11, v21
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s12, v25
	v_readfirstlane_b32 s13, v24
	s_and_b32 s14, s2, 0xffff
	s_pack_lh_b32_b16 s2, 0, s2
	s_pack_lh_b32_b16 s15, 0, s3
	s_pack_lh_b32_b16 s16, 0, s10
	s_pack_lh_b32_b16 s17, 0, s11
	s_pack_lh_b32_b16 s19, 0, s12
	s_or_b32 s2, s2, s14
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s2, s2, 0
	s_and_b64 s[0:1], s[84:85], s[96:97]
	s_and_b32 s3, s3, 0xffff
	s_or_b32 s3, s15, s3
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s3, s3, 0
	s_and_b64 s[0:1], s[86:87], s[96:97]
	s_and_b32 s10, s10, 0xffff
	s_or_b32 s10, s16, s10
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s10, s10, 0
	s_and_b64 s[0:1], s[88:89], s[96:97]
	s_and_b32 s11, s11, 0xffff
	s_or_b32 s11, s17, s11
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s11, s11, 0
	s_and_b64 s[0:1], s[90:91], s[96:97]
	s_and_b32 s12, s12, 0xffff
	s_or_b32 s12, s19, s12
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s12, s12, 0
	s_and_b64 s[0:1], s[92:93], s[96:97]
	s_and_b32 s14, s13, 0xffff
	buffer_load_ushort v17, v16, s[72:75], 0 offen
	s_pack_lh_b32_b16 s13, 0, s13
	buffer_load_ushort v18, v16, s[72:75], 0 offen offset:2
	s_or_b32 s13, s13, s14
	buffer_load_ushort v19, v16, s[72:75], 0 offen offset:4
	s_and_b64 s[0:1], s[0:1], exec
	buffer_load_ushort v20, v16, s[72:75], 0 offen offset:6
	s_cselect_b32 s13, s13, 0
	v_add_u32_e32 v21, s98, v16
	v_add_u32_e32 v24, 6, v21
	buffer_load_ushort v25, v24, s[72:75], 0 offen
	v_add_u32_e32 v27, 4, v21
	buffer_load_ushort v28, v27, s[72:75], 0 offen
	v_add_u32_e32 v29, 2, v21
	buffer_load_ushort v30, v29, s[72:75], 0 offen
	s_and_b64 s[0:1], s[34:35], s[96:97]
	buffer_load_ushort v31, v21, s[72:75], 0 offen
	v_readfirstlane_b32 s14, v23
	s_and_b32 s15, s14, 0xffff
	v_add_u32_e32 v21, s98, v21
	buffer_load_ushort v21, v21, s[72:75], 0 offen
	v_add_u32_e32 v23, s98, v29
	buffer_load_ushort v23, v23, s[72:75], 0 offen
	v_add_u32_e32 v27, s98, v27
	buffer_load_ushort v27, v27, s[72:75], 0 offen
	v_add_u32_e32 v24, s98, v24
	buffer_load_ushort v29, v24, s[72:75], 0 offen
	s_pack_lh_b32_b16 s14, 0, s14
	s_or_b32 s14, s14, s15
	v_add_u32_e32 v24, s98, v24
	buffer_load_ushort v36, v24, s[72:75], 0 offen
	v_add_u32_e32 v37, -2, v24
	buffer_load_ushort v37, v37, s[72:75], 0 offen
	v_add_u32_e32 v38, -4, v24
	buffer_load_ushort v38, v38, s[72:75], 0 offen
	v_add_u32_e32 v24, -6, v24
	buffer_load_ushort v24, v24, s[72:75], 0 offen
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s14, s14, 0
	s_and_b64 s[0:1], s[30:31], s[96:97]
	v_readfirstlane_b32 s15, v22
	s_and_b32 s16, s15, 0xffff
	s_pack_lh_b32_b16 s15, 0, s15
	s_or_b32 s15, s15, s16
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s0, s15, 0
	s_and_b32 s1, s2, 0xffff0000
	s_and_b32 s15, s3, 0xffff0000
	s_and_b32 s16, s10, 0xffff0000
	s_and_b32 s17, s11, 0xffff0000
	s_and_b32 s19, s12, 0xffff0000
	s_and_b32 s20, s13, 0xffff0000
	s_and_b32 s21, s14, 0xffff0000
	s_and_b32 s22, s0, 0xffff0000
	s_lshl_b32 s2, s2, 16
	v_cvt_f16_f32_e32 v22, s2
	v_cvt_f16_f32_e32 v39, s1
	s_lshl_b32 s1, s3, 16
	v_cvt_f16_f32_e32 v40, s1
	v_cvt_f16_f32_e32 v41, s15
	s_lshl_b32 s1, s10, 16
	v_cvt_f16_f32_e32 v42, s1
	v_cvt_f16_f32_e32 v43, s16
	s_lshl_b32 s1, s11, 16
	v_cvt_f16_f32_e32 v45, s1
	v_cvt_f16_f32_e32 v46, s17
	s_lshl_b32 s0, s0, 16
	v_cvt_f16_f32_e32 v47, s0
	v_cvt_f16_f32_e32 v48, s22
	s_lshl_b32 s0, s14, 16
	v_cvt_f16_f32_e32 v49, s0
	v_cvt_f16_f32_e32 v50, s21
	s_lshl_b32 s0, s13, 16
	v_cvt_f16_f32_e32 v51, s0
	v_cvt_f16_f32_e32 v52, s20
	s_lshl_b32 s0, s12, 16
	v_cvt_f16_f32_e32 v53, s0
	v_cvt_f16_f32_e32 v54, s19
	v_cmp_gt_i32_e64 s[10:11], s77, v26
	s_and_b64 vcc, s[8:9], s[10:11]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e32 v26, 0, v17, vcc
	s_and_b64 vcc, s[50:51], s[10:11]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e32 v55, 0, v18, vcc
	s_and_b64 vcc, s[4:5], s[10:11]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e32 v19, 0, v19, vcc
	s_and_b64 vcc, s[6:7], s[10:11]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e32 v56, 0, v20, vcc
	v_add_u32_e32 v17, 0x280, v44
	v_cmp_gt_i32_e64 s[12:13], s77, v17
	s_and_b64 vcc, s[6:7], s[12:13]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e32 v57, 0, v25, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v58, 0, v28, vcc
	s_and_b64 vcc, s[50:51], s[12:13]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v28, 0, v30, vcc
	s_and_b64 vcc, s[8:9], s[12:13]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v30, 0, v31, vcc
	v_add_u32_e32 v20, 0x300, v44
	v_cmp_gt_i32_e64 s[14:15], s77, v20
	s_and_b64 vcc, s[8:9], s[14:15]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e32 v21, 0, v21, vcc
	s_and_b64 vcc, s[50:51], s[14:15]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v59, 0, v23, vcc
	s_and_b64 vcc, s[4:5], s[14:15]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v60, 0, v27, vcc
	s_and_b64 vcc, s[6:7], s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e32 v61, 0, v29, vcc
	v_add_u32_e32 v18, 0x380, v44
	v_cmp_gt_i32_e64 s[16:17], s77, v18
	s_and_b64 vcc, s[6:7], s[16:17]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v62, 0, v36, vcc
	s_and_b64 vcc, s[4:5], s[16:17]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v63, 0, v37, vcc
	s_and_b64 vcc, s[50:51], s[16:17]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v88, 0, v38, vcc
	s_and_b64 vcc, s[8:9], s[16:17]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v89, 0, v24, vcc
	v_pack_b32_f16 v87, v22, v39
	v_pack_b32_f16 v86, v40, v41
	v_pack_b32_f16 v85, v42, v43
	v_pack_b32_f16 v84, v45, v46
	v_pack_b32_f16 v83, v47, v48
	v_pack_b32_f16 v82, v49, v50
	v_pack_b32_f16 v81, v51, v52
	v_pack_b32_f16 v80, v53, v54
	v_lshrrev_b16_e32 v22, 8, v26
	v_lshrrev_b16_e32 v24, 8, v55
	v_lshrrev_b16_e32 v27, 8, v19
	v_lshrrev_b16_e32 v29, 8, v56
	v_lshrrev_b16_e32 v36, 8, v57
	v_lshrrev_b16_e32 v31, 8, v58
	v_lshrrev_b16_e32 v37, 8, v28
	v_lshrrev_b16_e32 v38, 8, v30
	v_lshrrev_b16_e32 v39, 8, v21
	v_lshrrev_b16_e32 v40, 8, v59
	v_lshrrev_b16_e32 v41, 8, v60
	v_lshrrev_b16_e32 v42, 8, v61
	v_lshrrev_b16_e32 v45, 8, v62
	v_lshrrev_b16_e32 v43, 8, v63
	v_and_b32_sdwa v23, s68, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_and_b32_sdwa v23, s68, v55 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v23 src0_sel:BYTE_0
	v_lshrrev_b16_e32 v46, 8, v88
	v_lshrrev_b16_e32 v47, 8, v89
	v_fma_mixlo_f16 v48, s52, v25, 0
	v_pk_mul_f32 v[22:23], s[62:63], v[22:23]
	v_cvt_f32_fp8_sdwa v24, v24 src0_sel:BYTE_0
	v_and_b32_sdwa v19, s68, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v27 src0_sel:BYTE_0
	v_and_b32_sdwa v19, s68, v56 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v19 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v19, v23
	v_pk_mul_f32 v[24:25], s[62:63], v[24:25]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v25
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v49, v24
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v25, v27
	v_pack_b32_f16 v24, v23, v26
	v_pack_b32_f16 v23, v19, v49
	v_cvt_f32_fp8_sdwa v19, v29 src0_sel:BYTE_0
	v_and_b32_sdwa v26, s68, v30 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v38 src0_sel:BYTE_0
	v_and_b32_sdwa v27, s68, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v48, v22
	v_fma_mixhi_f16 v25, s52, v19, 0
	v_fma_mixlo_f16 v19, s52, v29, 0
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	v_cvt_f32_fp8_sdwa v28, v37 src0_sel:BYTE_0
	v_and_b32_sdwa v29, s68, v58 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v31 src0_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v57 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v27, v27
	v_pk_mul_f32 v[28:29], s[62:63], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v29
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v38, v28
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v29, v31
	v_pack_b32_f16 v28, v37, v30
	v_pack_b32_f16 v27, v27, v38
	v_cvt_f32_fp8_sdwa v36, v36 src0_sel:BYTE_0
	v_and_b32_sdwa v21, s68, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v39 src0_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v59 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v26, v19, v26
	v_fma_mixhi_f16 v29, s52, v36, 0
	v_fma_mixlo_f16 v19, s52, v21, 0
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	v_cvt_f32_fp8_sdwa v36, v40 src0_sel:BYTE_0
	v_and_b32_sdwa v21, s68, v60 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v41 src0_sel:BYTE_0
	v_and_b32_sdwa v21, s68, v61 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v21 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v31
	v_pk_mul_f32 v[36:37], s[62:63], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v37
	v_pk_mul_f32 v[38:39], s[62:63], v[38:39]
	s_nop 0
	v_cvt_f16_f32_e32 v37, v38
	v_cvt_f16_f32_e32 v36, v36
	v_cvt_f16_f32_e32 v40, v30
	v_cvt_f16_f32_e32 v39, v39
	v_pack_b32_f16 v38, v31, v37
	v_pack_b32_f16 v37, v21, v36
	v_cvt_f32_fp8_sdwa v21, v42 src0_sel:BYTE_0
	v_and_b32_sdwa v30, s68, v89 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v47 src0_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v88 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v40
	v_fma_mixhi_f16 v39, s52, v21, 0
	v_fma_mixlo_f16 v19, s52, v41, 0
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v30
	v_cvt_f32_fp8_sdwa v40, v46 src0_sel:BYTE_0
	v_and_b32_sdwa v30, s68, v63 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v43 src0_sel:BYTE_0
	v_and_b32_sdwa v30, s68, v62 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v30 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v46, v31
	v_pk_mul_f32 v[30:31], s[62:63], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v31, v31
	v_pk_mul_f32 v[40:41], s[62:63], v[42:43]
	s_nop 0
	v_cvt_f16_f32_e32 v40, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v43, v41
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_pack_b32_f16 v42, v31, v40
	v_pack_b32_f16 v41, v46, v30
	v_pack_b32_f16 v40, v19, v21
	v_fma_mixhi_f16 v43, s52, v45, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v44
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v44, v19
	v_ashrrev_i32_e32 v21, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v44, v19
	v_add_u32_e32 v19, v19, v67
	v_lshrrev_b32_e32 v30, 29, v21
	v_add_u32_e32 v30, v21, v30
	v_and_b32_e32 v30, -8, v30
	v_sub_u32_e32 v30, v21, v30
	v_xor_b32_e32 v19, v19, v30
	v_lshlrev_b32_e32 v30, 3, v19
	v_lshlrev_b32_e32 v21, 7, v21
	v_lshl_add_u32 v21, v19, 4, v21
	ds_write_b128 v21, v[22:25] offset:32
	v_add_u32_e32 v21, 0x80, v44
	v_ashrrev_i32_e32 v22, 31, v21
	v_lshrrev_b32_e32 v22, 30, v22
	v_add_u32_e32 v22, v21, v22
	v_ashrrev_i32_e32 v23, 2, v22
	v_and_b32_e32 v22, -4, v22
	v_sub_u32_e32 v21, v21, v22
	v_add_u32_e32 v21, v21, v67
	v_lshrrev_b32_e32 v22, 29, v23
	v_add_u32_e32 v22, v23, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v23, v22
	v_xor_b32_e32 v21, v21, v22
	v_sub_u32_e32 v19, v21, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v22, 6, v23
	v_add3_u32 v19, v30, v22, v19
	v_lshlrev_b32_e32 v22, 1, v19
	ds_write_b128 v22, v[26:29] offset:32
	v_add_u32_e32 v24, 0x100, v44
	v_ashrrev_i32_e32 v25, 31, v24
	v_lshrrev_b32_e32 v25, 30, v25
	v_add_u32_e32 v25, v24, v25
	v_ashrrev_i32_e32 v26, 2, v25
	v_sub_u32_e32 v23, v26, v23
	v_and_b32_e32 v25, -4, v25
	v_sub_u32_e32 v24, v24, v25
	v_add_u32_e32 v24, v24, v67
	v_lshrrev_b32_e32 v25, 29, v26
	v_add_u32_e32 v25, v26, v25
	v_and_b32_e32 v25, -8, v25
	v_sub_u32_e32 v25, v26, v25
	v_xor_b32_e32 v24, v24, v25
	v_sub_u32_e32 v21, v24, v21
	v_lshlrev_b32_e32 v23, 6, v23
	v_lshl_add_u32 v21, v21, 3, v23
	v_lshlrev_b32_e32 v23, 1, v21
	v_add3_u32 v22, v22, 32, v23
	ds_write_b128 v22, v[36:39]
	v_add_u32_e32 v22, 0x180, v44
	v_ashrrev_i32_e32 v23, 31, v22
	v_lshrrev_b32_e32 v23, 30, v23
	v_add_u32_e32 v23, v22, v23
	v_ashrrev_i32_e32 v25, 2, v23
	v_sub_u32_e32 v26, v25, v26
	v_and_b32_e32 v23, 0xffffffc, v23
	v_sub_u32_e32 v22, v22, v23
	v_add_u32_e32 v22, v22, v67
	v_lshrrev_b32_e32 v23, 29, v25
	v_add_u32_e32 v23, v25, v23
	v_and_b32_e32 v23, 0xffffff8, v23
	v_sub_u32_e32 v23, v25, v23
	v_xor_b32_e32 v22, v22, v23
	v_sub_u32_e32 v22, v22, v24
	v_lshlrev_b32_e32 v22, 4, v22
	v_lshlrev_b32_e32 v23, 7, v26
	v_add_lshl_u32 v19, v21, v19, 1
	v_add3_u32 v19, v22, v23, v19
	ds_write_b128 v19, v[40:43] offset:32
	s_mov_b32 s78, 0
	v_cndmask_b32_e64 v19, 0, 1, s[94:95]
	v_cmp_ne_u32_e64 s[0:1], 1, v19
	s_andn2_b64 vcc, exec, s[94:95]
	v_mov_b32_e32 v37, 0
	s_cbranch_vccnz .LBB11_9
; %bb.6:                                ; %.preheader.i175.i.i.i.i
	s_mov_b32 s95, s69
	s_mov_b32 s94, s79
	s_mov_b32 s83, s27
	s_max_i32 s19, s27, 2
	v_mad_u64_u32 v[18:19], s[2:3], s57, v18, v[32:33]
	v_mad_u64_u32 v[20:21], s[2:3], s57, v20, v[32:33]
	v_mad_u64_u32 v[22:23], s[2:3], s57, v17, v[32:33]
	s_add_i32 s69, s18, 60
	s_lshl_b32 s70, s19, 4
	s_add_i32 s70, s70, -16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v17, s66
	v_mov_b32_e32 v19, s67
	v_mov_b32_e32 v21, s33
	v_mov_b32_e32 v23, s64
	v_mov_b32_e32 v37, v36
.LBB11_7:                               ; %.lr.ph.i685.i176.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s71, s78, 16
	v_add_u32_e32 v46, s78, v16
	v_add_u32_e32 v47, s78, v32
	v_readfirstlane_b32 s72, v17
	v_readfirstlane_b32 s73, v19
	v_readfirstlane_b32 s74, v21
	v_add_u32_e32 v48, s78, v22
	v_add_u32_e32 v49, s78, v20
	v_add_u32_e32 v50, s78, v18
	v_readfirstlane_b32 s79, v33
	v_mov_b32_e32 v24, 0
	v_mov_b32_e32 v26, 0
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v25, 0
	v_mov_b32_e32 v27, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v38, 0
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v42, 0
	v_mov_b32_e32 v44, 0
	v_mov_b32_e32 v39, 0
	v_mov_b32_e32 v41, 0
	v_mov_b32_e32 v43, 0
	v_mov_b32_e32 v45, 0
	v_mov_b32_e32 v62, s69
	v_add_u32_e32 v51, 16, v47
	v_add_u32_e32 v52, 18, v47
	v_add_u32_e32 v53, 20, v47
	v_add_u32_e32 v47, 22, v47
	buffer_load_ushort v63, v46, s[72:75], 0 offen offset:16
	buffer_load_ushort v88, v46, s[72:75], 0 offen offset:18
	buffer_load_ushort v89, v46, s[72:75], 0 offen offset:20
	buffer_load_ushort v90, v46, s[72:75], 0 offen offset:22
	buffer_load_ushort v91, v48, s[72:75], 0 offen offset:16
	buffer_load_ushort v92, v48, s[72:75], 0 offen offset:18
	buffer_load_ushort v93, v48, s[72:75], 0 offen offset:20
	buffer_load_ushort v94, v48, s[72:75], 0 offen offset:22
	buffer_load_ushort v95, v49, s[72:75], 0 offen offset:16
	buffer_load_ushort v96, v49, s[72:75], 0 offen offset:18
	buffer_load_ushort v97, v49, s[72:75], 0 offen offset:20
	buffer_load_ushort v98, v49, s[72:75], 0 offen offset:22
	buffer_load_ushort v99, v50, s[72:75], 0 offen offset:16
	buffer_load_ushort v100, v50, s[72:75], 0 offen offset:18
	buffer_load_ushort v101, v50, s[72:75], 0 offen offset:20
	buffer_load_ushort v102, v50, s[72:75], 0 offen offset:22
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s2, s79, 31
	v_readfirstlane_b32 s72, v23
	s_mov_b32 s73, s65
	s_mov_b32 s74, s99
	v_lshl_add_u32 v46, s79, 5, v64
	v_cmp_gt_i32_e64 s[48:49], s55, v51
	v_cmp_gt_i32_e64 s[46:47], s55, v52
	v_cmp_gt_i32_e64 s[44:45], s55, v53
	v_cmp_gt_i32_e64 s[42:43], s55, v47
	s_lshr_b32 s2, s2, 30
	v_ashrrev_i32_e32 v47, 31, v46
	v_add_u32_e32 v103, 0x80, v46
	v_add_u32_e32 v104, 0x100, v46
	v_add_u32_e32 v105, 0x180, v46
	s_and_b64 vcc, s[10:11], s[48:49]
	s_and_b64 s[18:19], s[10:11], s[46:47]
	s_and_b64 s[20:21], s[10:11], s[44:45]
	s_and_b64 s[22:23], s[10:11], s[42:43]
	s_and_b64 s[24:25], s[12:13], s[42:43]
	s_and_b64 s[26:27], s[12:13], s[44:45]
	s_and_b64 s[28:29], s[12:13], s[46:47]
	s_and_b64 s[30:31], s[12:13], s[48:49]
	s_and_b64 s[34:35], s[14:15], s[48:49]
	s_and_b64 s[36:37], s[14:15], s[46:47]
	s_and_b64 s[38:39], s[14:15], s[44:45]
	s_and_b64 s[40:41], s[14:15], s[42:43]
	s_and_b64 s[42:43], s[16:17], s[42:43]
	s_and_b64 s[44:45], s[16:17], s[44:45]
	s_and_b64 s[46:47], s[16:17], s[46:47]
	s_and_b64 s[48:49], s[16:17], s[48:49]
	s_add_i32 s2, s79, s2
	v_lshrrev_b32_e32 v47, 30, v47
	v_ashrrev_i32_e32 v48, 31, v103
	v_ashrrev_i32_e32 v49, 31, v104
	v_ashrrev_i32_e32 v50, 31, v105
	s_and_b32 s2, s2, 0x3fffffc
	v_add_u32_e32 v47, v46, v47
	v_lshrrev_b32_e32 v48, 30, v48
	v_lshrrev_b32_e32 v49, 30, v49
	v_lshrrev_b32_e32 v50, 30, v50
	s_sub_i32 s2, s79, s2
	v_ashrrev_i32_e32 v106, 2, v47
	v_and_b32_e32 v47, -4, v47
	v_add_u32_e32 v48, v103, v48
	v_add_u32_e32 v49, v104, v49
	v_add_u32_e32 v50, v105, v50
	v_lshl_or_b32 v51, s2, 6, v65
	s_cmp_gt_i32 s55, s71
	v_sub_u32_e32 v46, v46, v47
	v_lshrrev_b32_e32 v107, 29, v106
	v_lshlrev_b32_e32 v108, 7, v106
	v_ashrrev_i32_e32 v109, 2, v48
	v_and_b32_e32 v110, -4, v48
	v_ashrrev_i32_e32 v111, 2, v49
	v_and_b32_e32 v112, -4, v49
	v_ashrrev_i32_e32 v113, 2, v50
	v_and_b32_e32 v114, 0xffffffc, v50
	v_ashrrev_i32_e32 v47, 31, v51
	v_add_u32_e32 v48, 0x100, v51
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s79, s69, 28
	v_add_u32_e32 v115, v46, v67
	v_lshrrev_b32_e32 v46, 30, v47
	v_ashrrev_i32_e32 v47, 31, v48
	v_mov_b32_e32 v116, s79
	v_add_u32_e32 v46, v51, v46
	v_lshrrev_b32_e32 v47, 30, v47
	v_ashrrev_i32_e32 v49, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_add_u32_e32 v47, v48, v47
	v_sub_u32_e32 v46, v51, v46
	v_lshrrev_b32_e32 v50, 29, v49
	v_lshlrev_b32_e32 v51, 6, v49
	v_ashrrev_i32_e32 v52, 2, v47
	v_and_b32_e32 v47, -4, v47
	v_add_u32_e32 v46, v46, v69
	v_add_u32_e32 v50, v49, v50
	v_sub_u32_e32 v47, v48, v47
	v_lshrrev_b32_e32 v48, 29, v52
	v_lshlrev_b32_e32 v53, 7, v52
	v_and_b32_e32 v50, -8, v50
	v_add_u32_e32 v54, v46, v71
	v_add_u32_e32 v47, v47, v69
	v_add_u32_e32 v48, v52, v48
	v_sub_u32_e32 v49, v49, v50
	v_and_b32_e32 v48, -8, v48
	v_add_u32_e32 v50, v47, v71
	v_xor_b32_e32 v46, v46, v49
	v_xor_b32_e32 v49, v54, v49
	v_sub_u32_e32 v48, v52, v48
	v_lshlrev_b32_e32 v52, 3, v46
	v_sub_u32_e32 v49, v49, v46
	v_xor_b32_e32 v47, v47, v48
	v_xor_b32_e32 v48, v50, v48
	v_lshlrev_b32_e32 v50, 4, v46
	v_sub_u32_e32 v47, v47, v46
	v_sub_u32_e32 v46, v48, v46
	v_add_lshl_u32 v48, v52, v51, 1
	v_add3_u32 v50, v50, v53, 32
	v_lshlrev_b32_e32 v49, 4, v49
	v_lshl_add_u32 v51, v47, 4, v50
	v_add3_u32 v54, v48, 32, v49
	v_lshl_add_u32 v58, v46, 4, v50
	ds_read_b128 v[46:49], v48 offset:32
	ds_read_b128 v[50:53], v51
	ds_read_b128 v[54:57], v54
	ds_read_b128 v[58:61], v58
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v116, v116, s[72:75], 0 offen
	v_add_u32_e32 v107, v106, v107
	v_sub_u32_e32 v103, v103, v110
	v_lshrrev_b32_e32 v110, 29, v109
	v_lshlrev_b32_e32 v117, 6, v109
	v_sub_u32_e32 v118, v111, v109
	v_sub_u32_e32 v104, v104, v112
	v_lshrrev_b32_e32 v112, 29, v111
	v_sub_u32_e32 v119, v113, v111
	v_sub_u32_e32 v105, v105, v114
	v_lshrrev_b32_e32 v114, 29, v113
	s_and_b64 s[2:3], s[96:97], s[2:3]
	v_and_b32_e32 v107, -8, v107
	v_add_u32_e32 v103, v103, v67
	v_add_u32_e32 v110, v109, v110
	v_add_u32_e32 v104, v104, v67
	v_add_u32_e32 v112, v111, v112
	v_lshlrev_b32_e32 v118, 6, v118
	v_add_u32_e32 v105, v105, v67
	v_add_u32_e32 v114, v113, v114
	v_lshlrev_b32_e32 v119, 7, v119
	v_sub_u32_e32 v106, v106, v107
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s79, v116
	s_and_b32 s80, s79, 0xffff
	s_pack_lh_b32_b16 s79, 0, s79
	s_or_b32 s79, s79, s80
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s79, s79, 0
	s_add_i32 s2, s78, 18
	s_cmp_gt_i32 s55, s2
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s80, s69, 24
	v_mov_b32_e32 v107, s80
	buffer_load_dword v107, v107, s[72:75], 0 offen
	v_and_b32_e32 v110, -8, v110
	v_and_b32_e32 v112, -8, v112
	v_and_b32_e32 v114, 0xffffff8, v114
	v_xor_b32_e32 v106, v115, v106
	v_sub_u32_e32 v109, v109, v110
	v_sub_u32_e32 v110, v111, v112
	v_sub_u32_e32 v111, v113, v114
	v_lshlrev_b32_e32 v112, 3, v106
	v_lshl_add_u32 v108, v106, 4, v108
	v_xor_b32_e32 v103, v103, v109
	v_xor_b32_e32 v104, v104, v110
	v_xor_b32_e32 v105, v105, v111
	v_sub_u32_e32 v106, v103, v106
	v_sub_u32_e32 v103, v104, v103
	v_sub_u32_e32 v104, v105, v104
	v_lshlrev_b32_e32 v105, 3, v106
	v_lshl_add_u32 v103, v103, 3, v118
	v_lshlrev_b32_e32 v104, 4, v104
	v_add3_u32 v105, v112, v117, v105
	v_lshlrev_b32_e32 v106, 1, v103
	v_lshlrev_b32_e32 v109, 1, v105
	v_add_lshl_u32 v103, v103, v105, 1
	v_add3_u32 v105, v109, 32, v106
	s_and_b64 s[2:3], s[96:97], s[2:3]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s80, v107
	s_and_b32 s81, s80, 0xffff
	s_pack_lh_b32_b16 s80, 0, s80
	s_or_b32 s80, s80, s81
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s2, s80, 0
	s_add_i32 s3, s78, 20
	s_cmp_gt_i32 s55, s3
	s_cselect_b64 s[80:81], -1, 0
	s_sub_i32 s3, s69, 20
	v_mov_b32_e32 v106, s3
	buffer_load_dword v106, v106, s[72:75], 0 offen
	v_add3_u32 v103, v104, v119, v103
	buffer_load_dword v62, v62, s[72:75], 0 offen
	v_dot2c_f32_f16_e32 v24, v87, v46
	v_dot2c_f32_f16_e32 v26, v86, v47
	v_dot2c_f32_f16_e32 v28, v85, v48
	v_dot2c_f32_f16_e32 v30, v84, v49
	v_dot2c_f32_f16_e32 v25, v87, v50
	v_dot2c_f32_f16_e32 v27, v86, v51
	v_dot2c_f32_f16_e32 v29, v85, v52
	v_dot2c_f32_f16_e32 v31, v84, v53
	v_dot2c_f32_f16_e32 v38, v83, v54
	v_dot2c_f32_f16_e32 v40, v82, v55
	v_dot2c_f32_f16_e32 v42, v81, v56
	v_dot2c_f32_f16_e32 v44, v80, v57
	v_dot2c_f32_f16_e32 v39, v83, v58
	v_dot2c_f32_f16_e32 v41, v82, v59
	v_dot2c_f32_f16_e32 v43, v81, v60
	v_dot2c_f32_f16_e32 v45, v80, v61
	v_pk_add_f32 v[24:25], v[36:37], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[26:27], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[28:29], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[30:31], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[38:39], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[40:41], v[24:25]
	s_nop 0
	v_pk_add_f32 v[24:25], v[42:43], v[24:25]
	s_nop 0
	v_pk_add_f32 v[36:37], v[44:45], v[24:25]
	s_and_b64 s[80:81], s[96:97], s[80:81]
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s3, v106
	s_and_b32 s82, s3, 0xffff
	s_pack_lh_b32_b16 s3, 0, s3
	s_or_b32 s3, s3, s82
	s_and_b64 s[80:81], s[80:81], exec
	s_cselect_b32 s3, s3, 0
	s_add_i32 s80, s78, 22
	s_cmp_gt_i32 s55, s80
	s_cselect_b64 s[80:81], -1, 0
	s_add_i32 s82, s69, -16
	v_mov_b32_e32 v24, s82
	buffer_load_dword v24, v24, s[72:75], 0 offen
	v_cndmask_b32_e32 v25, 0, v63, vcc
	v_cndmask_b32_e64 v26, 0, v88, s[18:19]
	v_cndmask_b32_e64 v27, 0, v89, s[20:21]
	v_cndmask_b32_e64 v28, 0, v90, s[22:23]
	v_cndmask_b32_e64 v29, 0, v94, s[24:25]
	v_cndmask_b32_e64 v30, 0, v93, s[26:27]
	v_cndmask_b32_e64 v31, 0, v92, s[28:29]
	v_cndmask_b32_e64 v38, 0, v91, s[30:31]
	v_cndmask_b32_e64 v39, 0, v95, s[34:35]
	v_cndmask_b32_e64 v40, 0, v96, s[36:37]
	v_cndmask_b32_e64 v41, 0, v97, s[38:39]
	v_cndmask_b32_e64 v42, 0, v98, s[40:41]
	v_cndmask_b32_e64 v43, 0, v102, s[42:43]
	v_cndmask_b32_e64 v44, 0, v101, s[44:45]
	v_cndmask_b32_e64 v45, 0, v100, s[46:47]
	v_cndmask_b32_e64 v46, 0, v99, s[48:49]
	v_lshrrev_b16_e32 v47, 8, v25
	v_lshrrev_b16_e32 v48, 8, v26
	v_lshrrev_b16_e32 v49, 8, v27
	v_lshrrev_b16_e32 v50, 8, v28
	v_lshrrev_b16_e32 v51, 8, v29
	v_lshrrev_b16_e32 v52, 8, v30
	v_lshrrev_b16_e32 v53, 8, v31
	v_lshrrev_b16_e32 v54, 8, v38
	v_lshrrev_b16_e32 v55, 8, v39
	v_lshrrev_b16_e32 v56, 8, v40
	v_lshrrev_b16_e32 v57, 8, v41
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s20, v62
	s_pack_lh_b32_b16 s21, 0, s20
	s_and_b64 s[18:19], s[96:97], s[80:81]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s22, v24
	s_and_b32 s23, s22, 0xffff
	s_pack_lh_b32_b16 s22, 0, s22
	s_or_b32 s22, s22, s23
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s22, s22, 0
	s_add_i32 s18, s78, 30
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_and_b32 s20, s20, 0xffff
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_or_b32 s20, s21, s20
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s20, s20, 0
	s_add_i32 s18, s78, 28
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s21, s69, -4
	v_mov_b32_e32 v24, s21
	buffer_load_dword v58, v24, s[72:75], 0 offen
	v_lshrrev_b16_e32 v59, 8, v42
	v_lshrrev_b16_e32 v60, 8, v43
	v_lshrrev_b16_e32 v61, 8, v44
	v_lshrrev_b16_e32 v62, 8, v45
	v_lshrrev_b16_e32 v63, 8, v46
	v_and_b32_sdwa v24, s68, v25 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v25, s68, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v27, s68, v27 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v80, s68, v28 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v38, s68, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v31, s68, v31 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v81, s68, v30 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v82, s68, v29 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v83, s68, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v84, s68, v40 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v85, s68, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v86, s68, v42 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v87, s68, v46 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v88, s68, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v89, s68, v44 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v90, s68, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v80 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v80, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v81 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v52 src0_sel:BYTE_0
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s21, v58
	s_and_b32 s23, s21, 0xffff
	s_pack_lh_b32_b16 s21, 0, s21
	s_or_b32 s21, s21, s23
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s21, s21, 0
	s_add_i32 s18, s78, 26
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s23, s69, -8
	v_mov_b32_e32 v41, s23
	buffer_load_dword v54, v41, s[72:75], 0 offen
	v_cvt_f32_fp8_sdwa v41, v82 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v81, v83 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v57 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v59 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v87 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v63 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v62 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v61 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v60 src0_sel:BYTE_0
	v_fma_mixlo_f16 v59, s52, v91, 0
	v_pk_mul_f32 v[24:25], s[62:63], v[24:25]
	v_pk_mul_f32 v[26:27], s[62:63], v[26:27]
	v_pk_mul_f32 v[28:29], s[62:63], v[28:29]
	v_fma_mixlo_f16 v60, s52, v92, 0
	v_pk_mul_f32 v[30:31], s[62:63], v[30:31]
	v_pk_mul_f32 v[38:39], s[62:63], v[38:39]
	v_pk_mul_f32 v[40:41], s[62:63], v[40:41]
	v_fma_mixlo_f16 v61, s52, v81, 0
	v_pk_mul_f32 v[42:43], s[62:63], v[42:43]
	v_pk_mul_f32 v[44:45], s[62:63], v[44:45]
	v_pk_mul_f32 v[46:47], s[62:63], v[46:47]
	v_fma_mixlo_f16 v56, s52, v56, 0
	v_pk_mul_f32 v[48:49], s[62:63], v[48:49]
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	v_pk_mul_f32 v[52:53], s[62:63], v[52:53]
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v25, v25
	v_cvt_f16_f32_e32 v62, v26
	v_cvt_f16_f32_e32 v26, v27
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s23, v54
	s_and_b32 s24, s23, 0xffff
	s_pack_lh_b32_b16 s23, 0, s23
	s_or_b32 s23, s23, s24
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s23, s23, 0
	s_add_i32 s18, s78, 24
	s_cmp_gt_i32 s55, s18
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s24, s69, -12
	v_mov_b32_e32 v27, s24
	buffer_load_dword v54, v27, s[72:75], 0 offen
	v_cvt_f16_f32_e32 v27, v29
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v63, v30
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v30, v39
	v_cvt_f16_f32_e32 v31, v41
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_cvt_f16_f32_e32 v40, v45
	v_cvt_f16_f32_e32 v41, v47
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v47, v48
	v_cvt_f16_f32_e32 v48, v49
	v_cvt_f16_f32_e32 v49, v50
	v_cvt_f16_f32_e32 v50, v51
	v_cvt_f16_f32_e32 v45, v53
	v_cvt_f16_f32_e32 v51, v52
	v_pack_b32_f16 v26, v26, v28
	v_pack_b32_f16 v25, v25, v62
	v_pack_b32_f16 v24, v59, v24
	v_fma_mixhi_f16 v27, s52, v80, 0
	v_pack_b32_f16 v30, v30, v39
	v_pack_b32_f16 v29, v29, v38
	v_pack_b32_f16 v28, v60, v63
	v_fma_mixhi_f16 v31, s52, v58, 0
	v_pack_b32_f16 v40, v40, v46
	v_pack_b32_f16 v39, v43, v44
	v_pack_b32_f16 v38, v61, v42
	v_fma_mixhi_f16 v41, s52, v55, 0
	v_pack_b32_f16 v44, v50, v51
	v_pack_b32_f16 v43, v48, v49
	v_pack_b32_f16 v42, v56, v47
	v_fma_mixhi_f16 v45, s52, v57, 0
	ds_write_b128 v108, v[24:27] offset:32
	ds_write_b128 v109, v[28:31] offset:32
	ds_write_b128 v105, v[38:41]
	ds_write_b128 v103, v[42:45] offset:32
	s_mov_b32 s78, s71
	s_and_b64 s[18:19], s[96:97], s[18:19]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s24, v54
	s_and_b32 s25, s24, 0xffff
	s_pack_lh_b32_b16 s24, 0, s24
	s_or_b32 s24, s24, s25
	s_and_b64 s[18:19], s[18:19], exec
	s_cselect_b32 s18, s24, 0
	s_and_b32 s19, s79, 0xffff0000
	s_and_b32 s24, s2, 0xffff0000
	s_and_b32 s25, s3, 0xffff0000
	s_and_b32 s26, s22, 0xffff0000
	s_and_b32 s27, s20, 0xffff0000
	s_and_b32 s28, s21, 0xffff0000
	s_and_b32 s29, s23, 0xffff0000
	s_lshl_b32 s30, s79, 16
	s_lshl_b32 s2, s2, 16
	s_lshl_b32 s3, s3, 16
	s_lshl_b32 s22, s22, 16
	s_lshl_b32 s23, s23, 16
	s_lshl_b32 s21, s21, 16
	s_lshl_b32 s20, s20, 16
	s_add_i32 s69, s69, 32
	s_and_b32 s31, s18, 0xffff0000
	v_cvt_f16_f32_e32 v24, s30
	v_cvt_f16_f32_e32 v25, s19
	v_cvt_f16_f32_e32 v26, s2
	v_cvt_f16_f32_e32 v27, s24
	v_cvt_f16_f32_e32 v28, s3
	v_cvt_f16_f32_e32 v29, s25
	v_cvt_f16_f32_e32 v30, s22
	v_cvt_f16_f32_e32 v31, s26
	s_lshl_b32 s2, s18, 16
	v_cvt_f16_f32_e32 v38, s23
	v_cvt_f16_f32_e32 v39, s29
	v_cvt_f16_f32_e32 v40, s21
	v_cvt_f16_f32_e32 v41, s28
	v_cvt_f16_f32_e32 v42, s20
	v_cvt_f16_f32_e32 v43, s27
	v_cvt_f16_f32_e32 v44, s2
	v_cvt_f16_f32_e32 v45, s31
	s_cmp_lg_u32 s70, s71
	v_pack_b32_f16 v87, v24, v25
	v_pack_b32_f16 v86, v26, v27
	v_pack_b32_f16 v85, v28, v29
	v_pack_b32_f16 v84, v30, v31
	v_pack_b32_f16 v82, v38, v39
	v_pack_b32_f16 v81, v40, v41
	v_pack_b32_f16 v80, v42, v43
	v_pack_b32_f16 v83, v44, v45
	s_cbranch_scc1 .LBB11_7
; %bb.8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi2ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV3
	s_mov_b32 s27, s83
	s_mov_b32 s79, s94
	s_mov_b32 s69, s95
	v_readlane_b32 s28, v146, 5
	v_readlane_b32 s29, v146, 6
	v_readlane_b32 s30, v146, 7
	v_readlane_b32 s31, v146, 8
	v_readlane_b32 s34, v146, 9
	v_readlane_b32 s35, v146, 10
	s_branch .LBB11_10
.LBB11_9:
	v_mov_b32_e32 v36, 0
.LBB11_10:                              ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi2ELin1ELin1EEEENS4_IJLin1ELin1ELi1ELin1ELin1EEEEEELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS18_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES15_LS16_0EEENSN_IJNS18_ILi512EEES1A_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1L_Lb0EEESS_EEENSN_IJSU_SV1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s3, s2, 31
	s_lshr_b32 s3, s3, 30
	s_add_i32 s3, s2, s3
	s_and_b32 s3, s3, 0x3fffffc
	s_sub_i32 s3, s2, s3
	v_lshl_or_b32 v16, s3, 6, v65
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v69
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v71
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v69
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v71
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s3, s2, 2
	s_add_i32 s3, s3, s79
	s_mul_i32 s10, s3, s56
	s_cmp_gt_i32 s54, s3
	s_cselect_b64 s[42:43], -1, 0
	s_mov_b32 s47, 0x20000
	s_mov_b32 s44, s64
	s_mov_b32 s45, s65
	s_mov_b32 s46, s99
	s_lshl_b32 s18, s10, 1
	v_mov_b32_e32 v38, s18
	buffer_load_dwordx4 v[40:43], v38, s[44:47], 0 offen
	buffer_load_dwordx4 v[44:47], v38, s[44:47], 0 offen offset:16
	s_mov_b32 s48, 0xffff
	v_lshl_add_u32 v95, s2, 5, v64
	v_add_u32_e32 v48, 0x400, v95
	v_mad_u64_u32 v[38:39], s[2:3], v48, s57, v[32:33]
	s_and_b64 s[2:3], s[28:29], s[42:43]
	s_mov_b32 s44, s66
	s_mov_b32 s45, s67
	s_mov_b32 s46, s33
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s10, v40
	v_readfirstlane_b32 s11, v41
	v_readfirstlane_b32 s12, v42
	v_readfirstlane_b32 s13, v43
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s14, v47
	v_readfirstlane_b32 s15, v46
	s_and_b32 s16, s10, 0xffff
	s_pack_lh_b32_b16 s10, 0, s10
	s_pack_lh_b32_b16 s17, 0, s11
	s_pack_lh_b32_b16 s19, 0, s12
	s_pack_lh_b32_b16 s20, 0, s13
	s_pack_lh_b32_b16 s21, 0, s14
	s_or_b32 s10, s10, s16
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s10, s10, 0
	s_and_b64 s[2:3], s[84:85], s[42:43]
	s_and_b32 s11, s11, 0xffff
	s_or_b32 s11, s17, s11
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s11, s11, 0
	s_and_b64 s[2:3], s[86:87], s[42:43]
	s_and_b32 s12, s12, 0xffff
	s_or_b32 s12, s19, s12
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s12, s12, 0
	s_and_b64 s[2:3], s[88:89], s[42:43]
	s_and_b32 s13, s13, 0xffff
	s_or_b32 s13, s20, s13
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s13, s13, 0
	s_and_b64 s[2:3], s[90:91], s[42:43]
	s_and_b32 s14, s14, 0xffff
	s_or_b32 s14, s21, s14
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s14, s14, 0
	s_and_b64 s[2:3], s[92:93], s[42:43]
	s_and_b32 s16, s15, 0xffff
	buffer_load_ushort v39, v38, s[44:47], 0 offen
	s_pack_lh_b32_b16 s15, 0, s15
	buffer_load_ushort v40, v38, s[44:47], 0 offen offset:2
	s_or_b32 s15, s15, s16
	buffer_load_ushort v41, v38, s[44:47], 0 offen offset:4
	s_and_b64 s[2:3], s[2:3], exec
	buffer_load_ushort v42, v38, s[44:47], 0 offen offset:6
	s_cselect_b32 s15, s15, 0
	v_add_u32_e32 v43, s98, v38
	v_add_u32_e32 v46, 6, v43
	buffer_load_ushort v47, v46, s[44:47], 0 offen
	v_add_u32_e32 v49, 4, v43
	buffer_load_ushort v50, v49, s[44:47], 0 offen
	v_add_u32_e32 v51, 2, v43
	buffer_load_ushort v52, v51, s[44:47], 0 offen
	s_and_b64 s[2:3], s[34:35], s[42:43]
	buffer_load_ushort v53, v43, s[44:47], 0 offen
	v_readfirstlane_b32 s16, v45
	s_and_b32 s17, s16, 0xffff
	v_add_u32_e32 v43, s98, v43
	buffer_load_ushort v43, v43, s[44:47], 0 offen
	v_add_u32_e32 v45, s98, v51
	buffer_load_ushort v45, v45, s[44:47], 0 offen
	v_add_u32_e32 v49, s98, v49
	buffer_load_ushort v49, v49, s[44:47], 0 offen
	v_add_u32_e32 v46, s98, v46
	buffer_load_ushort v51, v46, s[44:47], 0 offen
	s_pack_lh_b32_b16 s16, 0, s16
	s_or_b32 s16, s16, s17
	v_add_u32_e32 v46, s98, v46
	buffer_load_ushort v54, v46, s[44:47], 0 offen
	v_add_u32_e32 v55, -2, v46
	buffer_load_ushort v55, v55, s[44:47], 0 offen
	v_add_u32_e32 v56, -4, v46
	buffer_load_ushort v56, v56, s[44:47], 0 offen
	v_add_u32_e32 v46, -6, v46
	buffer_load_ushort v46, v46, s[44:47], 0 offen
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s16, s16, 0
	s_and_b64 s[2:3], s[30:31], s[42:43]
	v_readfirstlane_b32 s17, v44
	s_and_b32 s19, s17, 0xffff
	s_pack_lh_b32_b16 s17, 0, s17
	s_or_b32 s17, s17, s19
	s_and_b64 s[2:3], s[2:3], exec
	s_cselect_b32 s2, s17, 0
	s_and_b32 s3, s10, 0xffff0000
	s_and_b32 s17, s11, 0xffff0000
	s_and_b32 s19, s12, 0xffff0000
	s_and_b32 s20, s13, 0xffff0000
	s_and_b32 s21, s14, 0xffff0000
	s_and_b32 s22, s15, 0xffff0000
	s_and_b32 s23, s16, 0xffff0000
	s_and_b32 s24, s2, 0xffff0000
	s_lshl_b32 s10, s10, 16
	v_cvt_f16_f32_e32 v57, s10
	v_cvt_f16_f32_e32 v58, s3
	s_lshl_b32 s3, s11, 16
	v_cvt_f16_f32_e32 v59, s3
	v_cvt_f16_f32_e32 v60, s17
	s_lshl_b32 s3, s12, 16
	v_cvt_f16_f32_e32 v61, s3
	v_cvt_f16_f32_e32 v62, s19
	s_lshl_b32 s3, s13, 16
	v_cvt_f16_f32_e32 v63, s3
	v_cvt_f16_f32_e32 v88, s20
	s_lshl_b32 s2, s2, 16
	v_cvt_f16_f32_e32 v89, s2
	v_cvt_f16_f32_e32 v90, s24
	s_lshl_b32 s2, s16, 16
	v_cvt_f16_f32_e32 v96, s2
	v_cvt_f16_f32_e32 v97, s23
	s_lshl_b32 s2, s15, 16
	v_cvt_f16_f32_e32 v98, s2
	v_cvt_f16_f32_e32 v99, s22
	s_lshl_b32 s2, s14, 16
	v_cvt_f16_f32_e32 v100, s2
	v_cvt_f16_f32_e32 v101, s21
	v_cmp_gt_i32_e64 s[10:11], s77, v48
	s_and_b64 vcc, s[8:9], s[10:11]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e32 v48, 0, v39, vcc
	s_and_b64 vcc, s[50:51], s[10:11]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e32 v102, 0, v40, vcc
	s_and_b64 vcc, s[4:5], s[10:11]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e32 v41, 0, v41, vcc
	s_and_b64 vcc, s[6:7], s[10:11]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e32 v103, 0, v42, vcc
	v_add_u32_e32 v40, 0x480, v95
	v_cmp_gt_i32_e64 s[12:13], s77, v40
	s_and_b64 vcc, s[6:7], s[12:13]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e32 v104, 0, v47, vcc
	s_and_b64 vcc, s[4:5], s[12:13]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v105, 0, v50, vcc
	s_and_b64 vcc, s[50:51], s[12:13]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v52, 0, v52, vcc
	s_and_b64 vcc, s[8:9], s[12:13]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v53, 0, v53, vcc
	v_add_u32_e32 v44, 0x500, v95
	v_cmp_gt_i32_e64 s[14:15], s77, v44
	s_and_b64 vcc, s[8:9], s[14:15]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e32 v43, 0, v43, vcc
	s_and_b64 vcc, s[50:51], s[14:15]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v45, 0, v45, vcc
	s_and_b64 vcc, s[4:5], s[14:15]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v106, 0, v49, vcc
	s_and_b64 vcc, s[6:7], s[14:15]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e32 v107, 0, v51, vcc
	v_add_u32_e32 v42, 0x580, v95
	v_cmp_gt_i32_e64 s[16:17], s77, v42
	s_and_b64 vcc, s[6:7], s[16:17]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v108, 0, v54, vcc
	s_and_b64 vcc, s[4:5], s[16:17]
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e32 v109, 0, v55, vcc
	s_and_b64 vcc, s[50:51], s[16:17]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v110, 0, v56, vcc
	s_and_b64 vcc, s[8:9], s[16:17]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v111, 0, v46, vcc
	v_pack_b32_f16 v94, v57, v58
	v_pack_b32_f16 v93, v59, v60
	v_pack_b32_f16 v92, v61, v62
	v_pack_b32_f16 v91, v63, v88
	v_pack_b32_f16 v90, v89, v90
	v_pack_b32_f16 v89, v96, v97
	v_pack_b32_f16 v88, v98, v99
	v_pack_b32_f16 v39, v100, v101
	v_lshrrev_b16_e32 v46, 8, v48
	v_lshrrev_b16_e32 v49, 8, v102
	v_lshrrev_b16_e32 v50, 8, v41
	v_lshrrev_b16_e32 v54, 8, v103
	v_lshrrev_b16_e32 v56, 8, v104
	v_lshrrev_b16_e32 v55, 8, v105
	v_lshrrev_b16_e32 v57, 8, v52
	v_lshrrev_b16_e32 v58, 8, v53
	v_lshrrev_b16_e32 v59, 8, v43
	v_lshrrev_b16_e32 v60, 8, v45
	v_lshrrev_b16_e32 v61, 8, v106
	v_lshrrev_b16_e32 v62, 8, v107
	v_lshrrev_b16_e32 v96, 8, v108
	v_lshrrev_b16_e32 v63, 8, v109
	v_and_b32_sdwa v47, s48, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v46 src0_sel:BYTE_0
	v_and_b32_sdwa v47, s48, v102 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v47 src0_sel:BYTE_0
	v_lshrrev_b16_e32 v97, 8, v110
	v_lshrrev_b16_e32 v98, 8, v111
	v_fma_mixlo_f16 v99, s52, v48, 0
	v_pk_mul_f32 v[46:47], s[62:63], v[46:47]
	v_cvt_f32_fp8_sdwa v48, v49 src0_sel:BYTE_0
	v_and_b32_sdwa v41, s48, v41 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v50 src0_sel:BYTE_0
	v_and_b32_sdwa v41, s48, v103 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v41 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v41, v47
	v_pk_mul_f32 v[48:49], s[62:63], v[48:49]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v49
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	s_nop 0
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v100, v48
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v49, v51
	v_pack_b32_f16 v48, v47, v50
	v_pack_b32_f16 v47, v41, v100
	v_cvt_f32_fp8_sdwa v41, v54 src0_sel:BYTE_0
	v_and_b32_sdwa v50, s48, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v50 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v58 src0_sel:BYTE_0
	v_and_b32_sdwa v51, s48, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v51 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v99, v46
	v_fma_mixhi_f16 v49, s52, v41, 0
	v_fma_mixlo_f16 v41, s52, v53, 0
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	v_cvt_f32_fp8_sdwa v52, v57 src0_sel:BYTE_0
	v_and_b32_sdwa v53, s48, v105 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v53 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v55 src0_sel:BYTE_0
	v_and_b32_sdwa v55, s48, v104 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v55 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v51, v51
	v_pk_mul_f32 v[52:53], s[62:63], v[52:53]
	s_nop 0
	v_cvt_f16_f32_e32 v57, v53
	v_pk_mul_f32 v[54:55], s[62:63], v[54:55]
	s_nop 0
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v58, v52
	v_cvt_f16_f32_e32 v50, v50
	v_cvt_f16_f32_e32 v53, v55
	v_pack_b32_f16 v52, v57, v54
	v_pack_b32_f16 v51, v51, v58
	v_cvt_f32_fp8_sdwa v56, v56 src0_sel:BYTE_0
	v_and_b32_sdwa v43, s48, v43 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v59 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v45 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v45 src0_sel:BYTE_0
	v_pack_b32_f16 v50, v41, v50
	v_fma_mixhi_f16 v53, s52, v56, 0
	v_fma_mixlo_f16 v41, s52, v43, 0
	v_pk_mul_f32 v[54:55], s[62:63], v[54:55]
	v_cvt_f32_fp8_sdwa v56, v60 src0_sel:BYTE_0
	v_and_b32_sdwa v43, s48, v106 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v61 src0_sel:BYTE_0
	v_and_b32_sdwa v43, s48, v107 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v55
	v_pk_mul_f32 v[56:57], s[62:63], v[56:57]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v57
	v_pk_mul_f32 v[58:59], s[62:63], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v55, v58
	v_cvt_f16_f32_e32 v58, v56
	v_cvt_f16_f32_e32 v54, v54
	v_cvt_f16_f32_e32 v57, v59
	v_pack_b32_f16 v56, v45, v55
	v_pack_b32_f16 v55, v43, v58
	v_cvt_f32_fp8_sdwa v43, v62 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v111 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v98 src0_sel:BYTE_0
	v_and_b32_sdwa v59, s48, v110 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v59 src0_sel:BYTE_0
	v_pack_b32_f16 v54, v41, v54
	v_fma_mixhi_f16 v57, s52, v43, 0
	v_fma_mixlo_f16 v41, s52, v45, 0
	v_pk_mul_f32 v[58:59], s[62:63], v[58:59]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v58
	v_cvt_f32_fp8_sdwa v60, v97 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v109 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v63 src0_sel:BYTE_0
	v_and_b32_sdwa v45, s48, v108 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v45 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v45, v59
	v_pk_mul_f32 v[58:59], s[62:63], v[60:61]
	s_nop 0
	v_cvt_f16_f32_e32 v59, v59
	v_pk_mul_f32 v[60:61], s[62:63], v[62:63]
	s_nop 0
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v58, v58
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f32_fp8_sdwa v62, v96 src0_sel:BYTE_0
	v_pack_b32_f16 v60, v59, v60
	v_pack_b32_f16 v59, v45, v58
	v_pack_b32_f16 v58, v41, v43
	v_fma_mixhi_f16 v61, s52, v62, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v95
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v95, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v95, v41
	v_add_u32_e32 v41, v41, v67
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[46:49] offset:32
	v_add_u32_e32 v43, 0x80, v95
	v_ashrrev_i32_e32 v46, 31, v43
	v_lshrrev_b32_e32 v46, 30, v46
	v_add_u32_e32 v46, v43, v46
	v_ashrrev_i32_e32 v47, 2, v46
	v_and_b32_e32 v46, -4, v46
	v_sub_u32_e32 v43, v43, v46
	v_add_u32_e32 v43, v43, v67
	v_lshrrev_b32_e32 v46, 29, v47
	v_add_u32_e32 v46, v47, v46
	v_and_b32_e32 v46, -8, v46
	v_sub_u32_e32 v46, v47, v46
	v_xor_b32_e32 v43, v43, v46
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v46, 6, v47
	v_add3_u32 v41, v45, v46, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[50:53] offset:32
	v_add_u32_e32 v46, 0x100, v95
	v_ashrrev_i32_e32 v48, 31, v46
	v_lshrrev_b32_e32 v48, 30, v48
	v_add_u32_e32 v48, v46, v48
	v_ashrrev_i32_e32 v49, 2, v48
	v_sub_u32_e32 v47, v49, v47
	v_and_b32_e32 v48, -4, v48
	v_sub_u32_e32 v46, v46, v48
	v_add_u32_e32 v46, v46, v67
	v_lshrrev_b32_e32 v48, 29, v49
	v_add_u32_e32 v48, v49, v48
	v_and_b32_e32 v48, -8, v48
	v_sub_u32_e32 v48, v49, v48
	v_xor_b32_e32 v46, v46, v48
	v_sub_u32_e32 v43, v46, v43
	v_lshlrev_b32_e32 v47, 6, v47
	v_lshl_add_u32 v43, v43, 3, v47
	v_lshlrev_b32_e32 v47, 1, v43
	v_add3_u32 v45, v45, 32, v47
	ds_write_b128 v45, v[54:57]
	v_add_u32_e32 v45, 0x180, v95
	v_ashrrev_i32_e32 v47, 31, v45
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v45, v47
	v_ashrrev_i32_e32 v48, 2, v47
	v_sub_u32_e32 v49, v48, v49
	v_and_b32_e32 v47, 0xffffffc, v47
	v_sub_u32_e32 v45, v45, v47
	v_add_u32_e32 v45, v45, v67
	v_lshrrev_b32_e32 v47, 29, v48
	v_add_u32_e32 v47, v48, v47
	v_and_b32_e32 v47, 0xffffff8, v47
	v_sub_u32_e32 v47, v48, v47
	v_xor_b32_e32 v45, v45, v47
	v_sub_u32_e32 v45, v45, v46
	v_lshlrev_b32_e32 v45, 4, v45
	v_lshlrev_b32_e32 v46, 7, v49
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v41, v45, v46, v41
	ds_write_b128 v41, v[58:61] offset:32
	s_mov_b32 s3, 0
	s_and_b64 vcc, exec, s[0:1]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB11_13
; %bb.11:                               ; %.preheader.i503.i.i.i.i
	s_max_i32 s2, s27, 2
	v_mad_u64_u32 v[42:43], s[0:1], s57, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s57, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s57, v40, v[32:33]
	s_add_i32 s49, s18, 60
	s_lshl_b32 s50, s2, 4
	s_add_i32 s50, s50, -16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s66
	v_mov_b32_e32 v45, s67
	v_mov_b32_e32 v47, s33
	v_mov_b32_e32 v95, s64
	v_mov_b32_e32 v41, v40
.LBB11_12:                              ; %.lr.ph.i685.i504.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s2, s3, 16
	v_add_u32_e32 v96, s3, v38
	v_add_u32_e32 v97, s3, v32
	v_readfirstlane_b32 s44, v43
	v_readfirstlane_b32 s45, v45
	v_readfirstlane_b32 s46, v47
	v_add_u32_e32 v98, s3, v46
	v_add_u32_e32 v99, s3, v44
	v_add_u32_e32 v100, s3, v42
	v_readfirstlane_b32 s33, v33
	v_mov_b32_e32 v48, 0
	v_mov_b32_e32 v50, 0
	v_mov_b32_e32 v52, 0
	v_mov_b32_e32 v54, 0
	v_mov_b32_e32 v49, 0
	v_mov_b32_e32 v51, 0
	v_mov_b32_e32 v53, 0
	v_mov_b32_e32 v55, 0
	v_mov_b32_e32 v56, 0
	v_mov_b32_e32 v58, 0
	v_mov_b32_e32 v60, 0
	v_mov_b32_e32 v62, 0
	v_mov_b32_e32 v57, 0
	v_mov_b32_e32 v59, 0
	v_mov_b32_e32 v61, 0
	v_mov_b32_e32 v63, 0
	v_mov_b32_e32 v112, s49
	v_add_u32_e32 v101, 16, v97
	v_add_u32_e32 v102, 18, v97
	v_add_u32_e32 v103, 20, v97
	v_add_u32_e32 v97, 22, v97
	buffer_load_ushort v113, v96, s[44:47], 0 offen offset:16
	buffer_load_ushort v114, v96, s[44:47], 0 offen offset:18
	buffer_load_ushort v115, v96, s[44:47], 0 offen offset:20
	buffer_load_ushort v116, v96, s[44:47], 0 offen offset:22
	buffer_load_ushort v117, v98, s[44:47], 0 offen offset:16
	buffer_load_ushort v118, v98, s[44:47], 0 offen offset:18
	buffer_load_ushort v119, v98, s[44:47], 0 offen offset:20
	buffer_load_ushort v120, v98, s[44:47], 0 offen offset:22
	buffer_load_ushort v121, v99, s[44:47], 0 offen offset:16
	buffer_load_ushort v122, v99, s[44:47], 0 offen offset:18
	buffer_load_ushort v123, v99, s[44:47], 0 offen offset:20
	buffer_load_ushort v124, v99, s[44:47], 0 offen offset:22
	buffer_load_ushort v125, v100, s[44:47], 0 offen offset:16
	buffer_load_ushort v126, v100, s[44:47], 0 offen offset:18
	buffer_load_ushort v127, v100, s[44:47], 0 offen offset:20
                                        ; kill: killed $vgpr99
                                        ; kill: killed $vgpr98
                                        ; kill: killed $vgpr96
	buffer_load_ushort v128, v100, s[44:47], 0 offen offset:22
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s0, s33, 31
	v_readfirstlane_b32 s44, v95
	s_mov_b32 s45, s65
	s_mov_b32 s46, s99
	v_lshl_add_u32 v96, s33, 5, v64
	v_cmp_gt_i32_e64 s[38:39], s55, v101
	v_cmp_gt_i32_e64 s[36:37], s55, v102
	v_cmp_gt_i32_e64 s[34:35], s55, v103
	v_cmp_gt_i32_e64 s[30:31], s55, v97
	s_lshr_b32 s51, s0, 30
	v_ashrrev_i32_e32 v97, 31, v96
	v_add_u32_e32 v129, 0x80, v96
	v_add_u32_e32 v130, 0x100, v96
	v_add_u32_e32 v131, 0x180, v96
	s_and_b64 vcc, s[10:11], s[38:39]
	s_and_b64 s[0:1], s[10:11], s[36:37]
	s_and_b64 s[40:41], s[10:11], s[34:35]
	s_and_b64 s[4:5], s[10:11], s[30:31]
	s_and_b64 s[6:7], s[12:13], s[30:31]
	s_and_b64 s[8:9], s[12:13], s[34:35]
	s_and_b64 s[18:19], s[12:13], s[36:37]
	s_and_b64 s[20:21], s[12:13], s[38:39]
	s_and_b64 s[22:23], s[14:15], s[38:39]
	s_and_b64 s[24:25], s[14:15], s[36:37]
	s_and_b64 s[26:27], s[14:15], s[34:35]
	s_and_b64 s[28:29], s[14:15], s[30:31]
	s_and_b64 s[30:31], s[16:17], s[30:31]
	s_and_b64 s[34:35], s[16:17], s[34:35]
	s_and_b64 s[36:37], s[16:17], s[36:37]
	s_and_b64 s[38:39], s[16:17], s[38:39]
	s_add_i32 s51, s33, s51
	v_lshrrev_b32_e32 v97, 30, v97
	v_ashrrev_i32_e32 v98, 31, v129
	v_ashrrev_i32_e32 v99, 31, v130
	v_ashrrev_i32_e32 v100, 31, v131
	s_and_b32 s51, s51, 0x3fffffc
	v_add_u32_e32 v97, v96, v97
	v_lshrrev_b32_e32 v98, 30, v98
	v_lshrrev_b32_e32 v99, 30, v99
	v_lshrrev_b32_e32 v100, 30, v100
	s_sub_i32 s33, s33, s51
	v_ashrrev_i32_e32 v132, 2, v97
	v_and_b32_e32 v97, -4, v97
	v_add_u32_e32 v98, v129, v98
	v_add_u32_e32 v99, v130, v99
	v_add_u32_e32 v100, v131, v100
	v_lshl_or_b32 v101, s33, 6, v65
	s_cmp_gt_i32 s55, s2
	v_sub_u32_e32 v96, v96, v97
	v_lshrrev_b32_e32 v133, 29, v132
	v_lshlrev_b32_e32 v134, 7, v132
	v_ashrrev_i32_e32 v135, 2, v98
	v_and_b32_e32 v136, -4, v98
	v_ashrrev_i32_e32 v137, 2, v99
	v_and_b32_e32 v138, -4, v99
	v_ashrrev_i32_e32 v139, 2, v100
	v_and_b32_e32 v140, 0xffffffc, v100
	v_ashrrev_i32_e32 v97, 31, v101
	v_add_u32_e32 v98, 0x100, v101
	s_cselect_b64 s[56:57], -1, 0
	s_sub_i32 s33, s49, 28
	v_add_u32_e32 v141, v96, v67
	v_lshrrev_b32_e32 v96, 30, v97
	v_ashrrev_i32_e32 v97, 31, v98
	v_mov_b32_e32 v142, s33
	v_add_u32_e32 v96, v101, v96
	v_lshrrev_b32_e32 v97, 30, v97
	v_ashrrev_i32_e32 v99, 2, v96
	v_and_b32_e32 v96, -4, v96
	v_add_u32_e32 v97, v98, v97
	v_sub_u32_e32 v96, v101, v96
	v_lshrrev_b32_e32 v100, 29, v99
	v_lshlrev_b32_e32 v101, 6, v99
	v_ashrrev_i32_e32 v102, 2, v97
	v_and_b32_e32 v97, -4, v97
	v_add_u32_e32 v96, v96, v69
	v_add_u32_e32 v100, v99, v100
	v_sub_u32_e32 v97, v98, v97
	v_lshrrev_b32_e32 v98, 29, v102
	v_lshlrev_b32_e32 v103, 7, v102
	v_and_b32_e32 v100, -8, v100
	v_add_u32_e32 v104, v96, v71
	v_add_u32_e32 v97, v97, v69
	v_add_u32_e32 v98, v102, v98
	v_sub_u32_e32 v99, v99, v100
	v_and_b32_e32 v98, -8, v98
	v_add_u32_e32 v100, v97, v71
	v_xor_b32_e32 v96, v96, v99
	v_xor_b32_e32 v99, v104, v99
	v_sub_u32_e32 v98, v102, v98
	v_lshlrev_b32_e32 v102, 3, v96
	v_sub_u32_e32 v99, v99, v96
	v_xor_b32_e32 v97, v97, v98
	v_xor_b32_e32 v98, v100, v98
	v_lshlrev_b32_e32 v100, 4, v96
	v_sub_u32_e32 v97, v97, v96
	v_sub_u32_e32 v96, v98, v96
	v_add_lshl_u32 v98, v102, v101, 1
	v_add3_u32 v100, v100, v103, 32
	v_lshlrev_b32_e32 v99, 4, v99
	v_lshl_add_u32 v101, v97, 4, v100
	v_add3_u32 v104, v98, 32, v99
	v_lshl_add_u32 v108, v96, 4, v100
	ds_read_b128 v[96:99], v98 offset:32
	ds_read_b128 v[100:103], v101
	ds_read_b128 v[104:107], v104
	ds_read_b128 v[108:111], v108
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_dword v142, v142, s[44:47], 0 offen
	v_add_u32_e32 v133, v132, v133
	v_sub_u32_e32 v129, v129, v136
	v_lshrrev_b32_e32 v136, 29, v135
	v_lshlrev_b32_e32 v143, 6, v135
	v_sub_u32_e32 v144, v137, v135
	v_sub_u32_e32 v130, v130, v138
	v_lshrrev_b32_e32 v138, 29, v137
	v_sub_u32_e32 v145, v139, v137
	v_sub_u32_e32 v131, v131, v140
	v_lshrrev_b32_e32 v140, 29, v139
	s_and_b64 s[56:57], s[42:43], s[56:57]
	v_and_b32_e32 v133, -8, v133
	v_add_u32_e32 v129, v129, v67
	v_add_u32_e32 v136, v135, v136
	v_add_u32_e32 v130, v130, v67
	v_add_u32_e32 v138, v137, v138
	v_lshlrev_b32_e32 v144, 6, v144
	v_add_u32_e32 v131, v131, v67
	v_add_u32_e32 v140, v139, v140
	v_lshlrev_b32_e32 v145, 7, v145
	buffer_load_dword v112, v112, s[44:47], 0 offen
	s_waitcnt vmcnt(1)
	v_readfirstlane_b32 s33, v142
	s_and_b32 s51, s33, 0xffff
	s_pack_lh_b32_b16 s33, 0, s33
	s_or_b32 s33, s33, s51
	s_and_b64 s[56:57], s[56:57], exec
	s_cselect_b32 s33, s33, 0
	s_add_i32 s51, s3, 18
	s_cmp_gt_i32 s55, s51
	s_cselect_b64 s[56:57], -1, 0
	s_sub_i32 s51, s49, 24
	v_mov_b32_e32 v142, s51
	buffer_load_dword v142, v142, s[44:47], 0 offen
	v_sub_u32_e32 v132, v132, v133
	v_and_b32_e32 v133, -8, v136
	v_and_b32_e32 v136, -8, v138
	v_and_b32_e32 v138, 0xffffff8, v140
	v_xor_b32_e32 v132, v141, v132
	v_sub_u32_e32 v133, v135, v133
	v_sub_u32_e32 v135, v137, v136
	v_sub_u32_e32 v136, v139, v138
	v_lshlrev_b32_e32 v137, 3, v132
	v_lshl_add_u32 v134, v132, 4, v134
	v_xor_b32_e32 v129, v129, v133
	v_xor_b32_e32 v130, v130, v135
	v_xor_b32_e32 v131, v131, v136
	v_sub_u32_e32 v132, v129, v132
	v_sub_u32_e32 v129, v130, v129
	v_sub_u32_e32 v130, v131, v130
	v_lshlrev_b32_e32 v131, 3, v132
	v_lshl_add_u32 v129, v129, 3, v144
	v_lshlrev_b32_e32 v130, 4, v130
	v_add3_u32 v131, v137, v143, v131
	v_lshlrev_b32_e32 v132, 1, v129
	v_lshlrev_b32_e32 v133, 1, v131
	v_add_lshl_u32 v129, v129, v131, 1
	s_and_b64 s[56:57], s[42:43], s[56:57]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s51, v142
	s_and_b32 s64, s51, 0xffff
	s_pack_lh_b32_b16 s51, 0, s51
	s_or_b32 s51, s51, s64
	s_and_b64 s[56:57], s[56:57], exec
	s_cselect_b32 s51, s51, 0
	s_add_i32 s56, s3, 20
	s_cmp_gt_i32 s55, s56
	s_cselect_b64 s[56:57], -1, 0
	s_sub_i32 s64, s49, 20
	v_mov_b32_e32 v131, s64
	buffer_load_dword v131, v131, s[44:47], 0 offen
	v_add3_u32 v132, v133, 32, v132
	v_add3_u32 v129, v130, v145, v129
	v_dot2c_f32_f16_e32 v48, v94, v96
	v_dot2c_f32_f16_e32 v50, v93, v97
	v_dot2c_f32_f16_e32 v52, v92, v98
	v_dot2c_f32_f16_e32 v54, v91, v99
	v_dot2c_f32_f16_e32 v49, v94, v100
	v_dot2c_f32_f16_e32 v51, v93, v101
	v_dot2c_f32_f16_e32 v53, v92, v102
	v_dot2c_f32_f16_e32 v55, v91, v103
	v_dot2c_f32_f16_e32 v56, v90, v104
	v_dot2c_f32_f16_e32 v58, v89, v105
	v_dot2c_f32_f16_e32 v60, v88, v106
	v_dot2c_f32_f16_e32 v62, v39, v107
	v_dot2c_f32_f16_e32 v57, v90, v108
	v_dot2c_f32_f16_e32 v59, v89, v109
	v_dot2c_f32_f16_e32 v61, v88, v110
	v_dot2c_f32_f16_e32 v63, v39, v111
	v_pk_add_f32 v[40:41], v[40:41], v[48:49]
	s_nop 0
	v_pk_add_f32 v[40:41], v[50:51], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[52:53], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[54:55], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[56:57], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[58:59], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[60:61], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[62:63], v[40:41]
	s_and_b64 s[56:57], s[42:43], s[56:57]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s64, v131
	s_and_b32 s66, s64, 0xffff
	s_pack_lh_b32_b16 s64, 0, s64
	s_or_b32 s64, s64, s66
	s_and_b64 s[56:57], s[56:57], exec
	s_cselect_b32 s56, s64, 0
	s_add_i32 s57, s3, 22
	s_cmp_gt_i32 s55, s57
	s_cselect_b64 s[66:67], -1, 0
	s_add_i32 s57, s49, -16
	v_mov_b32_e32 v39, s57
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_cndmask_b32_e32 v48, 0, v113, vcc
	v_cndmask_b32_e64 v49, 0, v114, s[0:1]
	v_cndmask_b32_e64 v50, 0, v115, s[40:41]
	v_cndmask_b32_e64 v51, 0, v116, s[4:5]
	v_cndmask_b32_e64 v52, 0, v120, s[6:7]
	v_cndmask_b32_e64 v53, 0, v119, s[8:9]
	v_cndmask_b32_e64 v54, 0, v118, s[18:19]
	v_cndmask_b32_e64 v55, 0, v117, s[20:21]
	v_cndmask_b32_e64 v56, 0, v121, s[22:23]
	v_cndmask_b32_e64 v57, 0, v122, s[24:25]
	v_cndmask_b32_e64 v58, 0, v123, s[26:27]
	v_cndmask_b32_e64 v59, 0, v124, s[28:29]
	v_cndmask_b32_e64 v60, 0, v128, s[30:31]
	v_cndmask_b32_e64 v61, 0, v127, s[34:35]
	v_cndmask_b32_e64 v62, 0, v126, s[36:37]
	v_cndmask_b32_e64 v63, 0, v125, s[38:39]
	v_lshrrev_b16_e32 v88, 8, v48
	v_lshrrev_b16_e32 v89, 8, v49
	v_lshrrev_b16_e32 v90, 8, v50
	v_lshrrev_b16_e32 v91, 8, v51
	v_lshrrev_b16_e32 v92, 8, v52
	v_lshrrev_b16_e32 v93, 8, v53
	v_lshrrev_b16_e32 v94, 8, v54
	v_lshrrev_b16_e32 v96, 8, v55
	v_lshrrev_b16_e32 v97, 8, v56
	v_lshrrev_b16_e32 v98, 8, v57
	v_lshrrev_b16_e32 v99, 8, v58
	v_readfirstlane_b32 s4, v112
	s_pack_lh_b32_b16 s5, 0, s4
	s_and_b64 s[0:1], s[42:43], s[66:67]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s6, v39
	s_and_b32 s7, s6, 0xffff
	s_pack_lh_b32_b16 s6, 0, s6
	s_or_b32 s6, s6, s7
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s6, s6, 0
	s_add_i32 s0, s3, 30
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_and_b32 s4, s4, 0xffff
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_or_b32 s4, s5, s4
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s4, s4, 0
	s_add_i32 s0, s3, 28
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_add_i32 s5, s49, -4
	v_mov_b32_e32 v39, s5
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_lshrrev_b16_e32 v100, 8, v59
	v_lshrrev_b16_e32 v101, 8, v60
	v_lshrrev_b16_e32 v102, 8, v61
	v_lshrrev_b16_e32 v103, 8, v62
	v_lshrrev_b16_e32 v104, 8, v63
	v_and_b32_sdwa v48, s48, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v49, s48, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v105, s48, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v106, s48, v51 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v55, s48, v55 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v107, s48, v54 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v108, s48, v53 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v109, s48, v52 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v110, s48, v56 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v111, s48, v57 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v112, s48, v58 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v113, s48, v59 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v114, s48, v63 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v115, s48, v62 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v116, s48, v61 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_and_b32_sdwa v117, s48, v60 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v118, v48 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v48, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v49, v49 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v50, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v51, v105 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v52, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v53, v106 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v105, v91 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v106, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v54, v96 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v55, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v56, v94 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v57, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v58, v93 src0_sel:BYTE_0
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s5, v39
	s_and_b32 s7, s5, 0xffff
	s_pack_lh_b32_b16 s5, 0, s5
	s_or_b32 s5, s5, s7
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s5, s5, 0
	s_add_i32 s0, s3, 26
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_add_i32 s7, s49, -8
	v_mov_b32_e32 v39, s7
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_cvt_f32_fp8_sdwa v59, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v94, v92 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v107, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v88, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v113 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v100 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v114 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v104 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v115 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v103 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v93, v116 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v102 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v117 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v100, v101 src0_sel:BYTE_0
	v_fma_mixlo_f16 v101, s52, v118, 0
	v_pk_mul_f32 v[48:49], s[62:63], v[48:49]
	v_pk_mul_f32 v[50:51], s[62:63], v[50:51]
	v_pk_mul_f32 v[52:53], s[62:63], v[52:53]
	v_fma_mixlo_f16 v102, s52, v106, 0
	v_pk_mul_f32 v[54:55], s[62:63], v[54:55]
	v_pk_mul_f32 v[56:57], s[62:63], v[56:57]
	v_pk_mul_f32 v[58:59], s[62:63], v[58:59]
	v_fma_mixlo_f16 v103, s52, v107, 0
	v_pk_mul_f32 v[60:61], s[62:63], v[60:61]
	v_pk_mul_f32 v[62:63], s[62:63], v[62:63]
	v_pk_mul_f32 v[88:89], s[62:63], v[88:89]
	v_fma_mixlo_f16 v99, s52, v99, 0
	v_pk_mul_f32 v[90:91], s[62:63], v[90:91]
	v_pk_mul_f32 v[92:93], s[62:63], v[92:93]
	v_pk_mul_f32 v[96:97], s[62:63], v[96:97]
	v_cvt_f16_f32_e32 v48, v48
	v_cvt_f16_f32_e32 v49, v49
	v_cvt_f16_f32_e32 v104, v50
	v_cvt_f16_f32_e32 v50, v51
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s7, v39
	s_and_b32 s8, s7, 0xffff
	s_pack_lh_b32_b16 s7, 0, s7
	s_or_b32 s7, s7, s8
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s7, s7, 0
	s_add_i32 s0, s3, 24
	s_cmp_gt_i32 s55, s0
	s_cselect_b64 s[0:1], -1, 0
	s_add_i32 s3, s49, -12
	v_mov_b32_e32 v39, s3
	buffer_load_dword v39, v39, s[44:47], 0 offen
	v_cvt_f16_f32_e32 v51, v53
	v_cvt_f16_f32_e32 v52, v52
	v_cvt_f16_f32_e32 v106, v54
	v_cvt_f16_f32_e32 v53, v55
	v_cvt_f16_f32_e32 v56, v56
	v_cvt_f16_f32_e32 v54, v57
	v_cvt_f16_f32_e32 v55, v59
	v_cvt_f16_f32_e32 v57, v58
	v_cvt_f16_f32_e32 v60, v60
	v_cvt_f16_f32_e32 v61, v61
	v_cvt_f16_f32_e32 v62, v62
	v_cvt_f16_f32_e32 v58, v63
	v_cvt_f16_f32_e32 v59, v89
	v_cvt_f16_f32_e32 v88, v88
	v_cvt_f16_f32_e32 v89, v90
	v_cvt_f16_f32_e32 v90, v91
	v_cvt_f16_f32_e32 v91, v92
	v_cvt_f16_f32_e32 v92, v93
	v_cvt_f16_f32_e32 v63, v97
	v_cvt_f16_f32_e32 v93, v96
	v_pack_b32_f16 v50, v50, v52
	v_pack_b32_f16 v49, v49, v104
	v_pack_b32_f16 v48, v101, v48
	v_fma_mixhi_f16 v51, s52, v105, 0
	v_pack_b32_f16 v54, v54, v57
	v_pack_b32_f16 v53, v53, v56
	v_pack_b32_f16 v52, v102, v106
	v_fma_mixhi_f16 v55, s52, v94, 0
	v_pack_b32_f16 v58, v58, v88
	v_pack_b32_f16 v57, v61, v62
	v_pack_b32_f16 v56, v103, v60
	v_fma_mixhi_f16 v59, s52, v98, 0
	v_pack_b32_f16 v62, v92, v93
	v_pack_b32_f16 v61, v90, v91
	v_pack_b32_f16 v60, v99, v89
	v_fma_mixhi_f16 v63, s52, v100, 0
	ds_write_b128 v134, v[48:51] offset:32
	ds_write_b128 v133, v[52:55] offset:32
	ds_write_b128 v132, v[56:59]
	ds_write_b128 v129, v[60:63] offset:32
	s_mov_b32 s3, s2
	s_and_b64 s[0:1], s[42:43], s[0:1]
	s_waitcnt vmcnt(0)
	v_readfirstlane_b32 s8, v39
	s_and_b32 s9, s8, 0xffff
	s_pack_lh_b32_b16 s8, 0, s8
	s_or_b32 s8, s8, s9
	s_and_b64 s[0:1], s[0:1], exec
	s_cselect_b32 s0, s8, 0
	s_and_b32 s1, s33, 0xffff0000
	s_and_b32 s8, s51, 0xffff0000
	s_and_b32 s9, s56, 0xffff0000
	s_and_b32 s18, s6, 0xffff0000
	s_and_b32 s19, s4, 0xffff0000
	s_and_b32 s20, s5, 0xffff0000
	s_and_b32 s21, s7, 0xffff0000
	s_lshl_b32 s22, s33, 16
	s_lshl_b32 s23, s51, 16
	s_lshl_b32 s24, s56, 16
	s_lshl_b32 s6, s6, 16
	s_lshl_b32 s7, s7, 16
	s_lshl_b32 s5, s5, 16
	s_lshl_b32 s4, s4, 16
	s_add_i32 s49, s49, 32
	s_and_b32 s25, s0, 0xffff0000
	v_cvt_f16_f32_e32 v39, s22
	v_cvt_f16_f32_e32 v48, s1
	v_cvt_f16_f32_e32 v49, s23
	v_cvt_f16_f32_e32 v50, s8
	v_cvt_f16_f32_e32 v51, s24
	v_cvt_f16_f32_e32 v52, s9
	v_cvt_f16_f32_e32 v53, s6
	v_cvt_f16_f32_e32 v54, s18
	s_lshl_b32 s0, s0, 16
	v_cvt_f16_f32_e32 v55, s7
	v_cvt_f16_f32_e32 v56, s21
	v_cvt_f16_f32_e32 v57, s5
	v_cvt_f16_f32_e32 v58, s20
	v_cvt_f16_f32_e32 v59, s4
	v_cvt_f16_f32_e32 v60, s19
	v_cvt_f16_f32_e32 v61, s0
	v_cvt_f16_f32_e32 v62, s25
	s_cmp_lg_u32 s50, s2
	v_pack_b32_f16 v94, v39, v48
	v_pack_b32_f16 v93, v49, v50
	v_pack_b32_f16 v92, v51, v52
	v_pack_b32_f16 v91, v53, v54
	v_pack_b32_f16 v89, v55, v56
	v_pack_b32_f16 v88, v57, v58
	v_pack_b32_f16 v39, v59, v60
	v_pack_b32_f16 v90, v61, v62
	s_cbranch_scc1 .LBB11_12
	s_branch .LBB11_14
.LBB11_13:
	v_mov_b32_e32 v40, 0
.LBB11_14:                              ; %Flow
	v_readlane_b32 s15, v146, 0
	v_readlane_b32 s16, v146, 1
	v_readlane_b32 s18, v146, 3
	v_readlane_b32 s19, v146, 4
	v_readlane_b32 s20, v146, 12
	v_readlane_b32 s21, v146, 13
	v_readlane_b32 s22, v146, 14
	v_readlane_b32 s23, v146, 15
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v87, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v86, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v85, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v84, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v87, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v86, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v85, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v84, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v83, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v82, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v81, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v80, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v83, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v82, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v81, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v80, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v79, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v78, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v77, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v76, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v79, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v78, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v77, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v76, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v75, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v74, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v73, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v72, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v75, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v74, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v73, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v72, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s2, s1
	v_lshl_or_b32 v0, s1, 6, v65
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v69
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v71
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v69
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v71
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v94, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v93, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v92, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v91, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v94, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v93, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v92, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v91, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v90, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v89, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v88, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v90, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v89, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v88, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s77, 31
	s_lshr_b32 s3, s1, 26
	s_add_i32 s3, s77, s3
	s_andn2_b32 s3, s3, 63
	s_sub_i32 s3, s77, s3
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s77, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s3, v68
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v68
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[4:5], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[4:5], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[4:5], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[4:5], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[4:5], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s3, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v68
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB11_16
; %bb.15:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[4:5], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[4:5], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s2, s2, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s2
	ds_write_b32 v6, v1
.LBB11_16:                              ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s18, s16
	s_mul_i32 s0, s18, s16
	s_mov_b32 s2, s69
	s_add_i32 s4, s76, -1
	s_mul_i32 s4, s58, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s2, s69, -1
	s_add_i32 s4, s2, s4
	s_add_u32 s0, s20, s0
	s_addc_u32 s1, s21, s1
	v_readlane_b32 s2, v146, 2
	s_lshl_b32 s2, s2, 6
	s_and_b32 s2, s2, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s2, v65
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s2, s3, 4
	v_mov_b32_e32 v1, s2
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s62, s77, 1
	s_mov_b32 s63, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[60:63], 0 offen
	buffer_load_ushort v12, v1, s[60:63], 0 offen offset:512
	buffer_load_ushort v13, v1, s[60:63], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[60:63], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[60:63], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[60:63], 0 offen offset:2560
	s_mov_b32 s2, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s6, v33
	s_add_i32 s7, s4, 1
	s_lshl_b32 s3, s6, 5
	s_add_i32 s4, s3, s15
	v_add_u32_e32 v19, s4, v64
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s58
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s60, s0
	s_mov_b32 s61, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s62, s7
	v_lshl_add_u32 v27, s58, 7, v26
	v_div_scale_f32 v28, s[4:5], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[60:63], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[60:63], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s77, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s77, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s77, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s77, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s77, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s77, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s4, s6, 2
	s_lshl_b32 s5, s6, 6
	s_and_b32 s5, s5, 0xc0
	v_or_b32_e32 v12, s5, v65
	v_add_u32_e32 v13, s4, v66
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s4, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s4
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s4, 0x600
	v_mul_lo_u32 v13, v13, s4
	v_and_or_b32 v13, v68, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s4, 0x2000
	v_add3_u32 v15, v16, s4, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[4:5], s77, v32
	v_cmp_gt_i32_e32 vcc, s76, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s7
	s_and_b64 s[0:1], s[4:5], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s76, v14
	s_and_b64 s[4:5], s[4:5], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[4:5]
	v_cndmask_b32_e64 v15, 0, v9, s[4:5]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s53, v8, 0
	s_mov_b32 s8, s53
	s_mov_b32 s9, s53
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[52:53], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s53, v7, 0
	v_pk_mul_f32 v[6:7], s[52:53], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[52:53], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[52:53], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s53, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s53, v17, 0
	v_add_u32_e32 v5, s3, v64
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v67
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v67
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v70
	v_mul_lo_u32 v6, s58, v14
	v_or_b32_e32 v7, 16, v32
.LBB11_17:                              ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s77, v7
	v_readfirstlane_b32 s60, v2
	v_readfirstlane_b32 s61, v3
	v_readfirstlane_b32 s62, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s3, v33
	s_add_i32 s10, s2, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[60:63], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[60:63], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s11, s3, 31
	v_lshl_add_u32 v8, s3, 5, v64
	s_lshr_b32 s11, s11, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s11, s3, s11
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s12, s11, 2
	s_and_b32 s11, s11, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s3, s3, s11
	s_mul_hi_i32 s11, s12, 0x2aaaaaab
	s_mul_i32 s13, s12, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s14, s11, 31
	s_ashr_i32 s11, s11, 5
	v_lshl_or_b32 v13, s3, 6, v65
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s3, s11, s14
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v67
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s3, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v67
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s3, s12, s3
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s10, s3, s10
	s_xor_b32 s3, s3, s2
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s2, s2, 2
	s_sub_i32 s10, s10, s3
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s3, s3, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v69
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s3, s3, s13
	s_lshl_b32 s10, s10, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s11, s3, 0x2000
	v_mov_b32_e32 v10, s3
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s3, s11, s10
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s3
	s_cmpk_lg_i32 s2, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s53, v28, 0
	v_pk_mul_f32 v[8:9], s[8:9], v[8:9]
	v_pk_mul_f32 v[10:11], s[8:9], v[10:11]
	v_pk_mul_f32 v[12:13], s[8:9], v[12:13]
	v_fma_mixlo_f16 v22, s53, v22, 0
	v_pk_mul_f32 v[14:15], s[8:9], v[14:15]
	v_pk_mul_f32 v[16:17], s[8:9], v[16:17]
	v_pk_mul_f32 v[18:19], s[8:9], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s53, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s53, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB11_17
; %bb.18:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s2, s0
	v_lshl_or_b32 v1, s0, 6, v65
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v69
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s3, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s3
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s3, s0, 0xbe
	s_lshl_b32 s4, s3, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s4, s1
	s_add_i32 s4, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s3
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s4, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s19, s16
	s_mul_i32 s0, s19, s16
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s22, s0
	s_addc_u32 s5, s23, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s54, 0x7fffffff
	s_mul_i32 s3, s0, s59
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s2, 2
	s_lshl_b32 s1, s2, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v65
	s_add_i32 s0, s0, s79
	v_add_u32_e32 v4, s0, v66
	v_add_u32_e32 v0, s15, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s59, v[0:1]
	v_cmp_gt_i32_e32 vcc, s76, v0
	v_cmp_gt_i32_e64 s[0:1], s54, v4
	s_add_i32 s2, s76, s3
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 147
		.amdhsa_next_free_sgpr 100
		.amdhsa_accum_offset 148
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end11:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end11-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 22276
; NumSgprs: 106
; NumVgprs: 147
; NumAgprs: 0
; TotalNumVgprs: 147
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 13
; VGPRBlocks: 18
; NumSGPRsForWavesPerEU: 106
; NumVGPRsForWavesPerEU: 147
; AccumOffset: 148
; Occupancy: 3
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 36
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_mov_b32 s93, s3
	s_mov_b32 s5, s2
	s_mov_b64 s[38:39], s[0:1]
	s_load_dwordx4 s[80:83], s[0:1], 0x0
	s_load_dword s2, s[0:1], 0x70
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_load_dwordx2 s[94:95], s[0:1], 0x48
	s_load_dwordx4 s[16:19], s[0:1], 0x60
	s_lshl_b32 s0, s4, 8
                                        ; implicit-def: $vgpr174 : SGPR spill to VGPR lane
	v_writelane_b32 v174, s0, 0
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s3, s2, s5
	v_writelane_b32 v174, s5, 1
	s_mul_i32 s2, s2, s5
	s_add_i32 s4, s26, -1
	s_mul_i32 s4, s16, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s5, s27, -1
	s_add_i32 s5, s5, 1
	s_add_i32 s6, s27, 15
	s_add_i32 s7, s95, -1
	s_mul_i32 s7, s17, s7
	s_add_u32 s8, s82, s2
	s_addc_u32 s9, s83, s3
	s_add_i32 s4, s4, s5
	s_ashr_i32 s2, s6, 31
	s_lshr_b32 s2, s2, 28
	s_add_i32 s6, s6, s2
	s_ashr_i32 s6, s6, 4
	s_add_i32 s10, s7, s5
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s0, v33
	s_lshr_b32 s2, s0, 2
	s_add_i32 s2, s2, s93
	s_mul_i32 s3, s2, s16
	s_cmp_gt_i32 s26, s2
	s_cselect_b64 s[22:23], -1, 0
	s_lshl_b32 s82, s4, 1
	s_mov_b32 s51, 0x20000
	s_mov_b32 s48, s80
	s_mov_b32 s49, s81
	s_mov_b32 s50, s82
	s_lshl_b32 s2, s3, 1
	v_mov_b32_e32 v3, s2
	buffer_load_ushort v4, v3, s[48:51], 0 offen
	buffer_load_ushort v5, v3, s[48:51], 0 offen offset:2
	buffer_load_ushort v6, v3, s[48:51], 0 offen offset:4
	buffer_load_ushort v7, v3, s[48:51], 0 offen offset:6
	buffer_load_ushort v8, v3, s[48:51], 0 offen offset:8
	buffer_load_ushort v9, v3, s[48:51], 0 offen offset:10
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v50, -1, v0
	v_lshlrev_b32_e32 v0, 3, v50
	v_lshrrev_b32_e32 v48, 1, v50
	v_and_b32_e32 v32, 8, v0
	v_writelane_b32 v174, s0, 2
	v_lshl_add_u32 v2, s0, 5, v48
	v_mad_u64_u32 v[0:1], s[4:5], v2, s17, v[32:33]
	s_cmp_gt_i32 s27, 1
	buffer_load_ushort v1, v3, s[48:51], 0 offen offset:12
	buffer_load_ushort v10, v3, s[48:51], 0 offen offset:14
	buffer_load_ushort v11, v3, s[48:51], 0 offen offset:16
	buffer_load_ushort v12, v3, s[48:51], 0 offen offset:18
	buffer_load_ushort v13, v3, s[48:51], 0 offen offset:20
	buffer_load_ushort v14, v3, s[48:51], 0 offen offset:22
	buffer_load_ushort v15, v3, s[48:51], 0 offen offset:24
	buffer_load_ushort v16, v3, s[48:51], 0 offen offset:26
	buffer_load_ushort v17, v3, s[48:51], 0 offen offset:28
	buffer_load_ushort v18, v3, s[48:51], 0 offen offset:30
	s_cselect_b64 s[0:1], -1, 0
	s_cmp_gt_i32 s27, 2
	s_cselect_b64 s[4:5], -1, 0
	s_cmp_gt_i32 s27, 3
	s_cselect_b64 s[12:13], -1, 0
	s_cmp_gt_i32 s27, 4
	s_cselect_b64 s[14:15], -1, 0
	s_cmp_gt_i32 s27, 5
	s_cselect_b64 s[88:89], -1, 0
	s_cmp_gt_i32 s27, 6
	s_cselect_b64 s[90:91], -1, 0
	s_cmp_gt_i32 s27, 7
	s_cselect_b64 s[76:77], -1, 0
	s_cmp_gt_i32 s27, 15
	s_cselect_b64 s[62:63], -1, 0
	s_cmp_gt_i32 s27, 14
	s_cselect_b64 s[64:65], -1, 0
	s_cmp_gt_i32 s27, 13
	s_cselect_b64 s[66:67], -1, 0
	s_cmp_gt_i32 s27, 12
	s_cselect_b64 s[68:69], -1, 0
	s_cmp_gt_i32 s27, 11
	s_cselect_b64 s[70:71], -1, 0
	s_cmp_gt_i32 s27, 10
	s_cselect_b64 s[78:79], -1, 0
	s_cmp_gt_i32 s27, 9
	s_cselect_b64 s[96:97], -1, 0
	s_cmp_gt_i32 s27, 8
	s_cselect_b64 s[20:21], -1, 0
	s_cmp_gt_i32 s27, 0
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v3, 16, v4
	v_cvt_f16_f32_e32 v3, v3
	s_cselect_b64 s[28:29], -1, 0
	v_writelane_b32 v174, s28, 3
	s_nop 1
	v_writelane_b32 v174, s29, 4
	s_and_b64 vcc, s[28:29], s[22:23]
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v4, 16, v5
	v_cndmask_b32_e32 v3, 0, v3, vcc
	v_cvt_f16_f32_e32 v4, v4
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v5, 16, v6
	v_cvt_f16_f32_e32 v5, v5
	v_writelane_b32 v174, s0, 5
	s_nop 1
	v_writelane_b32 v174, s1, 6
	s_and_b64 vcc, s[0:1], s[22:23]
	v_cndmask_b32_e32 v4, 0, v4, vcc
	v_writelane_b32 v174, s4, 7
	s_nop 1
	v_writelane_b32 v174, s5, 8
	s_and_b64 vcc, s[4:5], s[22:23]
	v_cndmask_b32_e32 v5, 0, v5, vcc
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v6, 16, v7
	v_cvt_f16_f32_e32 v6, v6
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v7, 16, v8
	v_cvt_f16_f32_e32 v7, v7
	v_writelane_b32 v174, s12, 9
	s_nop 1
	v_writelane_b32 v174, s13, 10
	s_and_b64 vcc, s[12:13], s[22:23]
	v_cndmask_b32_e32 v8, 0, v6, vcc
	v_writelane_b32 v174, s14, 11
	s_nop 1
	v_writelane_b32 v174, s15, 12
	s_and_b64 vcc, s[14:15], s[22:23]
	s_mov_b32 s48, s8
	s_mov_b32 s49, s9
	s_mov_b32 s50, s10
	buffer_load_ubyte v6, v0, s[48:51], 0 offen
	v_cndmask_b32_e32 v19, 0, v7, vcc
	buffer_load_ubyte v7, v0, s[48:51], 0 offen offset:1
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v9, 16, v9
	buffer_load_ubyte v20, v0, s[48:51], 0 offen offset:2
	v_cvt_f16_f32_e32 v9, v9
	buffer_load_ubyte v21, v0, s[48:51], 0 offen offset:3
	buffer_load_ubyte v22, v0, s[48:51], 0 offen offset:4
	buffer_load_ubyte v23, v0, s[48:51], 0 offen offset:5
	buffer_load_ubyte v24, v0, s[48:51], 0 offen offset:6
	buffer_load_ubyte v25, v0, s[48:51], 0 offen offset:7
	s_lshl_b32 s33, s17, 7
	v_add_u32_e32 v26, s33, v0
	v_add_u32_e32 v27, 2, v26
	v_add_u32_e32 v28, 1, v26
	buffer_load_ubyte v29, v27, s[48:51], 0 offen
	buffer_load_ubyte v30, v26, s[48:51], 0 offen
	buffer_load_ubyte v31, v28, s[48:51], 0 offen
	s_and_b64 vcc, s[88:89], s[22:23]
	v_cndmask_b32_e32 v9, 0, v9, vcc
	s_waitcnt vmcnt(20)
	v_lshlrev_b32_e32 v1, 16, v1
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(19)
	v_lshlrev_b32_e32 v10, 16, v10
	v_cvt_f16_f32_e32 v10, v10
	s_and_b64 vcc, s[90:91], s[22:23]
	v_cndmask_b32_e32 v34, 0, v1, vcc
	s_and_b64 vcc, s[76:77], s[22:23]
	v_cndmask_b32_e32 v10, 0, v10, vcc
	s_waitcnt vmcnt(18)
	v_lshlrev_b32_e32 v1, 16, v11
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(17)
	v_lshlrev_b32_e32 v11, 16, v12
	v_cvt_f16_f32_e32 v11, v11
	v_writelane_b32 v174, s20, 13
	s_nop 1
	v_writelane_b32 v174, s21, 14
	s_and_b64 vcc, s[20:21], s[22:23]
	v_cndmask_b32_e32 v12, 0, v1, vcc
	s_and_b64 vcc, s[96:97], s[22:23]
	v_cndmask_b32_e32 v11, 0, v11, vcc
	s_waitcnt vmcnt(16)
	v_lshlrev_b32_e32 v1, 16, v13
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v13, 16, v14
	v_cvt_f16_f32_e32 v13, v13
	s_and_b64 vcc, s[78:79], s[22:23]
	v_cndmask_b32_e32 v14, 0, v1, vcc
	s_and_b64 vcc, s[70:71], s[22:23]
	v_cndmask_b32_e32 v13, 0, v13, vcc
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v1, 16, v15
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v15, 16, v16
	v_cvt_f16_f32_e32 v15, v15
	s_and_b64 vcc, s[68:69], s[22:23]
	v_cndmask_b32_e32 v16, 0, v1, vcc
	s_and_b64 vcc, s[66:67], s[22:23]
	v_cndmask_b32_e32 v15, 0, v15, vcc
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v1, 16, v17
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v17, 16, v18
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[64:65], s[22:23]
	v_cndmask_b32_e32 v18, 0, v1, vcc
	s_and_b64 vcc, s[62:63], s[22:23]
	v_cndmask_b32_e32 v17, 0, v17, vcc
	v_cmp_gt_i32_e64 s[4:5], s95, v2
	v_or_b32_e32 v1, 1, v32
	v_cmp_gt_i32_e64 s[58:59], s27, v1
	v_or_b32_e32 v35, 2, v32
	v_cmp_gt_i32_e64 s[56:57], s27, v35
	v_or_b32_e32 v36, 3, v32
	v_cmp_gt_i32_e64 s[54:55], s27, v36
	v_or_b32_e32 v37, 4, v32
	v_cmp_gt_i32_e64 s[52:53], s27, v37
	v_or_b32_e32 v38, 5, v32
	v_cmp_gt_i32_e64 s[46:47], s27, v38
	v_or_b32_e32 v39, 6, v32
	v_cmp_gt_i32_e64 s[44:45], s27, v39
	v_or_b32_e32 v40, 7, v32
	v_cmp_gt_i32_e64 s[40:41], s27, v40
	v_add_u32_e32 v1, 0x80, v2
	v_cmp_gt_i32_e64 s[30:31], s95, v1
	v_cmp_ge_i32_e64 s[42:43], s27, v35
	v_cmp_gt_i32_e64 s[60:61], s27, v32
	s_and_b64 vcc, s[4:5], s[60:61]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v35, 0, v6, vcc
	s_and_b64 vcc, s[4:5], s[58:59]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v41, 0, v7, vcc
	s_and_b64 vcc, s[4:5], s[56:57]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v20, 0, v20, vcc
	s_and_b64 vcc, s[4:5], s[54:55]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e32 v21, 0, v21, vcc
	s_and_b64 vcc, s[4:5], s[52:53]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v22, 0, v22, vcc
	s_and_b64 vcc, s[4:5], s[46:47]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v23, 0, v23, vcc
	s_and_b64 vcc, s[4:5], s[44:45]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e32 v24, 0, v24, vcc
	s_and_b64 vcc, s[4:5], s[40:41]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v25, 0, v25, vcc
	s_and_b64 vcc, s[60:61], s[30:31]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v30, 0, v30, vcc
	s_and_b64 vcc, s[30:31], s[42:43]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v31, 0, v31, vcc
	v_cmp_ge_i32_e64 s[74:75], s27, v36
	s_and_b64 vcc, s[30:31], s[74:75]
	v_cndmask_b32_e32 v29, 0, v29, vcc
	v_add_u32_e32 v7, 3, v26
	buffer_load_ubyte v6, v7, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[72:73], s27, v37
	s_and_b64 vcc, s[30:31], s[72:73]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v36, 0, v6, vcc
	v_add_u32_e32 v37, 4, v26
	buffer_load_ubyte v6, v37, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[84:85], s27, v38
	s_and_b64 vcc, s[30:31], s[84:85]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v38, 0, v6, vcc
	v_add_u32_e32 v42, 5, v26
	buffer_load_ubyte v6, v42, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[98:99], s27, v39
	s_and_b64 vcc, s[30:31], s[98:99]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v39, 0, v6, vcc
	v_add_u32_e32 v43, 6, v26
	buffer_load_ubyte v6, v43, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[0:1], s27, v40
	s_and_b64 vcc, s[30:31], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v40, 0, v6, vcc
	v_add_u32_e32 v44, 7, v26
	buffer_load_ubyte v6, v44, s[48:51], 0 offen
	s_and_b64 vcc, s[30:31], s[40:41]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v45, 0, v6, vcc
	v_add_u32_e32 v6, s33, v26
	buffer_load_ubyte v26, v6, s[48:51], 0 offen
	v_add_u32_e32 v6, 0x100, v2
	v_cmp_gt_i32_e64 s[34:35], s95, v6
	s_and_b64 vcc, s[60:61], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v26, 0, v26, vcc
	v_add_u32_e32 v28, s33, v28
	buffer_load_ubyte v28, v28, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[58:59]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v28, 0, v28, vcc
	v_add_u32_e32 v27, s33, v27
	buffer_load_ubyte v27, v27, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[56:57]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v27, 0, v27, vcc
	v_add_u32_e32 v7, s33, v7
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[54:55]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v46, 0, v7, vcc
	v_add_u32_e32 v7, s33, v37
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[52:53]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v37, 0, v7, vcc
	v_add_u32_e32 v7, s33, v42
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[46:47]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v42, 0, v7, vcc
	v_add_u32_e32 v7, s33, v43
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[44:45]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v43, 0, v7, vcc
	v_add_u32_e32 v7, s33, v44
	buffer_load_ubyte v44, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[40:41]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v44, 0, v44, vcc
	v_add_u32_e32 v47, s33, v7
	v_add_u32_e32 v7, -7, v47
	buffer_load_ubyte v49, v7, s[48:51], 0 offen
	v_add_u32_e32 v7, 0x180, v2
	v_cmp_gt_i32_e64 s[36:37], s95, v7
	s_and_b64 vcc, s[60:61], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v51, 0, v49, vcc
	v_add_u32_e32 v49, -6, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[42:43]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v52, 0, v49, vcc
	v_add_u32_e32 v49, -5, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[74:75]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v53, 0, v49, vcc
	v_add_u32_e32 v49, -4, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[72:73]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v54, 0, v49, vcc
	v_add_u32_e32 v49, -3, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[84:85]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v55, 0, v49, vcc
	v_add_u32_e32 v49, -2, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[98:99]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v64, 0, v49, vcc
	v_add_u32_e32 v49, -1, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	v_writelane_b32 v174, s0, 15
	s_nop 1
	v_writelane_b32 v174, s1, 16
	s_and_b64 vcc, s[36:37], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v65, 0, v49, vcc
	buffer_load_ubyte v47, v47, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[40:41]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v47, 0, v47, vcc
	v_and_b32_e32 v49, 63, v50
	v_pack_b32_f16 v56, v18, v17
	v_pack_b32_f16 v62, v3, v4
	v_pack_b32_f16 v61, v5, v8
	v_pack_b32_f16 v59, v19, v9
	v_pack_b32_f16 v60, v34, v10
	v_pack_b32_f16 v63, v12, v11
	v_pack_b32_f16 v58, v14, v13
	v_cvt_f32_fp8_sdwa v3, v35 src0_sel:BYTE_0
	v_pack_b32_f16 v57, v16, v15
	v_cvt_f32_fp8_sdwa v4, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v3, s24, v3, 0
	s_mov_b32 s20, s24
	s_mov_b32 s21, s24
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v8, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v24 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[8:9], s[24:25], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[24:25], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v12, v4
	v_cvt_f16_f32_e32 v11, v11
	v_pack_b32_f16 v10, v9, v10
	v_pack_b32_f16 v9, v5, v8
	v_cvt_f32_fp8_sdwa v13, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v29 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v3, v12
	v_fma_mixhi_f16 v11, s24, v13, 0
	v_fma_mixlo_f16 v3, s24, v14, 0
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v12, v36 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v40 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[12:13], s[24:25], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[24:25], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v16, v4
	v_cvt_f16_f32_e32 v15, v15
	v_pack_b32_f16 v14, v13, v14
	v_pack_b32_f16 v13, v5, v12
	v_cvt_f32_fp8_sdwa v17, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v3, v16
	v_fma_mixhi_f16 v15, s24, v17, 0
	v_fma_mixlo_f16 v3, s24, v18, 0
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v16, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v37 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[16:17], s[24:25], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[18:19], s[24:25], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v20, v4
	v_cvt_f16_f32_e32 v19, v19
	v_pack_b32_f16 v18, v17, v18
	v_pack_b32_f16 v17, v5, v16
	v_cvt_f32_fp8_sdwa v21, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v53 src0_sel:BYTE_0
	v_pack_b32_f16 v16, v3, v20
	v_fma_mixhi_f16 v19, s24, v21, 0
	v_fma_mixlo_f16 v3, s24, v22, 0
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v4
	v_cvt_f32_fp8_sdwa v20, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v65 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v5
	v_pk_mul_f32 v[4:5], s[24:25], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[20:21], s[24:25], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v23, v21
	v_cvt_f32_fp8_sdwa v26, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v5, v20
	v_pack_b32_f16 v21, v25, v4
	v_pack_b32_f16 v20, v3, v24
	v_fma_mixhi_f16 v23, s24, v26, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v52, 1, v32
	v_ashrrev_i32_e32 v3, 31, v2
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v2, v3
	v_ashrrev_i32_e32 v4, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v2, v2, v3
	v_add_u32_e32 v2, v52, v2
	v_lshrrev_b32_e32 v3, 29, v4
	v_add_u32_e32 v3, v4, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v4, v3
	v_xor_b32_e32 v2, v2, v3
	v_lshlrev_b32_e32 v3, 3, v2
	v_lshlrev_b32_e32 v4, 7, v4
	v_lshl_add_u32 v4, v2, 4, v4
	ds_write_b128 v4, v[8:11] offset:32
	v_ashrrev_i32_e32 v4, 31, v1
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v1, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v1, v4
	v_add_u32_e32 v4, v4, v52
	v_lshrrev_b32_e32 v8, 29, v5
	v_add_u32_e32 v8, v5, v8
	v_and_b32_e32 v8, -8, v8
	v_sub_u32_e32 v8, v5, v8
	v_xor_b32_e32 v4, v4, v8
	v_sub_u32_e32 v2, v4, v2
	v_lshlrev_b32_e32 v2, 3, v2
	v_lshlrev_b32_e32 v8, 6, v5
	v_add3_u32 v2, v3, v8, v2
	v_lshlrev_b32_e32 v3, 1, v2
	ds_write_b128 v3, v[12:15] offset:32
	v_ashrrev_i32_e32 v8, 31, v6
	v_lshrrev_b32_e32 v8, 30, v8
	v_add_u32_e32 v8, v6, v8
	v_ashrrev_i32_e32 v9, 2, v8
	v_sub_u32_e32 v5, v9, v5
	v_and_b32_e32 v8, -4, v8
	v_sub_u32_e32 v8, v6, v8
	v_add_u32_e32 v8, v8, v52
	v_lshrrev_b32_e32 v10, 29, v9
	v_add_u32_e32 v10, v9, v10
	v_and_b32_e32 v10, -8, v10
	v_sub_u32_e32 v10, v9, v10
	v_xor_b32_e32 v8, v8, v10
	v_sub_u32_e32 v4, v8, v4
	v_lshlrev_b32_e32 v5, 6, v5
	v_lshl_add_u32 v4, v4, 3, v5
	v_lshlrev_b32_e32 v5, 1, v4
	v_add3_u32 v3, v3, 32, v5
	ds_write_b128 v3, v[16:19]
	v_ashrrev_i32_e32 v3, 31, v7
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v7, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_sub_u32_e32 v9, v5, v9
	v_and_b32_e32 v3, 0xffffffc, v3
	v_sub_u32_e32 v3, v7, v3
	v_add_u32_e32 v3, v3, v52
	v_lshrrev_b32_e32 v10, 29, v5
	v_add_u32_e32 v10, v5, v10
	v_and_b32_e32 v10, 0xffffff8, v10
	v_sub_u32_e32 v5, v5, v10
	v_xor_b32_e32 v3, v3, v5
	v_sub_u32_e32 v3, v3, v8
	v_lshlrev_b32_e32 v3, 4, v3
	v_lshlrev_b32_e32 v5, 7, v9
	v_add_lshl_u32 v2, v4, v2, 1
	v_add3_u32 v2, v3, v5, v2
	ds_write_b128 v2, v[20:23] offset:32
	s_cmp_gt_i32 s27, 16
	s_cselect_b64 s[48:49], -1, 0
	s_cmp_lt_i32 s27, 17
	v_lshrrev_b32_e32 v2, 3, v50
	v_lshrrev_b32_e32 v51, 6, v50
	v_lshlrev_b32_e32 v53, 2, v51
	v_add_u32_e32 v2, 8, v2
	v_lshrrev_b32_e32 v54, 3, v2
	v_sub_u32_e32 v2, v54, v51
	v_lshlrev_b32_e32 v55, 2, v2
	v_mov_b32_e32 v35, 0
	s_mov_b32 s29, 0
	s_load_dwordx2 s[0:1], s[38:39], 0x78
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v174, s0, 17
	s_nop 1
	v_writelane_b32 v174, s1, 18
	s_load_dwordx2 s[0:1], s[38:39], 0x18
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v174, s0, 19
	s_nop 1
	v_writelane_b32 v174, s1, 20
	v_writelane_b32 v174, s2, 21
	v_writelane_b32 v174, s3, 22
	v_writelane_b32 v174, s24, 23
	s_nop 1
	v_writelane_b32 v174, s25, 24
	v_writelane_b32 v174, s26, 25
	v_writelane_b32 v174, s27, 26
	v_writelane_b32 v174, s16, 27
	s_nop 1
	v_writelane_b32 v174, s17, 28
	v_writelane_b32 v174, s18, 29
	v_writelane_b32 v174, s19, 30
	v_writelane_b32 v174, s93, 31
	v_writelane_b32 v174, s8, 32
	v_writelane_b32 v174, s9, 33
	v_writelane_b32 v174, s10, 34
	v_writelane_b32 v174, s6, 35
	v_writelane_b32 v174, s40, 36
	s_nop 1
	v_writelane_b32 v174, s41, 37
	v_writelane_b32 v174, s42, 38
	s_nop 1
	v_writelane_b32 v174, s43, 39
	v_writelane_b32 v174, s44, 40
	s_nop 1
	v_writelane_b32 v174, s45, 41
	v_writelane_b32 v174, s46, 42
	s_nop 1
	v_writelane_b32 v174, s47, 43
	v_writelane_b32 v174, s52, 44
	s_nop 1
	v_writelane_b32 v174, s53, 45
	v_writelane_b32 v174, s54, 46
	s_nop 1
	v_writelane_b32 v174, s55, 47
	v_writelane_b32 v174, s56, 48
	s_nop 1
	v_writelane_b32 v174, s57, 49
	v_writelane_b32 v174, s58, 50
	s_nop 1
	v_writelane_b32 v174, s59, 51
	v_writelane_b32 v174, s60, 52
	s_nop 1
	v_writelane_b32 v174, s61, 53
	v_writelane_b32 v174, s62, 54
	s_nop 1
	v_writelane_b32 v174, s63, 55
	v_writelane_b32 v174, s64, 56
	s_nop 1
	v_writelane_b32 v174, s65, 57
	v_writelane_b32 v174, s66, 58
	s_nop 1
	v_writelane_b32 v174, s67, 59
	v_writelane_b32 v174, s68, 60
	s_nop 1
	v_writelane_b32 v174, s69, 61
	v_writelane_b32 v174, s70, 62
	s_nop 1
	v_writelane_b32 v174, s71, 63
                                        ; implicit-def: $vgpr173 : SGPR spill to VGPR lane
	v_writelane_b32 v173, s72, 0
	s_nop 1
	v_writelane_b32 v173, s73, 1
	v_writelane_b32 v173, s74, 2
	s_nop 1
	v_writelane_b32 v173, s75, 3
	v_writelane_b32 v173, s76, 4
	s_nop 1
	v_writelane_b32 v173, s77, 5
	v_writelane_b32 v173, s78, 6
	s_nop 1
	v_writelane_b32 v173, s79, 7
	v_writelane_b32 v173, s84, 8
	s_nop 1
	v_writelane_b32 v173, s85, 9
	v_writelane_b32 v173, s88, 10
	s_nop 1
	v_writelane_b32 v173, s89, 11
	v_writelane_b32 v173, s90, 12
	s_nop 1
	v_writelane_b32 v173, s91, 13
	v_writelane_b32 v173, s96, 14
	s_nop 1
	v_writelane_b32 v173, s97, 15
	v_writelane_b32 v173, s98, 16
	s_nop 1
	v_writelane_b32 v173, s99, 17
	s_cbranch_scc1 .LBB12_4
; %bb.1:                                ; %.preheader.i.i.i.i.i
	v_writelane_b32 v173, s48, 18
	s_nop 1
	v_writelane_b32 v173, s49, 19
	s_max_i32 s3, s6, 2
	v_mad_u64_u32 v[2:3], s[6:7], s17, v7, v[32:33]
	v_mad_u64_u32 v[4:5], s[6:7], s17, v6, v[32:33]
	v_mad_u64_u32 v[6:7], s[6:7], s17, v1, v[32:33]
	s_add_i32 s83, s2, 62
	s_lshl_b32 s28, s3, 4
	s_add_i32 s28, s28, -16
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v1, s8
	v_mov_b32_e32 v3, s9
	v_mov_b32_e32 v5, s10
	v_mov_b32_e32 v7, s80
	v_mov_b32_e32 v8, s81
	v_mov_b32_e32 v9, s82
	v_mov_b32_e32 v35, v34
	s_mov_b64 s[0:1], s[38:39]
.LBB12_2:                               ; %.lr.ph.i659.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s16, s29, 16
	v_add_u32_e32 v10, s29, v32
	v_readfirstlane_b32 s17, v33
	s_sub_i32 s3, s83, 30
	v_add_u32_e32 v11, 16, v10
	v_add_u32_e32 v12, 17, v10
	v_add_u32_e32 v13, 18, v10
	v_add_u32_e32 v14, 19, v10
	v_add_u32_e32 v15, 20, v10
	v_add_u32_e32 v16, 21, v10
	v_add_u32_e32 v17, 22, v10
	v_add_u32_e32 v18, 23, v10
	s_ashr_i32 s2, s17, 31
	v_mov_b32_e32 v10, s3
	v_lshl_add_u32 v23, s17, 5, v48
	v_cmp_gt_i32_e64 s[38:39], s27, v12
	v_cmp_gt_i32_e64 s[40:41], s27, v13
	v_cmp_gt_i32_e64 s[42:43], s27, v14
	v_cmp_gt_i32_e64 s[44:45], s27, v15
	v_cmp_gt_i32_e64 s[56:57], s27, v16
	v_cmp_gt_i32_e64 s[58:59], s27, v17
	v_cmp_gt_i32_e64 s[62:63], s27, v18
	v_cmp_ge_i32_e64 s[64:65], s27, v18
	v_cmp_ge_i32_e64 s[66:67], s27, v17
	v_cmp_ge_i32_e64 s[68:69], s27, v16
	v_cmp_ge_i32_e64 s[92:93], s27, v15
	v_cmp_ge_i32_e64 s[94:95], s27, v14
	v_cmp_ge_i32_e64 s[96:97], s27, v13
	v_cmp_gt_i32_e64 s[98:99], s27, v11
	s_lshr_b32 s24, s2, 30
	s_and_b64 vcc, s[4:5], s[38:39]
	s_and_b64 s[2:3], s[4:5], s[40:41]
	s_and_b64 s[8:9], s[4:5], s[42:43]
	s_and_b64 s[90:91], s[4:5], s[44:45]
	s_and_b64 s[6:7], s[4:5], s[56:57]
	s_and_b64 s[88:89], s[4:5], s[58:59]
	s_and_b64 s[86:87], s[4:5], s[62:63]
	s_and_b64 s[70:71], s[30:31], s[62:63]
	s_and_b64 s[72:73], s[30:31], s[64:65]
	s_and_b64 s[74:75], s[30:31], s[66:67]
	s_and_b64 s[76:77], s[30:31], s[68:69]
	s_and_b64 s[78:79], s[30:31], s[92:93]
	s_and_b64 s[14:15], s[30:31], s[94:95]
	s_and_b64 s[18:19], s[30:31], s[96:97]
	s_and_b64 s[84:85], s[30:31], s[98:99]
	s_and_b64 s[46:47], s[34:35], s[98:99]
	s_and_b64 s[10:11], s[34:35], s[38:39]
	s_and_b64 s[12:13], s[34:35], s[40:41]
	s_and_b64 s[52:53], s[34:35], s[42:43]
	s_and_b64 s[54:55], s[34:35], s[44:45]
	s_and_b64 s[56:57], s[34:35], s[56:57]
	s_and_b64 s[58:59], s[34:35], s[58:59]
	s_and_b64 s[60:61], s[34:35], s[62:63]
	s_and_b64 s[26:27], s[36:37], s[62:63]
	v_writelane_b32 v173, s26, 25
	s_nop 1
	v_writelane_b32 v173, s27, 26
	s_and_b64 s[26:27], s[36:37], s[64:65]
	v_writelane_b32 v173, s26, 27
	s_nop 1
	v_writelane_b32 v173, s27, 28
	s_and_b64 s[38:39], s[36:37], s[66:67]
	s_and_b64 s[44:45], s[36:37], s[68:69]
	s_and_b64 s[62:63], s[36:37], s[92:93]
	s_and_b64 s[64:65], s[36:37], s[94:95]
	s_and_b64 s[66:67], s[36:37], s[96:97]
	s_add_i32 s24, s17, s24
	s_and_b32 s24, s24, 0x3fffffc
	s_sub_i32 s17, s17, s24
	v_lshl_or_b32 v25, s17, 6, v49
	s_and_b64 s[68:69], s[36:37], s[98:99]
	s_and_b64 s[92:93], s[4:5], s[98:99]
	s_add_i32 s17, s29, 17
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	v_add_u32_e32 v17, s29, v0
	v_readfirstlane_b32 s48, v1
	v_readfirstlane_b32 s49, v3
	v_readfirstlane_b32 s50, v5
	s_nop 4
	buffer_load_ubyte v11, v17, s[48:51], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v11, 0, v11, s[92:93]
	s_cselect_b64 s[92:93], -1, 0
	s_sub_i32 s17, s83, 28
	v_mov_b32_e32 v21, s17
	s_add_i32 s17, s29, 18
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v12, v17, s[48:51], 0 offen offset:17
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_cselect_b64 s[94:95], -1, 0
	s_sub_i32 s17, s83, 26
	v_mov_b32_e32 v22, s17
	s_add_i32 s17, s29, 19
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v13, v17, s[48:51], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v13, s[2:3]
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s17, s83, 24
	v_mov_b32_e32 v24, s17
	s_add_i32 s17, s29, 20
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v14, v17, s[48:51], 0 offen offset:19
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v14, 0, v14, s[8:9]
	s_cselect_b64 s[8:9], -1, 0
	s_sub_i32 s17, s83, 22
	v_mov_b32_e32 v26, s17
	s_add_i32 s17, s29, 21
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v15, v17, s[48:51], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v15, 0, v15, s[90:91]
	s_cselect_b64 s[90:91], -1, 0
	s_sub_i32 s17, s83, 20
	v_mov_b32_e32 v27, s17
	s_add_i32 s17, s29, 22
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v16, v17, s[48:51], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v16, 0, v16, s[6:7]
	s_cselect_b64 s[6:7], -1, 0
	s_sub_i32 s17, s83, 18
	v_mov_b32_e32 v28, s17
	s_add_i32 s17, s29, 23
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	v_add_u32_e32 v29, s29, v6
	buffer_load_ubyte v18, v17, s[48:51], 0 offen offset:22
	buffer_load_ubyte v19, v17, s[48:51], 0 offen offset:23
	buffer_load_ubyte v20, v29, s[48:51], 0 offen offset:16
	buffer_load_ubyte v30, v29, s[48:51], 0 offen offset:17
	buffer_load_ubyte v31, v29, s[48:51], 0 offen offset:18
	buffer_load_ubyte v36, v29, s[48:51], 0 offen offset:19
	buffer_load_ubyte v37, v29, s[48:51], 0 offen offset:20
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v17, 0, v18, s[88:89]
	s_cselect_b64 s[88:89], -1, 0
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v18, 0, v19, s[86:87]
	s_add_i32 s17, s83, -16
	s_add_i32 s24, s29, 31
	v_mov_b32_e32 v82, s17
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s99, s24
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v19, 0, v20, s[84:85]
	s_cselect_b64 s[84:85], -1, 0
	s_add_i32 s25, s29, 30
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s99, s24
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v20, 0, v30, s[18:19]
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s17, s83, -2
	v_mov_b32_e32 v83, s17
	s_add_i32 s17, s29, 29
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s99, s25
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v84, 0, v31, s[14:15]
	s_cselect_b64 s[14:15], -1, 0
	s_add_i32 s24, s83, -4
	v_mov_b32_e32 v85, s24
	s_add_i32 s24, s29, 28
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s99, s17
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v86, 0, v36, s[78:79]
	s_cselect_b64 s[96:97], -1, 0
	s_add_i32 s17, s83, -6
	v_mov_b32_e32 v87, s17
	s_add_i32 s17, s29, 27
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s24
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v88, 0, v37, s[76:77]
	s_cselect_b64 s[98:99], -1, 0
	s_add_i32 s24, s83, -8
	v_mov_b32_e32 v89, s24
	s_add_i32 s24, s29, 26
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s17
	s_cselect_b64 vcc, -1, 0
	s_add_i32 s17, s83, -10
	v_mov_b32_e32 v90, s17
	v_add_u32_e32 v36, s29, v4
	v_add_u32_e32 v37, s29, v2
	s_add_i32 s17, s29, 25
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s24
	buffer_load_ubyte v30, v29, s[48:51], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v91, 0, v30, s[74:75]
	s_cselect_b64 s[24:25], -1, 0
	s_add_i32 s26, s83, -12
	v_mov_b32_e32 v92, s26
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v68, 0
	v_mov_b32_e32 v70, 0
	v_mov_b32_e32 v72, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v69, 0
	v_mov_b32_e32 v71, 0
	v_mov_b32_e32 v73, 0
	v_mov_b32_e32 v74, 0
	v_mov_b32_e32 v76, 0
	v_mov_b32_e32 v78, 0
	v_mov_b32_e32 v80, 0
	v_mov_b32_e32 v75, 0
	v_mov_b32_e32 v77, 0
	v_mov_b32_e32 v79, 0
	v_mov_b32_e32 v81, 0
	v_mov_b32_e32 v93, s83
	buffer_load_ubyte v94, v29, s[48:51], 0 offen offset:22
	s_nop 0
	buffer_load_ubyte v29, v29, s[48:51], 0 offen offset:23
	s_nop 0
	buffer_load_ubyte v95, v36, s[48:51], 0 offen offset:16
	buffer_load_ubyte v96, v36, s[48:51], 0 offen offset:17
	buffer_load_ubyte v97, v36, s[48:51], 0 offen offset:18
	buffer_load_ubyte v98, v36, s[48:51], 0 offen offset:19
	buffer_load_ubyte v99, v36, s[48:51], 0 offen offset:20
	buffer_load_ubyte v100, v36, s[48:51], 0 offen offset:21
	buffer_load_ubyte v101, v36, s[48:51], 0 offen offset:22
	buffer_load_ubyte v102, v36, s[48:51], 0 offen offset:23
	buffer_load_ubyte v103, v37, s[48:51], 0 offen offset:16
	buffer_load_ubyte v104, v37, s[48:51], 0 offen offset:17
	buffer_load_ubyte v105, v37, s[48:51], 0 offen offset:18
	buffer_load_ubyte v106, v37, s[48:51], 0 offen offset:19
	buffer_load_ubyte v107, v37, s[48:51], 0 offen offset:20
	buffer_load_ubyte v108, v37, s[48:51], 0 offen offset:21
	buffer_load_ubyte v109, v37, s[48:51], 0 offen offset:22
	buffer_load_ubyte v110, v37, s[48:51], 0 offen offset:23
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s48, v7
	v_readfirstlane_b32 s49, v8
	v_readfirstlane_b32 s50, v9
	v_ashrrev_i32_e32 v36, 31, v23
	v_add_u32_e32 v37, 0x80, v23
	v_add_u32_e32 v38, 0x100, v23
	v_add_u32_e32 v39, 0x180, v23
	v_lshrrev_b32_e32 v36, 30, v36
	v_ashrrev_i32_e32 v40, 31, v37
	v_ashrrev_i32_e32 v41, 31, v38
	v_ashrrev_i32_e32 v42, 31, v39
	v_add_u32_e32 v36, v23, v36
	v_lshrrev_b32_e32 v40, 30, v40
	v_lshrrev_b32_e32 v41, 30, v41
	v_lshrrev_b32_e32 v42, 30, v42
	v_ashrrev_i32_e32 v43, 2, v36
	v_and_b32_e32 v36, -4, v36
	v_add_u32_e32 v40, v37, v40
	v_add_u32_e32 v41, v38, v41
	v_add_u32_e32 v42, v39, v42
	v_sub_u32_e32 v23, v23, v36
	v_lshrrev_b32_e32 v36, 29, v43
	v_lshlrev_b32_e32 v44, 7, v43
	v_ashrrev_i32_e32 v45, 2, v40
	v_and_b32_e32 v40, -4, v40
	v_ashrrev_i32_e32 v46, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_ashrrev_i32_e32 v47, 2, v42
	v_and_b32_e32 v42, 0xffffffc, v42
	v_ashrrev_i32_e32 v64, 31, v25
	v_add_u32_e32 v65, 0x100, v25
	v_add_u32_e32 v23, v23, v52
	v_add_u32_e32 v36, v43, v36
	v_sub_u32_e32 v37, v37, v40
	v_lshrrev_b32_e32 v40, 29, v45
	v_lshlrev_b32_e32 v66, 6, v45
	v_sub_u32_e32 v67, v46, v45
	v_sub_u32_e32 v38, v38, v41
	v_lshrrev_b32_e32 v41, 29, v46
	v_sub_u32_e32 v111, v47, v46
	v_sub_u32_e32 v39, v39, v42
	v_lshrrev_b32_e32 v42, 29, v47
	v_lshrrev_b32_e32 v64, 30, v64
	v_ashrrev_i32_e32 v112, 31, v65
	v_and_b32_e32 v36, -8, v36
	v_add_u32_e32 v37, v37, v52
	v_add_u32_e32 v40, v45, v40
	v_add_u32_e32 v38, v38, v52
	v_add_u32_e32 v41, v46, v41
	v_lshlrev_b32_e32 v67, 6, v67
	v_add_u32_e32 v39, v39, v52
	v_add_u32_e32 v42, v47, v42
	v_lshlrev_b32_e32 v111, 7, v111
	v_add_u32_e32 v64, v25, v64
	v_lshrrev_b32_e32 v112, 30, v112
	v_sub_u32_e32 v36, v43, v36
	v_and_b32_e32 v40, -8, v40
	v_and_b32_e32 v41, -8, v41
	v_and_b32_e32 v42, 0xffffff8, v42
	v_ashrrev_i32_e32 v43, 2, v64
	v_and_b32_e32 v64, -4, v64
	v_add_u32_e32 v112, v65, v112
	v_xor_b32_e32 v23, v23, v36
	v_sub_u32_e32 v36, v45, v40
	v_sub_u32_e32 v40, v46, v41
	v_sub_u32_e32 v41, v47, v42
	v_sub_u32_e32 v25, v25, v64
	v_lshrrev_b32_e32 v42, 29, v43
	v_lshlrev_b32_e32 v45, 6, v43
	v_ashrrev_i32_e32 v46, 2, v112
	v_and_b32_e32 v47, -4, v112
	v_lshlrev_b32_e32 v64, 3, v23
	v_lshl_add_u32 v112, v23, 4, v44
	v_xor_b32_e32 v36, v37, v36
	v_xor_b32_e32 v37, v38, v40
	v_xor_b32_e32 v38, v39, v41
	v_add_u32_e32 v25, v25, v53
	v_add_u32_e32 v39, v43, v42
	v_sub_u32_e32 v40, v65, v47
	v_lshrrev_b32_e32 v41, 29, v46
	v_lshlrev_b32_e32 v42, 7, v46
	v_sub_u32_e32 v23, v36, v23
	v_sub_u32_e32 v36, v37, v36
	v_sub_u32_e32 v37, v38, v37
	v_and_b32_e32 v38, -8, v39
	v_add_u32_e32 v39, v25, v55
	v_add_u32_e32 v40, v40, v53
	v_add_u32_e32 v41, v46, v41
	v_lshlrev_b32_e32 v23, 3, v23
	v_lshl_add_u32 v36, v36, 3, v67
	v_lshlrev_b32_e32 v37, 4, v37
	v_sub_u32_e32 v38, v43, v38
	v_and_b32_e32 v41, -8, v41
	v_add_u32_e32 v43, v40, v55
	v_add3_u32 v23, v64, v66, v23
	v_lshlrev_b32_e32 v44, 1, v36
	v_xor_b32_e32 v25, v25, v38
	v_xor_b32_e32 v38, v39, v38
	v_sub_u32_e32 v39, v46, v41
	v_lshlrev_b32_e32 v113, 1, v23
	v_add_lshl_u32 v23, v36, v23, 1
	v_lshlrev_b32_e32 v36, 3, v25
	v_sub_u32_e32 v38, v38, v25
	v_xor_b32_e32 v40, v40, v39
	v_xor_b32_e32 v39, v43, v39
	v_lshlrev_b32_e32 v41, 4, v25
	v_add3_u32 v114, v113, 32, v44
	v_add3_u32 v111, v37, v111, v23
	v_sub_u32_e32 v23, v40, v25
	v_sub_u32_e32 v25, v39, v25
	v_add_lshl_u32 v36, v36, v45, 1
	v_add3_u32 v37, v41, v42, 32
	v_lshlrev_b32_e32 v38, 4, v38
	v_lshl_add_u32 v23, v23, 4, v37
	v_add3_u32 v44, v36, 32, v38
	v_lshl_add_u32 v25, v25, 4, v37
	ds_read_b128 v[36:39], v36 offset:32
	ds_read_b128 v[40:43], v23
	ds_read_b128 v[44:47], v44
	ds_read_b128 v[64:67], v25
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v93, v93, s[48:51], 0 offen
	s_nop 0
	buffer_load_ushort v115, v10, s[48:51], 0 offen
	buffer_load_ushort v116, v21, s[48:51], 0 offen
	buffer_load_ushort v117, v22, s[48:51], 0 offen
	buffer_load_ushort v118, v24, s[48:51], 0 offen
	buffer_load_ushort v119, v26, s[48:51], 0 offen
	buffer_load_ushort v120, v27, s[48:51], 0 offen
	buffer_load_ushort v121, v28, s[48:51], 0 offen
	s_nop 0
	buffer_load_ushort v82, v82, s[48:51], 0 offen
	v_dot2c_f32_f16_e32 v30, v62, v36
	v_dot2c_f32_f16_e32 v68, v61, v37
	v_dot2c_f32_f16_e32 v70, v59, v38
	v_dot2c_f32_f16_e32 v72, v60, v39
	v_dot2c_f32_f16_e32 v31, v62, v40
	v_dot2c_f32_f16_e32 v69, v61, v41
	v_dot2c_f32_f16_e32 v71, v59, v42
	v_dot2c_f32_f16_e32 v73, v60, v43
	v_dot2c_f32_f16_e32 v74, v63, v44
	v_dot2c_f32_f16_e32 v76, v58, v45
	v_dot2c_f32_f16_e32 v78, v57, v46
	v_dot2c_f32_f16_e32 v80, v56, v47
	v_dot2c_f32_f16_e32 v75, v63, v64
	v_dot2c_f32_f16_e32 v77, v58, v65
	v_dot2c_f32_f16_e32 v79, v57, v66
	v_dot2c_f32_f16_e32 v81, v56, v67
	v_pk_add_f32 v[22:23], v[34:35], v[30:31]
	buffer_load_ushort v38, v83, s[48:51], 0 offen
	v_pk_add_f32 v[22:23], v[68:69], v[22:23]
	s_nop 0
	v_pk_add_f32 v[22:23], v[70:71], v[22:23]
	buffer_load_ushort v39, v85, s[48:51], 0 offen
	v_pk_add_f32 v[22:23], v[72:73], v[22:23]
	s_nop 0
	v_pk_add_f32 v[22:23], v[74:75], v[22:23]
	buffer_load_ushort v40, v87, s[48:51], 0 offen
	v_pk_add_f32 v[22:23], v[76:77], v[22:23]
	s_nop 0
	v_pk_add_f32 v[22:23], v[78:79], v[22:23]
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s17
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v21, 0, v94, s[72:73]
	s_cselect_b64 s[26:27], -1, 0
	s_add_i32 s17, s83, -14
	v_mov_b32_e32 v10, s17
	s_mov_b32 s29, s16
	buffer_load_ushort v41, v89, s[48:51], 0 offen
	v_pk_add_f32 v[34:35], v[80:81], v[22:23]
	buffer_load_ushort v42, v90, s[48:51], 0 offen
	buffer_load_ushort v43, v92, s[48:51], 0 offen
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s43, s16
	buffer_load_ushort v44, v10, s[48:51], 0 offen
	s_waitcnt vmcnt(32)
	v_cndmask_b32_e64 v22, 0, v29, s[70:71]
	s_cselect_b64 s[48:49], -1, 0
	s_add_i32 s83, s83, 32
	s_and_b64 s[70:71], s[22:23], s[92:93]
	s_and_b64 s[72:73], s[22:23], s[94:95]
	s_and_b64 s[74:75], s[22:23], s[2:3]
	s_and_b64 s[76:77], s[22:23], s[8:9]
	s_and_b64 s[78:79], s[22:23], s[90:91]
	s_and_b64 s[2:3], s[22:23], s[6:7]
	s_and_b64 s[84:85], s[22:23], s[84:85]
	s_and_b64 s[6:7], s[22:23], s[88:89]
	s_and_b64 s[86:87], s[22:23], s[18:19]
	s_and_b64 s[88:89], s[22:23], s[14:15]
	s_and_b64 s[90:91], s[22:23], s[96:97]
	s_and_b64 s[92:93], s[22:23], s[98:99]
	s_and_b64 s[94:95], s[22:23], vcc
	s_and_b64 s[96:97], s[22:23], s[24:25]
	s_and_b64 s[98:99], s[22:23], s[26:27]
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_and_b64 vcc, s[22:23], s[48:49]
	s_cmp_lg_u32 s28, s16
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e64 v23, 0, v95, s[46:47]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e64 v24, 0, v96, s[10:11]
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v25, 0, v97, s[12:13]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e64 v26, 0, v98, s[52:53]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e64 v27, 0, v99, s[54:55]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e64 v28, 0, v100, s[56:57]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e64 v29, 0, v101, s[58:59]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e64 v30, 0, v102, s[60:61]
	s_waitcnt vmcnt(23)
	v_cndmask_b32_e64 v31, 0, v103, s[68:69]
	s_waitcnt vmcnt(22)
	v_cndmask_b32_e64 v36, 0, v104, s[66:67]
	s_waitcnt vmcnt(21)
	v_cndmask_b32_e64 v37, 0, v105, s[64:65]
	s_waitcnt vmcnt(20)
	v_cndmask_b32_e64 v45, 0, v106, s[62:63]
	s_waitcnt vmcnt(19)
	v_cndmask_b32_e64 v46, 0, v107, s[44:45]
	s_waitcnt vmcnt(18)
	v_cndmask_b32_e64 v47, 0, v108, s[38:39]
	v_readlane_b32 s8, v173, 27
	v_readlane_b32 s9, v173, 28
	s_waitcnt vmcnt(17)
	s_nop 0
	v_cndmask_b32_e64 v56, 0, v109, s[8:9]
	v_readlane_b32 s8, v173, 25
	v_readlane_b32 s9, v173, 26
	s_waitcnt vmcnt(16)
	s_nop 0
	v_cndmask_b32_e64 v57, 0, v110, s[8:9]
	v_cvt_f32_fp8_sdwa v58, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v91 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v36 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v37 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v57 src0_sel:BYTE_0
	s_waitcnt lgkmcnt(0)
	v_fma_mixlo_f16 v46, s24, v58, 0
	v_pk_mul_f32 v[10:11], s[20:21], v[10:11]
	v_pk_mul_f32 v[12:13], s[20:21], v[12:13]
	v_pk_mul_f32 v[14:15], s[20:21], v[14:15]
	v_fma_mixlo_f16 v47, s24, v60, 0
	v_pk_mul_f32 v[16:17], s[20:21], v[16:17]
	v_pk_mul_f32 v[18:19], s[20:21], v[18:19]
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_fma_mixlo_f16 v56, s24, v62, 0
	v_pk_mul_f32 v[22:23], s[20:21], v[22:23]
	v_pk_mul_f32 v[24:25], s[20:21], v[24:25]
	v_pk_mul_f32 v[26:27], s[20:21], v[26:27]
	v_fma_mixlo_f16 v57, s24, v64, 0
	v_pk_mul_f32 v[28:29], s[20:21], v[28:29]
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	v_pk_mul_f32 v[36:37], s[20:21], v[36:37]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v58, v12
	v_cvt_f16_f32_e32 v12, v13
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v60, v16
	v_cvt_f16_f32_e32 v15, v17
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v16, v19
	v_cvt_f16_f32_e32 v17, v21
	v_cvt_f16_f32_e32 v19, v20
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v23, v23
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v20, v25
	v_cvt_f16_f32_e32 v21, v27
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v29, v30
	v_cvt_f16_f32_e32 v30, v31
	v_cvt_f16_f32_e32 v25, v37
	v_cvt_f16_f32_e32 v31, v36
	v_pack_b32_f16 v12, v12, v14
	v_pack_b32_f16 v11, v11, v58
	v_pack_b32_f16 v10, v46, v10
	v_fma_mixhi_f16 v13, s24, v59, 0
	v_pack_b32_f16 v16, v16, v19
	v_pack_b32_f16 v15, v15, v18
	v_pack_b32_f16 v14, v47, v60
	v_fma_mixhi_f16 v17, s24, v61, 0
	v_pack_b32_f16 v20, v20, v26
	v_pack_b32_f16 v19, v23, v24
	v_pack_b32_f16 v18, v56, v22
	v_fma_mixhi_f16 v21, s24, v63, 0
	v_pack_b32_f16 v24, v30, v31
	v_pack_b32_f16 v23, v28, v29
	v_pack_b32_f16 v22, v57, v27
	v_fma_mixhi_f16 v25, s24, v45, 0
	ds_write_b128 v112, v[10:13] offset:32
	ds_write_b128 v113, v[14:17] offset:32
	ds_write_b128 v114, v[18:21]
	ds_write_b128 v111, v[22:25] offset:32
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v10, 16, v115
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v11, 16, v116
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v12, 16, v117
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v13, 16, v118
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v14, 16, v119
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v15, 16, v120
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v16, 16, v121
	v_lshlrev_b32_e32 v17, 16, v93
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v17, v17
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v18, 16, v82
	v_cvt_f16_f32_e32 v18, v18
	v_cndmask_b32_e32 v10, 0, v10, vcc
	v_cndmask_b32_e64 v11, 0, v11, s[70:71]
	v_cndmask_b32_e64 v12, 0, v12, s[72:73]
	v_cndmask_b32_e64 v13, 0, v13, s[74:75]
	v_cndmask_b32_e64 v14, 0, v14, s[76:77]
	v_cndmask_b32_e64 v15, 0, v15, s[78:79]
	v_cndmask_b32_e64 v16, 0, v16, s[2:3]
	v_cndmask_b32_e64 v17, 0, v17, s[84:85]
	v_pack_b32_f16 v62, v10, v11
	v_pack_b32_f16 v61, v12, v13
	v_pack_b32_f16 v59, v14, v15
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v10, 16, v38
	v_cndmask_b32_e64 v11, 0, v18, s[6:7]
	v_cvt_f16_f32_e32 v10, v10
	v_pack_b32_f16 v60, v16, v11
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v11, 16, v39
	v_cvt_f16_f32_e32 v11, v11
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v12, 16, v40
	v_cvt_f16_f32_e32 v12, v12
	v_cndmask_b32_e64 v10, 0, v10, s[86:87]
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v13, 16, v41
	v_pack_b32_f16 v56, v10, v17
	v_cvt_f16_f32_e32 v10, v13
	v_cndmask_b32_e64 v11, 0, v11, s[88:89]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v13, 16, v42
	v_cvt_f16_f32_e32 v13, v13
	v_cndmask_b32_e64 v12, 0, v12, s[90:91]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v14, 16, v43
	v_pack_b32_f16 v57, v12, v11
	v_cvt_f16_f32_e32 v11, v14
	v_cndmask_b32_e64 v10, 0, v10, s[92:93]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v12, 16, v44
	v_cvt_f16_f32_e32 v12, v12
	v_cndmask_b32_e64 v13, 0, v13, s[94:95]
	v_pack_b32_f16 v58, v13, v10
	v_cndmask_b32_e64 v10, 0, v11, s[96:97]
	v_cndmask_b32_e64 v11, 0, v12, s[98:99]
	v_pack_b32_f16 v63, v11, v10
	s_cbranch_scc1 .LBB12_2
; %bb.3:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi1ELin1ELin1EEEES13_EELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS17_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES14_LS15_0EEENSN_IJNS17_ILi512EEES19_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1K_Lb0EEESS_EEENSN_IJSU_SV_EEENSN_IJSV_SW_EEESW_lNS4_IJ4
	v_readlane_b32 s93, v174, 31
	s_load_dwordx2 s[94:95], s[0:1], 0x48
	s_load_dwordx4 s[16:19], s[0:1], 0x60
	v_readlane_b32 s8, v174, 32
	v_readlane_b32 s9, v174, 33
	v_readlane_b32 s10, v174, 34
	v_readlane_b32 s6, v174, 35
	v_readlane_b32 s40, v174, 36
	v_readlane_b32 s41, v174, 37
	v_readlane_b32 s42, v174, 38
	v_readlane_b32 s43, v174, 39
	v_readlane_b32 s44, v174, 40
	v_readlane_b32 s45, v174, 41
	v_readlane_b32 s46, v174, 42
	v_readlane_b32 s47, v174, 43
	v_readlane_b32 s52, v174, 44
	v_readlane_b32 s53, v174, 45
	v_readlane_b32 s54, v174, 46
	v_readlane_b32 s55, v174, 47
	v_readlane_b32 s56, v174, 48
	v_readlane_b32 s57, v174, 49
	v_readlane_b32 s58, v174, 50
	v_readlane_b32 s59, v174, 51
	v_readlane_b32 s60, v174, 52
	v_readlane_b32 s61, v174, 53
	v_readlane_b32 s62, v174, 54
	v_readlane_b32 s63, v174, 55
	v_readlane_b32 s64, v174, 56
	v_readlane_b32 s65, v174, 57
	v_readlane_b32 s66, v174, 58
	v_readlane_b32 s67, v174, 59
	v_readlane_b32 s68, v174, 60
	v_readlane_b32 s69, v174, 61
	v_readlane_b32 s70, v174, 62
	v_readlane_b32 s71, v174, 63
	v_readlane_b32 s72, v173, 0
	v_readlane_b32 s73, v173, 1
	v_readlane_b32 s74, v173, 2
	v_readlane_b32 s75, v173, 3
	v_readlane_b32 s76, v173, 4
	v_readlane_b32 s77, v173, 5
	v_readlane_b32 s78, v173, 6
	v_readlane_b32 s79, v173, 7
	v_readlane_b32 s84, v173, 8
	v_readlane_b32 s85, v173, 9
	v_readlane_b32 s88, v173, 10
	v_readlane_b32 s89, v173, 11
	v_readlane_b32 s90, v173, 12
	v_readlane_b32 s91, v173, 13
	v_readlane_b32 s96, v173, 14
	v_readlane_b32 s97, v173, 15
	v_readlane_b32 s98, v173, 16
	v_readlane_b32 s99, v173, 17
	v_readlane_b32 s48, v173, 18
	v_readlane_b32 s49, v173, 19
	s_mov_b64 s[38:39], s[0:1]
	s_branch .LBB12_5
.LBB12_4:
	v_mov_b32_e32 v34, 0
.LBB12_5:                               ; %Flow247
	s_load_dwordx4 s[0:3], s[38:39], 0x28
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v173, s0, 20
	s_nop 1
	v_writelane_b32 v173, s1, 21
	v_writelane_b32 v173, s2, 22
	v_writelane_b32 v173, s3, 23
	s_mov_b32 s0, s95
	v_writelane_b32 v173, s0, 24
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s1, v33
	s_ashr_i32 s0, s1, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s1, s0
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s1, s0
	v_lshl_or_b32 v0, s0, 6, v49
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v53
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v55
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v53
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v55
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s0, s1, 2
	s_add_i32 s0, s0, s93
	s_mul_i32 s2, s0, s16
	s_cmp_gt_i32 s26, s0
	s_mov_b32 s15, 0x20000
	s_mov_b32 s12, s80
	s_mov_b32 s13, s81
	s_mov_b32 s14, s82
	s_cselect_b64 s[22:23], -1, 0
	s_lshl_b32 s0, s2, 1
	v_mov_b32_e32 v16, s0
	buffer_load_ushort v17, v16, s[12:15], 0 offen
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 3
	v_readlane_b32 s3, v174, 4
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v19, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:2
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 5
	v_readlane_b32 s3, v174, 6
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v20, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 7
	v_readlane_b32 s3, v174, 8
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v21, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:6
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 9
	v_readlane_b32 s3, v174, 10
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v22, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:8
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 11
	v_readlane_b32 s3, v174, 12
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v25, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:10
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[88:89], s[22:23]
	v_cndmask_b32_e32 v26, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:12
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[90:91], s[22:23]
	v_cndmask_b32_e32 v27, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:14
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[76:77], s[22:23]
	v_cndmask_b32_e32 v28, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 13
	v_readlane_b32 s3, v174, 14
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v29, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[96:97], s[22:23]
	v_cndmask_b32_e32 v30, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[78:79], s[22:23]
	v_cndmask_b32_e32 v31, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:22
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[70:71], s[22:23]
	v_cndmask_b32_e32 v36, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:24
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[68:69], s[22:23]
	v_cndmask_b32_e32 v37, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:26
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[66:67], s[22:23]
	v_cndmask_b32_e32 v38, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:28
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[64:65], s[22:23]
	v_cndmask_b32_e32 v39, 0, v17, vcc
	buffer_load_ushort v16, v16, s[12:15], 0 offen offset:30
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v16, 16, v16
	v_cvt_f16_f32_e32 v16, v16
	s_and_b64 vcc, s[62:63], s[22:23]
	v_cndmask_b32_e32 v40, 0, v16, vcc
	v_lshl_add_u32 v18, s1, 5, v48
	v_add_u32_e32 v23, 0x200, v18
	v_mad_u64_u32 v[16:17], s[2:3], v23, s17, v[32:33]
	s_mov_b32 s12, s8
	s_mov_b32 s13, s9
	s_mov_b32 s14, s10
	buffer_load_ubyte v17, v16, s[12:15], 0 offen
	v_cmp_gt_i32_e64 s[30:31], s95, v23
	s_and_b64 vcc, s[60:61], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v41, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:1
	s_and_b64 vcc, s[58:59], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v42, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:2
	s_and_b64 vcc, s[56:57], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v43, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:3
	s_and_b64 vcc, s[54:55], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v44, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:4
	s_and_b64 vcc, s[52:53], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v45, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:5
	s_and_b64 vcc, s[46:47], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v46, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:6
	s_and_b64 vcc, s[44:45], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v47, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:7
	s_and_b64 vcc, s[40:41], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v72, 0, v17, vcc
	v_add_u32_e32 v23, s33, v16
	buffer_load_ubyte v24, v23, s[12:15], 0 offen
	v_add_u32_e32 v17, 0x280, v18
	v_cmp_gt_i32_e64 s[34:35], s95, v17
	s_and_b64 vcc, s[60:61], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v73, 0, v24, vcc
	v_add_u32_e32 v24, 1, v23
	buffer_load_ubyte v64, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[42:43], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v74, 0, v64, vcc
	v_add_u32_e32 v64, 2, v23
	buffer_load_ubyte v65, v64, s[12:15], 0 offen
	s_and_b64 vcc, s[74:75], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v75, 0, v65, vcc
	v_add_u32_e32 v65, 3, v23
	buffer_load_ubyte v66, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[72:73], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v76, 0, v66, vcc
	v_add_u32_e32 v66, 4, v23
	buffer_load_ubyte v67, v66, s[12:15], 0 offen
	s_and_b64 vcc, s[84:85], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v77, 0, v67, vcc
	v_add_u32_e32 v67, 5, v23
	buffer_load_ubyte v68, v67, s[12:15], 0 offen
	s_and_b64 vcc, s[98:99], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v78, 0, v68, vcc
	v_add_u32_e32 v68, 6, v23
	buffer_load_ubyte v69, v68, s[12:15], 0 offen
	v_readlane_b32 s2, v174, 15
	v_readlane_b32 s3, v174, 16
	s_and_b64 vcc, s[2:3], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v79, 0, v69, vcc
	v_add_u32_e32 v69, 7, v23
	buffer_load_ubyte v70, v69, s[12:15], 0 offen
	s_and_b64 vcc, s[40:41], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v80, 0, v70, vcc
	v_add_u32_e32 v23, s33, v23
	buffer_load_ubyte v70, v23, s[12:15], 0 offen
	v_add_u32_e32 v23, 0x300, v18
	v_cmp_gt_i32_e64 s[36:37], s95, v23
	s_and_b64 vcc, s[60:61], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v81, 0, v70, vcc
	v_add_u32_e32 v24, s33, v24
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[58:59], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v82, 0, v24, vcc
	v_add_u32_e32 v24, s33, v64
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[56:57], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v83, 0, v24, vcc
	v_add_u32_e32 v24, s33, v65
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[54:55], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v84, 0, v24, vcc
	v_add_u32_e32 v24, s33, v66
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[52:53], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v85, 0, v24, vcc
	v_add_u32_e32 v24, s33, v67
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[46:47], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v86, 0, v24, vcc
	v_add_u32_e32 v24, s33, v68
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[44:45], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v87, 0, v24, vcc
	v_add_u32_e32 v24, s33, v69
	buffer_load_ubyte v64, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[40:41], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v88, 0, v64, vcc
	v_add_u32_e32 v64, s33, v24
	v_add_u32_e32 v24, -7, v64
	buffer_load_ubyte v65, v24, s[12:15], 0 offen
	v_add_u32_e32 v24, 0x380, v18
	v_cmp_gt_i32_e64 s[38:39], s95, v24
	s_and_b64 vcc, s[60:61], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v89, 0, v65, vcc
	v_add_u32_e32 v65, -6, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[42:43], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v90, 0, v65, vcc
	v_add_u32_e32 v65, -5, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[74:75], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v91, 0, v65, vcc
	v_add_u32_e32 v65, -4, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[72:73], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v92, 0, v65, vcc
	v_add_u32_e32 v65, -3, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[84:85], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v93, 0, v65, vcc
	v_add_u32_e32 v65, -2, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[98:99], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v94, 0, v65, vcc
	v_add_u32_e32 v65, -1, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[2:3], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v95, 0, v65, vcc
	buffer_load_ubyte v64, v64, s[12:15], 0 offen
	s_and_b64 vcc, s[40:41], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v96, 0, v64, vcc
	v_cndmask_b32_e64 v97, 0, 1, s[48:49]
	v_pack_b32_f16 v64, v39, v40
	v_pack_b32_f16 v70, v19, v20
	v_pack_b32_f16 v68, v21, v22
	v_pack_b32_f16 v66, v25, v26
	v_pack_b32_f16 v67, v27, v28
	v_pack_b32_f16 v71, v29, v30
	v_cvt_f32_fp8_sdwa v19, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v43 src0_sel:BYTE_0
	v_pack_b32_f16 v69, v31, v36
	v_pack_b32_f16 v65, v37, v38
	v_fma_mixlo_f16 v19, s24, v19, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_cvt_f32_fp8_sdwa v26, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v47 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[26:27], s[20:21], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v27
	v_pk_mul_f32 v[28:29], s[20:21], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v25, v28
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v30, v20
	v_cvt_f16_f32_e32 v29, v29
	v_pack_b32_f16 v28, v22, v25
	v_pack_b32_f16 v27, v21, v26
	v_cvt_f32_fp8_sdwa v22, v72 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v73 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v74 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v75 src0_sel:BYTE_0
	v_pack_b32_f16 v26, v19, v30
	v_fma_mixhi_f16 v29, s24, v22, 0
	v_fma_mixlo_f16 v19, s24, v25, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_cvt_f32_fp8_sdwa v30, v76 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v77 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v78 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v79 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v31
	v_pk_mul_f32 v[36:37], s[20:21], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v25, v36
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v20
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v22, v25
	v_pack_b32_f16 v37, v21, v30
	v_cvt_f32_fp8_sdwa v22, v80 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v81 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v82 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v83 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v31
	v_fma_mixhi_f16 v39, s24, v22, 0
	v_fma_mixlo_f16 v19, s24, v25, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_cvt_f32_fp8_sdwa v30, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v87 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v31
	v_pk_mul_f32 v[40:41], s[20:21], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v25, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v20
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v22, v25
	v_pack_b32_f16 v41, v21, v30
	v_cvt_f32_fp8_sdwa v22, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v91 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v19, v31
	v_fma_mixhi_f16 v43, s24, v22, 0
	v_fma_mixlo_f16 v19, s24, v25, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v20
	v_cvt_f32_fp8_sdwa v30, v92 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v93 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v94 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v95 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v21
	v_pk_mul_f32 v[20:21], s[20:21], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[30:31], s[20:21], v[44:45]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v47, v31
	v_cvt_f32_fp8_sdwa v31, v96 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v21, v30
	v_pack_b32_f16 v45, v25, v20
	v_pack_b32_f16 v44, v19, v22
	v_fma_mixhi_f16 v47, s24, v31, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v18
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v18, v19
	v_ashrrev_i32_e32 v20, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v18, v19
	v_add_u32_e32 v19, v19, v52
	v_lshrrev_b32_e32 v21, 29, v20
	v_add_u32_e32 v21, v20, v21
	v_and_b32_e32 v21, -8, v21
	v_sub_u32_e32 v21, v20, v21
	v_xor_b32_e32 v19, v19, v21
	v_lshlrev_b32_e32 v21, 3, v19
	v_lshlrev_b32_e32 v20, 7, v20
	v_lshl_add_u32 v20, v19, 4, v20
	ds_write_b128 v20, v[26:29] offset:32
	v_add_u32_e32 v20, 0x80, v18
	v_ashrrev_i32_e32 v22, 31, v20
	v_lshrrev_b32_e32 v22, 30, v22
	v_add_u32_e32 v22, v20, v22
	v_ashrrev_i32_e32 v25, 2, v22
	v_and_b32_e32 v22, -4, v22
	v_sub_u32_e32 v20, v20, v22
	v_add_u32_e32 v20, v20, v52
	v_lshrrev_b32_e32 v22, 29, v25
	v_add_u32_e32 v22, v25, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v25, v22
	v_xor_b32_e32 v20, v20, v22
	v_sub_u32_e32 v19, v20, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v22, 6, v25
	v_add3_u32 v19, v21, v22, v19
	v_lshlrev_b32_e32 v21, 1, v19
	ds_write_b128 v21, v[36:39] offset:32
	v_add_u32_e32 v22, 0x100, v18
	v_ashrrev_i32_e32 v26, 31, v22
	v_lshrrev_b32_e32 v26, 30, v26
	v_add_u32_e32 v26, v22, v26
	v_ashrrev_i32_e32 v27, 2, v26
	v_sub_u32_e32 v25, v27, v25
	v_and_b32_e32 v26, -4, v26
	v_sub_u32_e32 v22, v22, v26
	v_add_u32_e32 v22, v22, v52
	v_lshrrev_b32_e32 v26, 29, v27
	v_add_u32_e32 v26, v27, v26
	v_and_b32_e32 v26, -8, v26
	v_sub_u32_e32 v26, v27, v26
	v_xor_b32_e32 v22, v22, v26
	v_sub_u32_e32 v20, v22, v20
	v_lshlrev_b32_e32 v25, 6, v25
	v_lshl_add_u32 v20, v20, 3, v25
	v_lshlrev_b32_e32 v25, 1, v20
	v_add3_u32 v21, v21, 32, v25
	ds_write_b128 v21, v[40:43]
	v_add_u32_e32 v18, 0x180, v18
	v_ashrrev_i32_e32 v21, 31, v18
	v_lshrrev_b32_e32 v21, 30, v21
	v_add_u32_e32 v21, v18, v21
	v_ashrrev_i32_e32 v25, 2, v21
	v_sub_u32_e32 v26, v25, v27
	v_and_b32_e32 v21, 0xffffffc, v21
	v_sub_u32_e32 v18, v18, v21
	v_add_u32_e32 v18, v18, v52
	v_lshrrev_b32_e32 v21, 29, v25
	v_add_u32_e32 v21, v25, v21
	v_and_b32_e32 v21, 0xffffff8, v21
	v_sub_u32_e32 v21, v25, v21
	v_xor_b32_e32 v18, v18, v21
	v_sub_u32_e32 v18, v18, v22
	v_lshlrev_b32_e32 v18, 4, v18
	v_lshlrev_b32_e32 v21, 7, v26
	v_add_lshl_u32 v19, v20, v19, 1
	v_add3_u32 v18, v18, v21, v19
	ds_write_b128 v18, v[44:47] offset:32
	v_mov_b32_e32 v37, 0
	s_mov_b32 s29, 0
	v_cmp_ne_u32_e64 s[12:13], 1, v97
	s_andn2_b64 vcc, exec, s[48:49]
	s_cbranch_vccnz .LBB12_9
; %bb.6:                                ; %.preheader.i95.i.i.i.i
	v_writelane_b32 v173, s12, 29
	s_nop 1
	v_writelane_b32 v173, s13, 30
	v_writelane_b32 v173, s94, 31
	s_nop 1
	v_writelane_b32 v173, s95, 32
	s_max_i32 s1, s6, 2
	v_mad_u64_u32 v[18:19], s[2:3], s17, v24, v[32:33]
	v_mad_u64_u32 v[20:21], s[2:3], s17, v23, v[32:33]
	v_mad_u64_u32 v[22:23], s[2:3], s17, v17, v[32:33]
	s_add_i32 s83, s0, 62
	s_lshl_b32 s28, s1, 4
	s_add_i32 s28, s28, -16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v17, s8
	v_mov_b32_e32 v19, s9
	v_mov_b32_e32 v21, s10
	v_mov_b32_e32 v23, s80
	v_mov_b32_e32 v24, s81
	v_mov_b32_e32 v25, s82
	v_mov_b32_e32 v37, v36
.LBB12_7:                               ; %.lr.ph.i659.i96.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s16, s29, 16
	v_add_u32_e32 v26, s29, v32
	v_readfirstlane_b32 s12, v33
	s_sub_i32 s1, s83, 30
	v_add_u32_e32 v27, 16, v26
	v_add_u32_e32 v28, 17, v26
	v_add_u32_e32 v29, 18, v26
	v_add_u32_e32 v30, 19, v26
	v_add_u32_e32 v31, 20, v26
	v_add_u32_e32 v38, 21, v26
	v_add_u32_e32 v39, 22, v26
	v_add_u32_e32 v40, 23, v26
	s_ashr_i32 s0, s12, 31
	v_mov_b32_e32 v26, s1
	v_lshl_add_u32 v46, s12, 5, v48
	v_cmp_gt_i32_e32 vcc, s27, v28
	v_cmp_gt_i32_e64 s[2:3], s27, v29
	v_cmp_gt_i32_e64 s[6:7], s27, v30
	v_cmp_gt_i32_e64 s[8:9], s27, v31
	v_cmp_gt_i32_e64 s[40:41], s27, v38
	v_cmp_gt_i32_e64 s[42:43], s27, v39
	v_cmp_gt_i32_e64 s[44:45], s27, v40
	v_cmp_ge_i32_e64 s[62:63], s27, v40
	v_cmp_ge_i32_e64 s[64:65], s27, v39
	v_cmp_ge_i32_e64 s[66:67], s27, v38
	v_cmp_ge_i32_e64 s[68:69], s27, v31
	v_cmp_ge_i32_e64 s[92:93], s27, v30
	v_cmp_ge_i32_e64 s[94:95], s27, v29
	v_cmp_gt_i32_e64 s[96:97], s27, v27
	s_lshr_b32 s13, s0, 30
	s_and_b64 s[98:99], s[30:31], vcc
	s_and_b64 s[0:1], s[30:31], s[2:3]
	s_and_b64 s[10:11], s[30:31], s[6:7]
	s_and_b64 s[90:91], s[30:31], s[8:9]
	s_and_b64 s[4:5], s[30:31], s[40:41]
	s_and_b64 s[88:89], s[30:31], s[42:43]
	s_and_b64 s[86:87], s[30:31], s[44:45]
	s_and_b64 s[70:71], s[34:35], s[44:45]
	s_and_b64 s[72:73], s[34:35], s[62:63]
	s_and_b64 s[74:75], s[34:35], s[64:65]
	s_and_b64 s[76:77], s[34:35], s[66:67]
	s_and_b64 s[78:79], s[34:35], s[68:69]
	s_and_b64 s[48:49], s[34:35], s[92:93]
	s_and_b64 s[50:51], s[34:35], s[94:95]
	s_and_b64 s[84:85], s[34:35], s[96:97]
	s_and_b64 s[46:47], s[36:37], s[96:97]
	s_and_b64 vcc, s[36:37], vcc
	s_and_b64 s[18:19], s[36:37], s[2:3]
	s_and_b64 s[52:53], s[36:37], s[6:7]
	s_and_b64 s[54:55], s[36:37], s[8:9]
	s_and_b64 s[56:57], s[36:37], s[40:41]
	s_and_b64 s[58:59], s[36:37], s[42:43]
	s_and_b64 s[60:61], s[36:37], s[44:45]
	s_and_b64 s[6:7], s[38:39], s[44:45]
	s_and_b64 s[40:41], s[38:39], s[62:63]
	s_and_b64 s[42:43], s[38:39], s[64:65]
	s_and_b64 s[44:45], s[38:39], s[66:67]
	s_and_b64 s[62:63], s[38:39], s[68:69]
	s_and_b64 s[64:65], s[38:39], s[92:93]
	s_and_b64 s[66:67], s[38:39], s[94:95]
	s_add_i32 s2, s12, s13
	s_and_b32 s2, s2, 0x3fffffc
	s_sub_i32 s2, s12, s2
	v_lshl_or_b32 v47, s2, 6, v49
	s_and_b64 s[68:69], s[38:39], s[96:97]
	s_and_b64 s[2:3], s[30:31], s[96:97]
	s_add_i32 s8, s29, 17
	s_cmp_gt_i32 s27, s8
	v_add_u32_e32 v39, s29, v16
	v_readfirstlane_b32 s12, v17
	v_readfirstlane_b32 s13, v19
	v_readfirstlane_b32 s14, v21
	s_nop 4
	buffer_load_ubyte v27, v39, s[12:15], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v27, 0, v27, s[2:3]
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s8, s83, 28
	v_mov_b32_e32 v43, s8
	s_add_i32 s8, s29, 18
	s_cmp_gt_i32 s27, s8
	buffer_load_ubyte v28, v39, s[12:15], 0 offen offset:17
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v28, 0, v28, s[98:99]
	s_cselect_b64 s[8:9], -1, 0
	s_sub_i32 s17, s83, 26
	v_mov_b32_e32 v44, s17
	s_add_i32 s17, s29, 19
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v29, v39, s[12:15], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v29, 0, v29, s[0:1]
	s_cselect_b64 s[0:1], -1, 0
	s_sub_i32 s17, s83, 24
	v_mov_b32_e32 v45, s17
	s_add_i32 s17, s29, 20
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v30, v39, s[12:15], 0 offen offset:19
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v30, 0, v30, s[10:11]
	s_cselect_b64 s[10:11], -1, 0
	s_sub_i32 s17, s83, 22
	v_mov_b32_e32 v72, s17
	s_add_i32 s17, s29, 21
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v31, v39, s[12:15], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v31, 0, v31, s[90:91]
	s_cselect_b64 s[90:91], -1, 0
	s_sub_i32 s17, s83, 20
	v_mov_b32_e32 v73, s17
	s_add_i32 s17, s29, 22
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v38, v39, s[12:15], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v38, 0, v38, s[4:5]
	s_cselect_b64 s[4:5], -1, 0
	s_sub_i32 s17, s83, 18
	v_mov_b32_e32 v74, s17
	s_add_i32 s17, s29, 23
	s_cmp_gt_i32 s27, s17
	v_add_u32_e32 v76, s29, v22
	buffer_load_ubyte v40, v39, s[12:15], 0 offen offset:22
	buffer_load_ubyte v41, v39, s[12:15], 0 offen offset:23
	buffer_load_ubyte v42, v76, s[12:15], 0 offen offset:16
	buffer_load_ubyte v77, v76, s[12:15], 0 offen offset:17
	buffer_load_ubyte v78, v76, s[12:15], 0 offen offset:18
	buffer_load_ubyte v79, v76, s[12:15], 0 offen offset:19
	buffer_load_ubyte v80, v76, s[12:15], 0 offen offset:20
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v39, 0, v40, s[88:89]
	s_cselect_b64 s[88:89], -1, 0
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v40, 0, v41, s[86:87]
	s_add_i32 s17, s83, -16
	s_add_i32 s24, s29, 31
	v_mov_b32_e32 v75, s17
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_gt_i32 s95, s24
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v41, 0, v42, s[84:85]
	s_cselect_b64 s[84:85], -1, 0
	s_add_i32 s25, s29, 30
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_ge_i32 s95, s24
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v42, 0, v77, s[50:51]
	s_cselect_b64 s[50:51], -1, 0
	s_add_i32 s17, s83, -2
	v_mov_b32_e32 v108, s17
	s_add_i32 s17, s29, 29
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_ge_i32 s95, s25
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v109, 0, v78, s[48:49]
	s_cselect_b64 s[48:49], -1, 0
	s_add_i32 s24, s83, -4
	v_mov_b32_e32 v110, s24
	s_add_i32 s24, s29, 28
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_ge_i32 s95, s17
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v111, 0, v79, s[78:79]
	s_cselect_b64 s[92:93], -1, 0
	s_add_i32 s17, s83, -6
	v_mov_b32_e32 v112, s17
	s_add_i32 s17, s29, 27
	v_readlane_b32 s96, v174, 23
	v_readlane_b32 s97, v174, 24
	v_readlane_b32 s98, v174, 25
	v_readlane_b32 s99, v174, 26
	s_cmp_ge_i32 s99, s24
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v113, 0, v80, s[76:77]
	s_cselect_b64 s[94:95], -1, 0
	s_add_i32 s24, s83, -8
	v_mov_b32_e32 v114, s24
	s_add_i32 s24, s29, 26
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s17
	s_cselect_b64 s[96:97], -1, 0
	s_add_i32 s17, s83, -10
	v_mov_b32_e32 v115, s17
	v_add_u32_e32 v77, s29, v20
	v_add_u32_e32 v78, s29, v18
	s_add_i32 s17, s29, 25
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s24
	buffer_load_ubyte v79, v76, s[12:15], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v116, 0, v79, s[74:75]
	s_cselect_b64 s[24:25], -1, 0
	s_add_i32 s26, s83, -12
	v_mov_b32_e32 v117, s26
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v118, s83
	buffer_load_ubyte v119, v76, s[12:15], 0 offen offset:22
	buffer_load_ubyte v120, v76, s[12:15], 0 offen offset:23
	buffer_load_ubyte v121, v77, s[12:15], 0 offen offset:16
	buffer_load_ubyte v122, v77, s[12:15], 0 offen offset:17
	buffer_load_ubyte v123, v77, s[12:15], 0 offen offset:18
	buffer_load_ubyte v124, v77, s[12:15], 0 offen offset:19
	buffer_load_ubyte v125, v77, s[12:15], 0 offen offset:20
	buffer_load_ubyte v126, v77, s[12:15], 0 offen offset:21
	buffer_load_ubyte v127, v77, s[12:15], 0 offen offset:22
	buffer_load_ubyte v128, v77, s[12:15], 0 offen offset:23
	buffer_load_ubyte v129, v78, s[12:15], 0 offen offset:16
	buffer_load_ubyte v130, v78, s[12:15], 0 offen offset:17
	buffer_load_ubyte v131, v78, s[12:15], 0 offen offset:18
	buffer_load_ubyte v132, v78, s[12:15], 0 offen offset:19
	buffer_load_ubyte v133, v78, s[12:15], 0 offen offset:20
	buffer_load_ubyte v134, v78, s[12:15], 0 offen offset:21
	buffer_load_ubyte v135, v78, s[12:15], 0 offen offset:22
	buffer_load_ubyte v136, v78, s[12:15], 0 offen offset:23
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s12, v23
	v_readfirstlane_b32 s13, v24
	v_readfirstlane_b32 s14, v25
	v_ashrrev_i32_e32 v76, 31, v46
	v_add_u32_e32 v77, 0x80, v46
	v_add_u32_e32 v78, 0x100, v46
	v_add_u32_e32 v79, 0x180, v46
	v_lshrrev_b32_e32 v76, 30, v76
	v_ashrrev_i32_e32 v80, 31, v77
	v_ashrrev_i32_e32 v81, 31, v78
	v_ashrrev_i32_e32 v82, 31, v79
	v_add_u32_e32 v76, v46, v76
	v_lshrrev_b32_e32 v80, 30, v80
	v_lshrrev_b32_e32 v81, 30, v81
	v_lshrrev_b32_e32 v82, 30, v82
	v_ashrrev_i32_e32 v83, 2, v76
	v_and_b32_e32 v76, -4, v76
	v_add_u32_e32 v80, v77, v80
	v_add_u32_e32 v81, v78, v81
	v_add_u32_e32 v82, v79, v82
	v_sub_u32_e32 v46, v46, v76
	v_lshrrev_b32_e32 v76, 29, v83
	v_lshlrev_b32_e32 v84, 7, v83
	v_ashrrev_i32_e32 v85, 2, v80
	v_and_b32_e32 v80, -4, v80
	v_ashrrev_i32_e32 v86, 2, v81
	v_and_b32_e32 v81, -4, v81
	v_ashrrev_i32_e32 v87, 2, v82
	v_and_b32_e32 v82, 0xffffffc, v82
	v_ashrrev_i32_e32 v88, 31, v47
	v_add_u32_e32 v89, 0x100, v47
	v_add_u32_e32 v46, v46, v52
	v_add_u32_e32 v76, v83, v76
	v_sub_u32_e32 v77, v77, v80
	v_lshrrev_b32_e32 v80, 29, v85
	v_lshlrev_b32_e32 v90, 6, v85
	v_sub_u32_e32 v91, v86, v85
	v_sub_u32_e32 v78, v78, v81
	v_lshrrev_b32_e32 v81, 29, v86
	v_sub_u32_e32 v137, v87, v86
	v_sub_u32_e32 v79, v79, v82
	v_lshrrev_b32_e32 v82, 29, v87
	v_lshrrev_b32_e32 v88, 30, v88
	v_ashrrev_i32_e32 v138, 31, v89
	v_and_b32_e32 v76, -8, v76
	v_add_u32_e32 v77, v77, v52
	v_add_u32_e32 v80, v85, v80
	v_add_u32_e32 v78, v78, v52
	v_add_u32_e32 v81, v86, v81
	v_lshlrev_b32_e32 v91, 6, v91
	v_add_u32_e32 v79, v79, v52
	v_add_u32_e32 v82, v87, v82
	v_lshlrev_b32_e32 v137, 7, v137
	v_add_u32_e32 v88, v47, v88
	v_lshrrev_b32_e32 v138, 30, v138
	v_sub_u32_e32 v76, v83, v76
	v_and_b32_e32 v80, -8, v80
	v_and_b32_e32 v81, -8, v81
	v_and_b32_e32 v82, 0xffffff8, v82
	v_ashrrev_i32_e32 v83, 2, v88
	v_and_b32_e32 v88, -4, v88
	v_add_u32_e32 v138, v89, v138
	v_xor_b32_e32 v46, v46, v76
	v_sub_u32_e32 v76, v85, v80
	v_sub_u32_e32 v80, v86, v81
	v_sub_u32_e32 v81, v87, v82
	v_sub_u32_e32 v47, v47, v88
	v_lshrrev_b32_e32 v82, 29, v83
	v_lshlrev_b32_e32 v85, 6, v83
	v_ashrrev_i32_e32 v86, 2, v138
	v_and_b32_e32 v87, -4, v138
	v_lshlrev_b32_e32 v88, 3, v46
	v_lshl_add_u32 v138, v46, 4, v84
	v_xor_b32_e32 v76, v77, v76
	v_xor_b32_e32 v77, v78, v80
	v_xor_b32_e32 v78, v79, v81
	v_add_u32_e32 v47, v47, v53
	v_add_u32_e32 v79, v83, v82
	v_sub_u32_e32 v80, v89, v87
	v_lshrrev_b32_e32 v81, 29, v86
	v_lshlrev_b32_e32 v82, 7, v86
	v_sub_u32_e32 v46, v76, v46
	v_sub_u32_e32 v76, v77, v76
	v_sub_u32_e32 v77, v78, v77
	v_and_b32_e32 v78, -8, v79
	v_add_u32_e32 v79, v47, v55
	v_add_u32_e32 v80, v80, v53
	v_add_u32_e32 v81, v86, v81
	v_lshlrev_b32_e32 v46, 3, v46
	v_lshl_add_u32 v76, v76, 3, v91
	v_lshlrev_b32_e32 v77, 4, v77
	v_sub_u32_e32 v78, v83, v78
	v_and_b32_e32 v81, -8, v81
	v_add_u32_e32 v83, v80, v55
	v_add3_u32 v46, v88, v90, v46
	v_lshlrev_b32_e32 v84, 1, v76
	v_xor_b32_e32 v47, v47, v78
	v_xor_b32_e32 v78, v79, v78
	v_sub_u32_e32 v79, v86, v81
	v_lshlrev_b32_e32 v139, 1, v46
	v_add_lshl_u32 v46, v76, v46, 1
	v_lshlrev_b32_e32 v76, 3, v47
	v_sub_u32_e32 v78, v78, v47
	v_xor_b32_e32 v80, v80, v79
	v_xor_b32_e32 v79, v83, v79
	v_lshlrev_b32_e32 v81, 4, v47
	v_add3_u32 v140, v139, 32, v84
	v_add3_u32 v137, v77, v137, v46
	v_sub_u32_e32 v46, v80, v47
	v_sub_u32_e32 v47, v79, v47
	v_add_lshl_u32 v76, v76, v85, 1
	v_add3_u32 v77, v81, v82, 32
	v_lshlrev_b32_e32 v78, 4, v78
	v_lshl_add_u32 v46, v46, 4, v77
	v_add3_u32 v84, v76, 32, v78
	v_lshl_add_u32 v47, v47, 4, v77
	ds_read_b128 v[76:79], v76 offset:32
	ds_read_b128 v[80:83], v46
	ds_read_b128 v[84:87], v84
	ds_read_b128 v[88:91], v47
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v118, v118, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v141, v26, s[12:15], 0 offen
	buffer_load_ushort v142, v43, s[12:15], 0 offen
	buffer_load_ushort v143, v44, s[12:15], 0 offen
	buffer_load_ushort v144, v45, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v72, v72, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v73, v73, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v74, v74, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v75, v75, s[12:15], 0 offen
	v_dot2c_f32_f16_e32 v92, v70, v76
	v_dot2c_f32_f16_e32 v94, v68, v77
	v_dot2c_f32_f16_e32 v96, v66, v78
	v_dot2c_f32_f16_e32 v98, v67, v79
	v_dot2c_f32_f16_e32 v93, v70, v80
	v_dot2c_f32_f16_e32 v95, v68, v81
	v_dot2c_f32_f16_e32 v97, v66, v82
	v_dot2c_f32_f16_e32 v99, v67, v83
	v_dot2c_f32_f16_e32 v100, v71, v84
	v_dot2c_f32_f16_e32 v102, v69, v85
	v_dot2c_f32_f16_e32 v104, v65, v86
	v_dot2c_f32_f16_e32 v106, v64, v87
	v_dot2c_f32_f16_e32 v101, v71, v88
	v_dot2c_f32_f16_e32 v103, v69, v89
	v_dot2c_f32_f16_e32 v105, v65, v90
	v_dot2c_f32_f16_e32 v107, v64, v91
	v_pk_add_f32 v[36:37], v[36:37], v[92:93]
	buffer_load_ushort v76, v108, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[94:95], v[36:37]
	s_nop 0
	v_pk_add_f32 v[36:37], v[96:97], v[36:37]
	buffer_load_ushort v77, v110, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[98:99], v[36:37]
	s_nop 0
	v_pk_add_f32 v[36:37], v[100:101], v[36:37]
	buffer_load_ushort v78, v112, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[102:103], v[36:37]
	s_nop 0
	v_pk_add_f32 v[36:37], v[104:105], v[36:37]
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s17
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v43, 0, v119, s[72:73]
	s_cselect_b64 s[26:27], -1, 0
	s_add_i32 s17, s83, -14
	v_mov_b32_e32 v26, s17
	s_mov_b32 s29, s16
	buffer_load_ushort v79, v114, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[106:107], v[36:37]
	buffer_load_ushort v80, v115, s[12:15], 0 offen
	buffer_load_ushort v81, v117, s[12:15], 0 offen
	v_readlane_b32 s72, v174, 23
	v_readlane_b32 s73, v174, 24
	v_readlane_b32 s74, v174, 25
	v_readlane_b32 s75, v174, 26
	s_cmp_gt_i32 s75, s16
	buffer_load_ushort v82, v26, s[12:15], 0 offen
	s_waitcnt vmcnt(32)
	v_cndmask_b32_e64 v44, 0, v120, s[70:71]
	s_cselect_b64 s[12:13], -1, 0
	s_add_i32 s83, s83, 32
	s_and_b64 s[70:71], s[22:23], s[2:3]
	s_and_b64 s[72:73], s[22:23], s[8:9]
	s_and_b64 s[74:75], s[22:23], s[0:1]
	s_and_b64 s[76:77], s[22:23], s[10:11]
	s_and_b64 s[78:79], s[22:23], s[90:91]
	s_and_b64 s[0:1], s[22:23], s[4:5]
	s_and_b64 s[84:85], s[22:23], s[84:85]
	s_and_b64 s[2:3], s[22:23], s[88:89]
	s_and_b64 s[86:87], s[22:23], s[50:51]
	s_and_b64 s[88:89], s[22:23], s[48:49]
	s_and_b64 s[90:91], s[22:23], s[92:93]
	s_and_b64 s[92:93], s[22:23], s[94:95]
	s_and_b64 s[94:95], s[22:23], s[96:97]
	s_and_b64 s[96:97], s[22:23], s[24:25]
	s_and_b64 s[98:99], s[22:23], s[26:27]
	v_readlane_b32 s24, v174, 23
	v_readlane_b32 s25, v174, 24
	v_readlane_b32 s26, v174, 25
	v_readlane_b32 s27, v174, 26
	s_and_b64 s[4:5], s[22:23], s[12:13]
	s_cmp_lg_u32 s28, s16
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e64 v45, 0, v121, s[46:47]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e32 v46, 0, v122, vcc
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v47, 0, v123, s[18:19]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e64 v64, 0, v124, s[52:53]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e64 v65, 0, v125, s[54:55]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e64 v66, 0, v126, s[56:57]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e64 v67, 0, v127, s[58:59]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e64 v68, 0, v128, s[60:61]
	s_waitcnt vmcnt(23)
	v_cndmask_b32_e64 v69, 0, v129, s[68:69]
	s_waitcnt vmcnt(22)
	v_cndmask_b32_e64 v70, 0, v130, s[66:67]
	s_waitcnt vmcnt(21)
	v_cndmask_b32_e64 v71, 0, v131, s[64:65]
	s_waitcnt vmcnt(20)
	v_cndmask_b32_e64 v83, 0, v132, s[62:63]
	s_waitcnt vmcnt(19)
	v_cndmask_b32_e64 v84, 0, v133, s[44:45]
	s_waitcnt vmcnt(18)
	v_cndmask_b32_e64 v85, 0, v134, s[42:43]
	s_waitcnt vmcnt(17)
	v_cndmask_b32_e64 v86, 0, v135, s[40:41]
	s_waitcnt vmcnt(16)
	v_cndmask_b32_e64 v87, 0, v136, s[6:7]
	v_cvt_f32_fp8_sdwa v88, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v113 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v116 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v93, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v94, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v83 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v70, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v83, v87 src0_sel:BYTE_0
	v_fma_mixlo_f16 v84, s24, v88, 0
	v_pk_mul_f32 v[26:27], s[20:21], v[26:27]
	v_pk_mul_f32 v[28:29], s[20:21], v[28:29]
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	v_fma_mixlo_f16 v85, s24, v90, 0
	v_pk_mul_f32 v[38:39], s[20:21], v[38:39]
	v_pk_mul_f32 v[40:41], s[20:21], v[40:41]
	v_pk_mul_f32 v[42:43], s[20:21], v[42:43]
	v_fma_mixlo_f16 v86, s24, v92, 0
	v_pk_mul_f32 v[44:45], s[20:21], v[44:45]
	v_pk_mul_f32 v[46:47], s[20:21], v[46:47]
	v_pk_mul_f32 v[64:65], s[20:21], v[64:65]
	v_fma_mixlo_f16 v87, s24, v94, 0
	v_pk_mul_f32 v[66:67], s[20:21], v[66:67]
	v_pk_mul_f32 v[68:69], s[20:21], v[68:69]
	v_pk_mul_f32 v[70:71], s[20:21], v[70:71]
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v88, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v38
	v_cvt_f16_f32_e32 v38, v39
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v40, v41
	v_cvt_f16_f32_e32 v41, v43
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v90, v44
	v_cvt_f16_f32_e32 v43, v45
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v44, v47
	v_cvt_f16_f32_e32 v45, v65
	v_cvt_f16_f32_e32 v47, v64
	v_cvt_f16_f32_e32 v64, v66
	v_cvt_f16_f32_e32 v65, v67
	v_cvt_f16_f32_e32 v68, v68
	v_cvt_f16_f32_e32 v66, v69
	v_cvt_f16_f32_e32 v67, v71
	v_cvt_f16_f32_e32 v69, v70
	v_pack_b32_f16 v28, v28, v30
	v_pack_b32_f16 v27, v27, v88
	v_pack_b32_f16 v26, v84, v26
	v_fma_mixhi_f16 v29, s24, v89, 0
	v_pack_b32_f16 v40, v40, v42
	v_pack_b32_f16 v39, v38, v39
	v_pack_b32_f16 v38, v85, v31
	v_fma_mixhi_f16 v41, s24, v91, 0
	v_pack_b32_f16 v44, v44, v47
	v_pack_b32_f16 v43, v43, v46
	v_pack_b32_f16 v42, v86, v90
	v_fma_mixhi_f16 v45, s24, v93, 0
	v_pack_b32_f16 v66, v66, v69
	v_pack_b32_f16 v65, v65, v68
	v_pack_b32_f16 v64, v87, v64
	v_fma_mixhi_f16 v67, s24, v83, 0
	ds_write_b128 v138, v[26:29] offset:32
	ds_write_b128 v139, v[38:41] offset:32
	ds_write_b128 v140, v[42:45]
	ds_write_b128 v137, v[64:67] offset:32
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v26, 16, v141
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v27, 16, v142
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v28, 16, v143
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v29, 16, v144
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v30, 16, v72
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v31, 16, v73
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v38, 16, v74
	v_lshlrev_b32_e32 v39, 16, v118
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v29, v29
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v40, 16, v75
	v_cvt_f16_f32_e32 v40, v40
	v_cndmask_b32_e64 v26, 0, v26, s[4:5]
	v_cndmask_b32_e64 v27, 0, v27, s[70:71]
	v_cndmask_b32_e64 v28, 0, v28, s[72:73]
	v_cndmask_b32_e64 v29, 0, v29, s[74:75]
	v_cndmask_b32_e64 v30, 0, v30, s[76:77]
	v_cndmask_b32_e64 v31, 0, v31, s[78:79]
	v_cndmask_b32_e64 v38, 0, v38, s[0:1]
	v_cndmask_b32_e64 v39, 0, v39, s[84:85]
	v_pack_b32_f16 v70, v26, v27
	v_pack_b32_f16 v68, v28, v29
	v_pack_b32_f16 v66, v30, v31
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v26, 16, v76
	v_cndmask_b32_e64 v27, 0, v40, s[2:3]
	v_cvt_f16_f32_e32 v26, v26
	v_pack_b32_f16 v67, v38, v27
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v27, 16, v77
	v_cvt_f16_f32_e32 v27, v27
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v28, 16, v78
	v_cvt_f16_f32_e32 v28, v28
	v_cndmask_b32_e64 v26, 0, v26, s[86:87]
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v29, 16, v79
	v_pack_b32_f16 v64, v26, v39
	v_cvt_f16_f32_e32 v26, v29
	v_cndmask_b32_e64 v27, 0, v27, s[88:89]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v29, 16, v80
	v_cvt_f16_f32_e32 v29, v29
	v_cndmask_b32_e64 v28, 0, v28, s[90:91]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v30, 16, v81
	v_pack_b32_f16 v65, v28, v27
	v_cvt_f16_f32_e32 v27, v30
	v_cndmask_b32_e64 v26, 0, v26, s[92:93]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v28, 16, v82
	v_cvt_f16_f32_e32 v28, v28
	v_cndmask_b32_e64 v29, 0, v29, s[94:95]
	v_pack_b32_f16 v69, v29, v26
	v_cndmask_b32_e64 v26, 0, v27, s[96:97]
	v_cndmask_b32_e64 v27, 0, v28, s[98:99]
	v_pack_b32_f16 v71, v27, v26
	s_cbranch_scc1 .LBB12_7
; %bb.8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi1ELin1ELin1EEEES13_EELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS17_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES14_LS15_0EEENSN_IJNS17_ILi512EEES19_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1K_Lb0EEESS_EEENSN_IJSU_SV_EEENSN_IJSV_SW_EEESW_lNS4_IJ3
	v_readlane_b32 s93, v174, 31
	v_readlane_b32 s94, v173, 31
	v_readlane_b32 s95, v173, 32
	v_readlane_b32 s16, v174, 27
	v_readlane_b32 s17, v174, 28
	v_readlane_b32 s18, v174, 29
	v_readlane_b32 s19, v174, 30
	v_readlane_b32 s8, v174, 32
	v_readlane_b32 s9, v174, 33
	v_readlane_b32 s10, v174, 34
	v_readlane_b32 s6, v174, 35
	v_readlane_b32 s40, v174, 36
	v_readlane_b32 s41, v174, 37
	v_readlane_b32 s42, v174, 38
	v_readlane_b32 s43, v174, 39
	v_readlane_b32 s44, v174, 40
	v_readlane_b32 s45, v174, 41
	v_readlane_b32 s46, v174, 42
	v_readlane_b32 s47, v174, 43
	v_readlane_b32 s52, v174, 44
	v_readlane_b32 s53, v174, 45
	v_readlane_b32 s54, v174, 46
	v_readlane_b32 s55, v174, 47
	v_readlane_b32 s56, v174, 48
	v_readlane_b32 s57, v174, 49
	v_readlane_b32 s58, v174, 50
	v_readlane_b32 s59, v174, 51
	v_readlane_b32 s60, v174, 52
	v_readlane_b32 s61, v174, 53
	v_readlane_b32 s62, v174, 54
	v_readlane_b32 s63, v174, 55
	v_readlane_b32 s64, v174, 56
	v_readlane_b32 s65, v174, 57
	v_readlane_b32 s66, v174, 58
	v_readlane_b32 s67, v174, 59
	v_readlane_b32 s68, v174, 60
	v_readlane_b32 s69, v174, 61
	v_readlane_b32 s70, v174, 62
	v_readlane_b32 s71, v174, 63
	v_readlane_b32 s72, v173, 0
	v_readlane_b32 s73, v173, 1
	v_readlane_b32 s74, v173, 2
	v_readlane_b32 s75, v173, 3
	v_readlane_b32 s76, v173, 4
	v_readlane_b32 s77, v173, 5
	v_readlane_b32 s78, v173, 6
	v_readlane_b32 s79, v173, 7
	v_readlane_b32 s84, v173, 8
	v_readlane_b32 s85, v173, 9
	v_readlane_b32 s88, v173, 10
	v_readlane_b32 s89, v173, 11
	v_readlane_b32 s90, v173, 12
	v_readlane_b32 s91, v173, 13
	v_readlane_b32 s96, v173, 14
	v_readlane_b32 s97, v173, 15
	v_readlane_b32 s98, v173, 16
	v_readlane_b32 s99, v173, 17
	v_readlane_b32 s12, v173, 29
	v_readlane_b32 s13, v173, 30
	s_branch .LBB12_10
.LBB12_9:
	v_mov_b32_e32 v36, 0
.LBB12_10:                              ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi1ELin1ELin1EEEES13_EELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS17_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES14_LS15_0EEENSN_IJNS17_ILi512EEES19_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1K_Lb0EEESS_EEENSN_IJSU_SV_EEENSN_IJSV_SW_EEESW_lNS4_IJ1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v16, s1, 6, v49
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v53
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v55
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v53
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v55
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s93
	s_mul_i32 s2, s1, s16
	s_cmp_gt_i32 s26, s1
	s_cselect_b64 s[86:87], -1, 0
	s_mov_b32 s83, 0x20000
	s_lshl_b32 s4, s2, 1
	v_mov_b32_e32 v38, s4
	buffer_load_ushort v41, v38, s[80:83], 0 offen
	buffer_load_ushort v42, v38, s[80:83], 0 offen offset:2
	buffer_load_ushort v43, v38, s[80:83], 0 offen offset:4
	buffer_load_ushort v44, v38, s[80:83], 0 offen offset:6
	buffer_load_ushort v45, v38, s[80:83], 0 offen offset:8
	buffer_load_ushort v46, v38, s[80:83], 0 offen offset:10
	buffer_load_ushort v47, v38, s[80:83], 0 offen offset:12
	buffer_load_ushort v72, v38, s[80:83], 0 offen offset:14
	buffer_load_ushort v73, v38, s[80:83], 0 offen offset:16
	buffer_load_ushort v74, v38, s[80:83], 0 offen offset:18
	buffer_load_ushort v75, v38, s[80:83], 0 offen offset:20
	buffer_load_ushort v76, v38, s[80:83], 0 offen offset:22
	buffer_load_ushort v77, v38, s[80:83], 0 offen offset:24
	buffer_load_ushort v78, v38, s[80:83], 0 offen offset:26
	buffer_load_ushort v79, v38, s[80:83], 0 offen offset:28
	buffer_load_ushort v80, v38, s[80:83], 0 offen offset:30
	v_lshl_add_u32 v40, s0, 5, v48
	v_add_u32_e32 v81, 0x400, v40
	v_mad_u64_u32 v[38:39], s[0:1], v81, s17, v[32:33]
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v39, 16, v41
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v41, 16, v42
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v42, 16, v43
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v43, 16, v44
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v44, 16, v45
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_readlane_b32 s0, v174, 3
	v_readlane_b32 s1, v174, 4
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v45, 0, v39, vcc
	v_readlane_b32 s0, v174, 5
	v_readlane_b32 s1, v174, 6
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_readlane_b32 s0, v174, 7
	v_readlane_b32 s1, v174, 8
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v82, 0, v42, vcc
	v_readlane_b32 s0, v174, 9
	v_readlane_b32 s1, v174, 10
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v43, 0, v43, vcc
	v_readlane_b32 s0, v174, 11
	v_readlane_b32 s1, v174, 12
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v83, 0, v44, vcc
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v39, 16, v46
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v42, 16, v47
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[88:89], s[86:87]
	v_cndmask_b32_e32 v47, 0, v39, vcc
	s_and_b64 vcc, s[90:91], s[86:87]
	v_cndmask_b32_e32 v84, 0, v42, vcc
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v39, 16, v72
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v42, 16, v73
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[76:77], s[86:87]
	v_cndmask_b32_e32 v72, 0, v39, vcc
	v_readlane_b32 s0, v174, 13
	v_readlane_b32 s1, v174, 14
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v85, 0, v42, vcc
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v39, 16, v74
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v42, 16, v75
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[96:97], s[86:87]
	v_cndmask_b32_e32 v86, 0, v39, vcc
	s_and_b64 vcc, s[78:79], s[86:87]
	v_cndmask_b32_e32 v87, 0, v42, vcc
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v39, 16, v76
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v42, 16, v77
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[70:71], s[86:87]
	v_cndmask_b32_e32 v77, 0, v39, vcc
	s_and_b64 vcc, s[68:69], s[86:87]
	v_cndmask_b32_e32 v88, 0, v42, vcc
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v39, 16, v78
	v_cvt_f16_f32_e32 v39, v39
	s_mov_b64 s[0:1], s[80:81]
	s_mov_b64 s[2:3], s[82:83]
	s_mov_b32 s0, s8
	s_mov_b32 s1, s9
	s_mov_b32 s2, s10
	buffer_load_ubyte v78, v38, s[0:3], 0 offen
	s_and_b64 vcc, s[66:67], s[86:87]
	v_cndmask_b32_e32 v89, 0, v39, vcc
	buffer_load_ubyte v90, v38, s[0:3], 0 offen offset:1
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v39, 16, v79
	v_cvt_f16_f32_e32 v39, v39
	buffer_load_ubyte v79, v38, s[0:3], 0 offen offset:2
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v42, 16, v80
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[64:65], s[86:87]
	v_cndmask_b32_e32 v39, 0, v39, vcc
	s_and_b64 vcc, s[62:63], s[86:87]
	v_cndmask_b32_e32 v42, 0, v42, vcc
	buffer_load_ubyte v91, v38, s[0:3], 0 offen offset:3
	v_pack_b32_f16 v39, v39, v42
	v_cmp_gt_i32_e64 s[30:31], s95, v81
	buffer_load_ubyte v92, v38, s[0:3], 0 offen offset:4
	buffer_load_ubyte v93, v38, s[0:3], 0 offen offset:5
	buffer_load_ubyte v94, v38, s[0:3], 0 offen offset:6
	buffer_load_ubyte v95, v38, s[0:3], 0 offen offset:7
	v_add_u32_e32 v46, 0x480, v40
	v_add_u32_e32 v42, s33, v38
	v_add_u32_e32 v73, 7, v42
	v_cmp_gt_i32_e64 s[34:35], s95, v46
	v_add_u32_e32 v74, 6, v42
	v_add_u32_e32 v75, 5, v42
	v_add_u32_e32 v76, 4, v42
	v_add_u32_e32 v80, 3, v42
	v_add_u32_e32 v81, 2, v42
	v_add_u32_e32 v96, 1, v42
	buffer_load_ubyte v97, v74, s[0:3], 0 offen
	buffer_load_ubyte v98, v75, s[0:3], 0 offen
	buffer_load_ubyte v99, v76, s[0:3], 0 offen
	buffer_load_ubyte v100, v80, s[0:3], 0 offen
	buffer_load_ubyte v101, v81, s[0:3], 0 offen
	buffer_load_ubyte v102, v96, s[0:3], 0 offen
	buffer_load_ubyte v103, v73, s[0:3], 0 offen
	buffer_load_ubyte v104, v42, s[0:3], 0 offen
	v_add_u32_e32 v44, 0x500, v40
	v_add_u32_e32 v42, s33, v42
	v_cmp_gt_i32_e64 s[36:37], s95, v44
	v_add_u32_e32 v96, s33, v96
	v_add_u32_e32 v81, s33, v81
	v_add_u32_e32 v80, s33, v80
	v_add_u32_e32 v76, s33, v76
	v_add_u32_e32 v75, s33, v75
	v_add_u32_e32 v74, s33, v74
	v_add_u32_e32 v73, s33, v73
	buffer_load_ubyte v105, v42, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v96, v96, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v106, v81, s[0:3], 0 offen
	buffer_load_ubyte v107, v80, s[0:3], 0 offen
	buffer_load_ubyte v108, v76, s[0:3], 0 offen
	buffer_load_ubyte v109, v75, s[0:3], 0 offen
	buffer_load_ubyte v110, v74, s[0:3], 0 offen
	buffer_load_ubyte v111, v73, s[0:3], 0 offen
	v_add_u32_e32 v42, 0x580, v40
	v_add_u32_e32 v73, s33, v73
	v_cmp_gt_i32_e64 s[38:39], s95, v42
	v_add_u32_e32 v74, -1, v73
	v_add_u32_e32 v75, -2, v73
	v_add_u32_e32 v76, -3, v73
	v_add_u32_e32 v80, -4, v73
	v_add_u32_e32 v81, -5, v73
	v_add_u32_e32 v112, -6, v73
	v_add_u32_e32 v113, -7, v73
	buffer_load_ubyte v114, v73, s[0:3], 0 offen
	buffer_load_ubyte v115, v74, s[0:3], 0 offen
	buffer_load_ubyte v116, v75, s[0:3], 0 offen
	buffer_load_ubyte v117, v76, s[0:3], 0 offen
	buffer_load_ubyte v118, v80, s[0:3], 0 offen
	buffer_load_ubyte v119, v81, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v112, v112, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v113, v113, s[0:3], 0 offen
	v_pack_b32_f16 v76, v45, v41
	v_pack_b32_f16 v75, v82, v43
	v_pack_b32_f16 v73, v83, v47
	v_pack_b32_f16 v74, v84, v72
	v_pack_b32_f16 v72, v85, v86
	s_and_b64 vcc, s[60:61], s[30:31]
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e32 v41, 0, v78, vcc
	v_cvt_f32_fp8_sdwa v41, v41 src0_sel:BYTE_0
	s_and_b64 vcc, s[58:59], s[30:31]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e32 v43, 0, v90, vcc
	v_cvt_f32_fp8_sdwa v80, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[56:57], s[30:31]
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e32 v43, 0, v79, vcc
	v_cvt_f32_fp8_sdwa v81, v43 src0_sel:BYTE_0
	v_pack_b32_f16 v78, v87, v77
	v_pack_b32_f16 v77, v88, v89
	v_fma_mixlo_f16 v41, s24, v41, 0
	v_pk_mul_f32 v[80:81], s[20:21], v[80:81]
	s_and_b64 vcc, s[54:55], s[30:31]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e32 v43, 0, v91, vcc
	v_cvt_f32_fp8_sdwa v82, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[52:53], s[30:31]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e32 v43, 0, v92, vcc
	v_cvt_f32_fp8_sdwa v83, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[46:47], s[30:31]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e32 v43, 0, v93, vcc
	v_cvt_f32_fp8_sdwa v84, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[44:45], s[30:31]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e32 v43, 0, v94, vcc
	v_cvt_f32_fp8_sdwa v85, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v81
	v_pk_mul_f32 v[82:83], s[20:21], v[82:83]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v83
	v_pk_mul_f32 v[84:85], s[20:21], v[84:85]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v84
	v_cvt_f16_f32_e32 v79, v82
	v_cvt_f16_f32_e32 v80, v80
	v_cvt_f16_f32_e32 v83, v85
	v_pack_b32_f16 v82, v45, v47
	v_pack_b32_f16 v81, v43, v79
	s_and_b64 vcc, s[40:41], s[30:31]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e32 v43, 0, v95, vcc
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[60:61], s[34:35]
	s_waitcnt vmcnt(16)
	v_cndmask_b32_e32 v45, 0, v104, vcc
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_and_b64 vcc, s[42:43], s[34:35]
	v_cndmask_b32_e32 v47, 0, v102, vcc
	v_cvt_f32_fp8_sdwa v84, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[74:75], s[34:35]
	v_cndmask_b32_e32 v47, 0, v101, vcc
	v_cvt_f32_fp8_sdwa v85, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v80, v41, v80
	v_fma_mixhi_f16 v83, s24, v43, 0
	v_fma_mixlo_f16 v41, s24, v45, 0
	v_pk_mul_f32 v[84:85], s[20:21], v[84:85]
	s_and_b64 vcc, s[72:73], s[34:35]
	v_cndmask_b32_e32 v43, 0, v100, vcc
	v_cvt_f32_fp8_sdwa v86, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[84:85], s[34:35]
	v_cndmask_b32_e32 v43, 0, v99, vcc
	v_cvt_f32_fp8_sdwa v87, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[98:99], s[34:35]
	v_cndmask_b32_e32 v43, 0, v98, vcc
	v_cvt_f32_fp8_sdwa v88, v43 src0_sel:BYTE_0
	v_readlane_b32 s0, v174, 15
	v_readlane_b32 s1, v174, 16
	s_and_b64 vcc, s[0:1], s[34:35]
	v_cndmask_b32_e32 v43, 0, v97, vcc
	v_cvt_f32_fp8_sdwa v89, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v85
	v_pk_mul_f32 v[86:87], s[20:21], v[86:87]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v87
	v_pk_mul_f32 v[88:89], s[20:21], v[88:89]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v88
	v_cvt_f16_f32_e32 v79, v86
	v_cvt_f16_f32_e32 v84, v84
	v_cvt_f16_f32_e32 v87, v89
	v_pack_b32_f16 v86, v45, v47
	v_pack_b32_f16 v85, v43, v79
	s_and_b64 vcc, s[40:41], s[34:35]
	v_cndmask_b32_e32 v43, 0, v103, vcc
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[60:61], s[36:37]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e32 v45, 0, v105, vcc
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_and_b64 vcc, s[58:59], s[36:37]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e32 v47, 0, v96, vcc
	v_cvt_f32_fp8_sdwa v88, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[56:57], s[36:37]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e32 v47, 0, v106, vcc
	v_cvt_f32_fp8_sdwa v89, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v84, v41, v84
	v_fma_mixhi_f16 v87, s24, v43, 0
	v_fma_mixlo_f16 v41, s24, v45, 0
	v_pk_mul_f32 v[88:89], s[20:21], v[88:89]
	s_and_b64 vcc, s[54:55], s[36:37]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e32 v43, 0, v107, vcc
	v_cvt_f32_fp8_sdwa v90, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[52:53], s[36:37]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e32 v43, 0, v108, vcc
	v_cvt_f32_fp8_sdwa v91, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[46:47], s[36:37]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v43, 0, v109, vcc
	v_cvt_f32_fp8_sdwa v92, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[44:45], s[36:37]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v43, 0, v110, vcc
	v_cvt_f32_fp8_sdwa v93, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v89
	v_pk_mul_f32 v[90:91], s[20:21], v[90:91]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v91
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v92
	v_cvt_f16_f32_e32 v79, v90
	v_cvt_f16_f32_e32 v88, v88
	v_cvt_f16_f32_e32 v91, v93
	v_pack_b32_f16 v90, v45, v47
	v_pack_b32_f16 v89, v43, v79
	s_and_b64 vcc, s[40:41], s[36:37]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v43, 0, v111, vcc
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[60:61], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v45, 0, v113, vcc
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_and_b64 vcc, s[42:43], s[38:39]
	v_cndmask_b32_e32 v47, 0, v112, vcc
	v_cvt_f32_fp8_sdwa v92, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[74:75], s[38:39]
	v_cndmask_b32_e32 v47, 0, v119, vcc
	v_cvt_f32_fp8_sdwa v93, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v88, v41, v88
	v_fma_mixhi_f16 v91, s24, v43, 0
	v_fma_mixlo_f16 v41, s24, v45, 0
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v92
	v_cvt_f16_f32_e32 v45, v93
	s_and_b64 vcc, s[72:73], s[38:39]
	v_cndmask_b32_e32 v47, 0, v118, vcc
	v_cvt_f32_fp8_sdwa v92, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[84:85], s[38:39]
	v_cndmask_b32_e32 v47, 0, v117, vcc
	v_cvt_f32_fp8_sdwa v93, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[98:99], s[38:39]
	v_cndmask_b32_e32 v47, 0, v116, vcc
	v_cvt_f32_fp8_sdwa v94, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[0:1], s[38:39]
	v_cndmask_b32_e32 v47, 0, v115, vcc
	v_cvt_f32_fp8_sdwa v95, v47 src0_sel:BYTE_0
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v92
	v_cvt_f16_f32_e32 v79, v93
	v_pk_mul_f32 v[92:93], s[20:21], v[94:95]
	s_nop 0
	v_cvt_f16_f32_e32 v95, v93
	v_cvt_f16_f32_e32 v92, v92
	s_and_b64 vcc, s[40:41], s[38:39]
	v_cndmask_b32_e32 v93, 0, v114, vcc
	v_cvt_f32_fp8_sdwa v96, v93 src0_sel:BYTE_0
	v_pack_b32_f16 v94, v79, v92
	v_pack_b32_f16 v93, v45, v47
	v_pack_b32_f16 v92, v41, v43
	v_fma_mixhi_f16 v95, s24, v96, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v40
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v40, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v40, v41
	v_add_u32_e32 v41, v41, v52
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[80:83] offset:32
	v_add_u32_e32 v43, 0x80, v40
	v_ashrrev_i32_e32 v47, 31, v43
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v43, v47
	v_ashrrev_i32_e32 v79, 2, v47
	v_and_b32_e32 v47, -4, v47
	v_sub_u32_e32 v43, v43, v47
	v_add_u32_e32 v43, v43, v52
	v_lshrrev_b32_e32 v47, 29, v79
	v_add_u32_e32 v47, v79, v47
	v_and_b32_e32 v47, -8, v47
	v_sub_u32_e32 v47, v79, v47
	v_xor_b32_e32 v43, v43, v47
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v47, 6, v79
	v_add3_u32 v41, v45, v47, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[84:87] offset:32
	v_add_u32_e32 v47, 0x100, v40
	v_ashrrev_i32_e32 v80, 31, v47
	v_lshrrev_b32_e32 v80, 30, v80
	v_add_u32_e32 v80, v47, v80
	v_ashrrev_i32_e32 v81, 2, v80
	v_sub_u32_e32 v79, v81, v79
	v_and_b32_e32 v80, -4, v80
	v_sub_u32_e32 v47, v47, v80
	v_add_u32_e32 v47, v47, v52
	v_lshrrev_b32_e32 v80, 29, v81
	v_add_u32_e32 v80, v81, v80
	v_and_b32_e32 v80, -8, v80
	v_sub_u32_e32 v80, v81, v80
	v_xor_b32_e32 v47, v47, v80
	v_sub_u32_e32 v43, v47, v43
	v_lshlrev_b32_e32 v79, 6, v79
	v_lshl_add_u32 v43, v43, 3, v79
	v_lshlrev_b32_e32 v79, 1, v43
	v_add3_u32 v45, v45, 32, v79
	ds_write_b128 v45, v[88:91]
	v_add_u32_e32 v40, 0x180, v40
	v_ashrrev_i32_e32 v45, 31, v40
	v_lshrrev_b32_e32 v45, 30, v45
	v_add_u32_e32 v45, v40, v45
	v_ashrrev_i32_e32 v79, 2, v45
	v_sub_u32_e32 v80, v79, v81
	v_and_b32_e32 v45, 0xffffffc, v45
	v_sub_u32_e32 v40, v40, v45
	v_add_u32_e32 v40, v40, v52
	v_lshrrev_b32_e32 v45, 29, v79
	v_add_u32_e32 v45, v79, v45
	v_and_b32_e32 v45, 0xffffff8, v45
	v_sub_u32_e32 v45, v79, v45
	v_xor_b32_e32 v40, v40, v45
	v_sub_u32_e32 v40, v40, v47
	v_lshlrev_b32_e32 v40, 4, v40
	v_lshlrev_b32_e32 v45, 7, v80
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v40, v40, v45, v41
	ds_write_b128 v40, v[92:95] offset:32
	s_mov_b32 s91, 0
	s_and_b64 vcc, exec, s[12:13]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB12_14
; %bb.11:                               ; %.preheader.i263.i.i.i.i
	s_max_i32 s2, s6, 2
	v_mad_u64_u32 v[42:43], s[0:1], s17, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s17, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s17, v46, v[32:33]
	s_add_i32 s33, s4, 62
	s_lshl_b32 s90, s2, 4
	s_add_i32 s90, s90, -16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s8
	v_mov_b32_e32 v45, s9
	v_mov_b32_e32 v47, s10
	v_mov_b32_e32 v79, s80
	v_mov_b32_e32 v80, s81
	v_mov_b32_e32 v81, s82
	v_mov_b32_e32 v41, v40
.LBB12_12:                              ; %.lr.ph.i659.i264.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s92, s91, 16
	v_add_u32_e32 v82, s91, v32
	v_readfirstlane_b32 s80, v33
	s_sub_i32 s0, s33, 30
	v_add_u32_e32 v83, 16, v82
	v_add_u32_e32 v84, 17, v82
	v_add_u32_e32 v85, 18, v82
	v_add_u32_e32 v86, 19, v82
	v_add_u32_e32 v87, 20, v82
	v_add_u32_e32 v88, 21, v82
	v_add_u32_e32 v89, 22, v82
	v_add_u32_e32 v90, 23, v82
	s_ashr_i32 s6, s80, 31
	v_mov_b32_e32 v82, s0
	v_lshl_add_u32 v93, s80, 5, v48
	v_cmp_gt_i32_e32 vcc, s27, v84
	v_cmp_gt_i32_e64 s[0:1], s27, v85
	v_cmp_gt_i32_e64 s[2:3], s27, v86
	v_cmp_gt_i32_e64 s[4:5], s27, v87
	v_cmp_gt_i32_e64 s[16:17], s27, v88
	v_cmp_gt_i32_e64 s[18:19], s27, v89
	v_cmp_gt_i32_e64 s[22:23], s27, v90
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[24:25], s11, v90
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[26:27], s11, v89
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[28:29], s11, v88
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[64:65], s11, v87
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[66:67], s11, v86
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[68:69], s11, v85
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_gt_i32_e64 s[70:71], s11, v83
	s_lshr_b32 s81, s6, 30
	s_and_b64 s[74:75], s[30:31], vcc
	s_and_b64 s[76:77], s[30:31], s[0:1]
	s_and_b64 s[78:79], s[30:31], s[2:3]
	s_and_b64 s[62:63], s[30:31], s[4:5]
	s_and_b64 s[60:61], s[30:31], s[16:17]
	s_and_b64 s[58:59], s[30:31], s[18:19]
	s_and_b64 s[56:57], s[30:31], s[22:23]
	s_and_b64 s[40:41], s[34:35], s[22:23]
	s_and_b64 s[42:43], s[34:35], s[24:25]
	s_and_b64 s[44:45], s[34:35], s[26:27]
	s_and_b64 s[46:47], s[34:35], s[28:29]
	s_and_b64 s[12:13], s[34:35], s[64:65]
	s_and_b64 s[14:15], s[34:35], s[66:67]
	s_and_b64 s[52:53], s[34:35], s[68:69]
	s_and_b64 s[54:55], s[34:35], s[70:71]
	s_and_b64 s[6:7], s[36:37], s[70:71]
	s_and_b64 s[8:9], s[36:37], vcc
	s_and_b64 s[10:11], s[36:37], s[0:1]
	s_and_b64 s[48:49], s[36:37], s[2:3]
	s_and_b64 s[50:51], s[36:37], s[4:5]
	s_and_b64 s[16:17], s[36:37], s[16:17]
	s_and_b64 s[18:19], s[36:37], s[18:19]
	s_and_b64 s[84:85], s[36:37], s[22:23]
	s_and_b64 vcc, s[38:39], s[22:23]
	s_and_b64 s[0:1], s[38:39], s[24:25]
	s_and_b64 s[72:73], s[38:39], s[26:27]
	s_and_b64 s[4:5], s[38:39], s[28:29]
	s_and_b64 s[22:23], s[38:39], s[64:65]
	s_and_b64 s[24:25], s[38:39], s[66:67]
	s_and_b64 s[26:27], s[38:39], s[68:69]
	s_add_i32 s2, s80, s81
	s_and_b32 s2, s2, 0x3fffffc
	s_sub_i32 s2, s80, s2
	v_lshl_or_b32 v96, s2, 6, v49
	s_and_b64 s[28:29], s[38:39], s[70:71]
	s_and_b64 s[2:3], s[30:31], s[70:71]
	s_add_i32 s64, s91, 17
	v_readlane_b32 s68, v174, 23
	v_readlane_b32 s69, v174, 24
	v_readlane_b32 s70, v174, 25
	v_readlane_b32 s71, v174, 26
	s_cmp_gt_i32 s71, s64
	v_add_u32_e32 v89, s91, v38
	v_readfirstlane_b32 s80, v43
	v_readfirstlane_b32 s81, v45
	v_readfirstlane_b32 s82, v47
	s_nop 4
	buffer_load_ubyte v83, v89, s[80:83], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v83, 0, v83, s[2:3]
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s64, s33, 28
	v_mov_b32_e32 v94, s64
	s_add_i32 s64, s91, 18
	v_readlane_b32 s68, v174, 23
	v_readlane_b32 s69, v174, 24
	v_readlane_b32 s70, v174, 25
	v_readlane_b32 s71, v174, 26
	s_cmp_gt_i32 s71, s64
	buffer_load_ubyte v84, v89, s[80:83], 0 offen offset:17
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v84, 0, v84, s[74:75]
	s_cselect_b64 s[64:65], -1, 0
	s_sub_i32 s66, s33, 26
	v_mov_b32_e32 v95, s66
	s_add_i32 s66, s91, 19
	v_readlane_b32 s68, v174, 23
	v_readlane_b32 s69, v174, 24
	v_readlane_b32 s70, v174, 25
	v_readlane_b32 s71, v174, 26
	s_cmp_gt_i32 s71, s66
	buffer_load_ubyte v85, v89, s[80:83], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v85, 0, v85, s[76:77]
	s_cselect_b64 s[66:67], -1, 0
	s_sub_i32 s68, s33, 24
	v_mov_b32_e32 v97, s68
	s_add_i32 s68, s91, 20
	v_readlane_b32 s96, v174, 23
	v_readlane_b32 s97, v174, 24
	v_readlane_b32 s98, v174, 25
	v_readlane_b32 s99, v174, 26
	s_cmp_gt_i32 s99, s68
	buffer_load_ubyte v86, v89, s[80:83], 0 offen offset:19
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v86, 0, v86, s[78:79]
	s_cselect_b64 s[68:69], -1, 0
	s_sub_i32 s70, s33, 22
	v_mov_b32_e32 v98, s70
	s_add_i32 s70, s91, 21
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s70
	buffer_load_ubyte v87, v89, s[80:83], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v87, 0, v87, s[62:63]
	s_cselect_b64 s[62:63], -1, 0
	s_sub_i32 s70, s33, 20
	v_mov_b32_e32 v99, s70
	s_add_i32 s70, s91, 22
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s70
	buffer_load_ubyte v88, v89, s[80:83], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v88, 0, v88, s[60:61]
	s_cselect_b64 s[60:61], -1, 0
	s_sub_i32 s70, s33, 18
	v_mov_b32_e32 v100, s70
	s_add_i32 s70, s91, 23
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s70
	v_add_u32_e32 v102, s91, v46
	buffer_load_ubyte v90, v89, s[80:83], 0 offen offset:22
	buffer_load_ubyte v91, v89, s[80:83], 0 offen offset:23
	buffer_load_ubyte v92, v102, s[80:83], 0 offen offset:16
	buffer_load_ubyte v103, v102, s[80:83], 0 offen offset:17
	buffer_load_ubyte v104, v102, s[80:83], 0 offen offset:18
	buffer_load_ubyte v105, v102, s[80:83], 0 offen offset:19
	buffer_load_ubyte v106, v102, s[80:83], 0 offen offset:20
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v89, 0, v90, s[58:59]
	s_cselect_b64 s[58:59], -1, 0
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v90, 0, v91, s[56:57]
	s_add_i32 s56, s33, -16
	s_add_i32 s57, s91, 31
	v_mov_b32_e32 v101, s56
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s57
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v91, 0, v92, s[54:55]
	s_cselect_b64 s[54:55], -1, 0
	s_add_i32 s70, s91, 30
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s57
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v92, 0, v103, s[52:53]
	s_cselect_b64 s[56:57], -1, 0
	s_add_i32 s52, s33, -2
	v_mov_b32_e32 v134, s52
	s_add_i32 s52, s91, 29
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s70
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v135, 0, v104, s[14:15]
	s_cselect_b64 s[14:15], -1, 0
	s_add_i32 s53, s33, -4
	v_mov_b32_e32 v136, s53
	s_add_i32 s53, s91, 28
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s52
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v137, 0, v105, s[12:13]
	s_cselect_b64 s[70:71], -1, 0
	s_add_i32 s12, s33, -6
	v_mov_b32_e32 v138, s12
	s_add_i32 s12, s91, 27
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s53
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v139, 0, v106, s[46:47]
	s_cselect_b64 s[74:75], -1, 0
	s_add_i32 s13, s33, -8
	v_mov_b32_e32 v140, s13
	s_add_i32 s13, s91, 26
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s12
	s_cselect_b64 s[76:77], -1, 0
	s_add_i32 s12, s33, -10
	v_mov_b32_e32 v141, s12
	v_add_u32_e32 v103, s91, v44
	v_add_u32_e32 v104, s91, v42
	s_add_i32 s12, s91, 25
	v_readlane_b32 s96, v174, 23
	v_readlane_b32 s97, v174, 24
	v_readlane_b32 s98, v174, 25
	v_readlane_b32 s99, v174, 26
	s_cmp_ge_i32 s99, s13
	buffer_load_ubyte v105, v102, s[80:83], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v142, 0, v105, s[44:45]
	s_cselect_b64 s[78:79], -1, 0
	s_add_i32 s13, s33, -12
	v_mov_b32_e32 v143, s13
	v_mov_b32_e32 v118, 0
	v_mov_b32_e32 v120, 0
	v_mov_b32_e32 v122, 0
	v_mov_b32_e32 v124, 0
	v_mov_b32_e32 v119, 0
	v_mov_b32_e32 v121, 0
	v_mov_b32_e32 v123, 0
	v_mov_b32_e32 v125, 0
	v_mov_b32_e32 v126, 0
	v_mov_b32_e32 v128, 0
	v_mov_b32_e32 v130, 0
	v_mov_b32_e32 v132, 0
	v_mov_b32_e32 v127, 0
	v_mov_b32_e32 v129, 0
	v_mov_b32_e32 v131, 0
	v_mov_b32_e32 v133, 0
	v_mov_b32_e32 v144, s33
	buffer_load_ubyte v145, v102, s[80:83], 0 offen offset:22
	buffer_load_ubyte v146, v102, s[80:83], 0 offen offset:23
	buffer_load_ubyte v147, v103, s[80:83], 0 offen offset:16
	buffer_load_ubyte v148, v103, s[80:83], 0 offen offset:17
	buffer_load_ubyte v149, v103, s[80:83], 0 offen offset:18
	buffer_load_ubyte v150, v103, s[80:83], 0 offen offset:19
	buffer_load_ubyte v151, v103, s[80:83], 0 offen offset:20
	buffer_load_ubyte v152, v103, s[80:83], 0 offen offset:21
	buffer_load_ubyte v153, v103, s[80:83], 0 offen offset:22
	buffer_load_ubyte v154, v103, s[80:83], 0 offen offset:23
	buffer_load_ubyte v155, v104, s[80:83], 0 offen offset:16
	buffer_load_ubyte v156, v104, s[80:83], 0 offen offset:17
	buffer_load_ubyte v157, v104, s[80:83], 0 offen offset:18
	buffer_load_ubyte v158, v104, s[80:83], 0 offen offset:19
	buffer_load_ubyte v159, v104, s[80:83], 0 offen offset:20
	buffer_load_ubyte v160, v104, s[80:83], 0 offen offset:21
	buffer_load_ubyte v161, v104, s[80:83], 0 offen offset:22
	buffer_load_ubyte v162, v104, s[80:83], 0 offen offset:23
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s80, v79
	v_readfirstlane_b32 s81, v80
	v_readfirstlane_b32 s82, v81
	v_ashrrev_i32_e32 v102, 31, v93
	v_add_u32_e32 v103, 0x80, v93
	v_add_u32_e32 v104, 0x100, v93
	v_add_u32_e32 v105, 0x180, v93
	v_lshrrev_b32_e32 v102, 30, v102
	v_ashrrev_i32_e32 v106, 31, v103
	v_ashrrev_i32_e32 v107, 31, v104
	v_ashrrev_i32_e32 v108, 31, v105
	v_add_u32_e32 v102, v93, v102
	v_lshrrev_b32_e32 v106, 30, v106
	v_lshrrev_b32_e32 v107, 30, v107
	v_lshrrev_b32_e32 v108, 30, v108
	v_ashrrev_i32_e32 v109, 2, v102
	v_and_b32_e32 v102, -4, v102
	v_add_u32_e32 v106, v103, v106
	v_add_u32_e32 v107, v104, v107
	v_add_u32_e32 v108, v105, v108
	v_sub_u32_e32 v93, v93, v102
	v_lshrrev_b32_e32 v102, 29, v109
	v_lshlrev_b32_e32 v110, 7, v109
	v_ashrrev_i32_e32 v111, 2, v106
	v_and_b32_e32 v106, -4, v106
	v_ashrrev_i32_e32 v112, 2, v107
	v_and_b32_e32 v107, -4, v107
	v_ashrrev_i32_e32 v113, 2, v108
	v_and_b32_e32 v108, 0xffffffc, v108
	v_ashrrev_i32_e32 v114, 31, v96
	v_add_u32_e32 v115, 0x100, v96
	v_add_u32_e32 v93, v93, v52
	v_add_u32_e32 v102, v109, v102
	v_sub_u32_e32 v103, v103, v106
	v_lshrrev_b32_e32 v106, 29, v111
	v_lshlrev_b32_e32 v116, 6, v111
	v_sub_u32_e32 v117, v112, v111
	v_sub_u32_e32 v104, v104, v107
	v_lshrrev_b32_e32 v107, 29, v112
	v_sub_u32_e32 v163, v113, v112
	v_sub_u32_e32 v105, v105, v108
	v_lshrrev_b32_e32 v108, 29, v113
	v_lshrrev_b32_e32 v114, 30, v114
	v_ashrrev_i32_e32 v164, 31, v115
	v_and_b32_e32 v102, -8, v102
	v_add_u32_e32 v103, v103, v52
	v_add_u32_e32 v106, v111, v106
	v_add_u32_e32 v104, v104, v52
	v_add_u32_e32 v107, v112, v107
	v_lshlrev_b32_e32 v117, 6, v117
	v_add_u32_e32 v105, v105, v52
	v_add_u32_e32 v108, v113, v108
	v_lshlrev_b32_e32 v163, 7, v163
	v_add_u32_e32 v114, v96, v114
	v_lshrrev_b32_e32 v164, 30, v164
	v_sub_u32_e32 v102, v109, v102
	v_and_b32_e32 v106, -8, v106
	v_and_b32_e32 v107, -8, v107
	v_and_b32_e32 v108, 0xffffff8, v108
	v_ashrrev_i32_e32 v109, 2, v114
	v_and_b32_e32 v114, -4, v114
	v_add_u32_e32 v164, v115, v164
	v_xor_b32_e32 v93, v93, v102
	v_sub_u32_e32 v102, v111, v106
	v_sub_u32_e32 v106, v112, v107
	v_sub_u32_e32 v107, v113, v108
	v_sub_u32_e32 v96, v96, v114
	v_lshrrev_b32_e32 v108, 29, v109
	v_lshlrev_b32_e32 v111, 6, v109
	v_ashrrev_i32_e32 v112, 2, v164
	v_and_b32_e32 v113, -4, v164
	v_lshlrev_b32_e32 v114, 3, v93
	v_lshl_add_u32 v164, v93, 4, v110
	v_xor_b32_e32 v102, v103, v102
	v_xor_b32_e32 v103, v104, v106
	v_xor_b32_e32 v104, v105, v107
	v_add_u32_e32 v96, v96, v53
	v_add_u32_e32 v105, v109, v108
	v_sub_u32_e32 v106, v115, v113
	v_lshrrev_b32_e32 v107, 29, v112
	v_lshlrev_b32_e32 v108, 7, v112
	v_sub_u32_e32 v93, v102, v93
	v_sub_u32_e32 v102, v103, v102
	v_sub_u32_e32 v103, v104, v103
	v_and_b32_e32 v104, -8, v105
	v_add_u32_e32 v105, v96, v55
	v_add_u32_e32 v106, v106, v53
	v_add_u32_e32 v107, v112, v107
	v_lshlrev_b32_e32 v93, 3, v93
	v_lshl_add_u32 v102, v102, 3, v117
	v_lshlrev_b32_e32 v103, 4, v103
	v_sub_u32_e32 v104, v109, v104
	v_and_b32_e32 v107, -8, v107
	v_add_u32_e32 v109, v106, v55
	v_add3_u32 v93, v114, v116, v93
	v_lshlrev_b32_e32 v110, 1, v102
	v_xor_b32_e32 v96, v96, v104
	v_xor_b32_e32 v104, v105, v104
	v_sub_u32_e32 v105, v112, v107
	v_lshlrev_b32_e32 v165, 1, v93
	v_add_lshl_u32 v93, v102, v93, 1
	v_lshlrev_b32_e32 v102, 3, v96
	v_sub_u32_e32 v104, v104, v96
	v_xor_b32_e32 v106, v106, v105
	v_xor_b32_e32 v105, v109, v105
	v_lshlrev_b32_e32 v107, 4, v96
	v_add3_u32 v166, v165, 32, v110
	v_add3_u32 v163, v103, v163, v93
	v_sub_u32_e32 v93, v106, v96
	v_sub_u32_e32 v96, v105, v96
	v_add_lshl_u32 v102, v102, v111, 1
	v_add3_u32 v103, v107, v108, 32
	v_lshlrev_b32_e32 v104, 4, v104
	v_lshl_add_u32 v93, v93, 4, v103
	v_add3_u32 v110, v102, 32, v104
	v_lshl_add_u32 v96, v96, 4, v103
	ds_read_b128 v[102:105], v102 offset:32
	ds_read_b128 v[106:109], v93
	ds_read_b128 v[110:113], v110
	ds_read_b128 v[114:117], v96
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v144, v144, s[80:83], 0 offen
	s_nop 0
	buffer_load_ushort v167, v82, s[80:83], 0 offen
	buffer_load_ushort v168, v94, s[80:83], 0 offen
	buffer_load_ushort v169, v95, s[80:83], 0 offen
	buffer_load_ushort v170, v97, s[80:83], 0 offen
	buffer_load_ushort v171, v98, s[80:83], 0 offen
	buffer_load_ushort v172, v99, s[80:83], 0 offen
	s_nop 0
	buffer_load_ushort v100, v100, s[80:83], 0 offen
	s_nop 0
	buffer_load_ushort v101, v101, s[80:83], 0 offen
	v_dot2c_f32_f16_e32 v118, v76, v102
	v_dot2c_f32_f16_e32 v120, v75, v103
	v_dot2c_f32_f16_e32 v122, v73, v104
	v_dot2c_f32_f16_e32 v124, v74, v105
	v_dot2c_f32_f16_e32 v119, v76, v106
	v_dot2c_f32_f16_e32 v121, v75, v107
	v_dot2c_f32_f16_e32 v123, v73, v108
	v_dot2c_f32_f16_e32 v125, v74, v109
	v_dot2c_f32_f16_e32 v126, v72, v110
	v_dot2c_f32_f16_e32 v128, v78, v111
	v_dot2c_f32_f16_e32 v130, v77, v112
	v_dot2c_f32_f16_e32 v132, v39, v113
	v_dot2c_f32_f16_e32 v127, v72, v114
	v_dot2c_f32_f16_e32 v129, v78, v115
	v_dot2c_f32_f16_e32 v131, v77, v116
	v_dot2c_f32_f16_e32 v133, v39, v117
	v_pk_add_f32 v[40:41], v[40:41], v[118:119]
	buffer_load_ushort v39, v134, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[120:121], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[122:123], v[40:41]
	buffer_load_ushort v78, v136, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[124:125], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[126:127], v[40:41]
	buffer_load_ushort v102, v138, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[128:129], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[130:131], v[40:41]
	v_readlane_b32 s44, v174, 23
	v_readlane_b32 s45, v174, 24
	v_readlane_b32 s46, v174, 25
	v_readlane_b32 s47, v174, 26
	s_cmp_ge_i32 s47, s12
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v93, 0, v145, s[42:43]
	s_cselect_b64 s[88:89], -1, 0
	s_add_i32 s12, s33, -14
	v_mov_b32_e32 v72, s12
	s_mov_b32 s91, s92
	buffer_load_ushort v103, v140, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[132:133], v[40:41]
	buffer_load_ushort v104, v141, s[80:83], 0 offen
	buffer_load_ushort v105, v143, s[80:83], 0 offen
	v_readlane_b32 s44, v174, 23
	v_readlane_b32 s45, v174, 24
	v_readlane_b32 s46, v174, 25
	v_readlane_b32 s47, v174, 26
	s_cmp_gt_i32 s47, s92
	buffer_load_ushort v106, v72, s[80:83], 0 offen
	s_waitcnt vmcnt(32)
	v_cndmask_b32_e64 v94, 0, v146, s[40:41]
	s_cselect_b64 s[80:81], -1, 0
	s_add_i32 s33, s33, 32
	s_and_b64 s[40:41], s[86:87], s[2:3]
	s_and_b64 s[42:43], s[86:87], s[64:65]
	s_and_b64 s[44:45], s[86:87], s[66:67]
	s_and_b64 s[46:47], s[86:87], s[68:69]
	s_and_b64 s[2:3], s[86:87], s[62:63]
	s_and_b64 s[12:13], s[86:87], s[60:61]
	s_and_b64 s[54:55], s[86:87], s[54:55]
	s_and_b64 s[52:53], s[86:87], s[58:59]
	s_and_b64 s[56:57], s[86:87], s[56:57]
	s_and_b64 s[58:59], s[86:87], s[14:15]
	s_and_b64 s[60:61], s[86:87], s[70:71]
	s_and_b64 s[62:63], s[86:87], s[74:75]
	s_and_b64 s[64:65], s[86:87], s[76:77]
	s_and_b64 s[66:67], s[86:87], s[78:79]
	s_and_b64 s[68:69], s[86:87], s[88:89]
	s_and_b64 s[70:71], s[86:87], s[80:81]
	s_cmp_lg_u32 s90, s92
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e64 v95, 0, v147, s[6:7]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e64 v96, 0, v148, s[8:9]
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v97, 0, v149, s[10:11]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e64 v98, 0, v150, s[48:49]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e64 v99, 0, v151, s[50:51]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e64 v107, 0, v152, s[16:17]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e64 v108, 0, v153, s[18:19]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e64 v109, 0, v154, s[84:85]
	s_waitcnt vmcnt(23)
	v_cndmask_b32_e64 v110, 0, v155, s[28:29]
	s_waitcnt vmcnt(22)
	v_cndmask_b32_e64 v111, 0, v156, s[26:27]
	s_waitcnt vmcnt(21)
	v_cndmask_b32_e64 v112, 0, v157, s[24:25]
	v_readlane_b32 s24, v174, 23
	v_readlane_b32 s25, v174, 24
	v_readlane_b32 s26, v174, 25
	v_readlane_b32 s27, v174, 26
	s_waitcnt vmcnt(20)
	v_cndmask_b32_e64 v113, 0, v158, s[22:23]
	s_waitcnt vmcnt(19)
	v_cndmask_b32_e64 v114, 0, v159, s[4:5]
	s_waitcnt vmcnt(18)
	v_cndmask_b32_e64 v115, 0, v160, s[72:73]
	s_waitcnt vmcnt(17)
	v_cndmask_b32_e64 v116, 0, v161, s[0:1]
	s_waitcnt vmcnt(16)
	v_cndmask_b32_e32 v117, 0, v162, vcc
	v_cvt_f32_fp8_sdwa v118, v83 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v72, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v73, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v74, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v75, v87 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v76, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v77, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v119, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v120, v91 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v82, v92 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v83, v135 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v84, v137 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v85, v139 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v86, v142 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v87, v93 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v121, v94 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v122, v95 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v88, v96 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v93, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v107, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v108, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v94, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v95, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v113 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v114 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v115 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v116 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v109, v117 src0_sel:BYTE_0
	v_fma_mixlo_f16 v110, s24, v118, 0
	v_pk_mul_f32 v[72:73], s[20:21], v[72:73]
	v_pk_mul_f32 v[74:75], s[20:21], v[74:75]
	v_pk_mul_f32 v[76:77], s[20:21], v[76:77]
	v_fma_mixlo_f16 v111, s24, v120, 0
	v_pk_mul_f32 v[82:83], s[20:21], v[82:83]
	v_pk_mul_f32 v[84:85], s[20:21], v[84:85]
	v_pk_mul_f32 v[86:87], s[20:21], v[86:87]
	v_fma_mixlo_f16 v112, s24, v122, 0
	v_pk_mul_f32 v[88:89], s[20:21], v[88:89]
	v_pk_mul_f32 v[90:91], s[20:21], v[90:91]
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	v_fma_mixlo_f16 v108, s24, v108, 0
	v_pk_mul_f32 v[94:95], s[20:21], v[94:95]
	v_pk_mul_f32 v[96:97], s[20:21], v[96:97]
	v_pk_mul_f32 v[98:99], s[20:21], v[98:99]
	v_cvt_f16_f32_e32 v72, v72
	v_cvt_f16_f32_e32 v73, v73
	v_cvt_f16_f32_e32 v113, v74
	v_cvt_f16_f32_e32 v74, v75
	v_cvt_f16_f32_e32 v75, v77
	v_cvt_f16_f32_e32 v76, v76
	v_cvt_f16_f32_e32 v77, v82
	v_cvt_f16_f32_e32 v82, v83
	v_cvt_f16_f32_e32 v83, v84
	v_cvt_f16_f32_e32 v84, v85
	v_cvt_f16_f32_e32 v85, v87
	v_cvt_f16_f32_e32 v86, v86
	v_cvt_f16_f32_e32 v114, v88
	v_cvt_f16_f32_e32 v87, v89
	v_cvt_f16_f32_e32 v90, v90
	v_cvt_f16_f32_e32 v88, v91
	v_cvt_f16_f32_e32 v89, v93
	v_cvt_f16_f32_e32 v91, v92
	v_cvt_f16_f32_e32 v94, v94
	v_cvt_f16_f32_e32 v95, v95
	v_cvt_f16_f32_e32 v96, v96
	v_cvt_f16_f32_e32 v92, v97
	v_cvt_f16_f32_e32 v93, v99
	v_cvt_f16_f32_e32 v97, v98
	v_pack_b32_f16 v74, v74, v76
	v_pack_b32_f16 v73, v73, v113
	v_pack_b32_f16 v72, v110, v72
	v_fma_mixhi_f16 v75, s24, v119, 0
	v_pack_b32_f16 v84, v84, v86
	v_pack_b32_f16 v83, v82, v83
	v_pack_b32_f16 v82, v111, v77
	v_fma_mixhi_f16 v85, s24, v121, 0
	v_pack_b32_f16 v88, v88, v91
	v_pack_b32_f16 v87, v87, v90
	v_pack_b32_f16 v86, v112, v114
	v_fma_mixhi_f16 v89, s24, v107, 0
	v_pack_b32_f16 v92, v92, v97
	v_pack_b32_f16 v91, v95, v96
	v_pack_b32_f16 v90, v108, v94
	v_fma_mixhi_f16 v93, s24, v109, 0
	ds_write_b128 v164, v[72:75] offset:32
	ds_write_b128 v165, v[82:85] offset:32
	ds_write_b128 v166, v[86:89]
	ds_write_b128 v163, v[90:93] offset:32
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v72, 16, v167
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v73, 16, v168
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v74, 16, v169
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v75, 16, v170
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v76, 16, v171
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v77, 16, v172
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v82, 16, v100
	v_lshlrev_b32_e32 v83, 16, v144
	v_cvt_f16_f32_e32 v73, v73
	v_cvt_f16_f32_e32 v74, v74
	v_cvt_f16_f32_e32 v75, v75
	v_cvt_f16_f32_e32 v76, v76
	v_cvt_f16_f32_e32 v77, v77
	v_cvt_f16_f32_e32 v82, v82
	v_cvt_f16_f32_e32 v72, v72
	v_cvt_f16_f32_e32 v83, v83
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v84, 16, v101
	v_cvt_f16_f32_e32 v84, v84
	v_cndmask_b32_e64 v72, 0, v72, s[70:71]
	v_cndmask_b32_e64 v73, 0, v73, s[40:41]
	v_cndmask_b32_e64 v74, 0, v74, s[42:43]
	v_cndmask_b32_e64 v75, 0, v75, s[44:45]
	v_cndmask_b32_e64 v85, 0, v76, s[46:47]
	v_cndmask_b32_e64 v77, 0, v77, s[2:3]
	v_cndmask_b32_e64 v82, 0, v82, s[12:13]
	v_cndmask_b32_e64 v83, 0, v83, s[54:55]
	v_pack_b32_f16 v76, v72, v73
	v_pack_b32_f16 v75, v74, v75
	v_pack_b32_f16 v73, v85, v77
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v39, 16, v39
	v_cndmask_b32_e64 v72, 0, v84, s[52:53]
	v_cvt_f16_f32_e32 v39, v39
	v_pack_b32_f16 v74, v82, v72
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v72, 16, v78
	v_cvt_f16_f32_e32 v72, v72
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v77, 16, v102
	v_cvt_f16_f32_e32 v77, v77
	v_cndmask_b32_e64 v39, 0, v39, s[56:57]
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v78, 16, v103
	v_pack_b32_f16 v39, v39, v83
	v_cvt_f16_f32_e32 v78, v78
	v_cndmask_b32_e64 v72, 0, v72, s[58:59]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v82, 16, v104
	v_cvt_f16_f32_e32 v82, v82
	v_cndmask_b32_e64 v77, 0, v77, s[60:61]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v83, 16, v105
	v_pack_b32_f16 v77, v77, v72
	v_cvt_f16_f32_e32 v72, v83
	v_cndmask_b32_e64 v78, 0, v78, s[62:63]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v83, 16, v106
	v_cvt_f16_f32_e32 v83, v83
	v_cndmask_b32_e64 v82, 0, v82, s[64:65]
	v_pack_b32_f16 v78, v82, v78
	v_cndmask_b32_e64 v72, 0, v72, s[66:67]
	v_cndmask_b32_e64 v82, 0, v83, s[68:69]
	v_pack_b32_f16 v72, v82, v72
	s_cbranch_scc1 .LBB12_12
; %bb.13:                               ; %_ZNK7ck_tile10static_forILi0ELi3ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS7_IJLi1ELi4ELi1EEEENS7_IJLi1ELi64ELi8EEEES9_SA_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSQ_IJiiEEESS_Lb0EEENS_9right_padIiiLb0EEESV_EEENSQ_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSQ_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi1ELin1ELin1EEEES16_EELNS_21memory_operation_enumE0EEENSQ_IJNS_8constantILi1EEENS1A_ILi16EEEEEEEENSI_INSJ_INSK_ILSL_1EKS5_lLb1ELSN_0EEES17_LS18_0EEENSQ_IJNS1A_ILi512EEES1C_EEEEENSI_INSJ_INSK_ILSL_1EKDF16_lLb1ELSN_0EEENSP_INSQ_IJNSR_INSQ_IJiEEES1N_Lb0EEESV_EEENSQ_IJS2
	v_readlane_b32 s16, v174, 27
	v_readlane_b32 s17, v174, 28
	v_readlane_b32 s18, v174, 29
	v_readlane_b32 s19, v174, 30
	s_branch .LBB12_15
.LBB12_14:
	v_mov_b32_e32 v40, 0
.LBB12_15:                              ; %Flow
	v_readlane_b32 s15, v174, 0
	v_readlane_b32 s16, v174, 1
	v_readlane_b32 s20, v174, 17
	v_readlane_b32 s21, v174, 18
	v_readlane_b32 s28, v174, 19
	v_readlane_b32 s29, v174, 20
	v_readlane_b32 s30, v174, 21
	v_readlane_b32 s31, v174, 22
	v_readlane_b32 s36, v173, 20
	v_readlane_b32 s37, v173, 21
	v_readlane_b32 s38, v173, 22
	v_readlane_b32 s39, v173, 23
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v70, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v68, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v66, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v67, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v70, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v68, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v66, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v67, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v71, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v69, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v65, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v64, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v71, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v69, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v65, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v64, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v62, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v61, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v59, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v60, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v62, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v61, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v59, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v60, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v63, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v58, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v57, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v56, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v63, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v58, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v57, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v56, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s2, s1
	v_lshl_or_b32 v0, s1, 6, v49
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v53
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v55
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v53
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v55
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v76, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v75, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v73, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v74, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v76, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v75, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v73, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v74, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v72, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v78, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v77, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v72, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v78, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v77, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s95, 31
	s_lshr_b32 s3, s1, 26
	s_add_i32 s3, s95, s3
	s_andn2_b32 s3, s3, 63
	s_sub_i32 s3, s95, s3
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s95, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s3, v50
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v50
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[4:5], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[4:5], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[4:5], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[4:5], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[4:5], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s3, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v50
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB12_17
; %bb.16:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[4:5], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[4:5], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s2, s2, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s2
	ds_write_b32 v6, v1
.LBB12_17:                              ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s20, s16
	s_mul_i32 s0, s20, s16
	v_readlane_b32 s2, v173, 24
	s_add_i32 s4, s94, -1
	s_mul_i32 s4, s18, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s2, s2, -1
	s_add_i32 s2, s2, s4
	s_add_u32 s0, s36, s0
	s_addc_u32 s1, s37, s1
	v_readlane_b32 s4, v174, 2
	s_lshl_b32 s4, s4, 6
	s_and_b32 s4, s4, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s4, v49
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s3, s3, 4
	v_mov_b32_e32 v1, s3
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s30, s95, 1
	s_mov_b32 s31, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[28:31], 0 offen
	buffer_load_ushort v12, v1, s[28:31], 0 offen offset:512
	buffer_load_ushort v13, v1, s[28:31], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[28:31], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[28:31], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[28:31], 0 offen offset:2560
	s_mov_b32 s8, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s5, v33
	s_add_i32 s6, s2, 1
	s_lshl_b32 s4, s5, 5
	s_add_i32 s2, s4, s15
	v_add_u32_e32 v19, s2, v48
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s18
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s28, s0
	s_mov_b32 s29, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s30, s6
	v_lshl_add_u32 v27, s18, 7, v26
	v_div_scale_f32 v28, s[2:3], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[28:31], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[28:31], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s95, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s95, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s95, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s95, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s95, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s95, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s2, s5, 2
	s_lshl_b32 s3, s5, 6
	s_and_b32 s3, s3, 0xc0
	v_or_b32_e32 v12, s3, v49
	v_add_u32_e32 v13, s2, v51
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s2, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s2
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s2, 0x600
	v_mul_lo_u32 v13, v13, s2
	v_and_or_b32 v13, v50, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s2, 0x2000
	v_add3_u32 v15, v16, s2, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[2:3], s95, v32
	v_cmp_gt_i32_e32 vcc, s94, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s6
	s_and_b64 s[0:1], s[2:3], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s94, v14
	s_and_b64 s[2:3], s[2:3], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[2:3]
	v_cndmask_b32_e64 v15, 0, v9, s[2:3]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s25, v8, 0
	s_mov_b32 s2, s25
	s_mov_b32 s3, s25
	v_pk_mul_f32 v[6:7], s[24:25], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[24:25], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[24:25], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s25, v7, 0
	v_pk_mul_f32 v[6:7], s[24:25], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[24:25], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[24:25], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s25, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s25, v17, 0
	v_add_u32_e32 v5, s4, v48
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v52
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v52
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v54
	v_mul_lo_u32 v6, s18, v14
	v_or_b32_e32 v7, 16, v32
.LBB12_18:                              ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s95, v7
	v_readfirstlane_b32 s28, v2
	v_readfirstlane_b32 s29, v3
	v_readfirstlane_b32 s30, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s9, v33
	s_add_i32 s10, s8, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[28:31], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[28:31], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s11, s9, 31
	v_lshl_add_u32 v8, s9, 5, v48
	s_lshr_b32 s11, s11, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s11, s9, s11
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s12, s11, 2
	s_and_b32 s11, s11, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s9, s9, s11
	s_mul_hi_i32 s11, s12, 0x2aaaaaab
	s_mul_i32 s13, s12, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s14, s11, 31
	s_ashr_i32 s11, s11, 5
	v_lshl_or_b32 v13, s9, 6, v49
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s9, s11, s14
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v52
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s9, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v52
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s9, s12, s9
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s10, s9, s10
	s_xor_b32 s9, s9, s8
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s8, s8, 2
	s_sub_i32 s10, s10, s9
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s9, s9, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v53
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s9, s9, s13
	s_lshl_b32 s10, s10, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s11, s9, 0x2000
	v_mov_b32_e32 v10, s9
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s9, s11, s10
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s9
	s_cmpk_lg_i32 s8, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s25, v28, 0
	v_pk_mul_f32 v[8:9], s[2:3], v[8:9]
	v_pk_mul_f32 v[10:11], s[2:3], v[10:11]
	v_pk_mul_f32 v[12:13], s[2:3], v[12:13]
	v_fma_mixlo_f16 v22, s25, v22, 0
	v_pk_mul_f32 v[14:15], s[2:3], v[14:15]
	v_pk_mul_f32 v[16:17], s[2:3], v[16:17]
	v_pk_mul_f32 v[18:19], s[2:3], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s25, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s25, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB12_18
; %bb.19:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s2, s0
	v_lshl_or_b32 v1, s0, 6, v49
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v53
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s3, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s3
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s3, s0, 0xbe
	s_lshl_b32 s4, s3, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s4, s1
	s_add_i32 s4, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s3
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s4, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s21, s16
	s_mul_i32 s0, s21, s16
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s38, s0
	s_addc_u32 s5, s39, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s26, 0x7fffffff
	s_mul_i32 s3, s0, s19
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s2, 2
	s_lshl_b32 s1, s2, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v49
	s_add_i32 s0, s0, s93
	v_add_u32_e32 v4, s0, v51
	v_add_u32_e32 v0, s15, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s19, v[0:1]
	v_cmp_gt_i32_e32 vcc, s94, v0
	v_cmp_gt_i32_e64 s[0:1], s26, v4
	s_add_i32 s2, s94, s3
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 175
		.amdhsa_next_free_sgpr 100
		.amdhsa_accum_offset 176
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end12:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end12-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 27612
; NumSgprs: 106
; NumVgprs: 175
; NumAgprs: 0
; TotalNumVgprs: 175
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 13
; VGPRBlocks: 21
; NumSGPRsForWavesPerEU: 106
; NumVGPRsForWavesPerEU: 175
; AccumOffset: 176
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 43
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_mov_b32 s93, s3
	s_mov_b32 s5, s2
	s_mov_b64 s[38:39], s[0:1]
	s_load_dwordx4 s[80:83], s[0:1], 0x0
	s_load_dword s2, s[0:1], 0x70
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_load_dwordx2 s[94:95], s[0:1], 0x48
	s_load_dwordx4 s[16:19], s[0:1], 0x60
	s_lshl_b32 s0, s4, 8
                                        ; implicit-def: $vgpr174 : SGPR spill to VGPR lane
	v_writelane_b32 v174, s0, 0
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s3, s2, s5
	v_writelane_b32 v174, s5, 1
	s_mul_i32 s2, s2, s5
	s_add_i32 s4, s26, -1
	s_mul_i32 s4, s16, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s5, s27, -1
	s_add_i32 s5, s5, 1
	s_add_i32 s6, s27, 15
	s_add_i32 s7, s95, -1
	s_mul_i32 s7, s17, s7
	s_add_u32 s8, s82, s2
	s_addc_u32 s9, s83, s3
	s_add_i32 s4, s4, s5
	s_ashr_i32 s2, s6, 31
	s_lshr_b32 s2, s2, 28
	s_add_i32 s6, s6, s2
	s_ashr_i32 s6, s6, 4
	s_add_i32 s10, s7, s5
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s0, v33
	s_lshr_b32 s2, s0, 2
	s_add_i32 s2, s2, s93
	s_mul_i32 s3, s2, s16
	s_cmp_gt_i32 s26, s2
	s_cselect_b64 s[22:23], -1, 0
	s_lshl_b32 s82, s4, 1
	s_mov_b32 s51, 0x20000
	s_mov_b32 s48, s80
	s_mov_b32 s49, s81
	s_mov_b32 s50, s82
	s_lshl_b32 s2, s3, 1
	v_mov_b32_e32 v3, s2
	buffer_load_ushort v4, v3, s[48:51], 0 offen
	buffer_load_ushort v5, v3, s[48:51], 0 offen offset:2
	buffer_load_ushort v6, v3, s[48:51], 0 offen offset:4
	buffer_load_ushort v7, v3, s[48:51], 0 offen offset:6
	buffer_load_ushort v8, v3, s[48:51], 0 offen offset:8
	buffer_load_ushort v9, v3, s[48:51], 0 offen offset:10
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v50, -1, v0
	v_lshlrev_b32_e32 v0, 3, v50
	v_lshrrev_b32_e32 v48, 1, v50
	v_and_b32_e32 v32, 8, v0
	v_writelane_b32 v174, s0, 2
	v_lshl_add_u32 v2, s0, 5, v48
	v_mad_u64_u32 v[0:1], s[4:5], v2, s17, v[32:33]
	s_cmp_gt_i32 s27, 1
	buffer_load_ushort v1, v3, s[48:51], 0 offen offset:12
	buffer_load_ushort v10, v3, s[48:51], 0 offen offset:14
	buffer_load_ushort v11, v3, s[48:51], 0 offen offset:16
	buffer_load_ushort v12, v3, s[48:51], 0 offen offset:18
	buffer_load_ushort v13, v3, s[48:51], 0 offen offset:20
	buffer_load_ushort v14, v3, s[48:51], 0 offen offset:22
	buffer_load_ushort v15, v3, s[48:51], 0 offen offset:24
	buffer_load_ushort v16, v3, s[48:51], 0 offen offset:26
	buffer_load_ushort v17, v3, s[48:51], 0 offen offset:28
	buffer_load_ushort v18, v3, s[48:51], 0 offen offset:30
	s_cselect_b64 s[0:1], -1, 0
	s_cmp_gt_i32 s27, 2
	s_cselect_b64 s[4:5], -1, 0
	s_cmp_gt_i32 s27, 3
	s_cselect_b64 s[12:13], -1, 0
	s_cmp_gt_i32 s27, 4
	s_cselect_b64 s[14:15], -1, 0
	s_cmp_gt_i32 s27, 5
	s_cselect_b64 s[88:89], -1, 0
	s_cmp_gt_i32 s27, 6
	s_cselect_b64 s[90:91], -1, 0
	s_cmp_gt_i32 s27, 7
	s_cselect_b64 s[76:77], -1, 0
	s_cmp_gt_i32 s27, 15
	s_cselect_b64 s[62:63], -1, 0
	s_cmp_gt_i32 s27, 14
	s_cselect_b64 s[64:65], -1, 0
	s_cmp_gt_i32 s27, 13
	s_cselect_b64 s[66:67], -1, 0
	s_cmp_gt_i32 s27, 12
	s_cselect_b64 s[68:69], -1, 0
	s_cmp_gt_i32 s27, 11
	s_cselect_b64 s[70:71], -1, 0
	s_cmp_gt_i32 s27, 10
	s_cselect_b64 s[78:79], -1, 0
	s_cmp_gt_i32 s27, 9
	s_cselect_b64 s[96:97], -1, 0
	s_cmp_gt_i32 s27, 8
	s_cselect_b64 s[20:21], -1, 0
	s_cmp_gt_i32 s27, 0
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v3, 16, v4
	v_cvt_f16_f32_e32 v3, v3
	s_cselect_b64 s[28:29], -1, 0
	v_writelane_b32 v174, s28, 3
	s_nop 1
	v_writelane_b32 v174, s29, 4
	s_and_b64 vcc, s[28:29], s[22:23]
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v4, 16, v5
	v_cndmask_b32_e32 v3, 0, v3, vcc
	v_cvt_f16_f32_e32 v4, v4
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v5, 16, v6
	v_cvt_f16_f32_e32 v5, v5
	v_writelane_b32 v174, s0, 5
	s_nop 1
	v_writelane_b32 v174, s1, 6
	s_and_b64 vcc, s[0:1], s[22:23]
	v_cndmask_b32_e32 v4, 0, v4, vcc
	v_writelane_b32 v174, s4, 7
	s_nop 1
	v_writelane_b32 v174, s5, 8
	s_and_b64 vcc, s[4:5], s[22:23]
	v_cndmask_b32_e32 v5, 0, v5, vcc
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v6, 16, v7
	v_cvt_f16_f32_e32 v6, v6
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v7, 16, v8
	v_cvt_f16_f32_e32 v7, v7
	v_writelane_b32 v174, s12, 9
	s_nop 1
	v_writelane_b32 v174, s13, 10
	s_and_b64 vcc, s[12:13], s[22:23]
	v_cndmask_b32_e32 v8, 0, v6, vcc
	v_writelane_b32 v174, s14, 11
	s_nop 1
	v_writelane_b32 v174, s15, 12
	s_and_b64 vcc, s[14:15], s[22:23]
	s_mov_b32 s48, s8
	s_mov_b32 s49, s9
	s_mov_b32 s50, s10
	buffer_load_ubyte v6, v0, s[48:51], 0 offen
	v_cndmask_b32_e32 v19, 0, v7, vcc
	buffer_load_ubyte v7, v0, s[48:51], 0 offen offset:1
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v9, 16, v9
	buffer_load_ubyte v20, v0, s[48:51], 0 offen offset:2
	v_cvt_f16_f32_e32 v9, v9
	buffer_load_ubyte v21, v0, s[48:51], 0 offen offset:3
	buffer_load_ubyte v22, v0, s[48:51], 0 offen offset:4
	buffer_load_ubyte v23, v0, s[48:51], 0 offen offset:5
	buffer_load_ubyte v24, v0, s[48:51], 0 offen offset:6
	buffer_load_ubyte v25, v0, s[48:51], 0 offen offset:7
	s_lshl_b32 s33, s17, 7
	v_add_u32_e32 v26, s33, v0
	v_add_u32_e32 v27, 2, v26
	v_add_u32_e32 v28, 1, v26
	buffer_load_ubyte v29, v27, s[48:51], 0 offen
	buffer_load_ubyte v30, v26, s[48:51], 0 offen
	buffer_load_ubyte v31, v28, s[48:51], 0 offen
	s_and_b64 vcc, s[88:89], s[22:23]
	v_cndmask_b32_e32 v9, 0, v9, vcc
	s_waitcnt vmcnt(20)
	v_lshlrev_b32_e32 v1, 16, v1
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(19)
	v_lshlrev_b32_e32 v10, 16, v10
	v_cvt_f16_f32_e32 v10, v10
	s_and_b64 vcc, s[90:91], s[22:23]
	v_cndmask_b32_e32 v34, 0, v1, vcc
	s_and_b64 vcc, s[76:77], s[22:23]
	v_cndmask_b32_e32 v10, 0, v10, vcc
	s_waitcnt vmcnt(18)
	v_lshlrev_b32_e32 v1, 16, v11
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(17)
	v_lshlrev_b32_e32 v11, 16, v12
	v_cvt_f16_f32_e32 v11, v11
	v_writelane_b32 v174, s20, 13
	s_nop 1
	v_writelane_b32 v174, s21, 14
	s_and_b64 vcc, s[20:21], s[22:23]
	v_cndmask_b32_e32 v12, 0, v1, vcc
	s_and_b64 vcc, s[96:97], s[22:23]
	v_cndmask_b32_e32 v11, 0, v11, vcc
	s_waitcnt vmcnt(16)
	v_lshlrev_b32_e32 v1, 16, v13
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v13, 16, v14
	v_cvt_f16_f32_e32 v13, v13
	s_and_b64 vcc, s[78:79], s[22:23]
	v_cndmask_b32_e32 v14, 0, v1, vcc
	s_and_b64 vcc, s[70:71], s[22:23]
	v_cndmask_b32_e32 v13, 0, v13, vcc
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v1, 16, v15
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v15, 16, v16
	v_cvt_f16_f32_e32 v15, v15
	s_and_b64 vcc, s[68:69], s[22:23]
	v_cndmask_b32_e32 v16, 0, v1, vcc
	s_and_b64 vcc, s[66:67], s[22:23]
	v_cndmask_b32_e32 v15, 0, v15, vcc
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v1, 16, v17
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v17, 16, v18
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[64:65], s[22:23]
	v_cndmask_b32_e32 v18, 0, v1, vcc
	s_and_b64 vcc, s[62:63], s[22:23]
	v_cndmask_b32_e32 v17, 0, v17, vcc
	v_cmp_gt_i32_e64 s[4:5], s95, v2
	v_or_b32_e32 v1, 1, v32
	v_cmp_gt_i32_e64 s[58:59], s27, v1
	v_or_b32_e32 v35, 2, v32
	v_cmp_gt_i32_e64 s[56:57], s27, v35
	v_or_b32_e32 v36, 3, v32
	v_cmp_gt_i32_e64 s[54:55], s27, v36
	v_or_b32_e32 v37, 4, v32
	v_cmp_gt_i32_e64 s[52:53], s27, v37
	v_or_b32_e32 v38, 5, v32
	v_cmp_gt_i32_e64 s[46:47], s27, v38
	v_or_b32_e32 v39, 6, v32
	v_cmp_gt_i32_e64 s[44:45], s27, v39
	v_or_b32_e32 v40, 7, v32
	v_cmp_gt_i32_e64 s[40:41], s27, v40
	v_add_u32_e32 v1, 0x80, v2
	v_cmp_gt_i32_e64 s[30:31], s95, v1
	v_cmp_ge_i32_e64 s[42:43], s27, v35
	v_cmp_gt_i32_e64 s[60:61], s27, v32
	s_and_b64 vcc, s[4:5], s[60:61]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v35, 0, v6, vcc
	s_and_b64 vcc, s[4:5], s[58:59]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v41, 0, v7, vcc
	s_and_b64 vcc, s[4:5], s[56:57]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v20, 0, v20, vcc
	s_and_b64 vcc, s[4:5], s[54:55]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e32 v21, 0, v21, vcc
	s_and_b64 vcc, s[4:5], s[52:53]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v22, 0, v22, vcc
	s_and_b64 vcc, s[4:5], s[46:47]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v23, 0, v23, vcc
	s_and_b64 vcc, s[4:5], s[44:45]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e32 v24, 0, v24, vcc
	s_and_b64 vcc, s[4:5], s[40:41]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v25, 0, v25, vcc
	s_and_b64 vcc, s[60:61], s[30:31]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v30, 0, v30, vcc
	s_and_b64 vcc, s[30:31], s[42:43]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v31, 0, v31, vcc
	v_cmp_ge_i32_e64 s[74:75], s27, v36
	s_and_b64 vcc, s[30:31], s[74:75]
	v_cndmask_b32_e32 v29, 0, v29, vcc
	v_add_u32_e32 v7, 3, v26
	buffer_load_ubyte v6, v7, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[72:73], s27, v37
	s_and_b64 vcc, s[30:31], s[72:73]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v36, 0, v6, vcc
	v_add_u32_e32 v37, 4, v26
	buffer_load_ubyte v6, v37, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[84:85], s27, v38
	s_and_b64 vcc, s[30:31], s[84:85]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v38, 0, v6, vcc
	v_add_u32_e32 v42, 5, v26
	buffer_load_ubyte v6, v42, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[98:99], s27, v39
	s_and_b64 vcc, s[30:31], s[98:99]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v39, 0, v6, vcc
	v_add_u32_e32 v43, 6, v26
	buffer_load_ubyte v6, v43, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[0:1], s27, v40
	s_and_b64 vcc, s[30:31], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v40, 0, v6, vcc
	v_add_u32_e32 v44, 7, v26
	buffer_load_ubyte v6, v44, s[48:51], 0 offen
	s_and_b64 vcc, s[30:31], s[40:41]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v45, 0, v6, vcc
	v_add_u32_e32 v6, s33, v26
	buffer_load_ubyte v26, v6, s[48:51], 0 offen
	v_add_u32_e32 v6, 0x100, v2
	v_cmp_gt_i32_e64 s[34:35], s95, v6
	s_and_b64 vcc, s[60:61], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v26, 0, v26, vcc
	v_add_u32_e32 v28, s33, v28
	buffer_load_ubyte v28, v28, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[58:59]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v28, 0, v28, vcc
	v_add_u32_e32 v27, s33, v27
	buffer_load_ubyte v27, v27, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[56:57]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v27, 0, v27, vcc
	v_add_u32_e32 v7, s33, v7
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[54:55]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v46, 0, v7, vcc
	v_add_u32_e32 v7, s33, v37
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[52:53]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v37, 0, v7, vcc
	v_add_u32_e32 v7, s33, v42
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[46:47]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v42, 0, v7, vcc
	v_add_u32_e32 v7, s33, v43
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[44:45]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v43, 0, v7, vcc
	v_add_u32_e32 v7, s33, v44
	buffer_load_ubyte v44, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[40:41]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v44, 0, v44, vcc
	v_add_u32_e32 v47, s33, v7
	v_add_u32_e32 v7, -7, v47
	buffer_load_ubyte v49, v7, s[48:51], 0 offen
	v_add_u32_e32 v7, 0x180, v2
	v_cmp_gt_i32_e64 s[36:37], s95, v7
	s_and_b64 vcc, s[60:61], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v51, 0, v49, vcc
	v_add_u32_e32 v49, -6, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[42:43]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v52, 0, v49, vcc
	v_add_u32_e32 v49, -5, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[74:75]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v53, 0, v49, vcc
	v_add_u32_e32 v49, -4, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[72:73]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v54, 0, v49, vcc
	v_add_u32_e32 v49, -3, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[84:85]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v55, 0, v49, vcc
	v_add_u32_e32 v49, -2, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[98:99]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v64, 0, v49, vcc
	v_add_u32_e32 v49, -1, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	v_writelane_b32 v174, s0, 15
	s_nop 1
	v_writelane_b32 v174, s1, 16
	s_and_b64 vcc, s[36:37], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v65, 0, v49, vcc
	buffer_load_ubyte v47, v47, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[40:41]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v47, 0, v47, vcc
	v_and_b32_e32 v49, 63, v50
	v_pack_b32_f16 v56, v18, v17
	v_pack_b32_f16 v62, v3, v4
	v_pack_b32_f16 v61, v5, v8
	v_pack_b32_f16 v59, v19, v9
	v_pack_b32_f16 v60, v34, v10
	v_pack_b32_f16 v63, v12, v11
	v_pack_b32_f16 v58, v14, v13
	v_cvt_f32_fp8_sdwa v3, v35 src0_sel:BYTE_0
	v_pack_b32_f16 v57, v16, v15
	v_cvt_f32_fp8_sdwa v4, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v3, s24, v3, 0
	s_mov_b32 s20, s24
	s_mov_b32 s21, s24
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v8, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v24 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[8:9], s[24:25], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[24:25], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v12, v4
	v_cvt_f16_f32_e32 v11, v11
	v_pack_b32_f16 v10, v9, v10
	v_pack_b32_f16 v9, v5, v8
	v_cvt_f32_fp8_sdwa v13, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v29 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v3, v12
	v_fma_mixhi_f16 v11, s24, v13, 0
	v_fma_mixlo_f16 v3, s24, v14, 0
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v12, v36 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v40 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[12:13], s[24:25], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[24:25], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v16, v4
	v_cvt_f16_f32_e32 v15, v15
	v_pack_b32_f16 v14, v13, v14
	v_pack_b32_f16 v13, v5, v12
	v_cvt_f32_fp8_sdwa v17, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v3, v16
	v_fma_mixhi_f16 v15, s24, v17, 0
	v_fma_mixlo_f16 v3, s24, v18, 0
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v16, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v37 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[16:17], s[24:25], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[18:19], s[24:25], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v20, v4
	v_cvt_f16_f32_e32 v19, v19
	v_pack_b32_f16 v18, v17, v18
	v_pack_b32_f16 v17, v5, v16
	v_cvt_f32_fp8_sdwa v21, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v53 src0_sel:BYTE_0
	v_pack_b32_f16 v16, v3, v20
	v_fma_mixhi_f16 v19, s24, v21, 0
	v_fma_mixlo_f16 v3, s24, v22, 0
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v4
	v_cvt_f32_fp8_sdwa v20, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v65 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v5
	v_pk_mul_f32 v[4:5], s[24:25], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[20:21], s[24:25], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v23, v21
	v_cvt_f32_fp8_sdwa v26, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v5, v20
	v_pack_b32_f16 v21, v25, v4
	v_pack_b32_f16 v20, v3, v24
	v_fma_mixhi_f16 v23, s24, v26, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v52, 1, v32
	v_ashrrev_i32_e32 v3, 31, v2
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v2, v3
	v_ashrrev_i32_e32 v4, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v2, v2, v3
	v_add_u32_e32 v2, v52, v2
	v_lshrrev_b32_e32 v3, 29, v4
	v_add_u32_e32 v3, v4, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v4, v3
	v_xor_b32_e32 v2, v2, v3
	v_lshlrev_b32_e32 v3, 3, v2
	v_lshlrev_b32_e32 v4, 7, v4
	v_lshl_add_u32 v4, v2, 4, v4
	ds_write_b128 v4, v[8:11] offset:32
	v_ashrrev_i32_e32 v4, 31, v1
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v1, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v1, v4
	v_add_u32_e32 v4, v4, v52
	v_lshrrev_b32_e32 v8, 29, v5
	v_add_u32_e32 v8, v5, v8
	v_and_b32_e32 v8, -8, v8
	v_sub_u32_e32 v8, v5, v8
	v_xor_b32_e32 v4, v4, v8
	v_sub_u32_e32 v2, v4, v2
	v_lshlrev_b32_e32 v2, 3, v2
	v_lshlrev_b32_e32 v8, 6, v5
	v_add3_u32 v2, v3, v8, v2
	v_lshlrev_b32_e32 v3, 1, v2
	ds_write_b128 v3, v[12:15] offset:32
	v_ashrrev_i32_e32 v8, 31, v6
	v_lshrrev_b32_e32 v8, 30, v8
	v_add_u32_e32 v8, v6, v8
	v_ashrrev_i32_e32 v9, 2, v8
	v_sub_u32_e32 v5, v9, v5
	v_and_b32_e32 v8, -4, v8
	v_sub_u32_e32 v8, v6, v8
	v_add_u32_e32 v8, v8, v52
	v_lshrrev_b32_e32 v10, 29, v9
	v_add_u32_e32 v10, v9, v10
	v_and_b32_e32 v10, -8, v10
	v_sub_u32_e32 v10, v9, v10
	v_xor_b32_e32 v8, v8, v10
	v_sub_u32_e32 v4, v8, v4
	v_lshlrev_b32_e32 v5, 6, v5
	v_lshl_add_u32 v4, v4, 3, v5
	v_lshlrev_b32_e32 v5, 1, v4
	v_add3_u32 v3, v3, 32, v5
	ds_write_b128 v3, v[16:19]
	v_ashrrev_i32_e32 v3, 31, v7
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v7, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_sub_u32_e32 v9, v5, v9
	v_and_b32_e32 v3, 0xffffffc, v3
	v_sub_u32_e32 v3, v7, v3
	v_add_u32_e32 v3, v3, v52
	v_lshrrev_b32_e32 v10, 29, v5
	v_add_u32_e32 v10, v5, v10
	v_and_b32_e32 v10, 0xffffff8, v10
	v_sub_u32_e32 v5, v5, v10
	v_xor_b32_e32 v3, v3, v5
	v_sub_u32_e32 v3, v3, v8
	v_lshlrev_b32_e32 v3, 4, v3
	v_lshlrev_b32_e32 v5, 7, v9
	v_add_lshl_u32 v2, v4, v2, 1
	v_add3_u32 v2, v3, v5, v2
	ds_write_b128 v2, v[20:23] offset:32
	s_cmp_gt_i32 s27, 16
	s_cselect_b64 s[48:49], -1, 0
	s_cmp_lt_i32 s27, 17
	v_lshrrev_b32_e32 v2, 3, v50
	v_lshrrev_b32_e32 v51, 6, v50
	v_lshlrev_b32_e32 v53, 2, v51
	v_add_u32_e32 v2, 8, v2
	v_lshrrev_b32_e32 v54, 3, v2
	v_sub_u32_e32 v2, v54, v51
	v_lshlrev_b32_e32 v55, 2, v2
	v_mov_b32_e32 v35, 0
	s_mov_b32 s29, 0
	s_load_dwordx2 s[0:1], s[38:39], 0x78
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v174, s0, 17
	s_nop 1
	v_writelane_b32 v174, s1, 18
	s_load_dwordx2 s[0:1], s[38:39], 0x18
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v174, s0, 19
	s_nop 1
	v_writelane_b32 v174, s1, 20
	v_writelane_b32 v174, s2, 21
	v_writelane_b32 v174, s3, 22
	v_writelane_b32 v174, s24, 23
	s_nop 1
	v_writelane_b32 v174, s25, 24
	v_writelane_b32 v174, s26, 25
	v_writelane_b32 v174, s27, 26
	v_writelane_b32 v174, s16, 27
	s_nop 1
	v_writelane_b32 v174, s17, 28
	v_writelane_b32 v174, s18, 29
	v_writelane_b32 v174, s19, 30
	v_writelane_b32 v174, s93, 31
	v_writelane_b32 v174, s8, 32
	v_writelane_b32 v174, s9, 33
	v_writelane_b32 v174, s10, 34
	v_writelane_b32 v174, s6, 35
	v_writelane_b32 v174, s40, 36
	s_nop 1
	v_writelane_b32 v174, s41, 37
	v_writelane_b32 v174, s42, 38
	s_nop 1
	v_writelane_b32 v174, s43, 39
	v_writelane_b32 v174, s44, 40
	s_nop 1
	v_writelane_b32 v174, s45, 41
	v_writelane_b32 v174, s46, 42
	s_nop 1
	v_writelane_b32 v174, s47, 43
	v_writelane_b32 v174, s52, 44
	s_nop 1
	v_writelane_b32 v174, s53, 45
	v_writelane_b32 v174, s54, 46
	s_nop 1
	v_writelane_b32 v174, s55, 47
	v_writelane_b32 v174, s56, 48
	s_nop 1
	v_writelane_b32 v174, s57, 49
	v_writelane_b32 v174, s58, 50
	s_nop 1
	v_writelane_b32 v174, s59, 51
	v_writelane_b32 v174, s60, 52
	s_nop 1
	v_writelane_b32 v174, s61, 53
	v_writelane_b32 v174, s62, 54
	s_nop 1
	v_writelane_b32 v174, s63, 55
	v_writelane_b32 v174, s64, 56
	s_nop 1
	v_writelane_b32 v174, s65, 57
	v_writelane_b32 v174, s66, 58
	s_nop 1
	v_writelane_b32 v174, s67, 59
	v_writelane_b32 v174, s68, 60
	s_nop 1
	v_writelane_b32 v174, s69, 61
	v_writelane_b32 v174, s70, 62
	s_nop 1
	v_writelane_b32 v174, s71, 63
                                        ; implicit-def: $vgpr173 : SGPR spill to VGPR lane
	v_writelane_b32 v173, s72, 0
	s_nop 1
	v_writelane_b32 v173, s73, 1
	v_writelane_b32 v173, s74, 2
	s_nop 1
	v_writelane_b32 v173, s75, 3
	v_writelane_b32 v173, s76, 4
	s_nop 1
	v_writelane_b32 v173, s77, 5
	v_writelane_b32 v173, s78, 6
	s_nop 1
	v_writelane_b32 v173, s79, 7
	v_writelane_b32 v173, s84, 8
	s_nop 1
	v_writelane_b32 v173, s85, 9
	v_writelane_b32 v173, s88, 10
	s_nop 1
	v_writelane_b32 v173, s89, 11
	v_writelane_b32 v173, s90, 12
	s_nop 1
	v_writelane_b32 v173, s91, 13
	v_writelane_b32 v173, s96, 14
	s_nop 1
	v_writelane_b32 v173, s97, 15
	v_writelane_b32 v173, s98, 16
	s_nop 1
	v_writelane_b32 v173, s99, 17
	s_cbranch_scc1 .LBB13_4
; %bb.1:                                ; %.preheader.i.i.i.i.i
	v_writelane_b32 v173, s48, 18
	s_nop 1
	v_writelane_b32 v173, s49, 19
	s_max_i32 s3, s6, 2
	v_mad_u64_u32 v[2:3], s[6:7], s17, v7, v[32:33]
	v_mad_u64_u32 v[4:5], s[6:7], s17, v6, v[32:33]
	v_mad_u64_u32 v[6:7], s[6:7], s17, v1, v[32:33]
	s_add_i32 s83, s2, 62
	s_lshl_b32 s28, s3, 4
	s_add_i32 s28, s28, -16
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v1, s8
	v_mov_b32_e32 v3, s9
	v_mov_b32_e32 v5, s10
	v_mov_b32_e32 v7, s80
	v_mov_b32_e32 v8, s81
	v_mov_b32_e32 v9, s82
	v_mov_b32_e32 v35, v34
	s_mov_b64 s[0:1], s[38:39]
.LBB13_2:                               ; %.lr.ph.i659.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s16, s29, 16
	v_add_u32_e32 v10, s29, v32
	v_readfirstlane_b32 s17, v33
	s_sub_i32 s3, s83, 30
	v_add_u32_e32 v11, 16, v10
	v_add_u32_e32 v12, 17, v10
	v_add_u32_e32 v13, 18, v10
	v_add_u32_e32 v14, 19, v10
	v_add_u32_e32 v15, 20, v10
	v_add_u32_e32 v16, 21, v10
	v_add_u32_e32 v17, 22, v10
	v_add_u32_e32 v18, 23, v10
	s_ashr_i32 s2, s17, 31
	v_mov_b32_e32 v10, s3
	v_lshl_add_u32 v23, s17, 5, v48
	v_cmp_gt_i32_e64 s[38:39], s27, v12
	v_cmp_gt_i32_e64 s[40:41], s27, v13
	v_cmp_gt_i32_e64 s[42:43], s27, v14
	v_cmp_gt_i32_e64 s[44:45], s27, v15
	v_cmp_gt_i32_e64 s[56:57], s27, v16
	v_cmp_gt_i32_e64 s[58:59], s27, v17
	v_cmp_gt_i32_e64 s[62:63], s27, v18
	v_cmp_ge_i32_e64 s[64:65], s27, v18
	v_cmp_ge_i32_e64 s[66:67], s27, v17
	v_cmp_ge_i32_e64 s[68:69], s27, v16
	v_cmp_ge_i32_e64 s[92:93], s27, v15
	v_cmp_ge_i32_e64 s[94:95], s27, v14
	v_cmp_ge_i32_e64 s[96:97], s27, v13
	v_cmp_gt_i32_e64 s[98:99], s27, v11
	s_lshr_b32 s24, s2, 30
	s_and_b64 vcc, s[4:5], s[38:39]
	s_and_b64 s[2:3], s[4:5], s[40:41]
	s_and_b64 s[8:9], s[4:5], s[42:43]
	s_and_b64 s[90:91], s[4:5], s[44:45]
	s_and_b64 s[6:7], s[4:5], s[56:57]
	s_and_b64 s[88:89], s[4:5], s[58:59]
	s_and_b64 s[86:87], s[4:5], s[62:63]
	s_and_b64 s[70:71], s[30:31], s[62:63]
	s_and_b64 s[72:73], s[30:31], s[64:65]
	s_and_b64 s[74:75], s[30:31], s[66:67]
	s_and_b64 s[76:77], s[30:31], s[68:69]
	s_and_b64 s[78:79], s[30:31], s[92:93]
	s_and_b64 s[14:15], s[30:31], s[94:95]
	s_and_b64 s[18:19], s[30:31], s[96:97]
	s_and_b64 s[84:85], s[30:31], s[98:99]
	s_and_b64 s[46:47], s[34:35], s[98:99]
	s_and_b64 s[10:11], s[34:35], s[38:39]
	s_and_b64 s[12:13], s[34:35], s[40:41]
	s_and_b64 s[52:53], s[34:35], s[42:43]
	s_and_b64 s[54:55], s[34:35], s[44:45]
	s_and_b64 s[56:57], s[34:35], s[56:57]
	s_and_b64 s[58:59], s[34:35], s[58:59]
	s_and_b64 s[60:61], s[34:35], s[62:63]
	s_and_b64 s[26:27], s[36:37], s[62:63]
	v_writelane_b32 v173, s26, 25
	s_nop 1
	v_writelane_b32 v173, s27, 26
	s_and_b64 s[26:27], s[36:37], s[64:65]
	v_writelane_b32 v173, s26, 27
	s_nop 1
	v_writelane_b32 v173, s27, 28
	s_and_b64 s[38:39], s[36:37], s[66:67]
	s_and_b64 s[44:45], s[36:37], s[68:69]
	s_and_b64 s[62:63], s[36:37], s[92:93]
	s_and_b64 s[64:65], s[36:37], s[94:95]
	s_and_b64 s[66:67], s[36:37], s[96:97]
	s_add_i32 s24, s17, s24
	s_and_b32 s24, s24, 0x3fffffc
	s_sub_i32 s17, s17, s24
	v_lshl_or_b32 v25, s17, 6, v49
	s_and_b64 s[68:69], s[36:37], s[98:99]
	s_and_b64 s[92:93], s[4:5], s[98:99]
	s_add_i32 s17, s29, 17
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	v_add_u32_e32 v17, s29, v0
	v_readfirstlane_b32 s48, v1
	v_readfirstlane_b32 s49, v3
	v_readfirstlane_b32 s50, v5
	s_nop 4
	buffer_load_ubyte v11, v17, s[48:51], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v11, 0, v11, s[92:93]
	s_cselect_b64 s[92:93], -1, 0
	s_sub_i32 s17, s83, 28
	v_mov_b32_e32 v21, s17
	s_add_i32 s17, s29, 18
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v12, v17, s[48:51], 0 offen offset:17
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_cselect_b64 s[94:95], -1, 0
	s_sub_i32 s17, s83, 26
	v_mov_b32_e32 v22, s17
	s_add_i32 s17, s29, 19
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v13, v17, s[48:51], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v13, s[2:3]
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s17, s83, 24
	v_mov_b32_e32 v24, s17
	s_add_i32 s17, s29, 20
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v14, v17, s[48:51], 0 offen offset:19
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v14, 0, v14, s[8:9]
	s_cselect_b64 s[8:9], -1, 0
	s_sub_i32 s17, s83, 22
	v_mov_b32_e32 v26, s17
	s_add_i32 s17, s29, 21
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v15, v17, s[48:51], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v15, 0, v15, s[90:91]
	s_cselect_b64 s[90:91], -1, 0
	s_sub_i32 s17, s83, 20
	v_mov_b32_e32 v27, s17
	s_add_i32 s17, s29, 22
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v16, v17, s[48:51], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v16, 0, v16, s[6:7]
	s_cselect_b64 s[6:7], -1, 0
	s_sub_i32 s17, s83, 18
	v_mov_b32_e32 v28, s17
	s_add_i32 s17, s29, 23
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	v_add_u32_e32 v29, s29, v6
	buffer_load_ubyte v18, v17, s[48:51], 0 offen offset:22
	buffer_load_ubyte v19, v17, s[48:51], 0 offen offset:23
	buffer_load_ubyte v20, v29, s[48:51], 0 offen offset:16
	buffer_load_ubyte v30, v29, s[48:51], 0 offen offset:17
	buffer_load_ubyte v31, v29, s[48:51], 0 offen offset:18
	buffer_load_ubyte v36, v29, s[48:51], 0 offen offset:19
	buffer_load_ubyte v37, v29, s[48:51], 0 offen offset:20
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v17, 0, v18, s[88:89]
	s_cselect_b64 s[88:89], -1, 0
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v18, 0, v19, s[86:87]
	s_add_i32 s17, s83, -16
	s_add_i32 s24, s29, 31
	v_mov_b32_e32 v82, s17
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s99, s24
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v19, 0, v20, s[84:85]
	s_cselect_b64 s[84:85], -1, 0
	s_add_i32 s25, s29, 30
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s99, s24
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v20, 0, v30, s[18:19]
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s17, s83, -2
	v_mov_b32_e32 v83, s17
	s_add_i32 s17, s29, 29
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s99, s25
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v84, 0, v31, s[14:15]
	s_cselect_b64 s[14:15], -1, 0
	s_add_i32 s24, s83, -4
	v_mov_b32_e32 v85, s24
	s_add_i32 s24, s29, 28
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s99, s17
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v86, 0, v36, s[78:79]
	s_cselect_b64 s[96:97], -1, 0
	s_add_i32 s17, s83, -6
	v_mov_b32_e32 v87, s17
	s_add_i32 s17, s29, 27
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s24
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v88, 0, v37, s[76:77]
	s_cselect_b64 s[98:99], -1, 0
	s_add_i32 s24, s83, -8
	v_mov_b32_e32 v89, s24
	s_add_i32 s24, s29, 26
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s17
	s_cselect_b64 vcc, -1, 0
	s_add_i32 s17, s83, -10
	v_mov_b32_e32 v90, s17
	v_add_u32_e32 v36, s29, v4
	v_add_u32_e32 v37, s29, v2
	s_add_i32 s17, s29, 25
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s24
	buffer_load_ubyte v30, v29, s[48:51], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v91, 0, v30, s[74:75]
	s_cselect_b64 s[24:25], -1, 0
	s_add_i32 s26, s83, -12
	v_mov_b32_e32 v92, s26
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v68, 0
	v_mov_b32_e32 v70, 0
	v_mov_b32_e32 v72, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v69, 0
	v_mov_b32_e32 v71, 0
	v_mov_b32_e32 v73, 0
	v_mov_b32_e32 v74, 0
	v_mov_b32_e32 v76, 0
	v_mov_b32_e32 v78, 0
	v_mov_b32_e32 v80, 0
	v_mov_b32_e32 v75, 0
	v_mov_b32_e32 v77, 0
	v_mov_b32_e32 v79, 0
	v_mov_b32_e32 v81, 0
	v_mov_b32_e32 v93, s83
	buffer_load_ubyte v94, v29, s[48:51], 0 offen offset:22
	s_nop 0
	buffer_load_ubyte v29, v29, s[48:51], 0 offen offset:23
	s_nop 0
	buffer_load_ubyte v95, v36, s[48:51], 0 offen offset:16
	buffer_load_ubyte v96, v36, s[48:51], 0 offen offset:17
	buffer_load_ubyte v97, v36, s[48:51], 0 offen offset:18
	buffer_load_ubyte v98, v36, s[48:51], 0 offen offset:19
	buffer_load_ubyte v99, v36, s[48:51], 0 offen offset:20
	buffer_load_ubyte v100, v36, s[48:51], 0 offen offset:21
	buffer_load_ubyte v101, v36, s[48:51], 0 offen offset:22
	buffer_load_ubyte v102, v36, s[48:51], 0 offen offset:23
	buffer_load_ubyte v103, v37, s[48:51], 0 offen offset:16
	buffer_load_ubyte v104, v37, s[48:51], 0 offen offset:17
	buffer_load_ubyte v105, v37, s[48:51], 0 offen offset:18
	buffer_load_ubyte v106, v37, s[48:51], 0 offen offset:19
	buffer_load_ubyte v107, v37, s[48:51], 0 offen offset:20
	buffer_load_ubyte v108, v37, s[48:51], 0 offen offset:21
	buffer_load_ubyte v109, v37, s[48:51], 0 offen offset:22
	buffer_load_ubyte v110, v37, s[48:51], 0 offen offset:23
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s48, v7
	v_readfirstlane_b32 s49, v8
	v_readfirstlane_b32 s50, v9
	v_ashrrev_i32_e32 v36, 31, v23
	v_add_u32_e32 v37, 0x80, v23
	v_add_u32_e32 v38, 0x100, v23
	v_add_u32_e32 v39, 0x180, v23
	v_lshrrev_b32_e32 v36, 30, v36
	v_ashrrev_i32_e32 v40, 31, v37
	v_ashrrev_i32_e32 v41, 31, v38
	v_ashrrev_i32_e32 v42, 31, v39
	v_add_u32_e32 v36, v23, v36
	v_lshrrev_b32_e32 v40, 30, v40
	v_lshrrev_b32_e32 v41, 30, v41
	v_lshrrev_b32_e32 v42, 30, v42
	v_ashrrev_i32_e32 v43, 2, v36
	v_and_b32_e32 v36, -4, v36
	v_add_u32_e32 v40, v37, v40
	v_add_u32_e32 v41, v38, v41
	v_add_u32_e32 v42, v39, v42
	v_sub_u32_e32 v23, v23, v36
	v_lshrrev_b32_e32 v36, 29, v43
	v_lshlrev_b32_e32 v44, 7, v43
	v_ashrrev_i32_e32 v45, 2, v40
	v_and_b32_e32 v40, -4, v40
	v_ashrrev_i32_e32 v46, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_ashrrev_i32_e32 v47, 2, v42
	v_and_b32_e32 v42, 0xffffffc, v42
	v_ashrrev_i32_e32 v64, 31, v25
	v_add_u32_e32 v65, 0x100, v25
	v_add_u32_e32 v23, v23, v52
	v_add_u32_e32 v36, v43, v36
	v_sub_u32_e32 v37, v37, v40
	v_lshrrev_b32_e32 v40, 29, v45
	v_lshlrev_b32_e32 v66, 6, v45
	v_sub_u32_e32 v67, v46, v45
	v_sub_u32_e32 v38, v38, v41
	v_lshrrev_b32_e32 v41, 29, v46
	v_sub_u32_e32 v111, v47, v46
	v_sub_u32_e32 v39, v39, v42
	v_lshrrev_b32_e32 v42, 29, v47
	v_lshrrev_b32_e32 v64, 30, v64
	v_ashrrev_i32_e32 v112, 31, v65
	v_and_b32_e32 v36, -8, v36
	v_add_u32_e32 v37, v37, v52
	v_add_u32_e32 v40, v45, v40
	v_add_u32_e32 v38, v38, v52
	v_add_u32_e32 v41, v46, v41
	v_lshlrev_b32_e32 v67, 6, v67
	v_add_u32_e32 v39, v39, v52
	v_add_u32_e32 v42, v47, v42
	v_lshlrev_b32_e32 v111, 7, v111
	v_add_u32_e32 v64, v25, v64
	v_lshrrev_b32_e32 v112, 30, v112
	v_sub_u32_e32 v36, v43, v36
	v_and_b32_e32 v40, -8, v40
	v_and_b32_e32 v41, -8, v41
	v_and_b32_e32 v42, 0xffffff8, v42
	v_ashrrev_i32_e32 v43, 2, v64
	v_and_b32_e32 v64, -4, v64
	v_add_u32_e32 v112, v65, v112
	v_xor_b32_e32 v23, v23, v36
	v_sub_u32_e32 v36, v45, v40
	v_sub_u32_e32 v40, v46, v41
	v_sub_u32_e32 v41, v47, v42
	v_sub_u32_e32 v25, v25, v64
	v_lshrrev_b32_e32 v42, 29, v43
	v_lshlrev_b32_e32 v45, 6, v43
	v_ashrrev_i32_e32 v46, 2, v112
	v_and_b32_e32 v47, -4, v112
	v_lshlrev_b32_e32 v64, 3, v23
	v_lshl_add_u32 v112, v23, 4, v44
	v_xor_b32_e32 v36, v37, v36
	v_xor_b32_e32 v37, v38, v40
	v_xor_b32_e32 v38, v39, v41
	v_add_u32_e32 v25, v25, v53
	v_add_u32_e32 v39, v43, v42
	v_sub_u32_e32 v40, v65, v47
	v_lshrrev_b32_e32 v41, 29, v46
	v_lshlrev_b32_e32 v42, 7, v46
	v_sub_u32_e32 v23, v36, v23
	v_sub_u32_e32 v36, v37, v36
	v_sub_u32_e32 v37, v38, v37
	v_and_b32_e32 v38, -8, v39
	v_add_u32_e32 v39, v25, v55
	v_add_u32_e32 v40, v40, v53
	v_add_u32_e32 v41, v46, v41
	v_lshlrev_b32_e32 v23, 3, v23
	v_lshl_add_u32 v36, v36, 3, v67
	v_lshlrev_b32_e32 v37, 4, v37
	v_sub_u32_e32 v38, v43, v38
	v_and_b32_e32 v41, -8, v41
	v_add_u32_e32 v43, v40, v55
	v_add3_u32 v23, v64, v66, v23
	v_lshlrev_b32_e32 v44, 1, v36
	v_xor_b32_e32 v25, v25, v38
	v_xor_b32_e32 v38, v39, v38
	v_sub_u32_e32 v39, v46, v41
	v_lshlrev_b32_e32 v113, 1, v23
	v_add_lshl_u32 v23, v36, v23, 1
	v_lshlrev_b32_e32 v36, 3, v25
	v_sub_u32_e32 v38, v38, v25
	v_xor_b32_e32 v40, v40, v39
	v_xor_b32_e32 v39, v43, v39
	v_lshlrev_b32_e32 v41, 4, v25
	v_add3_u32 v114, v113, 32, v44
	v_add3_u32 v111, v37, v111, v23
	v_sub_u32_e32 v23, v40, v25
	v_sub_u32_e32 v25, v39, v25
	v_add_lshl_u32 v36, v36, v45, 1
	v_add3_u32 v37, v41, v42, 32
	v_lshlrev_b32_e32 v38, 4, v38
	v_lshl_add_u32 v23, v23, 4, v37
	v_add3_u32 v44, v36, 32, v38
	v_lshl_add_u32 v25, v25, 4, v37
	ds_read_b128 v[36:39], v36 offset:32
	ds_read_b128 v[40:43], v23
	ds_read_b128 v[44:47], v44
	ds_read_b128 v[64:67], v25
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v93, v93, s[48:51], 0 offen
	s_nop 0
	buffer_load_ushort v115, v10, s[48:51], 0 offen
	buffer_load_ushort v116, v21, s[48:51], 0 offen
	buffer_load_ushort v117, v22, s[48:51], 0 offen
	buffer_load_ushort v118, v24, s[48:51], 0 offen
	buffer_load_ushort v119, v26, s[48:51], 0 offen
	buffer_load_ushort v120, v27, s[48:51], 0 offen
	buffer_load_ushort v121, v28, s[48:51], 0 offen
	s_nop 0
	buffer_load_ushort v82, v82, s[48:51], 0 offen
	v_dot2c_f32_f16_e32 v30, v62, v36
	v_dot2c_f32_f16_e32 v68, v61, v37
	v_dot2c_f32_f16_e32 v70, v59, v38
	v_dot2c_f32_f16_e32 v72, v60, v39
	v_dot2c_f32_f16_e32 v31, v62, v40
	v_dot2c_f32_f16_e32 v69, v61, v41
	v_dot2c_f32_f16_e32 v71, v59, v42
	v_dot2c_f32_f16_e32 v73, v60, v43
	v_dot2c_f32_f16_e32 v74, v63, v44
	v_dot2c_f32_f16_e32 v76, v58, v45
	v_dot2c_f32_f16_e32 v78, v57, v46
	v_dot2c_f32_f16_e32 v80, v56, v47
	v_dot2c_f32_f16_e32 v75, v63, v64
	v_dot2c_f32_f16_e32 v77, v58, v65
	v_dot2c_f32_f16_e32 v79, v57, v66
	v_dot2c_f32_f16_e32 v81, v56, v67
	v_pk_add_f32 v[22:23], v[34:35], v[30:31]
	buffer_load_ushort v38, v83, s[48:51], 0 offen
	v_pk_add_f32 v[22:23], v[68:69], v[22:23]
	s_nop 0
	v_pk_add_f32 v[22:23], v[70:71], v[22:23]
	buffer_load_ushort v39, v85, s[48:51], 0 offen
	v_pk_add_f32 v[22:23], v[72:73], v[22:23]
	s_nop 0
	v_pk_add_f32 v[22:23], v[74:75], v[22:23]
	buffer_load_ushort v40, v87, s[48:51], 0 offen
	v_pk_add_f32 v[22:23], v[76:77], v[22:23]
	s_nop 0
	v_pk_add_f32 v[22:23], v[78:79], v[22:23]
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s17
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v21, 0, v94, s[72:73]
	s_cselect_b64 s[26:27], -1, 0
	s_add_i32 s17, s83, -14
	v_mov_b32_e32 v10, s17
	s_mov_b32 s29, s16
	buffer_load_ushort v41, v89, s[48:51], 0 offen
	v_pk_add_f32 v[34:35], v[80:81], v[22:23]
	buffer_load_ushort v42, v90, s[48:51], 0 offen
	buffer_load_ushort v43, v92, s[48:51], 0 offen
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s43, s16
	buffer_load_ushort v44, v10, s[48:51], 0 offen
	s_waitcnt vmcnt(32)
	v_cndmask_b32_e64 v22, 0, v29, s[70:71]
	s_cselect_b64 s[48:49], -1, 0
	s_add_i32 s83, s83, 32
	s_and_b64 s[70:71], s[22:23], s[92:93]
	s_and_b64 s[72:73], s[22:23], s[94:95]
	s_and_b64 s[74:75], s[22:23], s[2:3]
	s_and_b64 s[76:77], s[22:23], s[8:9]
	s_and_b64 s[78:79], s[22:23], s[90:91]
	s_and_b64 s[2:3], s[22:23], s[6:7]
	s_and_b64 s[84:85], s[22:23], s[84:85]
	s_and_b64 s[6:7], s[22:23], s[88:89]
	s_and_b64 s[86:87], s[22:23], s[18:19]
	s_and_b64 s[88:89], s[22:23], s[14:15]
	s_and_b64 s[90:91], s[22:23], s[96:97]
	s_and_b64 s[92:93], s[22:23], s[98:99]
	s_and_b64 s[94:95], s[22:23], vcc
	s_and_b64 s[96:97], s[22:23], s[24:25]
	s_and_b64 s[98:99], s[22:23], s[26:27]
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_and_b64 vcc, s[22:23], s[48:49]
	s_cmp_lg_u32 s28, s16
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e64 v23, 0, v95, s[46:47]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e64 v24, 0, v96, s[10:11]
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v25, 0, v97, s[12:13]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e64 v26, 0, v98, s[52:53]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e64 v27, 0, v99, s[54:55]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e64 v28, 0, v100, s[56:57]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e64 v29, 0, v101, s[58:59]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e64 v30, 0, v102, s[60:61]
	s_waitcnt vmcnt(23)
	v_cndmask_b32_e64 v31, 0, v103, s[68:69]
	s_waitcnt vmcnt(22)
	v_cndmask_b32_e64 v36, 0, v104, s[66:67]
	s_waitcnt vmcnt(21)
	v_cndmask_b32_e64 v37, 0, v105, s[64:65]
	s_waitcnt vmcnt(20)
	v_cndmask_b32_e64 v45, 0, v106, s[62:63]
	s_waitcnt vmcnt(19)
	v_cndmask_b32_e64 v46, 0, v107, s[44:45]
	s_waitcnt vmcnt(18)
	v_cndmask_b32_e64 v47, 0, v108, s[38:39]
	v_readlane_b32 s8, v173, 27
	v_readlane_b32 s9, v173, 28
	s_waitcnt vmcnt(17)
	s_nop 0
	v_cndmask_b32_e64 v56, 0, v109, s[8:9]
	v_readlane_b32 s8, v173, 25
	v_readlane_b32 s9, v173, 26
	s_waitcnt vmcnt(16)
	s_nop 0
	v_cndmask_b32_e64 v57, 0, v110, s[8:9]
	v_cvt_f32_fp8_sdwa v58, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v91 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v36 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v37 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v57 src0_sel:BYTE_0
	s_waitcnt lgkmcnt(0)
	v_fma_mixlo_f16 v46, s24, v58, 0
	v_pk_mul_f32 v[10:11], s[20:21], v[10:11]
	v_pk_mul_f32 v[12:13], s[20:21], v[12:13]
	v_pk_mul_f32 v[14:15], s[20:21], v[14:15]
	v_fma_mixlo_f16 v47, s24, v60, 0
	v_pk_mul_f32 v[16:17], s[20:21], v[16:17]
	v_pk_mul_f32 v[18:19], s[20:21], v[18:19]
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_fma_mixlo_f16 v56, s24, v62, 0
	v_pk_mul_f32 v[22:23], s[20:21], v[22:23]
	v_pk_mul_f32 v[24:25], s[20:21], v[24:25]
	v_pk_mul_f32 v[26:27], s[20:21], v[26:27]
	v_fma_mixlo_f16 v57, s24, v64, 0
	v_pk_mul_f32 v[28:29], s[20:21], v[28:29]
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	v_pk_mul_f32 v[36:37], s[20:21], v[36:37]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v58, v12
	v_cvt_f16_f32_e32 v12, v13
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v60, v16
	v_cvt_f16_f32_e32 v15, v17
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v16, v19
	v_cvt_f16_f32_e32 v17, v21
	v_cvt_f16_f32_e32 v19, v20
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v23, v23
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v20, v25
	v_cvt_f16_f32_e32 v21, v27
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v29, v30
	v_cvt_f16_f32_e32 v30, v31
	v_cvt_f16_f32_e32 v25, v37
	v_cvt_f16_f32_e32 v31, v36
	v_pack_b32_f16 v12, v12, v14
	v_pack_b32_f16 v11, v11, v58
	v_pack_b32_f16 v10, v46, v10
	v_fma_mixhi_f16 v13, s24, v59, 0
	v_pack_b32_f16 v16, v16, v19
	v_pack_b32_f16 v15, v15, v18
	v_pack_b32_f16 v14, v47, v60
	v_fma_mixhi_f16 v17, s24, v61, 0
	v_pack_b32_f16 v20, v20, v26
	v_pack_b32_f16 v19, v23, v24
	v_pack_b32_f16 v18, v56, v22
	v_fma_mixhi_f16 v21, s24, v63, 0
	v_pack_b32_f16 v24, v30, v31
	v_pack_b32_f16 v23, v28, v29
	v_pack_b32_f16 v22, v57, v27
	v_fma_mixhi_f16 v25, s24, v45, 0
	ds_write_b128 v112, v[10:13] offset:32
	ds_write_b128 v113, v[14:17] offset:32
	ds_write_b128 v114, v[18:21]
	ds_write_b128 v111, v[22:25] offset:32
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v10, 16, v115
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v11, 16, v116
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v12, 16, v117
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v13, 16, v118
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v14, 16, v119
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v15, 16, v120
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v16, 16, v121
	v_lshlrev_b32_e32 v17, 16, v93
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v17, v17
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v18, 16, v82
	v_cvt_f16_f32_e32 v18, v18
	v_cndmask_b32_e32 v10, 0, v10, vcc
	v_cndmask_b32_e64 v11, 0, v11, s[70:71]
	v_cndmask_b32_e64 v12, 0, v12, s[72:73]
	v_cndmask_b32_e64 v13, 0, v13, s[74:75]
	v_cndmask_b32_e64 v14, 0, v14, s[76:77]
	v_cndmask_b32_e64 v15, 0, v15, s[78:79]
	v_cndmask_b32_e64 v16, 0, v16, s[2:3]
	v_cndmask_b32_e64 v17, 0, v17, s[84:85]
	v_pack_b32_f16 v62, v10, v11
	v_pack_b32_f16 v61, v12, v13
	v_pack_b32_f16 v59, v14, v15
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v10, 16, v38
	v_cndmask_b32_e64 v11, 0, v18, s[6:7]
	v_cvt_f16_f32_e32 v10, v10
	v_pack_b32_f16 v60, v16, v11
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v11, 16, v39
	v_cvt_f16_f32_e32 v11, v11
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v12, 16, v40
	v_cvt_f16_f32_e32 v12, v12
	v_cndmask_b32_e64 v10, 0, v10, s[86:87]
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v13, 16, v41
	v_pack_b32_f16 v56, v10, v17
	v_cvt_f16_f32_e32 v10, v13
	v_cndmask_b32_e64 v11, 0, v11, s[88:89]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v13, 16, v42
	v_cvt_f16_f32_e32 v13, v13
	v_cndmask_b32_e64 v12, 0, v12, s[90:91]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v14, 16, v43
	v_pack_b32_f16 v57, v12, v11
	v_cvt_f16_f32_e32 v11, v14
	v_cndmask_b32_e64 v10, 0, v10, s[92:93]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v12, 16, v44
	v_cvt_f16_f32_e32 v12, v12
	v_cndmask_b32_e64 v13, 0, v13, s[94:95]
	v_pack_b32_f16 v58, v13, v10
	v_cndmask_b32_e64 v10, 0, v11, s[96:97]
	v_cndmask_b32_e64 v11, 0, v12, s[98:99]
	v_pack_b32_f16 v63, v11, v10
	s_cbranch_scc1 .LBB13_2
; %bb.3:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi1ELin1ELin1EEEES13_EELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS17_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES14_LS15_0EEENSN_IJNS17_ILi512EEES19_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1K_Lb0EEESS_EEENSN_IJSU_SV_EEENSN_IJSV_SW_EEESW_lNS4_IJ4
	v_readlane_b32 s93, v174, 31
	s_load_dwordx2 s[94:95], s[0:1], 0x48
	s_load_dwordx4 s[16:19], s[0:1], 0x60
	v_readlane_b32 s8, v174, 32
	v_readlane_b32 s9, v174, 33
	v_readlane_b32 s10, v174, 34
	v_readlane_b32 s6, v174, 35
	v_readlane_b32 s40, v174, 36
	v_readlane_b32 s41, v174, 37
	v_readlane_b32 s42, v174, 38
	v_readlane_b32 s43, v174, 39
	v_readlane_b32 s44, v174, 40
	v_readlane_b32 s45, v174, 41
	v_readlane_b32 s46, v174, 42
	v_readlane_b32 s47, v174, 43
	v_readlane_b32 s52, v174, 44
	v_readlane_b32 s53, v174, 45
	v_readlane_b32 s54, v174, 46
	v_readlane_b32 s55, v174, 47
	v_readlane_b32 s56, v174, 48
	v_readlane_b32 s57, v174, 49
	v_readlane_b32 s58, v174, 50
	v_readlane_b32 s59, v174, 51
	v_readlane_b32 s60, v174, 52
	v_readlane_b32 s61, v174, 53
	v_readlane_b32 s62, v174, 54
	v_readlane_b32 s63, v174, 55
	v_readlane_b32 s64, v174, 56
	v_readlane_b32 s65, v174, 57
	v_readlane_b32 s66, v174, 58
	v_readlane_b32 s67, v174, 59
	v_readlane_b32 s68, v174, 60
	v_readlane_b32 s69, v174, 61
	v_readlane_b32 s70, v174, 62
	v_readlane_b32 s71, v174, 63
	v_readlane_b32 s72, v173, 0
	v_readlane_b32 s73, v173, 1
	v_readlane_b32 s74, v173, 2
	v_readlane_b32 s75, v173, 3
	v_readlane_b32 s76, v173, 4
	v_readlane_b32 s77, v173, 5
	v_readlane_b32 s78, v173, 6
	v_readlane_b32 s79, v173, 7
	v_readlane_b32 s84, v173, 8
	v_readlane_b32 s85, v173, 9
	v_readlane_b32 s88, v173, 10
	v_readlane_b32 s89, v173, 11
	v_readlane_b32 s90, v173, 12
	v_readlane_b32 s91, v173, 13
	v_readlane_b32 s96, v173, 14
	v_readlane_b32 s97, v173, 15
	v_readlane_b32 s98, v173, 16
	v_readlane_b32 s99, v173, 17
	v_readlane_b32 s48, v173, 18
	v_readlane_b32 s49, v173, 19
	s_mov_b64 s[38:39], s[0:1]
	s_branch .LBB13_5
.LBB13_4:
	v_mov_b32_e32 v34, 0
.LBB13_5:                               ; %Flow247
	s_load_dwordx4 s[0:3], s[38:39], 0x28
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v173, s0, 20
	s_nop 1
	v_writelane_b32 v173, s1, 21
	v_writelane_b32 v173, s2, 22
	v_writelane_b32 v173, s3, 23
	s_mov_b32 s0, s95
	v_writelane_b32 v173, s0, 24
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s1, v33
	s_ashr_i32 s0, s1, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s1, s0
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s1, s0
	v_lshl_or_b32 v0, s0, 6, v49
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v53
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v55
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v53
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v55
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s0, s1, 2
	s_add_i32 s0, s0, s93
	s_mul_i32 s2, s0, s16
	s_cmp_gt_i32 s26, s0
	s_mov_b32 s15, 0x20000
	s_mov_b32 s12, s80
	s_mov_b32 s13, s81
	s_mov_b32 s14, s82
	s_cselect_b64 s[22:23], -1, 0
	s_lshl_b32 s0, s2, 1
	v_mov_b32_e32 v16, s0
	buffer_load_ushort v17, v16, s[12:15], 0 offen
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 3
	v_readlane_b32 s3, v174, 4
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v19, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:2
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 5
	v_readlane_b32 s3, v174, 6
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v20, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 7
	v_readlane_b32 s3, v174, 8
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v21, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:6
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 9
	v_readlane_b32 s3, v174, 10
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v22, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:8
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 11
	v_readlane_b32 s3, v174, 12
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v25, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:10
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[88:89], s[22:23]
	v_cndmask_b32_e32 v26, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:12
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[90:91], s[22:23]
	v_cndmask_b32_e32 v27, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:14
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[76:77], s[22:23]
	v_cndmask_b32_e32 v28, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 13
	v_readlane_b32 s3, v174, 14
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v29, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[96:97], s[22:23]
	v_cndmask_b32_e32 v30, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[78:79], s[22:23]
	v_cndmask_b32_e32 v31, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:22
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[70:71], s[22:23]
	v_cndmask_b32_e32 v36, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:24
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[68:69], s[22:23]
	v_cndmask_b32_e32 v37, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:26
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[66:67], s[22:23]
	v_cndmask_b32_e32 v38, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:28
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[64:65], s[22:23]
	v_cndmask_b32_e32 v39, 0, v17, vcc
	buffer_load_ushort v16, v16, s[12:15], 0 offen offset:30
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v16, 16, v16
	v_cvt_f16_f32_e32 v16, v16
	s_and_b64 vcc, s[62:63], s[22:23]
	v_cndmask_b32_e32 v40, 0, v16, vcc
	v_lshl_add_u32 v18, s1, 5, v48
	v_add_u32_e32 v23, 0x200, v18
	v_mad_u64_u32 v[16:17], s[2:3], v23, s17, v[32:33]
	s_mov_b32 s12, s8
	s_mov_b32 s13, s9
	s_mov_b32 s14, s10
	buffer_load_ubyte v17, v16, s[12:15], 0 offen
	v_cmp_gt_i32_e64 s[30:31], s95, v23
	s_and_b64 vcc, s[60:61], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v41, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:1
	s_and_b64 vcc, s[58:59], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v42, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:2
	s_and_b64 vcc, s[56:57], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v43, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:3
	s_and_b64 vcc, s[54:55], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v44, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:4
	s_and_b64 vcc, s[52:53], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v45, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:5
	s_and_b64 vcc, s[46:47], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v46, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:6
	s_and_b64 vcc, s[44:45], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v47, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:7
	s_and_b64 vcc, s[40:41], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v72, 0, v17, vcc
	v_add_u32_e32 v23, s33, v16
	buffer_load_ubyte v24, v23, s[12:15], 0 offen
	v_add_u32_e32 v17, 0x280, v18
	v_cmp_gt_i32_e64 s[34:35], s95, v17
	s_and_b64 vcc, s[60:61], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v73, 0, v24, vcc
	v_add_u32_e32 v24, 1, v23
	buffer_load_ubyte v64, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[42:43], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v74, 0, v64, vcc
	v_add_u32_e32 v64, 2, v23
	buffer_load_ubyte v65, v64, s[12:15], 0 offen
	s_and_b64 vcc, s[74:75], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v75, 0, v65, vcc
	v_add_u32_e32 v65, 3, v23
	buffer_load_ubyte v66, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[72:73], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v76, 0, v66, vcc
	v_add_u32_e32 v66, 4, v23
	buffer_load_ubyte v67, v66, s[12:15], 0 offen
	s_and_b64 vcc, s[84:85], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v77, 0, v67, vcc
	v_add_u32_e32 v67, 5, v23
	buffer_load_ubyte v68, v67, s[12:15], 0 offen
	s_and_b64 vcc, s[98:99], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v78, 0, v68, vcc
	v_add_u32_e32 v68, 6, v23
	buffer_load_ubyte v69, v68, s[12:15], 0 offen
	v_readlane_b32 s2, v174, 15
	v_readlane_b32 s3, v174, 16
	s_and_b64 vcc, s[2:3], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v79, 0, v69, vcc
	v_add_u32_e32 v69, 7, v23
	buffer_load_ubyte v70, v69, s[12:15], 0 offen
	s_and_b64 vcc, s[40:41], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v80, 0, v70, vcc
	v_add_u32_e32 v23, s33, v23
	buffer_load_ubyte v70, v23, s[12:15], 0 offen
	v_add_u32_e32 v23, 0x300, v18
	v_cmp_gt_i32_e64 s[36:37], s95, v23
	s_and_b64 vcc, s[60:61], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v81, 0, v70, vcc
	v_add_u32_e32 v24, s33, v24
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[58:59], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v82, 0, v24, vcc
	v_add_u32_e32 v24, s33, v64
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[56:57], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v83, 0, v24, vcc
	v_add_u32_e32 v24, s33, v65
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[54:55], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v84, 0, v24, vcc
	v_add_u32_e32 v24, s33, v66
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[52:53], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v85, 0, v24, vcc
	v_add_u32_e32 v24, s33, v67
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[46:47], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v86, 0, v24, vcc
	v_add_u32_e32 v24, s33, v68
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[44:45], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v87, 0, v24, vcc
	v_add_u32_e32 v24, s33, v69
	buffer_load_ubyte v64, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[40:41], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v88, 0, v64, vcc
	v_add_u32_e32 v64, s33, v24
	v_add_u32_e32 v24, -7, v64
	buffer_load_ubyte v65, v24, s[12:15], 0 offen
	v_add_u32_e32 v24, 0x380, v18
	v_cmp_gt_i32_e64 s[38:39], s95, v24
	s_and_b64 vcc, s[60:61], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v89, 0, v65, vcc
	v_add_u32_e32 v65, -6, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[42:43], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v90, 0, v65, vcc
	v_add_u32_e32 v65, -5, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[74:75], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v91, 0, v65, vcc
	v_add_u32_e32 v65, -4, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[72:73], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v92, 0, v65, vcc
	v_add_u32_e32 v65, -3, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[84:85], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v93, 0, v65, vcc
	v_add_u32_e32 v65, -2, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[98:99], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v94, 0, v65, vcc
	v_add_u32_e32 v65, -1, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[2:3], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v95, 0, v65, vcc
	buffer_load_ubyte v64, v64, s[12:15], 0 offen
	s_and_b64 vcc, s[40:41], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v96, 0, v64, vcc
	v_cndmask_b32_e64 v97, 0, 1, s[48:49]
	v_pack_b32_f16 v64, v39, v40
	v_pack_b32_f16 v70, v19, v20
	v_pack_b32_f16 v68, v21, v22
	v_pack_b32_f16 v66, v25, v26
	v_pack_b32_f16 v67, v27, v28
	v_pack_b32_f16 v71, v29, v30
	v_cvt_f32_fp8_sdwa v19, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v43 src0_sel:BYTE_0
	v_pack_b32_f16 v69, v31, v36
	v_pack_b32_f16 v65, v37, v38
	v_fma_mixlo_f16 v19, s24, v19, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_cvt_f32_fp8_sdwa v26, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v47 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[26:27], s[20:21], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v27
	v_pk_mul_f32 v[28:29], s[20:21], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v25, v28
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v30, v20
	v_cvt_f16_f32_e32 v29, v29
	v_pack_b32_f16 v28, v22, v25
	v_pack_b32_f16 v27, v21, v26
	v_cvt_f32_fp8_sdwa v22, v72 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v73 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v74 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v75 src0_sel:BYTE_0
	v_pack_b32_f16 v26, v19, v30
	v_fma_mixhi_f16 v29, s24, v22, 0
	v_fma_mixlo_f16 v19, s24, v25, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_cvt_f32_fp8_sdwa v30, v76 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v77 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v78 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v79 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v31
	v_pk_mul_f32 v[36:37], s[20:21], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v25, v36
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v20
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v22, v25
	v_pack_b32_f16 v37, v21, v30
	v_cvt_f32_fp8_sdwa v22, v80 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v81 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v82 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v83 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v31
	v_fma_mixhi_f16 v39, s24, v22, 0
	v_fma_mixlo_f16 v19, s24, v25, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_cvt_f32_fp8_sdwa v30, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v87 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v31
	v_pk_mul_f32 v[40:41], s[20:21], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v25, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v20
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v22, v25
	v_pack_b32_f16 v41, v21, v30
	v_cvt_f32_fp8_sdwa v22, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v91 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v19, v31
	v_fma_mixhi_f16 v43, s24, v22, 0
	v_fma_mixlo_f16 v19, s24, v25, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v20
	v_cvt_f32_fp8_sdwa v30, v92 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v93 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v94 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v95 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v21
	v_pk_mul_f32 v[20:21], s[20:21], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[30:31], s[20:21], v[44:45]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v47, v31
	v_cvt_f32_fp8_sdwa v31, v96 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v21, v30
	v_pack_b32_f16 v45, v25, v20
	v_pack_b32_f16 v44, v19, v22
	v_fma_mixhi_f16 v47, s24, v31, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v18
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v18, v19
	v_ashrrev_i32_e32 v20, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v18, v19
	v_add_u32_e32 v19, v19, v52
	v_lshrrev_b32_e32 v21, 29, v20
	v_add_u32_e32 v21, v20, v21
	v_and_b32_e32 v21, -8, v21
	v_sub_u32_e32 v21, v20, v21
	v_xor_b32_e32 v19, v19, v21
	v_lshlrev_b32_e32 v21, 3, v19
	v_lshlrev_b32_e32 v20, 7, v20
	v_lshl_add_u32 v20, v19, 4, v20
	ds_write_b128 v20, v[26:29] offset:32
	v_add_u32_e32 v20, 0x80, v18
	v_ashrrev_i32_e32 v22, 31, v20
	v_lshrrev_b32_e32 v22, 30, v22
	v_add_u32_e32 v22, v20, v22
	v_ashrrev_i32_e32 v25, 2, v22
	v_and_b32_e32 v22, -4, v22
	v_sub_u32_e32 v20, v20, v22
	v_add_u32_e32 v20, v20, v52
	v_lshrrev_b32_e32 v22, 29, v25
	v_add_u32_e32 v22, v25, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v25, v22
	v_xor_b32_e32 v20, v20, v22
	v_sub_u32_e32 v19, v20, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v22, 6, v25
	v_add3_u32 v19, v21, v22, v19
	v_lshlrev_b32_e32 v21, 1, v19
	ds_write_b128 v21, v[36:39] offset:32
	v_add_u32_e32 v22, 0x100, v18
	v_ashrrev_i32_e32 v26, 31, v22
	v_lshrrev_b32_e32 v26, 30, v26
	v_add_u32_e32 v26, v22, v26
	v_ashrrev_i32_e32 v27, 2, v26
	v_sub_u32_e32 v25, v27, v25
	v_and_b32_e32 v26, -4, v26
	v_sub_u32_e32 v22, v22, v26
	v_add_u32_e32 v22, v22, v52
	v_lshrrev_b32_e32 v26, 29, v27
	v_add_u32_e32 v26, v27, v26
	v_and_b32_e32 v26, -8, v26
	v_sub_u32_e32 v26, v27, v26
	v_xor_b32_e32 v22, v22, v26
	v_sub_u32_e32 v20, v22, v20
	v_lshlrev_b32_e32 v25, 6, v25
	v_lshl_add_u32 v20, v20, 3, v25
	v_lshlrev_b32_e32 v25, 1, v20
	v_add3_u32 v21, v21, 32, v25
	ds_write_b128 v21, v[40:43]
	v_add_u32_e32 v18, 0x180, v18
	v_ashrrev_i32_e32 v21, 31, v18
	v_lshrrev_b32_e32 v21, 30, v21
	v_add_u32_e32 v21, v18, v21
	v_ashrrev_i32_e32 v25, 2, v21
	v_sub_u32_e32 v26, v25, v27
	v_and_b32_e32 v21, 0xffffffc, v21
	v_sub_u32_e32 v18, v18, v21
	v_add_u32_e32 v18, v18, v52
	v_lshrrev_b32_e32 v21, 29, v25
	v_add_u32_e32 v21, v25, v21
	v_and_b32_e32 v21, 0xffffff8, v21
	v_sub_u32_e32 v21, v25, v21
	v_xor_b32_e32 v18, v18, v21
	v_sub_u32_e32 v18, v18, v22
	v_lshlrev_b32_e32 v18, 4, v18
	v_lshlrev_b32_e32 v21, 7, v26
	v_add_lshl_u32 v19, v20, v19, 1
	v_add3_u32 v18, v18, v21, v19
	ds_write_b128 v18, v[44:47] offset:32
	v_mov_b32_e32 v37, 0
	s_mov_b32 s29, 0
	v_cmp_ne_u32_e64 s[12:13], 1, v97
	s_andn2_b64 vcc, exec, s[48:49]
	s_cbranch_vccnz .LBB13_9
; %bb.6:                                ; %.preheader.i95.i.i.i.i
	v_writelane_b32 v173, s12, 29
	s_nop 1
	v_writelane_b32 v173, s13, 30
	v_writelane_b32 v173, s94, 31
	s_nop 1
	v_writelane_b32 v173, s95, 32
	s_max_i32 s1, s6, 2
	v_mad_u64_u32 v[18:19], s[2:3], s17, v24, v[32:33]
	v_mad_u64_u32 v[20:21], s[2:3], s17, v23, v[32:33]
	v_mad_u64_u32 v[22:23], s[2:3], s17, v17, v[32:33]
	s_add_i32 s83, s0, 62
	s_lshl_b32 s28, s1, 4
	s_add_i32 s28, s28, -16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v17, s8
	v_mov_b32_e32 v19, s9
	v_mov_b32_e32 v21, s10
	v_mov_b32_e32 v23, s80
	v_mov_b32_e32 v24, s81
	v_mov_b32_e32 v25, s82
	v_mov_b32_e32 v37, v36
.LBB13_7:                               ; %.lr.ph.i659.i96.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s16, s29, 16
	v_add_u32_e32 v26, s29, v32
	v_readfirstlane_b32 s12, v33
	s_sub_i32 s1, s83, 30
	v_add_u32_e32 v27, 16, v26
	v_add_u32_e32 v28, 17, v26
	v_add_u32_e32 v29, 18, v26
	v_add_u32_e32 v30, 19, v26
	v_add_u32_e32 v31, 20, v26
	v_add_u32_e32 v38, 21, v26
	v_add_u32_e32 v39, 22, v26
	v_add_u32_e32 v40, 23, v26
	s_ashr_i32 s0, s12, 31
	v_mov_b32_e32 v26, s1
	v_lshl_add_u32 v46, s12, 5, v48
	v_cmp_gt_i32_e32 vcc, s27, v28
	v_cmp_gt_i32_e64 s[2:3], s27, v29
	v_cmp_gt_i32_e64 s[6:7], s27, v30
	v_cmp_gt_i32_e64 s[8:9], s27, v31
	v_cmp_gt_i32_e64 s[40:41], s27, v38
	v_cmp_gt_i32_e64 s[42:43], s27, v39
	v_cmp_gt_i32_e64 s[44:45], s27, v40
	v_cmp_ge_i32_e64 s[62:63], s27, v40
	v_cmp_ge_i32_e64 s[64:65], s27, v39
	v_cmp_ge_i32_e64 s[66:67], s27, v38
	v_cmp_ge_i32_e64 s[68:69], s27, v31
	v_cmp_ge_i32_e64 s[92:93], s27, v30
	v_cmp_ge_i32_e64 s[94:95], s27, v29
	v_cmp_gt_i32_e64 s[96:97], s27, v27
	s_lshr_b32 s13, s0, 30
	s_and_b64 s[98:99], s[30:31], vcc
	s_and_b64 s[0:1], s[30:31], s[2:3]
	s_and_b64 s[10:11], s[30:31], s[6:7]
	s_and_b64 s[90:91], s[30:31], s[8:9]
	s_and_b64 s[4:5], s[30:31], s[40:41]
	s_and_b64 s[88:89], s[30:31], s[42:43]
	s_and_b64 s[86:87], s[30:31], s[44:45]
	s_and_b64 s[70:71], s[34:35], s[44:45]
	s_and_b64 s[72:73], s[34:35], s[62:63]
	s_and_b64 s[74:75], s[34:35], s[64:65]
	s_and_b64 s[76:77], s[34:35], s[66:67]
	s_and_b64 s[78:79], s[34:35], s[68:69]
	s_and_b64 s[48:49], s[34:35], s[92:93]
	s_and_b64 s[50:51], s[34:35], s[94:95]
	s_and_b64 s[84:85], s[34:35], s[96:97]
	s_and_b64 s[46:47], s[36:37], s[96:97]
	s_and_b64 vcc, s[36:37], vcc
	s_and_b64 s[18:19], s[36:37], s[2:3]
	s_and_b64 s[52:53], s[36:37], s[6:7]
	s_and_b64 s[54:55], s[36:37], s[8:9]
	s_and_b64 s[56:57], s[36:37], s[40:41]
	s_and_b64 s[58:59], s[36:37], s[42:43]
	s_and_b64 s[60:61], s[36:37], s[44:45]
	s_and_b64 s[6:7], s[38:39], s[44:45]
	s_and_b64 s[40:41], s[38:39], s[62:63]
	s_and_b64 s[42:43], s[38:39], s[64:65]
	s_and_b64 s[44:45], s[38:39], s[66:67]
	s_and_b64 s[62:63], s[38:39], s[68:69]
	s_and_b64 s[64:65], s[38:39], s[92:93]
	s_and_b64 s[66:67], s[38:39], s[94:95]
	s_add_i32 s2, s12, s13
	s_and_b32 s2, s2, 0x3fffffc
	s_sub_i32 s2, s12, s2
	v_lshl_or_b32 v47, s2, 6, v49
	s_and_b64 s[68:69], s[38:39], s[96:97]
	s_and_b64 s[2:3], s[30:31], s[96:97]
	s_add_i32 s8, s29, 17
	s_cmp_gt_i32 s27, s8
	v_add_u32_e32 v39, s29, v16
	v_readfirstlane_b32 s12, v17
	v_readfirstlane_b32 s13, v19
	v_readfirstlane_b32 s14, v21
	s_nop 4
	buffer_load_ubyte v27, v39, s[12:15], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v27, 0, v27, s[2:3]
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s8, s83, 28
	v_mov_b32_e32 v43, s8
	s_add_i32 s8, s29, 18
	s_cmp_gt_i32 s27, s8
	buffer_load_ubyte v28, v39, s[12:15], 0 offen offset:17
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v28, 0, v28, s[98:99]
	s_cselect_b64 s[8:9], -1, 0
	s_sub_i32 s17, s83, 26
	v_mov_b32_e32 v44, s17
	s_add_i32 s17, s29, 19
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v29, v39, s[12:15], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v29, 0, v29, s[0:1]
	s_cselect_b64 s[0:1], -1, 0
	s_sub_i32 s17, s83, 24
	v_mov_b32_e32 v45, s17
	s_add_i32 s17, s29, 20
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v30, v39, s[12:15], 0 offen offset:19
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v30, 0, v30, s[10:11]
	s_cselect_b64 s[10:11], -1, 0
	s_sub_i32 s17, s83, 22
	v_mov_b32_e32 v72, s17
	s_add_i32 s17, s29, 21
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v31, v39, s[12:15], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v31, 0, v31, s[90:91]
	s_cselect_b64 s[90:91], -1, 0
	s_sub_i32 s17, s83, 20
	v_mov_b32_e32 v73, s17
	s_add_i32 s17, s29, 22
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v38, v39, s[12:15], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v38, 0, v38, s[4:5]
	s_cselect_b64 s[4:5], -1, 0
	s_sub_i32 s17, s83, 18
	v_mov_b32_e32 v74, s17
	s_add_i32 s17, s29, 23
	s_cmp_gt_i32 s27, s17
	v_add_u32_e32 v76, s29, v22
	buffer_load_ubyte v40, v39, s[12:15], 0 offen offset:22
	buffer_load_ubyte v41, v39, s[12:15], 0 offen offset:23
	buffer_load_ubyte v42, v76, s[12:15], 0 offen offset:16
	buffer_load_ubyte v77, v76, s[12:15], 0 offen offset:17
	buffer_load_ubyte v78, v76, s[12:15], 0 offen offset:18
	buffer_load_ubyte v79, v76, s[12:15], 0 offen offset:19
	buffer_load_ubyte v80, v76, s[12:15], 0 offen offset:20
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v39, 0, v40, s[88:89]
	s_cselect_b64 s[88:89], -1, 0
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v40, 0, v41, s[86:87]
	s_add_i32 s17, s83, -16
	s_add_i32 s24, s29, 31
	v_mov_b32_e32 v75, s17
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_gt_i32 s95, s24
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v41, 0, v42, s[84:85]
	s_cselect_b64 s[84:85], -1, 0
	s_add_i32 s25, s29, 30
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_ge_i32 s95, s24
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v42, 0, v77, s[50:51]
	s_cselect_b64 s[50:51], -1, 0
	s_add_i32 s17, s83, -2
	v_mov_b32_e32 v108, s17
	s_add_i32 s17, s29, 29
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_ge_i32 s95, s25
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v109, 0, v78, s[48:49]
	s_cselect_b64 s[48:49], -1, 0
	s_add_i32 s24, s83, -4
	v_mov_b32_e32 v110, s24
	s_add_i32 s24, s29, 28
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_ge_i32 s95, s17
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v111, 0, v79, s[78:79]
	s_cselect_b64 s[92:93], -1, 0
	s_add_i32 s17, s83, -6
	v_mov_b32_e32 v112, s17
	s_add_i32 s17, s29, 27
	v_readlane_b32 s96, v174, 23
	v_readlane_b32 s97, v174, 24
	v_readlane_b32 s98, v174, 25
	v_readlane_b32 s99, v174, 26
	s_cmp_ge_i32 s99, s24
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v113, 0, v80, s[76:77]
	s_cselect_b64 s[94:95], -1, 0
	s_add_i32 s24, s83, -8
	v_mov_b32_e32 v114, s24
	s_add_i32 s24, s29, 26
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s17
	s_cselect_b64 s[96:97], -1, 0
	s_add_i32 s17, s83, -10
	v_mov_b32_e32 v115, s17
	v_add_u32_e32 v77, s29, v20
	v_add_u32_e32 v78, s29, v18
	s_add_i32 s17, s29, 25
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s24
	buffer_load_ubyte v79, v76, s[12:15], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v116, 0, v79, s[74:75]
	s_cselect_b64 s[24:25], -1, 0
	s_add_i32 s26, s83, -12
	v_mov_b32_e32 v117, s26
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v118, s83
	buffer_load_ubyte v119, v76, s[12:15], 0 offen offset:22
	buffer_load_ubyte v120, v76, s[12:15], 0 offen offset:23
	buffer_load_ubyte v121, v77, s[12:15], 0 offen offset:16
	buffer_load_ubyte v122, v77, s[12:15], 0 offen offset:17
	buffer_load_ubyte v123, v77, s[12:15], 0 offen offset:18
	buffer_load_ubyte v124, v77, s[12:15], 0 offen offset:19
	buffer_load_ubyte v125, v77, s[12:15], 0 offen offset:20
	buffer_load_ubyte v126, v77, s[12:15], 0 offen offset:21
	buffer_load_ubyte v127, v77, s[12:15], 0 offen offset:22
	buffer_load_ubyte v128, v77, s[12:15], 0 offen offset:23
	buffer_load_ubyte v129, v78, s[12:15], 0 offen offset:16
	buffer_load_ubyte v130, v78, s[12:15], 0 offen offset:17
	buffer_load_ubyte v131, v78, s[12:15], 0 offen offset:18
	buffer_load_ubyte v132, v78, s[12:15], 0 offen offset:19
	buffer_load_ubyte v133, v78, s[12:15], 0 offen offset:20
	buffer_load_ubyte v134, v78, s[12:15], 0 offen offset:21
	buffer_load_ubyte v135, v78, s[12:15], 0 offen offset:22
	buffer_load_ubyte v136, v78, s[12:15], 0 offen offset:23
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s12, v23
	v_readfirstlane_b32 s13, v24
	v_readfirstlane_b32 s14, v25
	v_ashrrev_i32_e32 v76, 31, v46
	v_add_u32_e32 v77, 0x80, v46
	v_add_u32_e32 v78, 0x100, v46
	v_add_u32_e32 v79, 0x180, v46
	v_lshrrev_b32_e32 v76, 30, v76
	v_ashrrev_i32_e32 v80, 31, v77
	v_ashrrev_i32_e32 v81, 31, v78
	v_ashrrev_i32_e32 v82, 31, v79
	v_add_u32_e32 v76, v46, v76
	v_lshrrev_b32_e32 v80, 30, v80
	v_lshrrev_b32_e32 v81, 30, v81
	v_lshrrev_b32_e32 v82, 30, v82
	v_ashrrev_i32_e32 v83, 2, v76
	v_and_b32_e32 v76, -4, v76
	v_add_u32_e32 v80, v77, v80
	v_add_u32_e32 v81, v78, v81
	v_add_u32_e32 v82, v79, v82
	v_sub_u32_e32 v46, v46, v76
	v_lshrrev_b32_e32 v76, 29, v83
	v_lshlrev_b32_e32 v84, 7, v83
	v_ashrrev_i32_e32 v85, 2, v80
	v_and_b32_e32 v80, -4, v80
	v_ashrrev_i32_e32 v86, 2, v81
	v_and_b32_e32 v81, -4, v81
	v_ashrrev_i32_e32 v87, 2, v82
	v_and_b32_e32 v82, 0xffffffc, v82
	v_ashrrev_i32_e32 v88, 31, v47
	v_add_u32_e32 v89, 0x100, v47
	v_add_u32_e32 v46, v46, v52
	v_add_u32_e32 v76, v83, v76
	v_sub_u32_e32 v77, v77, v80
	v_lshrrev_b32_e32 v80, 29, v85
	v_lshlrev_b32_e32 v90, 6, v85
	v_sub_u32_e32 v91, v86, v85
	v_sub_u32_e32 v78, v78, v81
	v_lshrrev_b32_e32 v81, 29, v86
	v_sub_u32_e32 v137, v87, v86
	v_sub_u32_e32 v79, v79, v82
	v_lshrrev_b32_e32 v82, 29, v87
	v_lshrrev_b32_e32 v88, 30, v88
	v_ashrrev_i32_e32 v138, 31, v89
	v_and_b32_e32 v76, -8, v76
	v_add_u32_e32 v77, v77, v52
	v_add_u32_e32 v80, v85, v80
	v_add_u32_e32 v78, v78, v52
	v_add_u32_e32 v81, v86, v81
	v_lshlrev_b32_e32 v91, 6, v91
	v_add_u32_e32 v79, v79, v52
	v_add_u32_e32 v82, v87, v82
	v_lshlrev_b32_e32 v137, 7, v137
	v_add_u32_e32 v88, v47, v88
	v_lshrrev_b32_e32 v138, 30, v138
	v_sub_u32_e32 v76, v83, v76
	v_and_b32_e32 v80, -8, v80
	v_and_b32_e32 v81, -8, v81
	v_and_b32_e32 v82, 0xffffff8, v82
	v_ashrrev_i32_e32 v83, 2, v88
	v_and_b32_e32 v88, -4, v88
	v_add_u32_e32 v138, v89, v138
	v_xor_b32_e32 v46, v46, v76
	v_sub_u32_e32 v76, v85, v80
	v_sub_u32_e32 v80, v86, v81
	v_sub_u32_e32 v81, v87, v82
	v_sub_u32_e32 v47, v47, v88
	v_lshrrev_b32_e32 v82, 29, v83
	v_lshlrev_b32_e32 v85, 6, v83
	v_ashrrev_i32_e32 v86, 2, v138
	v_and_b32_e32 v87, -4, v138
	v_lshlrev_b32_e32 v88, 3, v46
	v_lshl_add_u32 v138, v46, 4, v84
	v_xor_b32_e32 v76, v77, v76
	v_xor_b32_e32 v77, v78, v80
	v_xor_b32_e32 v78, v79, v81
	v_add_u32_e32 v47, v47, v53
	v_add_u32_e32 v79, v83, v82
	v_sub_u32_e32 v80, v89, v87
	v_lshrrev_b32_e32 v81, 29, v86
	v_lshlrev_b32_e32 v82, 7, v86
	v_sub_u32_e32 v46, v76, v46
	v_sub_u32_e32 v76, v77, v76
	v_sub_u32_e32 v77, v78, v77
	v_and_b32_e32 v78, -8, v79
	v_add_u32_e32 v79, v47, v55
	v_add_u32_e32 v80, v80, v53
	v_add_u32_e32 v81, v86, v81
	v_lshlrev_b32_e32 v46, 3, v46
	v_lshl_add_u32 v76, v76, 3, v91
	v_lshlrev_b32_e32 v77, 4, v77
	v_sub_u32_e32 v78, v83, v78
	v_and_b32_e32 v81, -8, v81
	v_add_u32_e32 v83, v80, v55
	v_add3_u32 v46, v88, v90, v46
	v_lshlrev_b32_e32 v84, 1, v76
	v_xor_b32_e32 v47, v47, v78
	v_xor_b32_e32 v78, v79, v78
	v_sub_u32_e32 v79, v86, v81
	v_lshlrev_b32_e32 v139, 1, v46
	v_add_lshl_u32 v46, v76, v46, 1
	v_lshlrev_b32_e32 v76, 3, v47
	v_sub_u32_e32 v78, v78, v47
	v_xor_b32_e32 v80, v80, v79
	v_xor_b32_e32 v79, v83, v79
	v_lshlrev_b32_e32 v81, 4, v47
	v_add3_u32 v140, v139, 32, v84
	v_add3_u32 v137, v77, v137, v46
	v_sub_u32_e32 v46, v80, v47
	v_sub_u32_e32 v47, v79, v47
	v_add_lshl_u32 v76, v76, v85, 1
	v_add3_u32 v77, v81, v82, 32
	v_lshlrev_b32_e32 v78, 4, v78
	v_lshl_add_u32 v46, v46, 4, v77
	v_add3_u32 v84, v76, 32, v78
	v_lshl_add_u32 v47, v47, 4, v77
	ds_read_b128 v[76:79], v76 offset:32
	ds_read_b128 v[80:83], v46
	ds_read_b128 v[84:87], v84
	ds_read_b128 v[88:91], v47
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v118, v118, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v141, v26, s[12:15], 0 offen
	buffer_load_ushort v142, v43, s[12:15], 0 offen
	buffer_load_ushort v143, v44, s[12:15], 0 offen
	buffer_load_ushort v144, v45, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v72, v72, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v73, v73, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v74, v74, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v75, v75, s[12:15], 0 offen
	v_dot2c_f32_f16_e32 v92, v70, v76
	v_dot2c_f32_f16_e32 v94, v68, v77
	v_dot2c_f32_f16_e32 v96, v66, v78
	v_dot2c_f32_f16_e32 v98, v67, v79
	v_dot2c_f32_f16_e32 v93, v70, v80
	v_dot2c_f32_f16_e32 v95, v68, v81
	v_dot2c_f32_f16_e32 v97, v66, v82
	v_dot2c_f32_f16_e32 v99, v67, v83
	v_dot2c_f32_f16_e32 v100, v71, v84
	v_dot2c_f32_f16_e32 v102, v69, v85
	v_dot2c_f32_f16_e32 v104, v65, v86
	v_dot2c_f32_f16_e32 v106, v64, v87
	v_dot2c_f32_f16_e32 v101, v71, v88
	v_dot2c_f32_f16_e32 v103, v69, v89
	v_dot2c_f32_f16_e32 v105, v65, v90
	v_dot2c_f32_f16_e32 v107, v64, v91
	v_pk_add_f32 v[36:37], v[36:37], v[92:93]
	buffer_load_ushort v76, v108, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[94:95], v[36:37]
	s_nop 0
	v_pk_add_f32 v[36:37], v[96:97], v[36:37]
	buffer_load_ushort v77, v110, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[98:99], v[36:37]
	s_nop 0
	v_pk_add_f32 v[36:37], v[100:101], v[36:37]
	buffer_load_ushort v78, v112, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[102:103], v[36:37]
	s_nop 0
	v_pk_add_f32 v[36:37], v[104:105], v[36:37]
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s17
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v43, 0, v119, s[72:73]
	s_cselect_b64 s[26:27], -1, 0
	s_add_i32 s17, s83, -14
	v_mov_b32_e32 v26, s17
	s_mov_b32 s29, s16
	buffer_load_ushort v79, v114, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[106:107], v[36:37]
	buffer_load_ushort v80, v115, s[12:15], 0 offen
	buffer_load_ushort v81, v117, s[12:15], 0 offen
	v_readlane_b32 s72, v174, 23
	v_readlane_b32 s73, v174, 24
	v_readlane_b32 s74, v174, 25
	v_readlane_b32 s75, v174, 26
	s_cmp_gt_i32 s75, s16
	buffer_load_ushort v82, v26, s[12:15], 0 offen
	s_waitcnt vmcnt(32)
	v_cndmask_b32_e64 v44, 0, v120, s[70:71]
	s_cselect_b64 s[12:13], -1, 0
	s_add_i32 s83, s83, 32
	s_and_b64 s[70:71], s[22:23], s[2:3]
	s_and_b64 s[72:73], s[22:23], s[8:9]
	s_and_b64 s[74:75], s[22:23], s[0:1]
	s_and_b64 s[76:77], s[22:23], s[10:11]
	s_and_b64 s[78:79], s[22:23], s[90:91]
	s_and_b64 s[0:1], s[22:23], s[4:5]
	s_and_b64 s[84:85], s[22:23], s[84:85]
	s_and_b64 s[2:3], s[22:23], s[88:89]
	s_and_b64 s[86:87], s[22:23], s[50:51]
	s_and_b64 s[88:89], s[22:23], s[48:49]
	s_and_b64 s[90:91], s[22:23], s[92:93]
	s_and_b64 s[92:93], s[22:23], s[94:95]
	s_and_b64 s[94:95], s[22:23], s[96:97]
	s_and_b64 s[96:97], s[22:23], s[24:25]
	s_and_b64 s[98:99], s[22:23], s[26:27]
	v_readlane_b32 s24, v174, 23
	v_readlane_b32 s25, v174, 24
	v_readlane_b32 s26, v174, 25
	v_readlane_b32 s27, v174, 26
	s_and_b64 s[4:5], s[22:23], s[12:13]
	s_cmp_lg_u32 s28, s16
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e64 v45, 0, v121, s[46:47]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e32 v46, 0, v122, vcc
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v47, 0, v123, s[18:19]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e64 v64, 0, v124, s[52:53]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e64 v65, 0, v125, s[54:55]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e64 v66, 0, v126, s[56:57]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e64 v67, 0, v127, s[58:59]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e64 v68, 0, v128, s[60:61]
	s_waitcnt vmcnt(23)
	v_cndmask_b32_e64 v69, 0, v129, s[68:69]
	s_waitcnt vmcnt(22)
	v_cndmask_b32_e64 v70, 0, v130, s[66:67]
	s_waitcnt vmcnt(21)
	v_cndmask_b32_e64 v71, 0, v131, s[64:65]
	s_waitcnt vmcnt(20)
	v_cndmask_b32_e64 v83, 0, v132, s[62:63]
	s_waitcnt vmcnt(19)
	v_cndmask_b32_e64 v84, 0, v133, s[44:45]
	s_waitcnt vmcnt(18)
	v_cndmask_b32_e64 v85, 0, v134, s[42:43]
	s_waitcnt vmcnt(17)
	v_cndmask_b32_e64 v86, 0, v135, s[40:41]
	s_waitcnt vmcnt(16)
	v_cndmask_b32_e64 v87, 0, v136, s[6:7]
	v_cvt_f32_fp8_sdwa v88, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v113 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v116 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v93, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v94, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v83 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v70, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v83, v87 src0_sel:BYTE_0
	v_fma_mixlo_f16 v84, s24, v88, 0
	v_pk_mul_f32 v[26:27], s[20:21], v[26:27]
	v_pk_mul_f32 v[28:29], s[20:21], v[28:29]
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	v_fma_mixlo_f16 v85, s24, v90, 0
	v_pk_mul_f32 v[38:39], s[20:21], v[38:39]
	v_pk_mul_f32 v[40:41], s[20:21], v[40:41]
	v_pk_mul_f32 v[42:43], s[20:21], v[42:43]
	v_fma_mixlo_f16 v86, s24, v92, 0
	v_pk_mul_f32 v[44:45], s[20:21], v[44:45]
	v_pk_mul_f32 v[46:47], s[20:21], v[46:47]
	v_pk_mul_f32 v[64:65], s[20:21], v[64:65]
	v_fma_mixlo_f16 v87, s24, v94, 0
	v_pk_mul_f32 v[66:67], s[20:21], v[66:67]
	v_pk_mul_f32 v[68:69], s[20:21], v[68:69]
	v_pk_mul_f32 v[70:71], s[20:21], v[70:71]
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v88, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v38
	v_cvt_f16_f32_e32 v38, v39
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v40, v41
	v_cvt_f16_f32_e32 v41, v43
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v90, v44
	v_cvt_f16_f32_e32 v43, v45
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v44, v47
	v_cvt_f16_f32_e32 v45, v65
	v_cvt_f16_f32_e32 v47, v64
	v_cvt_f16_f32_e32 v64, v66
	v_cvt_f16_f32_e32 v65, v67
	v_cvt_f16_f32_e32 v68, v68
	v_cvt_f16_f32_e32 v66, v69
	v_cvt_f16_f32_e32 v67, v71
	v_cvt_f16_f32_e32 v69, v70
	v_pack_b32_f16 v28, v28, v30
	v_pack_b32_f16 v27, v27, v88
	v_pack_b32_f16 v26, v84, v26
	v_fma_mixhi_f16 v29, s24, v89, 0
	v_pack_b32_f16 v40, v40, v42
	v_pack_b32_f16 v39, v38, v39
	v_pack_b32_f16 v38, v85, v31
	v_fma_mixhi_f16 v41, s24, v91, 0
	v_pack_b32_f16 v44, v44, v47
	v_pack_b32_f16 v43, v43, v46
	v_pack_b32_f16 v42, v86, v90
	v_fma_mixhi_f16 v45, s24, v93, 0
	v_pack_b32_f16 v66, v66, v69
	v_pack_b32_f16 v65, v65, v68
	v_pack_b32_f16 v64, v87, v64
	v_fma_mixhi_f16 v67, s24, v83, 0
	ds_write_b128 v138, v[26:29] offset:32
	ds_write_b128 v139, v[38:41] offset:32
	ds_write_b128 v140, v[42:45]
	ds_write_b128 v137, v[64:67] offset:32
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v26, 16, v141
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v27, 16, v142
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v28, 16, v143
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v29, 16, v144
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v30, 16, v72
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v31, 16, v73
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v38, 16, v74
	v_lshlrev_b32_e32 v39, 16, v118
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v29, v29
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v40, 16, v75
	v_cvt_f16_f32_e32 v40, v40
	v_cndmask_b32_e64 v26, 0, v26, s[4:5]
	v_cndmask_b32_e64 v27, 0, v27, s[70:71]
	v_cndmask_b32_e64 v28, 0, v28, s[72:73]
	v_cndmask_b32_e64 v29, 0, v29, s[74:75]
	v_cndmask_b32_e64 v30, 0, v30, s[76:77]
	v_cndmask_b32_e64 v31, 0, v31, s[78:79]
	v_cndmask_b32_e64 v38, 0, v38, s[0:1]
	v_cndmask_b32_e64 v39, 0, v39, s[84:85]
	v_pack_b32_f16 v70, v26, v27
	v_pack_b32_f16 v68, v28, v29
	v_pack_b32_f16 v66, v30, v31
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v26, 16, v76
	v_cndmask_b32_e64 v27, 0, v40, s[2:3]
	v_cvt_f16_f32_e32 v26, v26
	v_pack_b32_f16 v67, v38, v27
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v27, 16, v77
	v_cvt_f16_f32_e32 v27, v27
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v28, 16, v78
	v_cvt_f16_f32_e32 v28, v28
	v_cndmask_b32_e64 v26, 0, v26, s[86:87]
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v29, 16, v79
	v_pack_b32_f16 v64, v26, v39
	v_cvt_f16_f32_e32 v26, v29
	v_cndmask_b32_e64 v27, 0, v27, s[88:89]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v29, 16, v80
	v_cvt_f16_f32_e32 v29, v29
	v_cndmask_b32_e64 v28, 0, v28, s[90:91]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v30, 16, v81
	v_pack_b32_f16 v65, v28, v27
	v_cvt_f16_f32_e32 v27, v30
	v_cndmask_b32_e64 v26, 0, v26, s[92:93]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v28, 16, v82
	v_cvt_f16_f32_e32 v28, v28
	v_cndmask_b32_e64 v29, 0, v29, s[94:95]
	v_pack_b32_f16 v69, v29, v26
	v_cndmask_b32_e64 v26, 0, v27, s[96:97]
	v_cndmask_b32_e64 v27, 0, v28, s[98:99]
	v_pack_b32_f16 v71, v27, v26
	s_cbranch_scc1 .LBB13_7
; %bb.8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi1ELin1ELin1EEEES13_EELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS17_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES14_LS15_0EEENSN_IJNS17_ILi512EEES19_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1K_Lb0EEESS_EEENSN_IJSU_SV_EEENSN_IJSV_SW_EEESW_lNS4_IJ3
	v_readlane_b32 s93, v174, 31
	v_readlane_b32 s94, v173, 31
	v_readlane_b32 s95, v173, 32
	v_readlane_b32 s16, v174, 27
	v_readlane_b32 s17, v174, 28
	v_readlane_b32 s18, v174, 29
	v_readlane_b32 s19, v174, 30
	v_readlane_b32 s8, v174, 32
	v_readlane_b32 s9, v174, 33
	v_readlane_b32 s10, v174, 34
	v_readlane_b32 s6, v174, 35
	v_readlane_b32 s40, v174, 36
	v_readlane_b32 s41, v174, 37
	v_readlane_b32 s42, v174, 38
	v_readlane_b32 s43, v174, 39
	v_readlane_b32 s44, v174, 40
	v_readlane_b32 s45, v174, 41
	v_readlane_b32 s46, v174, 42
	v_readlane_b32 s47, v174, 43
	v_readlane_b32 s52, v174, 44
	v_readlane_b32 s53, v174, 45
	v_readlane_b32 s54, v174, 46
	v_readlane_b32 s55, v174, 47
	v_readlane_b32 s56, v174, 48
	v_readlane_b32 s57, v174, 49
	v_readlane_b32 s58, v174, 50
	v_readlane_b32 s59, v174, 51
	v_readlane_b32 s60, v174, 52
	v_readlane_b32 s61, v174, 53
	v_readlane_b32 s62, v174, 54
	v_readlane_b32 s63, v174, 55
	v_readlane_b32 s64, v174, 56
	v_readlane_b32 s65, v174, 57
	v_readlane_b32 s66, v174, 58
	v_readlane_b32 s67, v174, 59
	v_readlane_b32 s68, v174, 60
	v_readlane_b32 s69, v174, 61
	v_readlane_b32 s70, v174, 62
	v_readlane_b32 s71, v174, 63
	v_readlane_b32 s72, v173, 0
	v_readlane_b32 s73, v173, 1
	v_readlane_b32 s74, v173, 2
	v_readlane_b32 s75, v173, 3
	v_readlane_b32 s76, v173, 4
	v_readlane_b32 s77, v173, 5
	v_readlane_b32 s78, v173, 6
	v_readlane_b32 s79, v173, 7
	v_readlane_b32 s84, v173, 8
	v_readlane_b32 s85, v173, 9
	v_readlane_b32 s88, v173, 10
	v_readlane_b32 s89, v173, 11
	v_readlane_b32 s90, v173, 12
	v_readlane_b32 s91, v173, 13
	v_readlane_b32 s96, v173, 14
	v_readlane_b32 s97, v173, 15
	v_readlane_b32 s98, v173, 16
	v_readlane_b32 s99, v173, 17
	v_readlane_b32 s12, v173, 29
	v_readlane_b32 s13, v173, 30
	s_branch .LBB13_10
.LBB13_9:
	v_mov_b32_e32 v36, 0
.LBB13_10:                              ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi1ELin1ELin1EEEES13_EELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS17_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES14_LS15_0EEENSN_IJNS17_ILi512EEES19_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1K_Lb0EEESS_EEENSN_IJSU_SV_EEENSN_IJSV_SW_EEESW_lNS4_IJ1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v16, s1, 6, v49
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v53
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v55
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v53
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v55
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s93
	s_mul_i32 s2, s1, s16
	s_cmp_gt_i32 s26, s1
	s_cselect_b64 s[86:87], -1, 0
	s_mov_b32 s83, 0x20000
	s_lshl_b32 s4, s2, 1
	v_mov_b32_e32 v38, s4
	buffer_load_ushort v41, v38, s[80:83], 0 offen
	buffer_load_ushort v42, v38, s[80:83], 0 offen offset:2
	buffer_load_ushort v43, v38, s[80:83], 0 offen offset:4
	buffer_load_ushort v44, v38, s[80:83], 0 offen offset:6
	buffer_load_ushort v45, v38, s[80:83], 0 offen offset:8
	buffer_load_ushort v46, v38, s[80:83], 0 offen offset:10
	buffer_load_ushort v47, v38, s[80:83], 0 offen offset:12
	buffer_load_ushort v72, v38, s[80:83], 0 offen offset:14
	buffer_load_ushort v73, v38, s[80:83], 0 offen offset:16
	buffer_load_ushort v74, v38, s[80:83], 0 offen offset:18
	buffer_load_ushort v75, v38, s[80:83], 0 offen offset:20
	buffer_load_ushort v76, v38, s[80:83], 0 offen offset:22
	buffer_load_ushort v77, v38, s[80:83], 0 offen offset:24
	buffer_load_ushort v78, v38, s[80:83], 0 offen offset:26
	buffer_load_ushort v79, v38, s[80:83], 0 offen offset:28
	buffer_load_ushort v80, v38, s[80:83], 0 offen offset:30
	v_lshl_add_u32 v40, s0, 5, v48
	v_add_u32_e32 v81, 0x400, v40
	v_mad_u64_u32 v[38:39], s[0:1], v81, s17, v[32:33]
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v39, 16, v41
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v41, 16, v42
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v42, 16, v43
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v43, 16, v44
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v44, 16, v45
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_readlane_b32 s0, v174, 3
	v_readlane_b32 s1, v174, 4
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v45, 0, v39, vcc
	v_readlane_b32 s0, v174, 5
	v_readlane_b32 s1, v174, 6
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_readlane_b32 s0, v174, 7
	v_readlane_b32 s1, v174, 8
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v82, 0, v42, vcc
	v_readlane_b32 s0, v174, 9
	v_readlane_b32 s1, v174, 10
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v43, 0, v43, vcc
	v_readlane_b32 s0, v174, 11
	v_readlane_b32 s1, v174, 12
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v83, 0, v44, vcc
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v39, 16, v46
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v42, 16, v47
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[88:89], s[86:87]
	v_cndmask_b32_e32 v47, 0, v39, vcc
	s_and_b64 vcc, s[90:91], s[86:87]
	v_cndmask_b32_e32 v84, 0, v42, vcc
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v39, 16, v72
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v42, 16, v73
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[76:77], s[86:87]
	v_cndmask_b32_e32 v72, 0, v39, vcc
	v_readlane_b32 s0, v174, 13
	v_readlane_b32 s1, v174, 14
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v85, 0, v42, vcc
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v39, 16, v74
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v42, 16, v75
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[96:97], s[86:87]
	v_cndmask_b32_e32 v86, 0, v39, vcc
	s_and_b64 vcc, s[78:79], s[86:87]
	v_cndmask_b32_e32 v87, 0, v42, vcc
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v39, 16, v76
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v42, 16, v77
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[70:71], s[86:87]
	v_cndmask_b32_e32 v77, 0, v39, vcc
	s_and_b64 vcc, s[68:69], s[86:87]
	v_cndmask_b32_e32 v88, 0, v42, vcc
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v39, 16, v78
	v_cvt_f16_f32_e32 v39, v39
	s_mov_b64 s[0:1], s[80:81]
	s_mov_b64 s[2:3], s[82:83]
	s_mov_b32 s0, s8
	s_mov_b32 s1, s9
	s_mov_b32 s2, s10
	buffer_load_ubyte v78, v38, s[0:3], 0 offen
	s_and_b64 vcc, s[66:67], s[86:87]
	v_cndmask_b32_e32 v89, 0, v39, vcc
	buffer_load_ubyte v90, v38, s[0:3], 0 offen offset:1
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v39, 16, v79
	v_cvt_f16_f32_e32 v39, v39
	buffer_load_ubyte v79, v38, s[0:3], 0 offen offset:2
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v42, 16, v80
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[64:65], s[86:87]
	v_cndmask_b32_e32 v39, 0, v39, vcc
	s_and_b64 vcc, s[62:63], s[86:87]
	v_cndmask_b32_e32 v42, 0, v42, vcc
	buffer_load_ubyte v91, v38, s[0:3], 0 offen offset:3
	v_pack_b32_f16 v39, v39, v42
	v_cmp_gt_i32_e64 s[30:31], s95, v81
	buffer_load_ubyte v92, v38, s[0:3], 0 offen offset:4
	buffer_load_ubyte v93, v38, s[0:3], 0 offen offset:5
	buffer_load_ubyte v94, v38, s[0:3], 0 offen offset:6
	buffer_load_ubyte v95, v38, s[0:3], 0 offen offset:7
	v_add_u32_e32 v46, 0x480, v40
	v_add_u32_e32 v42, s33, v38
	v_add_u32_e32 v73, 7, v42
	v_cmp_gt_i32_e64 s[34:35], s95, v46
	v_add_u32_e32 v74, 6, v42
	v_add_u32_e32 v75, 5, v42
	v_add_u32_e32 v76, 4, v42
	v_add_u32_e32 v80, 3, v42
	v_add_u32_e32 v81, 2, v42
	v_add_u32_e32 v96, 1, v42
	buffer_load_ubyte v97, v74, s[0:3], 0 offen
	buffer_load_ubyte v98, v75, s[0:3], 0 offen
	buffer_load_ubyte v99, v76, s[0:3], 0 offen
	buffer_load_ubyte v100, v80, s[0:3], 0 offen
	buffer_load_ubyte v101, v81, s[0:3], 0 offen
	buffer_load_ubyte v102, v96, s[0:3], 0 offen
	buffer_load_ubyte v103, v73, s[0:3], 0 offen
	buffer_load_ubyte v104, v42, s[0:3], 0 offen
	v_add_u32_e32 v44, 0x500, v40
	v_add_u32_e32 v42, s33, v42
	v_cmp_gt_i32_e64 s[36:37], s95, v44
	v_add_u32_e32 v96, s33, v96
	v_add_u32_e32 v81, s33, v81
	v_add_u32_e32 v80, s33, v80
	v_add_u32_e32 v76, s33, v76
	v_add_u32_e32 v75, s33, v75
	v_add_u32_e32 v74, s33, v74
	v_add_u32_e32 v73, s33, v73
	buffer_load_ubyte v105, v42, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v96, v96, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v106, v81, s[0:3], 0 offen
	buffer_load_ubyte v107, v80, s[0:3], 0 offen
	buffer_load_ubyte v108, v76, s[0:3], 0 offen
	buffer_load_ubyte v109, v75, s[0:3], 0 offen
	buffer_load_ubyte v110, v74, s[0:3], 0 offen
	buffer_load_ubyte v111, v73, s[0:3], 0 offen
	v_add_u32_e32 v42, 0x580, v40
	v_add_u32_e32 v73, s33, v73
	v_cmp_gt_i32_e64 s[38:39], s95, v42
	v_add_u32_e32 v74, -1, v73
	v_add_u32_e32 v75, -2, v73
	v_add_u32_e32 v76, -3, v73
	v_add_u32_e32 v80, -4, v73
	v_add_u32_e32 v81, -5, v73
	v_add_u32_e32 v112, -6, v73
	v_add_u32_e32 v113, -7, v73
	buffer_load_ubyte v114, v73, s[0:3], 0 offen
	buffer_load_ubyte v115, v74, s[0:3], 0 offen
	buffer_load_ubyte v116, v75, s[0:3], 0 offen
	buffer_load_ubyte v117, v76, s[0:3], 0 offen
	buffer_load_ubyte v118, v80, s[0:3], 0 offen
	buffer_load_ubyte v119, v81, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v112, v112, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v113, v113, s[0:3], 0 offen
	v_pack_b32_f16 v76, v45, v41
	v_pack_b32_f16 v75, v82, v43
	v_pack_b32_f16 v73, v83, v47
	v_pack_b32_f16 v74, v84, v72
	v_pack_b32_f16 v72, v85, v86
	s_and_b64 vcc, s[60:61], s[30:31]
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e32 v41, 0, v78, vcc
	v_cvt_f32_fp8_sdwa v41, v41 src0_sel:BYTE_0
	s_and_b64 vcc, s[58:59], s[30:31]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e32 v43, 0, v90, vcc
	v_cvt_f32_fp8_sdwa v80, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[56:57], s[30:31]
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e32 v43, 0, v79, vcc
	v_cvt_f32_fp8_sdwa v81, v43 src0_sel:BYTE_0
	v_pack_b32_f16 v78, v87, v77
	v_pack_b32_f16 v77, v88, v89
	v_fma_mixlo_f16 v41, s24, v41, 0
	v_pk_mul_f32 v[80:81], s[20:21], v[80:81]
	s_and_b64 vcc, s[54:55], s[30:31]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e32 v43, 0, v91, vcc
	v_cvt_f32_fp8_sdwa v82, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[52:53], s[30:31]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e32 v43, 0, v92, vcc
	v_cvt_f32_fp8_sdwa v83, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[46:47], s[30:31]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e32 v43, 0, v93, vcc
	v_cvt_f32_fp8_sdwa v84, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[44:45], s[30:31]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e32 v43, 0, v94, vcc
	v_cvt_f32_fp8_sdwa v85, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v81
	v_pk_mul_f32 v[82:83], s[20:21], v[82:83]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v83
	v_pk_mul_f32 v[84:85], s[20:21], v[84:85]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v84
	v_cvt_f16_f32_e32 v79, v82
	v_cvt_f16_f32_e32 v80, v80
	v_cvt_f16_f32_e32 v83, v85
	v_pack_b32_f16 v82, v45, v47
	v_pack_b32_f16 v81, v43, v79
	s_and_b64 vcc, s[40:41], s[30:31]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e32 v43, 0, v95, vcc
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[60:61], s[34:35]
	s_waitcnt vmcnt(16)
	v_cndmask_b32_e32 v45, 0, v104, vcc
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_and_b64 vcc, s[42:43], s[34:35]
	v_cndmask_b32_e32 v47, 0, v102, vcc
	v_cvt_f32_fp8_sdwa v84, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[74:75], s[34:35]
	v_cndmask_b32_e32 v47, 0, v101, vcc
	v_cvt_f32_fp8_sdwa v85, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v80, v41, v80
	v_fma_mixhi_f16 v83, s24, v43, 0
	v_fma_mixlo_f16 v41, s24, v45, 0
	v_pk_mul_f32 v[84:85], s[20:21], v[84:85]
	s_and_b64 vcc, s[72:73], s[34:35]
	v_cndmask_b32_e32 v43, 0, v100, vcc
	v_cvt_f32_fp8_sdwa v86, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[84:85], s[34:35]
	v_cndmask_b32_e32 v43, 0, v99, vcc
	v_cvt_f32_fp8_sdwa v87, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[98:99], s[34:35]
	v_cndmask_b32_e32 v43, 0, v98, vcc
	v_cvt_f32_fp8_sdwa v88, v43 src0_sel:BYTE_0
	v_readlane_b32 s0, v174, 15
	v_readlane_b32 s1, v174, 16
	s_and_b64 vcc, s[0:1], s[34:35]
	v_cndmask_b32_e32 v43, 0, v97, vcc
	v_cvt_f32_fp8_sdwa v89, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v85
	v_pk_mul_f32 v[86:87], s[20:21], v[86:87]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v87
	v_pk_mul_f32 v[88:89], s[20:21], v[88:89]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v88
	v_cvt_f16_f32_e32 v79, v86
	v_cvt_f16_f32_e32 v84, v84
	v_cvt_f16_f32_e32 v87, v89
	v_pack_b32_f16 v86, v45, v47
	v_pack_b32_f16 v85, v43, v79
	s_and_b64 vcc, s[40:41], s[34:35]
	v_cndmask_b32_e32 v43, 0, v103, vcc
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[60:61], s[36:37]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e32 v45, 0, v105, vcc
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_and_b64 vcc, s[58:59], s[36:37]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e32 v47, 0, v96, vcc
	v_cvt_f32_fp8_sdwa v88, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[56:57], s[36:37]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e32 v47, 0, v106, vcc
	v_cvt_f32_fp8_sdwa v89, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v84, v41, v84
	v_fma_mixhi_f16 v87, s24, v43, 0
	v_fma_mixlo_f16 v41, s24, v45, 0
	v_pk_mul_f32 v[88:89], s[20:21], v[88:89]
	s_and_b64 vcc, s[54:55], s[36:37]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e32 v43, 0, v107, vcc
	v_cvt_f32_fp8_sdwa v90, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[52:53], s[36:37]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e32 v43, 0, v108, vcc
	v_cvt_f32_fp8_sdwa v91, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[46:47], s[36:37]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v43, 0, v109, vcc
	v_cvt_f32_fp8_sdwa v92, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[44:45], s[36:37]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v43, 0, v110, vcc
	v_cvt_f32_fp8_sdwa v93, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v89
	v_pk_mul_f32 v[90:91], s[20:21], v[90:91]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v91
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v92
	v_cvt_f16_f32_e32 v79, v90
	v_cvt_f16_f32_e32 v88, v88
	v_cvt_f16_f32_e32 v91, v93
	v_pack_b32_f16 v90, v45, v47
	v_pack_b32_f16 v89, v43, v79
	s_and_b64 vcc, s[40:41], s[36:37]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v43, 0, v111, vcc
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[60:61], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v45, 0, v113, vcc
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_and_b64 vcc, s[42:43], s[38:39]
	v_cndmask_b32_e32 v47, 0, v112, vcc
	v_cvt_f32_fp8_sdwa v92, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[74:75], s[38:39]
	v_cndmask_b32_e32 v47, 0, v119, vcc
	v_cvt_f32_fp8_sdwa v93, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v88, v41, v88
	v_fma_mixhi_f16 v91, s24, v43, 0
	v_fma_mixlo_f16 v41, s24, v45, 0
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v92
	v_cvt_f16_f32_e32 v45, v93
	s_and_b64 vcc, s[72:73], s[38:39]
	v_cndmask_b32_e32 v47, 0, v118, vcc
	v_cvt_f32_fp8_sdwa v92, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[84:85], s[38:39]
	v_cndmask_b32_e32 v47, 0, v117, vcc
	v_cvt_f32_fp8_sdwa v93, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[98:99], s[38:39]
	v_cndmask_b32_e32 v47, 0, v116, vcc
	v_cvt_f32_fp8_sdwa v94, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[0:1], s[38:39]
	v_cndmask_b32_e32 v47, 0, v115, vcc
	v_cvt_f32_fp8_sdwa v95, v47 src0_sel:BYTE_0
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v92
	v_cvt_f16_f32_e32 v79, v93
	v_pk_mul_f32 v[92:93], s[20:21], v[94:95]
	s_nop 0
	v_cvt_f16_f32_e32 v95, v93
	v_cvt_f16_f32_e32 v92, v92
	s_and_b64 vcc, s[40:41], s[38:39]
	v_cndmask_b32_e32 v93, 0, v114, vcc
	v_cvt_f32_fp8_sdwa v96, v93 src0_sel:BYTE_0
	v_pack_b32_f16 v94, v79, v92
	v_pack_b32_f16 v93, v45, v47
	v_pack_b32_f16 v92, v41, v43
	v_fma_mixhi_f16 v95, s24, v96, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v40
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v40, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v40, v41
	v_add_u32_e32 v41, v41, v52
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[80:83] offset:32
	v_add_u32_e32 v43, 0x80, v40
	v_ashrrev_i32_e32 v47, 31, v43
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v43, v47
	v_ashrrev_i32_e32 v79, 2, v47
	v_and_b32_e32 v47, -4, v47
	v_sub_u32_e32 v43, v43, v47
	v_add_u32_e32 v43, v43, v52
	v_lshrrev_b32_e32 v47, 29, v79
	v_add_u32_e32 v47, v79, v47
	v_and_b32_e32 v47, -8, v47
	v_sub_u32_e32 v47, v79, v47
	v_xor_b32_e32 v43, v43, v47
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v47, 6, v79
	v_add3_u32 v41, v45, v47, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[84:87] offset:32
	v_add_u32_e32 v47, 0x100, v40
	v_ashrrev_i32_e32 v80, 31, v47
	v_lshrrev_b32_e32 v80, 30, v80
	v_add_u32_e32 v80, v47, v80
	v_ashrrev_i32_e32 v81, 2, v80
	v_sub_u32_e32 v79, v81, v79
	v_and_b32_e32 v80, -4, v80
	v_sub_u32_e32 v47, v47, v80
	v_add_u32_e32 v47, v47, v52
	v_lshrrev_b32_e32 v80, 29, v81
	v_add_u32_e32 v80, v81, v80
	v_and_b32_e32 v80, -8, v80
	v_sub_u32_e32 v80, v81, v80
	v_xor_b32_e32 v47, v47, v80
	v_sub_u32_e32 v43, v47, v43
	v_lshlrev_b32_e32 v79, 6, v79
	v_lshl_add_u32 v43, v43, 3, v79
	v_lshlrev_b32_e32 v79, 1, v43
	v_add3_u32 v45, v45, 32, v79
	ds_write_b128 v45, v[88:91]
	v_add_u32_e32 v40, 0x180, v40
	v_ashrrev_i32_e32 v45, 31, v40
	v_lshrrev_b32_e32 v45, 30, v45
	v_add_u32_e32 v45, v40, v45
	v_ashrrev_i32_e32 v79, 2, v45
	v_sub_u32_e32 v80, v79, v81
	v_and_b32_e32 v45, 0xffffffc, v45
	v_sub_u32_e32 v40, v40, v45
	v_add_u32_e32 v40, v40, v52
	v_lshrrev_b32_e32 v45, 29, v79
	v_add_u32_e32 v45, v79, v45
	v_and_b32_e32 v45, 0xffffff8, v45
	v_sub_u32_e32 v45, v79, v45
	v_xor_b32_e32 v40, v40, v45
	v_sub_u32_e32 v40, v40, v47
	v_lshlrev_b32_e32 v40, 4, v40
	v_lshlrev_b32_e32 v45, 7, v80
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v40, v40, v45, v41
	ds_write_b128 v40, v[92:95] offset:32
	s_mov_b32 s91, 0
	s_and_b64 vcc, exec, s[12:13]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB13_14
; %bb.11:                               ; %.preheader.i263.i.i.i.i
	s_max_i32 s2, s6, 2
	v_mad_u64_u32 v[42:43], s[0:1], s17, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s17, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s17, v46, v[32:33]
	s_add_i32 s33, s4, 62
	s_lshl_b32 s90, s2, 4
	s_add_i32 s90, s90, -16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s8
	v_mov_b32_e32 v45, s9
	v_mov_b32_e32 v47, s10
	v_mov_b32_e32 v79, s80
	v_mov_b32_e32 v80, s81
	v_mov_b32_e32 v81, s82
	v_mov_b32_e32 v41, v40
.LBB13_12:                              ; %.lr.ph.i659.i264.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s92, s91, 16
	v_add_u32_e32 v82, s91, v32
	v_readfirstlane_b32 s80, v33
	s_sub_i32 s0, s33, 30
	v_add_u32_e32 v83, 16, v82
	v_add_u32_e32 v84, 17, v82
	v_add_u32_e32 v85, 18, v82
	v_add_u32_e32 v86, 19, v82
	v_add_u32_e32 v87, 20, v82
	v_add_u32_e32 v88, 21, v82
	v_add_u32_e32 v89, 22, v82
	v_add_u32_e32 v90, 23, v82
	s_ashr_i32 s6, s80, 31
	v_mov_b32_e32 v82, s0
	v_lshl_add_u32 v93, s80, 5, v48
	v_cmp_gt_i32_e32 vcc, s27, v84
	v_cmp_gt_i32_e64 s[0:1], s27, v85
	v_cmp_gt_i32_e64 s[2:3], s27, v86
	v_cmp_gt_i32_e64 s[4:5], s27, v87
	v_cmp_gt_i32_e64 s[16:17], s27, v88
	v_cmp_gt_i32_e64 s[18:19], s27, v89
	v_cmp_gt_i32_e64 s[22:23], s27, v90
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[24:25], s11, v90
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[26:27], s11, v89
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[28:29], s11, v88
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[64:65], s11, v87
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[66:67], s11, v86
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[68:69], s11, v85
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_gt_i32_e64 s[70:71], s11, v83
	s_lshr_b32 s81, s6, 30
	s_and_b64 s[74:75], s[30:31], vcc
	s_and_b64 s[76:77], s[30:31], s[0:1]
	s_and_b64 s[78:79], s[30:31], s[2:3]
	s_and_b64 s[62:63], s[30:31], s[4:5]
	s_and_b64 s[60:61], s[30:31], s[16:17]
	s_and_b64 s[58:59], s[30:31], s[18:19]
	s_and_b64 s[56:57], s[30:31], s[22:23]
	s_and_b64 s[40:41], s[34:35], s[22:23]
	s_and_b64 s[42:43], s[34:35], s[24:25]
	s_and_b64 s[44:45], s[34:35], s[26:27]
	s_and_b64 s[46:47], s[34:35], s[28:29]
	s_and_b64 s[12:13], s[34:35], s[64:65]
	s_and_b64 s[14:15], s[34:35], s[66:67]
	s_and_b64 s[52:53], s[34:35], s[68:69]
	s_and_b64 s[54:55], s[34:35], s[70:71]
	s_and_b64 s[6:7], s[36:37], s[70:71]
	s_and_b64 s[8:9], s[36:37], vcc
	s_and_b64 s[10:11], s[36:37], s[0:1]
	s_and_b64 s[48:49], s[36:37], s[2:3]
	s_and_b64 s[50:51], s[36:37], s[4:5]
	s_and_b64 s[16:17], s[36:37], s[16:17]
	s_and_b64 s[18:19], s[36:37], s[18:19]
	s_and_b64 s[84:85], s[36:37], s[22:23]
	s_and_b64 vcc, s[38:39], s[22:23]
	s_and_b64 s[0:1], s[38:39], s[24:25]
	s_and_b64 s[72:73], s[38:39], s[26:27]
	s_and_b64 s[4:5], s[38:39], s[28:29]
	s_and_b64 s[22:23], s[38:39], s[64:65]
	s_and_b64 s[24:25], s[38:39], s[66:67]
	s_and_b64 s[26:27], s[38:39], s[68:69]
	s_add_i32 s2, s80, s81
	s_and_b32 s2, s2, 0x3fffffc
	s_sub_i32 s2, s80, s2
	v_lshl_or_b32 v96, s2, 6, v49
	s_and_b64 s[28:29], s[38:39], s[70:71]
	s_and_b64 s[2:3], s[30:31], s[70:71]
	s_add_i32 s64, s91, 17
	v_readlane_b32 s68, v174, 23
	v_readlane_b32 s69, v174, 24
	v_readlane_b32 s70, v174, 25
	v_readlane_b32 s71, v174, 26
	s_cmp_gt_i32 s71, s64
	v_add_u32_e32 v89, s91, v38
	v_readfirstlane_b32 s80, v43
	v_readfirstlane_b32 s81, v45
	v_readfirstlane_b32 s82, v47
	s_nop 4
	buffer_load_ubyte v83, v89, s[80:83], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v83, 0, v83, s[2:3]
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s64, s33, 28
	v_mov_b32_e32 v94, s64
	s_add_i32 s64, s91, 18
	v_readlane_b32 s68, v174, 23
	v_readlane_b32 s69, v174, 24
	v_readlane_b32 s70, v174, 25
	v_readlane_b32 s71, v174, 26
	s_cmp_gt_i32 s71, s64
	buffer_load_ubyte v84, v89, s[80:83], 0 offen offset:17
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v84, 0, v84, s[74:75]
	s_cselect_b64 s[64:65], -1, 0
	s_sub_i32 s66, s33, 26
	v_mov_b32_e32 v95, s66
	s_add_i32 s66, s91, 19
	v_readlane_b32 s68, v174, 23
	v_readlane_b32 s69, v174, 24
	v_readlane_b32 s70, v174, 25
	v_readlane_b32 s71, v174, 26
	s_cmp_gt_i32 s71, s66
	buffer_load_ubyte v85, v89, s[80:83], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v85, 0, v85, s[76:77]
	s_cselect_b64 s[66:67], -1, 0
	s_sub_i32 s68, s33, 24
	v_mov_b32_e32 v97, s68
	s_add_i32 s68, s91, 20
	v_readlane_b32 s96, v174, 23
	v_readlane_b32 s97, v174, 24
	v_readlane_b32 s98, v174, 25
	v_readlane_b32 s99, v174, 26
	s_cmp_gt_i32 s99, s68
	buffer_load_ubyte v86, v89, s[80:83], 0 offen offset:19
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v86, 0, v86, s[78:79]
	s_cselect_b64 s[68:69], -1, 0
	s_sub_i32 s70, s33, 22
	v_mov_b32_e32 v98, s70
	s_add_i32 s70, s91, 21
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s70
	buffer_load_ubyte v87, v89, s[80:83], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v87, 0, v87, s[62:63]
	s_cselect_b64 s[62:63], -1, 0
	s_sub_i32 s70, s33, 20
	v_mov_b32_e32 v99, s70
	s_add_i32 s70, s91, 22
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s70
	buffer_load_ubyte v88, v89, s[80:83], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v88, 0, v88, s[60:61]
	s_cselect_b64 s[60:61], -1, 0
	s_sub_i32 s70, s33, 18
	v_mov_b32_e32 v100, s70
	s_add_i32 s70, s91, 23
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s70
	v_add_u32_e32 v102, s91, v46
	buffer_load_ubyte v90, v89, s[80:83], 0 offen offset:22
	buffer_load_ubyte v91, v89, s[80:83], 0 offen offset:23
	buffer_load_ubyte v92, v102, s[80:83], 0 offen offset:16
	buffer_load_ubyte v103, v102, s[80:83], 0 offen offset:17
	buffer_load_ubyte v104, v102, s[80:83], 0 offen offset:18
	buffer_load_ubyte v105, v102, s[80:83], 0 offen offset:19
	buffer_load_ubyte v106, v102, s[80:83], 0 offen offset:20
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v89, 0, v90, s[58:59]
	s_cselect_b64 s[58:59], -1, 0
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v90, 0, v91, s[56:57]
	s_add_i32 s56, s33, -16
	s_add_i32 s57, s91, 31
	v_mov_b32_e32 v101, s56
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s57
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v91, 0, v92, s[54:55]
	s_cselect_b64 s[54:55], -1, 0
	s_add_i32 s70, s91, 30
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s57
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v92, 0, v103, s[52:53]
	s_cselect_b64 s[56:57], -1, 0
	s_add_i32 s52, s33, -2
	v_mov_b32_e32 v134, s52
	s_add_i32 s52, s91, 29
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s70
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v135, 0, v104, s[14:15]
	s_cselect_b64 s[14:15], -1, 0
	s_add_i32 s53, s33, -4
	v_mov_b32_e32 v136, s53
	s_add_i32 s53, s91, 28
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s52
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v137, 0, v105, s[12:13]
	s_cselect_b64 s[70:71], -1, 0
	s_add_i32 s12, s33, -6
	v_mov_b32_e32 v138, s12
	s_add_i32 s12, s91, 27
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s53
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v139, 0, v106, s[46:47]
	s_cselect_b64 s[74:75], -1, 0
	s_add_i32 s13, s33, -8
	v_mov_b32_e32 v140, s13
	s_add_i32 s13, s91, 26
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s12
	s_cselect_b64 s[76:77], -1, 0
	s_add_i32 s12, s33, -10
	v_mov_b32_e32 v141, s12
	v_add_u32_e32 v103, s91, v44
	v_add_u32_e32 v104, s91, v42
	s_add_i32 s12, s91, 25
	v_readlane_b32 s96, v174, 23
	v_readlane_b32 s97, v174, 24
	v_readlane_b32 s98, v174, 25
	v_readlane_b32 s99, v174, 26
	s_cmp_ge_i32 s99, s13
	buffer_load_ubyte v105, v102, s[80:83], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v142, 0, v105, s[44:45]
	s_cselect_b64 s[78:79], -1, 0
	s_add_i32 s13, s33, -12
	v_mov_b32_e32 v143, s13
	v_mov_b32_e32 v118, 0
	v_mov_b32_e32 v120, 0
	v_mov_b32_e32 v122, 0
	v_mov_b32_e32 v124, 0
	v_mov_b32_e32 v119, 0
	v_mov_b32_e32 v121, 0
	v_mov_b32_e32 v123, 0
	v_mov_b32_e32 v125, 0
	v_mov_b32_e32 v126, 0
	v_mov_b32_e32 v128, 0
	v_mov_b32_e32 v130, 0
	v_mov_b32_e32 v132, 0
	v_mov_b32_e32 v127, 0
	v_mov_b32_e32 v129, 0
	v_mov_b32_e32 v131, 0
	v_mov_b32_e32 v133, 0
	v_mov_b32_e32 v144, s33
	buffer_load_ubyte v145, v102, s[80:83], 0 offen offset:22
	buffer_load_ubyte v146, v102, s[80:83], 0 offen offset:23
	buffer_load_ubyte v147, v103, s[80:83], 0 offen offset:16
	buffer_load_ubyte v148, v103, s[80:83], 0 offen offset:17
	buffer_load_ubyte v149, v103, s[80:83], 0 offen offset:18
	buffer_load_ubyte v150, v103, s[80:83], 0 offen offset:19
	buffer_load_ubyte v151, v103, s[80:83], 0 offen offset:20
	buffer_load_ubyte v152, v103, s[80:83], 0 offen offset:21
	buffer_load_ubyte v153, v103, s[80:83], 0 offen offset:22
	buffer_load_ubyte v154, v103, s[80:83], 0 offen offset:23
	buffer_load_ubyte v155, v104, s[80:83], 0 offen offset:16
	buffer_load_ubyte v156, v104, s[80:83], 0 offen offset:17
	buffer_load_ubyte v157, v104, s[80:83], 0 offen offset:18
	buffer_load_ubyte v158, v104, s[80:83], 0 offen offset:19
	buffer_load_ubyte v159, v104, s[80:83], 0 offen offset:20
	buffer_load_ubyte v160, v104, s[80:83], 0 offen offset:21
	buffer_load_ubyte v161, v104, s[80:83], 0 offen offset:22
	buffer_load_ubyte v162, v104, s[80:83], 0 offen offset:23
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s80, v79
	v_readfirstlane_b32 s81, v80
	v_readfirstlane_b32 s82, v81
	v_ashrrev_i32_e32 v102, 31, v93
	v_add_u32_e32 v103, 0x80, v93
	v_add_u32_e32 v104, 0x100, v93
	v_add_u32_e32 v105, 0x180, v93
	v_lshrrev_b32_e32 v102, 30, v102
	v_ashrrev_i32_e32 v106, 31, v103
	v_ashrrev_i32_e32 v107, 31, v104
	v_ashrrev_i32_e32 v108, 31, v105
	v_add_u32_e32 v102, v93, v102
	v_lshrrev_b32_e32 v106, 30, v106
	v_lshrrev_b32_e32 v107, 30, v107
	v_lshrrev_b32_e32 v108, 30, v108
	v_ashrrev_i32_e32 v109, 2, v102
	v_and_b32_e32 v102, -4, v102
	v_add_u32_e32 v106, v103, v106
	v_add_u32_e32 v107, v104, v107
	v_add_u32_e32 v108, v105, v108
	v_sub_u32_e32 v93, v93, v102
	v_lshrrev_b32_e32 v102, 29, v109
	v_lshlrev_b32_e32 v110, 7, v109
	v_ashrrev_i32_e32 v111, 2, v106
	v_and_b32_e32 v106, -4, v106
	v_ashrrev_i32_e32 v112, 2, v107
	v_and_b32_e32 v107, -4, v107
	v_ashrrev_i32_e32 v113, 2, v108
	v_and_b32_e32 v108, 0xffffffc, v108
	v_ashrrev_i32_e32 v114, 31, v96
	v_add_u32_e32 v115, 0x100, v96
	v_add_u32_e32 v93, v93, v52
	v_add_u32_e32 v102, v109, v102
	v_sub_u32_e32 v103, v103, v106
	v_lshrrev_b32_e32 v106, 29, v111
	v_lshlrev_b32_e32 v116, 6, v111
	v_sub_u32_e32 v117, v112, v111
	v_sub_u32_e32 v104, v104, v107
	v_lshrrev_b32_e32 v107, 29, v112
	v_sub_u32_e32 v163, v113, v112
	v_sub_u32_e32 v105, v105, v108
	v_lshrrev_b32_e32 v108, 29, v113
	v_lshrrev_b32_e32 v114, 30, v114
	v_ashrrev_i32_e32 v164, 31, v115
	v_and_b32_e32 v102, -8, v102
	v_add_u32_e32 v103, v103, v52
	v_add_u32_e32 v106, v111, v106
	v_add_u32_e32 v104, v104, v52
	v_add_u32_e32 v107, v112, v107
	v_lshlrev_b32_e32 v117, 6, v117
	v_add_u32_e32 v105, v105, v52
	v_add_u32_e32 v108, v113, v108
	v_lshlrev_b32_e32 v163, 7, v163
	v_add_u32_e32 v114, v96, v114
	v_lshrrev_b32_e32 v164, 30, v164
	v_sub_u32_e32 v102, v109, v102
	v_and_b32_e32 v106, -8, v106
	v_and_b32_e32 v107, -8, v107
	v_and_b32_e32 v108, 0xffffff8, v108
	v_ashrrev_i32_e32 v109, 2, v114
	v_and_b32_e32 v114, -4, v114
	v_add_u32_e32 v164, v115, v164
	v_xor_b32_e32 v93, v93, v102
	v_sub_u32_e32 v102, v111, v106
	v_sub_u32_e32 v106, v112, v107
	v_sub_u32_e32 v107, v113, v108
	v_sub_u32_e32 v96, v96, v114
	v_lshrrev_b32_e32 v108, 29, v109
	v_lshlrev_b32_e32 v111, 6, v109
	v_ashrrev_i32_e32 v112, 2, v164
	v_and_b32_e32 v113, -4, v164
	v_lshlrev_b32_e32 v114, 3, v93
	v_lshl_add_u32 v164, v93, 4, v110
	v_xor_b32_e32 v102, v103, v102
	v_xor_b32_e32 v103, v104, v106
	v_xor_b32_e32 v104, v105, v107
	v_add_u32_e32 v96, v96, v53
	v_add_u32_e32 v105, v109, v108
	v_sub_u32_e32 v106, v115, v113
	v_lshrrev_b32_e32 v107, 29, v112
	v_lshlrev_b32_e32 v108, 7, v112
	v_sub_u32_e32 v93, v102, v93
	v_sub_u32_e32 v102, v103, v102
	v_sub_u32_e32 v103, v104, v103
	v_and_b32_e32 v104, -8, v105
	v_add_u32_e32 v105, v96, v55
	v_add_u32_e32 v106, v106, v53
	v_add_u32_e32 v107, v112, v107
	v_lshlrev_b32_e32 v93, 3, v93
	v_lshl_add_u32 v102, v102, 3, v117
	v_lshlrev_b32_e32 v103, 4, v103
	v_sub_u32_e32 v104, v109, v104
	v_and_b32_e32 v107, -8, v107
	v_add_u32_e32 v109, v106, v55
	v_add3_u32 v93, v114, v116, v93
	v_lshlrev_b32_e32 v110, 1, v102
	v_xor_b32_e32 v96, v96, v104
	v_xor_b32_e32 v104, v105, v104
	v_sub_u32_e32 v105, v112, v107
	v_lshlrev_b32_e32 v165, 1, v93
	v_add_lshl_u32 v93, v102, v93, 1
	v_lshlrev_b32_e32 v102, 3, v96
	v_sub_u32_e32 v104, v104, v96
	v_xor_b32_e32 v106, v106, v105
	v_xor_b32_e32 v105, v109, v105
	v_lshlrev_b32_e32 v107, 4, v96
	v_add3_u32 v166, v165, 32, v110
	v_add3_u32 v163, v103, v163, v93
	v_sub_u32_e32 v93, v106, v96
	v_sub_u32_e32 v96, v105, v96
	v_add_lshl_u32 v102, v102, v111, 1
	v_add3_u32 v103, v107, v108, 32
	v_lshlrev_b32_e32 v104, 4, v104
	v_lshl_add_u32 v93, v93, 4, v103
	v_add3_u32 v110, v102, 32, v104
	v_lshl_add_u32 v96, v96, 4, v103
	ds_read_b128 v[102:105], v102 offset:32
	ds_read_b128 v[106:109], v93
	ds_read_b128 v[110:113], v110
	ds_read_b128 v[114:117], v96
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v144, v144, s[80:83], 0 offen
	s_nop 0
	buffer_load_ushort v167, v82, s[80:83], 0 offen
	buffer_load_ushort v168, v94, s[80:83], 0 offen
	buffer_load_ushort v169, v95, s[80:83], 0 offen
	buffer_load_ushort v170, v97, s[80:83], 0 offen
	buffer_load_ushort v171, v98, s[80:83], 0 offen
	buffer_load_ushort v172, v99, s[80:83], 0 offen
	s_nop 0
	buffer_load_ushort v100, v100, s[80:83], 0 offen
	s_nop 0
	buffer_load_ushort v101, v101, s[80:83], 0 offen
	v_dot2c_f32_f16_e32 v118, v76, v102
	v_dot2c_f32_f16_e32 v120, v75, v103
	v_dot2c_f32_f16_e32 v122, v73, v104
	v_dot2c_f32_f16_e32 v124, v74, v105
	v_dot2c_f32_f16_e32 v119, v76, v106
	v_dot2c_f32_f16_e32 v121, v75, v107
	v_dot2c_f32_f16_e32 v123, v73, v108
	v_dot2c_f32_f16_e32 v125, v74, v109
	v_dot2c_f32_f16_e32 v126, v72, v110
	v_dot2c_f32_f16_e32 v128, v78, v111
	v_dot2c_f32_f16_e32 v130, v77, v112
	v_dot2c_f32_f16_e32 v132, v39, v113
	v_dot2c_f32_f16_e32 v127, v72, v114
	v_dot2c_f32_f16_e32 v129, v78, v115
	v_dot2c_f32_f16_e32 v131, v77, v116
	v_dot2c_f32_f16_e32 v133, v39, v117
	v_pk_add_f32 v[40:41], v[40:41], v[118:119]
	buffer_load_ushort v39, v134, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[120:121], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[122:123], v[40:41]
	buffer_load_ushort v78, v136, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[124:125], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[126:127], v[40:41]
	buffer_load_ushort v102, v138, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[128:129], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[130:131], v[40:41]
	v_readlane_b32 s44, v174, 23
	v_readlane_b32 s45, v174, 24
	v_readlane_b32 s46, v174, 25
	v_readlane_b32 s47, v174, 26
	s_cmp_ge_i32 s47, s12
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v93, 0, v145, s[42:43]
	s_cselect_b64 s[88:89], -1, 0
	s_add_i32 s12, s33, -14
	v_mov_b32_e32 v72, s12
	s_mov_b32 s91, s92
	buffer_load_ushort v103, v140, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[132:133], v[40:41]
	buffer_load_ushort v104, v141, s[80:83], 0 offen
	buffer_load_ushort v105, v143, s[80:83], 0 offen
	v_readlane_b32 s44, v174, 23
	v_readlane_b32 s45, v174, 24
	v_readlane_b32 s46, v174, 25
	v_readlane_b32 s47, v174, 26
	s_cmp_gt_i32 s47, s92
	buffer_load_ushort v106, v72, s[80:83], 0 offen
	s_waitcnt vmcnt(32)
	v_cndmask_b32_e64 v94, 0, v146, s[40:41]
	s_cselect_b64 s[80:81], -1, 0
	s_add_i32 s33, s33, 32
	s_and_b64 s[40:41], s[86:87], s[2:3]
	s_and_b64 s[42:43], s[86:87], s[64:65]
	s_and_b64 s[44:45], s[86:87], s[66:67]
	s_and_b64 s[46:47], s[86:87], s[68:69]
	s_and_b64 s[2:3], s[86:87], s[62:63]
	s_and_b64 s[12:13], s[86:87], s[60:61]
	s_and_b64 s[54:55], s[86:87], s[54:55]
	s_and_b64 s[52:53], s[86:87], s[58:59]
	s_and_b64 s[56:57], s[86:87], s[56:57]
	s_and_b64 s[58:59], s[86:87], s[14:15]
	s_and_b64 s[60:61], s[86:87], s[70:71]
	s_and_b64 s[62:63], s[86:87], s[74:75]
	s_and_b64 s[64:65], s[86:87], s[76:77]
	s_and_b64 s[66:67], s[86:87], s[78:79]
	s_and_b64 s[68:69], s[86:87], s[88:89]
	s_and_b64 s[70:71], s[86:87], s[80:81]
	s_cmp_lg_u32 s90, s92
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e64 v95, 0, v147, s[6:7]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e64 v96, 0, v148, s[8:9]
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v97, 0, v149, s[10:11]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e64 v98, 0, v150, s[48:49]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e64 v99, 0, v151, s[50:51]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e64 v107, 0, v152, s[16:17]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e64 v108, 0, v153, s[18:19]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e64 v109, 0, v154, s[84:85]
	s_waitcnt vmcnt(23)
	v_cndmask_b32_e64 v110, 0, v155, s[28:29]
	s_waitcnt vmcnt(22)
	v_cndmask_b32_e64 v111, 0, v156, s[26:27]
	s_waitcnt vmcnt(21)
	v_cndmask_b32_e64 v112, 0, v157, s[24:25]
	v_readlane_b32 s24, v174, 23
	v_readlane_b32 s25, v174, 24
	v_readlane_b32 s26, v174, 25
	v_readlane_b32 s27, v174, 26
	s_waitcnt vmcnt(20)
	v_cndmask_b32_e64 v113, 0, v158, s[22:23]
	s_waitcnt vmcnt(19)
	v_cndmask_b32_e64 v114, 0, v159, s[4:5]
	s_waitcnt vmcnt(18)
	v_cndmask_b32_e64 v115, 0, v160, s[72:73]
	s_waitcnt vmcnt(17)
	v_cndmask_b32_e64 v116, 0, v161, s[0:1]
	s_waitcnt vmcnt(16)
	v_cndmask_b32_e32 v117, 0, v162, vcc
	v_cvt_f32_fp8_sdwa v118, v83 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v72, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v73, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v74, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v75, v87 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v76, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v77, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v119, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v120, v91 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v82, v92 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v83, v135 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v84, v137 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v85, v139 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v86, v142 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v87, v93 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v121, v94 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v122, v95 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v88, v96 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v93, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v107, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v108, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v94, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v95, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v113 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v114 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v115 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v116 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v109, v117 src0_sel:BYTE_0
	v_fma_mixlo_f16 v110, s24, v118, 0
	v_pk_mul_f32 v[72:73], s[20:21], v[72:73]
	v_pk_mul_f32 v[74:75], s[20:21], v[74:75]
	v_pk_mul_f32 v[76:77], s[20:21], v[76:77]
	v_fma_mixlo_f16 v111, s24, v120, 0
	v_pk_mul_f32 v[82:83], s[20:21], v[82:83]
	v_pk_mul_f32 v[84:85], s[20:21], v[84:85]
	v_pk_mul_f32 v[86:87], s[20:21], v[86:87]
	v_fma_mixlo_f16 v112, s24, v122, 0
	v_pk_mul_f32 v[88:89], s[20:21], v[88:89]
	v_pk_mul_f32 v[90:91], s[20:21], v[90:91]
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	v_fma_mixlo_f16 v108, s24, v108, 0
	v_pk_mul_f32 v[94:95], s[20:21], v[94:95]
	v_pk_mul_f32 v[96:97], s[20:21], v[96:97]
	v_pk_mul_f32 v[98:99], s[20:21], v[98:99]
	v_cvt_f16_f32_e32 v72, v72
	v_cvt_f16_f32_e32 v73, v73
	v_cvt_f16_f32_e32 v113, v74
	v_cvt_f16_f32_e32 v74, v75
	v_cvt_f16_f32_e32 v75, v77
	v_cvt_f16_f32_e32 v76, v76
	v_cvt_f16_f32_e32 v77, v82
	v_cvt_f16_f32_e32 v82, v83
	v_cvt_f16_f32_e32 v83, v84
	v_cvt_f16_f32_e32 v84, v85
	v_cvt_f16_f32_e32 v85, v87
	v_cvt_f16_f32_e32 v86, v86
	v_cvt_f16_f32_e32 v114, v88
	v_cvt_f16_f32_e32 v87, v89
	v_cvt_f16_f32_e32 v90, v90
	v_cvt_f16_f32_e32 v88, v91
	v_cvt_f16_f32_e32 v89, v93
	v_cvt_f16_f32_e32 v91, v92
	v_cvt_f16_f32_e32 v94, v94
	v_cvt_f16_f32_e32 v95, v95
	v_cvt_f16_f32_e32 v96, v96
	v_cvt_f16_f32_e32 v92, v97
	v_cvt_f16_f32_e32 v93, v99
	v_cvt_f16_f32_e32 v97, v98
	v_pack_b32_f16 v74, v74, v76
	v_pack_b32_f16 v73, v73, v113
	v_pack_b32_f16 v72, v110, v72
	v_fma_mixhi_f16 v75, s24, v119, 0
	v_pack_b32_f16 v84, v84, v86
	v_pack_b32_f16 v83, v82, v83
	v_pack_b32_f16 v82, v111, v77
	v_fma_mixhi_f16 v85, s24, v121, 0
	v_pack_b32_f16 v88, v88, v91
	v_pack_b32_f16 v87, v87, v90
	v_pack_b32_f16 v86, v112, v114
	v_fma_mixhi_f16 v89, s24, v107, 0
	v_pack_b32_f16 v92, v92, v97
	v_pack_b32_f16 v91, v95, v96
	v_pack_b32_f16 v90, v108, v94
	v_fma_mixhi_f16 v93, s24, v109, 0
	ds_write_b128 v164, v[72:75] offset:32
	ds_write_b128 v165, v[82:85] offset:32
	ds_write_b128 v166, v[86:89]
	ds_write_b128 v163, v[90:93] offset:32
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v72, 16, v167
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v73, 16, v168
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v74, 16, v169
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v75, 16, v170
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v76, 16, v171
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v77, 16, v172
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v82, 16, v100
	v_lshlrev_b32_e32 v83, 16, v144
	v_cvt_f16_f32_e32 v73, v73
	v_cvt_f16_f32_e32 v74, v74
	v_cvt_f16_f32_e32 v75, v75
	v_cvt_f16_f32_e32 v76, v76
	v_cvt_f16_f32_e32 v77, v77
	v_cvt_f16_f32_e32 v82, v82
	v_cvt_f16_f32_e32 v72, v72
	v_cvt_f16_f32_e32 v83, v83
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v84, 16, v101
	v_cvt_f16_f32_e32 v84, v84
	v_cndmask_b32_e64 v72, 0, v72, s[70:71]
	v_cndmask_b32_e64 v73, 0, v73, s[40:41]
	v_cndmask_b32_e64 v74, 0, v74, s[42:43]
	v_cndmask_b32_e64 v75, 0, v75, s[44:45]
	v_cndmask_b32_e64 v85, 0, v76, s[46:47]
	v_cndmask_b32_e64 v77, 0, v77, s[2:3]
	v_cndmask_b32_e64 v82, 0, v82, s[12:13]
	v_cndmask_b32_e64 v83, 0, v83, s[54:55]
	v_pack_b32_f16 v76, v72, v73
	v_pack_b32_f16 v75, v74, v75
	v_pack_b32_f16 v73, v85, v77
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v39, 16, v39
	v_cndmask_b32_e64 v72, 0, v84, s[52:53]
	v_cvt_f16_f32_e32 v39, v39
	v_pack_b32_f16 v74, v82, v72
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v72, 16, v78
	v_cvt_f16_f32_e32 v72, v72
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v77, 16, v102
	v_cvt_f16_f32_e32 v77, v77
	v_cndmask_b32_e64 v39, 0, v39, s[56:57]
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v78, 16, v103
	v_pack_b32_f16 v39, v39, v83
	v_cvt_f16_f32_e32 v78, v78
	v_cndmask_b32_e64 v72, 0, v72, s[58:59]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v82, 16, v104
	v_cvt_f16_f32_e32 v82, v82
	v_cndmask_b32_e64 v77, 0, v77, s[60:61]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v83, 16, v105
	v_pack_b32_f16 v77, v77, v72
	v_cvt_f16_f32_e32 v72, v83
	v_cndmask_b32_e64 v78, 0, v78, s[62:63]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v83, 16, v106
	v_cvt_f16_f32_e32 v83, v83
	v_cndmask_b32_e64 v82, 0, v82, s[64:65]
	v_pack_b32_f16 v78, v82, v78
	v_cndmask_b32_e64 v72, 0, v72, s[66:67]
	v_cndmask_b32_e64 v82, 0, v83, s[68:69]
	v_pack_b32_f16 v72, v82, v72
	s_cbranch_scc1 .LBB13_12
; %bb.13:                               ; %_ZNK7ck_tile10static_forILi0ELi3ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS7_IJLi1ELi4ELi1EEEENS7_IJLi1ELi64ELi8EEEES9_SA_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSQ_IJiiEEESS_Lb0EEENS_9right_padIiiLb0EEESV_EEENSQ_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSQ_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi1ELin1ELin1EEEES16_EELNS_21memory_operation_enumE0EEENSQ_IJNS_8constantILi1EEENS1A_ILi16EEEEEEEENSI_INSJ_INSK_ILSL_1EKS5_lLb1ELSN_0EEES17_LS18_0EEENSQ_IJNS1A_ILi512EEES1C_EEEEENSI_INSJ_INSK_ILSL_1EKDF16_lLb1ELSN_0EEENSP_INSQ_IJNSR_INSQ_IJiEEES1N_Lb0EEESV_EEENSQ_IJS2
	v_readlane_b32 s16, v174, 27
	v_readlane_b32 s17, v174, 28
	v_readlane_b32 s18, v174, 29
	v_readlane_b32 s19, v174, 30
	s_branch .LBB13_15
.LBB13_14:
	v_mov_b32_e32 v40, 0
.LBB13_15:                              ; %Flow
	v_readlane_b32 s15, v174, 0
	v_readlane_b32 s16, v174, 1
	v_readlane_b32 s20, v174, 17
	v_readlane_b32 s21, v174, 18
	v_readlane_b32 s28, v174, 19
	v_readlane_b32 s29, v174, 20
	v_readlane_b32 s30, v174, 21
	v_readlane_b32 s31, v174, 22
	v_readlane_b32 s36, v173, 20
	v_readlane_b32 s37, v173, 21
	v_readlane_b32 s38, v173, 22
	v_readlane_b32 s39, v173, 23
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v70, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v68, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v66, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v67, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v70, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v68, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v66, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v67, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v71, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v69, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v65, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v64, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v71, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v69, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v65, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v64, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v62, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v61, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v59, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v60, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v62, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v61, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v59, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v60, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v63, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v58, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v57, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v56, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v63, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v58, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v57, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v56, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s2, s1
	v_lshl_or_b32 v0, s1, 6, v49
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v53
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v55
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v53
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v55
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v76, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v75, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v73, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v74, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v76, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v75, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v73, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v74, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v72, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v78, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v77, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v72, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v78, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v77, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s95, 31
	s_lshr_b32 s3, s1, 26
	s_add_i32 s3, s95, s3
	s_andn2_b32 s3, s3, 63
	s_sub_i32 s3, s95, s3
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s95, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s3, v50
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v50
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[4:5], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[4:5], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[4:5], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[4:5], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[4:5], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s3, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v50
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB13_17
; %bb.16:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[4:5], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[4:5], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s2, s2, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s2
	ds_write_b32 v6, v1
.LBB13_17:                              ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s20, s16
	s_mul_i32 s0, s20, s16
	v_readlane_b32 s2, v173, 24
	s_add_i32 s4, s94, -1
	s_mul_i32 s4, s18, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s2, s2, -1
	s_add_i32 s2, s2, s4
	s_add_u32 s0, s36, s0
	s_addc_u32 s1, s37, s1
	v_readlane_b32 s4, v174, 2
	s_lshl_b32 s4, s4, 6
	s_and_b32 s4, s4, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s4, v49
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s3, s3, 4
	v_mov_b32_e32 v1, s3
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s30, s95, 1
	s_mov_b32 s31, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[28:31], 0 offen
	buffer_load_ushort v12, v1, s[28:31], 0 offen offset:512
	buffer_load_ushort v13, v1, s[28:31], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[28:31], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[28:31], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[28:31], 0 offen offset:2560
	s_mov_b32 s8, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s5, v33
	s_add_i32 s6, s2, 1
	s_lshl_b32 s4, s5, 5
	s_add_i32 s2, s4, s15
	v_add_u32_e32 v19, s2, v48
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s18
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s28, s0
	s_mov_b32 s29, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s30, s6
	v_lshl_add_u32 v27, s18, 7, v26
	v_div_scale_f32 v28, s[2:3], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[28:31], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[28:31], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s95, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s95, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s95, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s95, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s95, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s95, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s2, s5, 2
	s_lshl_b32 s3, s5, 6
	s_and_b32 s3, s3, 0xc0
	v_or_b32_e32 v12, s3, v49
	v_add_u32_e32 v13, s2, v51
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s2, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s2
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s2, 0x600
	v_mul_lo_u32 v13, v13, s2
	v_and_or_b32 v13, v50, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s2, 0x2000
	v_add3_u32 v15, v16, s2, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[2:3], s95, v32
	v_cmp_gt_i32_e32 vcc, s94, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s6
	s_and_b64 s[0:1], s[2:3], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s94, v14
	s_and_b64 s[2:3], s[2:3], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[2:3]
	v_cndmask_b32_e64 v15, 0, v9, s[2:3]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s25, v8, 0
	s_mov_b32 s2, s25
	s_mov_b32 s3, s25
	v_pk_mul_f32 v[6:7], s[24:25], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[24:25], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[24:25], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s25, v7, 0
	v_pk_mul_f32 v[6:7], s[24:25], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[24:25], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[24:25], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s25, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s25, v17, 0
	v_add_u32_e32 v5, s4, v48
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v52
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v52
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v54
	v_mul_lo_u32 v6, s18, v14
	v_or_b32_e32 v7, 16, v32
.LBB13_18:                              ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s95, v7
	v_readfirstlane_b32 s28, v2
	v_readfirstlane_b32 s29, v3
	v_readfirstlane_b32 s30, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s9, v33
	s_add_i32 s10, s8, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[28:31], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[28:31], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s11, s9, 31
	v_lshl_add_u32 v8, s9, 5, v48
	s_lshr_b32 s11, s11, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s11, s9, s11
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s12, s11, 2
	s_and_b32 s11, s11, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s9, s9, s11
	s_mul_hi_i32 s11, s12, 0x2aaaaaab
	s_mul_i32 s13, s12, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s14, s11, 31
	s_ashr_i32 s11, s11, 5
	v_lshl_or_b32 v13, s9, 6, v49
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s9, s11, s14
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v52
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s9, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v52
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s9, s12, s9
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s10, s9, s10
	s_xor_b32 s9, s9, s8
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s8, s8, 2
	s_sub_i32 s10, s10, s9
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s9, s9, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v53
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s9, s9, s13
	s_lshl_b32 s10, s10, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s11, s9, 0x2000
	v_mov_b32_e32 v10, s9
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s9, s11, s10
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s9
	s_cmpk_lg_i32 s8, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s25, v28, 0
	v_pk_mul_f32 v[8:9], s[2:3], v[8:9]
	v_pk_mul_f32 v[10:11], s[2:3], v[10:11]
	v_pk_mul_f32 v[12:13], s[2:3], v[12:13]
	v_fma_mixlo_f16 v22, s25, v22, 0
	v_pk_mul_f32 v[14:15], s[2:3], v[14:15]
	v_pk_mul_f32 v[16:17], s[2:3], v[16:17]
	v_pk_mul_f32 v[18:19], s[2:3], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s25, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s25, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB13_18
; %bb.19:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s2, s0
	v_lshl_or_b32 v1, s0, 6, v49
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v53
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s3, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s3
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s3, s0, 0xbe
	s_lshl_b32 s4, s3, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s4, s1
	s_add_i32 s4, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s3
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s4, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s21, s16
	s_mul_i32 s0, s21, s16
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s38, s0
	s_addc_u32 s5, s39, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s26, 0x7fffffff
	s_mul_i32 s3, s0, s19
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s2, 2
	s_lshl_b32 s1, s2, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v49
	s_add_i32 s0, s0, s93
	v_add_u32_e32 v4, s0, v51
	v_add_u32_e32 v0, s15, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s19, v[0:1]
	v_cmp_gt_i32_e32 vcc, s94, v0
	v_cmp_gt_i32_e64 s[0:1], s26, v4
	s_add_i32 s2, s94, s3
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 175
		.amdhsa_next_free_sgpr 100
		.amdhsa_accum_offset 176
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end13:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end13-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 27612
; NumSgprs: 106
; NumVgprs: 175
; NumAgprs: 0
; TotalNumVgprs: 175
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 13
; VGPRBlocks: 21
; NumSGPRsForWavesPerEU: 106
; NumVGPRsForWavesPerEU: 175
; AccumOffset: 176
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 43
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_mov_b32 s93, s3
	s_mov_b32 s5, s2
	s_mov_b64 s[38:39], s[0:1]
	s_load_dwordx4 s[80:83], s[0:1], 0x0
	s_load_dword s2, s[0:1], 0x70
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_load_dwordx2 s[94:95], s[0:1], 0x48
	s_load_dwordx4 s[16:19], s[0:1], 0x60
	s_lshl_b32 s0, s4, 8
                                        ; implicit-def: $vgpr174 : SGPR spill to VGPR lane
	v_writelane_b32 v174, s0, 0
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s3, s2, s5
	v_writelane_b32 v174, s5, 1
	s_mul_i32 s2, s2, s5
	s_add_i32 s4, s26, -1
	s_mul_i32 s4, s16, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s5, s27, -1
	s_add_i32 s5, s5, 1
	s_add_i32 s6, s27, 15
	s_add_i32 s7, s95, -1
	s_mul_i32 s7, s17, s7
	s_add_u32 s8, s82, s2
	s_addc_u32 s9, s83, s3
	s_add_i32 s4, s4, s5
	s_ashr_i32 s2, s6, 31
	s_lshr_b32 s2, s2, 28
	s_add_i32 s6, s6, s2
	s_ashr_i32 s6, s6, 4
	s_add_i32 s10, s7, s5
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s0, v33
	s_lshr_b32 s2, s0, 2
	s_add_i32 s2, s2, s93
	s_mul_i32 s3, s2, s16
	s_cmp_gt_i32 s26, s2
	s_cselect_b64 s[22:23], -1, 0
	s_lshl_b32 s82, s4, 1
	s_mov_b32 s51, 0x20000
	s_mov_b32 s48, s80
	s_mov_b32 s49, s81
	s_mov_b32 s50, s82
	s_lshl_b32 s2, s3, 1
	v_mov_b32_e32 v3, s2
	buffer_load_ushort v4, v3, s[48:51], 0 offen
	buffer_load_ushort v5, v3, s[48:51], 0 offen offset:2
	buffer_load_ushort v6, v3, s[48:51], 0 offen offset:4
	buffer_load_ushort v7, v3, s[48:51], 0 offen offset:6
	buffer_load_ushort v8, v3, s[48:51], 0 offen offset:8
	buffer_load_ushort v9, v3, s[48:51], 0 offen offset:10
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v50, -1, v0
	v_lshlrev_b32_e32 v0, 3, v50
	v_lshrrev_b32_e32 v48, 1, v50
	v_and_b32_e32 v32, 8, v0
	v_writelane_b32 v174, s0, 2
	v_lshl_add_u32 v2, s0, 5, v48
	v_mad_u64_u32 v[0:1], s[4:5], v2, s17, v[32:33]
	s_cmp_gt_i32 s27, 1
	buffer_load_ushort v1, v3, s[48:51], 0 offen offset:12
	buffer_load_ushort v10, v3, s[48:51], 0 offen offset:14
	buffer_load_ushort v11, v3, s[48:51], 0 offen offset:16
	buffer_load_ushort v12, v3, s[48:51], 0 offen offset:18
	buffer_load_ushort v13, v3, s[48:51], 0 offen offset:20
	buffer_load_ushort v14, v3, s[48:51], 0 offen offset:22
	buffer_load_ushort v15, v3, s[48:51], 0 offen offset:24
	buffer_load_ushort v16, v3, s[48:51], 0 offen offset:26
	buffer_load_ushort v17, v3, s[48:51], 0 offen offset:28
	buffer_load_ushort v18, v3, s[48:51], 0 offen offset:30
	s_cselect_b64 s[0:1], -1, 0
	s_cmp_gt_i32 s27, 2
	s_cselect_b64 s[4:5], -1, 0
	s_cmp_gt_i32 s27, 3
	s_cselect_b64 s[12:13], -1, 0
	s_cmp_gt_i32 s27, 4
	s_cselect_b64 s[14:15], -1, 0
	s_cmp_gt_i32 s27, 5
	s_cselect_b64 s[88:89], -1, 0
	s_cmp_gt_i32 s27, 6
	s_cselect_b64 s[90:91], -1, 0
	s_cmp_gt_i32 s27, 7
	s_cselect_b64 s[76:77], -1, 0
	s_cmp_gt_i32 s27, 15
	s_cselect_b64 s[62:63], -1, 0
	s_cmp_gt_i32 s27, 14
	s_cselect_b64 s[64:65], -1, 0
	s_cmp_gt_i32 s27, 13
	s_cselect_b64 s[66:67], -1, 0
	s_cmp_gt_i32 s27, 12
	s_cselect_b64 s[68:69], -1, 0
	s_cmp_gt_i32 s27, 11
	s_cselect_b64 s[70:71], -1, 0
	s_cmp_gt_i32 s27, 10
	s_cselect_b64 s[78:79], -1, 0
	s_cmp_gt_i32 s27, 9
	s_cselect_b64 s[96:97], -1, 0
	s_cmp_gt_i32 s27, 8
	s_cselect_b64 s[20:21], -1, 0
	s_cmp_gt_i32 s27, 0
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v3, 16, v4
	v_cvt_f16_f32_e32 v3, v3
	s_cselect_b64 s[28:29], -1, 0
	v_writelane_b32 v174, s28, 3
	s_nop 1
	v_writelane_b32 v174, s29, 4
	s_and_b64 vcc, s[28:29], s[22:23]
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v4, 16, v5
	v_cndmask_b32_e32 v3, 0, v3, vcc
	v_cvt_f16_f32_e32 v4, v4
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v5, 16, v6
	v_cvt_f16_f32_e32 v5, v5
	v_writelane_b32 v174, s0, 5
	s_nop 1
	v_writelane_b32 v174, s1, 6
	s_and_b64 vcc, s[0:1], s[22:23]
	v_cndmask_b32_e32 v4, 0, v4, vcc
	v_writelane_b32 v174, s4, 7
	s_nop 1
	v_writelane_b32 v174, s5, 8
	s_and_b64 vcc, s[4:5], s[22:23]
	v_cndmask_b32_e32 v5, 0, v5, vcc
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v6, 16, v7
	v_cvt_f16_f32_e32 v6, v6
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v7, 16, v8
	v_cvt_f16_f32_e32 v7, v7
	v_writelane_b32 v174, s12, 9
	s_nop 1
	v_writelane_b32 v174, s13, 10
	s_and_b64 vcc, s[12:13], s[22:23]
	v_cndmask_b32_e32 v8, 0, v6, vcc
	v_writelane_b32 v174, s14, 11
	s_nop 1
	v_writelane_b32 v174, s15, 12
	s_and_b64 vcc, s[14:15], s[22:23]
	s_mov_b32 s48, s8
	s_mov_b32 s49, s9
	s_mov_b32 s50, s10
	buffer_load_ubyte v6, v0, s[48:51], 0 offen
	v_cndmask_b32_e32 v19, 0, v7, vcc
	buffer_load_ubyte v7, v0, s[48:51], 0 offen offset:1
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v9, 16, v9
	buffer_load_ubyte v20, v0, s[48:51], 0 offen offset:2
	v_cvt_f16_f32_e32 v9, v9
	buffer_load_ubyte v21, v0, s[48:51], 0 offen offset:3
	buffer_load_ubyte v22, v0, s[48:51], 0 offen offset:4
	buffer_load_ubyte v23, v0, s[48:51], 0 offen offset:5
	buffer_load_ubyte v24, v0, s[48:51], 0 offen offset:6
	buffer_load_ubyte v25, v0, s[48:51], 0 offen offset:7
	s_lshl_b32 s33, s17, 7
	v_add_u32_e32 v26, s33, v0
	v_add_u32_e32 v27, 2, v26
	v_add_u32_e32 v28, 1, v26
	buffer_load_ubyte v29, v27, s[48:51], 0 offen
	buffer_load_ubyte v30, v26, s[48:51], 0 offen
	buffer_load_ubyte v31, v28, s[48:51], 0 offen
	s_and_b64 vcc, s[88:89], s[22:23]
	v_cndmask_b32_e32 v9, 0, v9, vcc
	s_waitcnt vmcnt(20)
	v_lshlrev_b32_e32 v1, 16, v1
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(19)
	v_lshlrev_b32_e32 v10, 16, v10
	v_cvt_f16_f32_e32 v10, v10
	s_and_b64 vcc, s[90:91], s[22:23]
	v_cndmask_b32_e32 v34, 0, v1, vcc
	s_and_b64 vcc, s[76:77], s[22:23]
	v_cndmask_b32_e32 v10, 0, v10, vcc
	s_waitcnt vmcnt(18)
	v_lshlrev_b32_e32 v1, 16, v11
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(17)
	v_lshlrev_b32_e32 v11, 16, v12
	v_cvt_f16_f32_e32 v11, v11
	v_writelane_b32 v174, s20, 13
	s_nop 1
	v_writelane_b32 v174, s21, 14
	s_and_b64 vcc, s[20:21], s[22:23]
	v_cndmask_b32_e32 v12, 0, v1, vcc
	s_and_b64 vcc, s[96:97], s[22:23]
	v_cndmask_b32_e32 v11, 0, v11, vcc
	s_waitcnt vmcnt(16)
	v_lshlrev_b32_e32 v1, 16, v13
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v13, 16, v14
	v_cvt_f16_f32_e32 v13, v13
	s_and_b64 vcc, s[78:79], s[22:23]
	v_cndmask_b32_e32 v14, 0, v1, vcc
	s_and_b64 vcc, s[70:71], s[22:23]
	v_cndmask_b32_e32 v13, 0, v13, vcc
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v1, 16, v15
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v15, 16, v16
	v_cvt_f16_f32_e32 v15, v15
	s_and_b64 vcc, s[68:69], s[22:23]
	v_cndmask_b32_e32 v16, 0, v1, vcc
	s_and_b64 vcc, s[66:67], s[22:23]
	v_cndmask_b32_e32 v15, 0, v15, vcc
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v1, 16, v17
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v17, 16, v18
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[64:65], s[22:23]
	v_cndmask_b32_e32 v18, 0, v1, vcc
	s_and_b64 vcc, s[62:63], s[22:23]
	v_cndmask_b32_e32 v17, 0, v17, vcc
	v_cmp_gt_i32_e64 s[4:5], s95, v2
	v_or_b32_e32 v1, 1, v32
	v_cmp_gt_i32_e64 s[58:59], s27, v1
	v_or_b32_e32 v35, 2, v32
	v_cmp_gt_i32_e64 s[56:57], s27, v35
	v_or_b32_e32 v36, 3, v32
	v_cmp_gt_i32_e64 s[54:55], s27, v36
	v_or_b32_e32 v37, 4, v32
	v_cmp_gt_i32_e64 s[52:53], s27, v37
	v_or_b32_e32 v38, 5, v32
	v_cmp_gt_i32_e64 s[46:47], s27, v38
	v_or_b32_e32 v39, 6, v32
	v_cmp_gt_i32_e64 s[44:45], s27, v39
	v_or_b32_e32 v40, 7, v32
	v_cmp_gt_i32_e64 s[40:41], s27, v40
	v_add_u32_e32 v1, 0x80, v2
	v_cmp_gt_i32_e64 s[30:31], s95, v1
	v_cmp_ge_i32_e64 s[42:43], s27, v35
	v_cmp_gt_i32_e64 s[60:61], s27, v32
	s_and_b64 vcc, s[4:5], s[60:61]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v35, 0, v6, vcc
	s_and_b64 vcc, s[4:5], s[58:59]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v41, 0, v7, vcc
	s_and_b64 vcc, s[4:5], s[56:57]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v20, 0, v20, vcc
	s_and_b64 vcc, s[4:5], s[54:55]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e32 v21, 0, v21, vcc
	s_and_b64 vcc, s[4:5], s[52:53]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v22, 0, v22, vcc
	s_and_b64 vcc, s[4:5], s[46:47]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v23, 0, v23, vcc
	s_and_b64 vcc, s[4:5], s[44:45]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e32 v24, 0, v24, vcc
	s_and_b64 vcc, s[4:5], s[40:41]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v25, 0, v25, vcc
	s_and_b64 vcc, s[60:61], s[30:31]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v30, 0, v30, vcc
	s_and_b64 vcc, s[30:31], s[42:43]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v31, 0, v31, vcc
	v_cmp_ge_i32_e64 s[74:75], s27, v36
	s_and_b64 vcc, s[30:31], s[74:75]
	v_cndmask_b32_e32 v29, 0, v29, vcc
	v_add_u32_e32 v7, 3, v26
	buffer_load_ubyte v6, v7, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[72:73], s27, v37
	s_and_b64 vcc, s[30:31], s[72:73]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v36, 0, v6, vcc
	v_add_u32_e32 v37, 4, v26
	buffer_load_ubyte v6, v37, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[84:85], s27, v38
	s_and_b64 vcc, s[30:31], s[84:85]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v38, 0, v6, vcc
	v_add_u32_e32 v42, 5, v26
	buffer_load_ubyte v6, v42, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[98:99], s27, v39
	s_and_b64 vcc, s[30:31], s[98:99]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v39, 0, v6, vcc
	v_add_u32_e32 v43, 6, v26
	buffer_load_ubyte v6, v43, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[0:1], s27, v40
	s_and_b64 vcc, s[30:31], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v40, 0, v6, vcc
	v_add_u32_e32 v44, 7, v26
	buffer_load_ubyte v6, v44, s[48:51], 0 offen
	s_and_b64 vcc, s[30:31], s[40:41]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v45, 0, v6, vcc
	v_add_u32_e32 v6, s33, v26
	buffer_load_ubyte v26, v6, s[48:51], 0 offen
	v_add_u32_e32 v6, 0x100, v2
	v_cmp_gt_i32_e64 s[34:35], s95, v6
	s_and_b64 vcc, s[60:61], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v26, 0, v26, vcc
	v_add_u32_e32 v28, s33, v28
	buffer_load_ubyte v28, v28, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[58:59]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v28, 0, v28, vcc
	v_add_u32_e32 v27, s33, v27
	buffer_load_ubyte v27, v27, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[56:57]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v27, 0, v27, vcc
	v_add_u32_e32 v7, s33, v7
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[54:55]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v46, 0, v7, vcc
	v_add_u32_e32 v7, s33, v37
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[52:53]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v37, 0, v7, vcc
	v_add_u32_e32 v7, s33, v42
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[46:47]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v42, 0, v7, vcc
	v_add_u32_e32 v7, s33, v43
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[44:45]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v43, 0, v7, vcc
	v_add_u32_e32 v7, s33, v44
	buffer_load_ubyte v44, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[40:41]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v44, 0, v44, vcc
	v_add_u32_e32 v47, s33, v7
	v_add_u32_e32 v7, -7, v47
	buffer_load_ubyte v49, v7, s[48:51], 0 offen
	v_add_u32_e32 v7, 0x180, v2
	v_cmp_gt_i32_e64 s[36:37], s95, v7
	s_and_b64 vcc, s[60:61], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v51, 0, v49, vcc
	v_add_u32_e32 v49, -6, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[42:43]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v52, 0, v49, vcc
	v_add_u32_e32 v49, -5, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[74:75]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v53, 0, v49, vcc
	v_add_u32_e32 v49, -4, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[72:73]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v54, 0, v49, vcc
	v_add_u32_e32 v49, -3, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[84:85]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v55, 0, v49, vcc
	v_add_u32_e32 v49, -2, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[98:99]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v64, 0, v49, vcc
	v_add_u32_e32 v49, -1, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	v_writelane_b32 v174, s0, 15
	s_nop 1
	v_writelane_b32 v174, s1, 16
	s_and_b64 vcc, s[36:37], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v65, 0, v49, vcc
	buffer_load_ubyte v47, v47, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[40:41]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v47, 0, v47, vcc
	v_and_b32_e32 v49, 63, v50
	v_pack_b32_f16 v56, v18, v17
	v_pack_b32_f16 v62, v3, v4
	v_pack_b32_f16 v61, v5, v8
	v_pack_b32_f16 v59, v19, v9
	v_pack_b32_f16 v60, v34, v10
	v_pack_b32_f16 v63, v12, v11
	v_pack_b32_f16 v58, v14, v13
	v_cvt_f32_fp8_sdwa v3, v35 src0_sel:BYTE_0
	v_pack_b32_f16 v57, v16, v15
	v_cvt_f32_fp8_sdwa v4, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v3, s24, v3, 0
	s_mov_b32 s20, s24
	s_mov_b32 s21, s24
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v8, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v24 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[8:9], s[24:25], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[24:25], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v12, v4
	v_cvt_f16_f32_e32 v11, v11
	v_pack_b32_f16 v10, v9, v10
	v_pack_b32_f16 v9, v5, v8
	v_cvt_f32_fp8_sdwa v13, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v29 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v3, v12
	v_fma_mixhi_f16 v11, s24, v13, 0
	v_fma_mixlo_f16 v3, s24, v14, 0
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v12, v36 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v40 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[12:13], s[24:25], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[24:25], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v16, v4
	v_cvt_f16_f32_e32 v15, v15
	v_pack_b32_f16 v14, v13, v14
	v_pack_b32_f16 v13, v5, v12
	v_cvt_f32_fp8_sdwa v17, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v3, v16
	v_fma_mixhi_f16 v15, s24, v17, 0
	v_fma_mixlo_f16 v3, s24, v18, 0
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v16, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v37 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[16:17], s[24:25], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[18:19], s[24:25], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v20, v4
	v_cvt_f16_f32_e32 v19, v19
	v_pack_b32_f16 v18, v17, v18
	v_pack_b32_f16 v17, v5, v16
	v_cvt_f32_fp8_sdwa v21, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v53 src0_sel:BYTE_0
	v_pack_b32_f16 v16, v3, v20
	v_fma_mixhi_f16 v19, s24, v21, 0
	v_fma_mixlo_f16 v3, s24, v22, 0
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v4
	v_cvt_f32_fp8_sdwa v20, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v65 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v5
	v_pk_mul_f32 v[4:5], s[24:25], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[20:21], s[24:25], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v23, v21
	v_cvt_f32_fp8_sdwa v26, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v5, v20
	v_pack_b32_f16 v21, v25, v4
	v_pack_b32_f16 v20, v3, v24
	v_fma_mixhi_f16 v23, s24, v26, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v52, 1, v32
	v_ashrrev_i32_e32 v3, 31, v2
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v2, v3
	v_ashrrev_i32_e32 v4, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v2, v2, v3
	v_add_u32_e32 v2, v52, v2
	v_lshrrev_b32_e32 v3, 29, v4
	v_add_u32_e32 v3, v4, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v4, v3
	v_xor_b32_e32 v2, v2, v3
	v_lshlrev_b32_e32 v3, 3, v2
	v_lshlrev_b32_e32 v4, 7, v4
	v_lshl_add_u32 v4, v2, 4, v4
	ds_write_b128 v4, v[8:11] offset:32
	v_ashrrev_i32_e32 v4, 31, v1
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v1, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v1, v4
	v_add_u32_e32 v4, v4, v52
	v_lshrrev_b32_e32 v8, 29, v5
	v_add_u32_e32 v8, v5, v8
	v_and_b32_e32 v8, -8, v8
	v_sub_u32_e32 v8, v5, v8
	v_xor_b32_e32 v4, v4, v8
	v_sub_u32_e32 v2, v4, v2
	v_lshlrev_b32_e32 v2, 3, v2
	v_lshlrev_b32_e32 v8, 6, v5
	v_add3_u32 v2, v3, v8, v2
	v_lshlrev_b32_e32 v3, 1, v2
	ds_write_b128 v3, v[12:15] offset:32
	v_ashrrev_i32_e32 v8, 31, v6
	v_lshrrev_b32_e32 v8, 30, v8
	v_add_u32_e32 v8, v6, v8
	v_ashrrev_i32_e32 v9, 2, v8
	v_sub_u32_e32 v5, v9, v5
	v_and_b32_e32 v8, -4, v8
	v_sub_u32_e32 v8, v6, v8
	v_add_u32_e32 v8, v8, v52
	v_lshrrev_b32_e32 v10, 29, v9
	v_add_u32_e32 v10, v9, v10
	v_and_b32_e32 v10, -8, v10
	v_sub_u32_e32 v10, v9, v10
	v_xor_b32_e32 v8, v8, v10
	v_sub_u32_e32 v4, v8, v4
	v_lshlrev_b32_e32 v5, 6, v5
	v_lshl_add_u32 v4, v4, 3, v5
	v_lshlrev_b32_e32 v5, 1, v4
	v_add3_u32 v3, v3, 32, v5
	ds_write_b128 v3, v[16:19]
	v_ashrrev_i32_e32 v3, 31, v7
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v7, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_sub_u32_e32 v9, v5, v9
	v_and_b32_e32 v3, 0xffffffc, v3
	v_sub_u32_e32 v3, v7, v3
	v_add_u32_e32 v3, v3, v52
	v_lshrrev_b32_e32 v10, 29, v5
	v_add_u32_e32 v10, v5, v10
	v_and_b32_e32 v10, 0xffffff8, v10
	v_sub_u32_e32 v5, v5, v10
	v_xor_b32_e32 v3, v3, v5
	v_sub_u32_e32 v3, v3, v8
	v_lshlrev_b32_e32 v3, 4, v3
	v_lshlrev_b32_e32 v5, 7, v9
	v_add_lshl_u32 v2, v4, v2, 1
	v_add3_u32 v2, v3, v5, v2
	ds_write_b128 v2, v[20:23] offset:32
	s_cmp_gt_i32 s27, 16
	s_cselect_b64 s[48:49], -1, 0
	s_cmp_lt_i32 s27, 17
	v_lshrrev_b32_e32 v2, 3, v50
	v_lshrrev_b32_e32 v51, 6, v50
	v_lshlrev_b32_e32 v53, 2, v51
	v_add_u32_e32 v2, 8, v2
	v_lshrrev_b32_e32 v54, 3, v2
	v_sub_u32_e32 v2, v54, v51
	v_lshlrev_b32_e32 v55, 2, v2
	v_mov_b32_e32 v35, 0
	s_mov_b32 s29, 0
	s_load_dwordx2 s[0:1], s[38:39], 0x78
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v174, s0, 17
	s_nop 1
	v_writelane_b32 v174, s1, 18
	s_load_dwordx2 s[0:1], s[38:39], 0x18
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v174, s0, 19
	s_nop 1
	v_writelane_b32 v174, s1, 20
	v_writelane_b32 v174, s2, 21
	v_writelane_b32 v174, s3, 22
	v_writelane_b32 v174, s24, 23
	s_nop 1
	v_writelane_b32 v174, s25, 24
	v_writelane_b32 v174, s26, 25
	v_writelane_b32 v174, s27, 26
	v_writelane_b32 v174, s16, 27
	s_nop 1
	v_writelane_b32 v174, s17, 28
	v_writelane_b32 v174, s18, 29
	v_writelane_b32 v174, s19, 30
	v_writelane_b32 v174, s93, 31
	v_writelane_b32 v174, s8, 32
	v_writelane_b32 v174, s9, 33
	v_writelane_b32 v174, s10, 34
	v_writelane_b32 v174, s6, 35
	v_writelane_b32 v174, s40, 36
	s_nop 1
	v_writelane_b32 v174, s41, 37
	v_writelane_b32 v174, s42, 38
	s_nop 1
	v_writelane_b32 v174, s43, 39
	v_writelane_b32 v174, s44, 40
	s_nop 1
	v_writelane_b32 v174, s45, 41
	v_writelane_b32 v174, s46, 42
	s_nop 1
	v_writelane_b32 v174, s47, 43
	v_writelane_b32 v174, s52, 44
	s_nop 1
	v_writelane_b32 v174, s53, 45
	v_writelane_b32 v174, s54, 46
	s_nop 1
	v_writelane_b32 v174, s55, 47
	v_writelane_b32 v174, s56, 48
	s_nop 1
	v_writelane_b32 v174, s57, 49
	v_writelane_b32 v174, s58, 50
	s_nop 1
	v_writelane_b32 v174, s59, 51
	v_writelane_b32 v174, s60, 52
	s_nop 1
	v_writelane_b32 v174, s61, 53
	v_writelane_b32 v174, s62, 54
	s_nop 1
	v_writelane_b32 v174, s63, 55
	v_writelane_b32 v174, s64, 56
	s_nop 1
	v_writelane_b32 v174, s65, 57
	v_writelane_b32 v174, s66, 58
	s_nop 1
	v_writelane_b32 v174, s67, 59
	v_writelane_b32 v174, s68, 60
	s_nop 1
	v_writelane_b32 v174, s69, 61
	v_writelane_b32 v174, s70, 62
	s_nop 1
	v_writelane_b32 v174, s71, 63
                                        ; implicit-def: $vgpr173 : SGPR spill to VGPR lane
	v_writelane_b32 v173, s72, 0
	s_nop 1
	v_writelane_b32 v173, s73, 1
	v_writelane_b32 v173, s74, 2
	s_nop 1
	v_writelane_b32 v173, s75, 3
	v_writelane_b32 v173, s76, 4
	s_nop 1
	v_writelane_b32 v173, s77, 5
	v_writelane_b32 v173, s78, 6
	s_nop 1
	v_writelane_b32 v173, s79, 7
	v_writelane_b32 v173, s84, 8
	s_nop 1
	v_writelane_b32 v173, s85, 9
	v_writelane_b32 v173, s88, 10
	s_nop 1
	v_writelane_b32 v173, s89, 11
	v_writelane_b32 v173, s90, 12
	s_nop 1
	v_writelane_b32 v173, s91, 13
	v_writelane_b32 v173, s96, 14
	s_nop 1
	v_writelane_b32 v173, s97, 15
	v_writelane_b32 v173, s98, 16
	s_nop 1
	v_writelane_b32 v173, s99, 17
	s_cbranch_scc1 .LBB14_4
; %bb.1:                                ; %.preheader.i.i.i.i.i
	v_writelane_b32 v173, s48, 18
	s_nop 1
	v_writelane_b32 v173, s49, 19
	s_max_i32 s3, s6, 2
	v_mad_u64_u32 v[2:3], s[6:7], s17, v7, v[32:33]
	v_mad_u64_u32 v[4:5], s[6:7], s17, v6, v[32:33]
	v_mad_u64_u32 v[6:7], s[6:7], s17, v1, v[32:33]
	s_add_i32 s83, s2, 62
	s_lshl_b32 s28, s3, 4
	s_add_i32 s28, s28, -16
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v1, s8
	v_mov_b32_e32 v3, s9
	v_mov_b32_e32 v5, s10
	v_mov_b32_e32 v7, s80
	v_mov_b32_e32 v8, s81
	v_mov_b32_e32 v9, s82
	v_mov_b32_e32 v35, v34
	s_mov_b64 s[0:1], s[38:39]
.LBB14_2:                               ; %.lr.ph.i659.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s16, s29, 16
	v_add_u32_e32 v10, s29, v32
	v_readfirstlane_b32 s17, v33
	s_sub_i32 s3, s83, 30
	v_add_u32_e32 v11, 16, v10
	v_add_u32_e32 v12, 17, v10
	v_add_u32_e32 v13, 18, v10
	v_add_u32_e32 v14, 19, v10
	v_add_u32_e32 v15, 20, v10
	v_add_u32_e32 v16, 21, v10
	v_add_u32_e32 v17, 22, v10
	v_add_u32_e32 v18, 23, v10
	s_ashr_i32 s2, s17, 31
	v_mov_b32_e32 v10, s3
	v_lshl_add_u32 v23, s17, 5, v48
	v_cmp_gt_i32_e64 s[38:39], s27, v12
	v_cmp_gt_i32_e64 s[40:41], s27, v13
	v_cmp_gt_i32_e64 s[42:43], s27, v14
	v_cmp_gt_i32_e64 s[44:45], s27, v15
	v_cmp_gt_i32_e64 s[56:57], s27, v16
	v_cmp_gt_i32_e64 s[58:59], s27, v17
	v_cmp_gt_i32_e64 s[62:63], s27, v18
	v_cmp_ge_i32_e64 s[64:65], s27, v18
	v_cmp_ge_i32_e64 s[66:67], s27, v17
	v_cmp_ge_i32_e64 s[68:69], s27, v16
	v_cmp_ge_i32_e64 s[92:93], s27, v15
	v_cmp_ge_i32_e64 s[94:95], s27, v14
	v_cmp_ge_i32_e64 s[96:97], s27, v13
	v_cmp_gt_i32_e64 s[98:99], s27, v11
	s_lshr_b32 s24, s2, 30
	s_and_b64 vcc, s[4:5], s[38:39]
	s_and_b64 s[2:3], s[4:5], s[40:41]
	s_and_b64 s[8:9], s[4:5], s[42:43]
	s_and_b64 s[90:91], s[4:5], s[44:45]
	s_and_b64 s[6:7], s[4:5], s[56:57]
	s_and_b64 s[88:89], s[4:5], s[58:59]
	s_and_b64 s[86:87], s[4:5], s[62:63]
	s_and_b64 s[70:71], s[30:31], s[62:63]
	s_and_b64 s[72:73], s[30:31], s[64:65]
	s_and_b64 s[74:75], s[30:31], s[66:67]
	s_and_b64 s[76:77], s[30:31], s[68:69]
	s_and_b64 s[78:79], s[30:31], s[92:93]
	s_and_b64 s[14:15], s[30:31], s[94:95]
	s_and_b64 s[18:19], s[30:31], s[96:97]
	s_and_b64 s[84:85], s[30:31], s[98:99]
	s_and_b64 s[46:47], s[34:35], s[98:99]
	s_and_b64 s[10:11], s[34:35], s[38:39]
	s_and_b64 s[12:13], s[34:35], s[40:41]
	s_and_b64 s[52:53], s[34:35], s[42:43]
	s_and_b64 s[54:55], s[34:35], s[44:45]
	s_and_b64 s[56:57], s[34:35], s[56:57]
	s_and_b64 s[58:59], s[34:35], s[58:59]
	s_and_b64 s[60:61], s[34:35], s[62:63]
	s_and_b64 s[26:27], s[36:37], s[62:63]
	v_writelane_b32 v173, s26, 25
	s_nop 1
	v_writelane_b32 v173, s27, 26
	s_and_b64 s[26:27], s[36:37], s[64:65]
	v_writelane_b32 v173, s26, 27
	s_nop 1
	v_writelane_b32 v173, s27, 28
	s_and_b64 s[38:39], s[36:37], s[66:67]
	s_and_b64 s[44:45], s[36:37], s[68:69]
	s_and_b64 s[62:63], s[36:37], s[92:93]
	s_and_b64 s[64:65], s[36:37], s[94:95]
	s_and_b64 s[66:67], s[36:37], s[96:97]
	s_add_i32 s24, s17, s24
	s_and_b32 s24, s24, 0x3fffffc
	s_sub_i32 s17, s17, s24
	v_lshl_or_b32 v25, s17, 6, v49
	s_and_b64 s[68:69], s[36:37], s[98:99]
	s_and_b64 s[92:93], s[4:5], s[98:99]
	s_add_i32 s17, s29, 17
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	v_add_u32_e32 v17, s29, v0
	v_readfirstlane_b32 s48, v1
	v_readfirstlane_b32 s49, v3
	v_readfirstlane_b32 s50, v5
	s_nop 4
	buffer_load_ubyte v11, v17, s[48:51], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v11, 0, v11, s[92:93]
	s_cselect_b64 s[92:93], -1, 0
	s_sub_i32 s17, s83, 28
	v_mov_b32_e32 v21, s17
	s_add_i32 s17, s29, 18
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v12, v17, s[48:51], 0 offen offset:17
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_cselect_b64 s[94:95], -1, 0
	s_sub_i32 s17, s83, 26
	v_mov_b32_e32 v22, s17
	s_add_i32 s17, s29, 19
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v13, v17, s[48:51], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v13, s[2:3]
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s17, s83, 24
	v_mov_b32_e32 v24, s17
	s_add_i32 s17, s29, 20
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v14, v17, s[48:51], 0 offen offset:19
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v14, 0, v14, s[8:9]
	s_cselect_b64 s[8:9], -1, 0
	s_sub_i32 s17, s83, 22
	v_mov_b32_e32 v26, s17
	s_add_i32 s17, s29, 21
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v15, v17, s[48:51], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v15, 0, v15, s[90:91]
	s_cselect_b64 s[90:91], -1, 0
	s_sub_i32 s17, s83, 20
	v_mov_b32_e32 v27, s17
	s_add_i32 s17, s29, 22
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v16, v17, s[48:51], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v16, 0, v16, s[6:7]
	s_cselect_b64 s[6:7], -1, 0
	s_sub_i32 s17, s83, 18
	v_mov_b32_e32 v28, s17
	s_add_i32 s17, s29, 23
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	v_add_u32_e32 v29, s29, v6
	buffer_load_ubyte v18, v17, s[48:51], 0 offen offset:22
	buffer_load_ubyte v19, v17, s[48:51], 0 offen offset:23
	buffer_load_ubyte v20, v29, s[48:51], 0 offen offset:16
	buffer_load_ubyte v30, v29, s[48:51], 0 offen offset:17
	buffer_load_ubyte v31, v29, s[48:51], 0 offen offset:18
	buffer_load_ubyte v36, v29, s[48:51], 0 offen offset:19
	buffer_load_ubyte v37, v29, s[48:51], 0 offen offset:20
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v17, 0, v18, s[88:89]
	s_cselect_b64 s[88:89], -1, 0
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v18, 0, v19, s[86:87]
	s_add_i32 s17, s83, -16
	s_add_i32 s24, s29, 31
	v_mov_b32_e32 v82, s17
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s99, s24
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v19, 0, v20, s[84:85]
	s_cselect_b64 s[84:85], -1, 0
	s_add_i32 s25, s29, 30
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s99, s24
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v20, 0, v30, s[18:19]
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s17, s83, -2
	v_mov_b32_e32 v83, s17
	s_add_i32 s17, s29, 29
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s99, s25
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v84, 0, v31, s[14:15]
	s_cselect_b64 s[14:15], -1, 0
	s_add_i32 s24, s83, -4
	v_mov_b32_e32 v85, s24
	s_add_i32 s24, s29, 28
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s99, s17
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v86, 0, v36, s[78:79]
	s_cselect_b64 s[96:97], -1, 0
	s_add_i32 s17, s83, -6
	v_mov_b32_e32 v87, s17
	s_add_i32 s17, s29, 27
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s24
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v88, 0, v37, s[76:77]
	s_cselect_b64 s[98:99], -1, 0
	s_add_i32 s24, s83, -8
	v_mov_b32_e32 v89, s24
	s_add_i32 s24, s29, 26
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s17
	s_cselect_b64 vcc, -1, 0
	s_add_i32 s17, s83, -10
	v_mov_b32_e32 v90, s17
	v_add_u32_e32 v36, s29, v4
	v_add_u32_e32 v37, s29, v2
	s_add_i32 s17, s29, 25
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s24
	buffer_load_ubyte v30, v29, s[48:51], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v91, 0, v30, s[74:75]
	s_cselect_b64 s[24:25], -1, 0
	s_add_i32 s26, s83, -12
	v_mov_b32_e32 v92, s26
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v68, 0
	v_mov_b32_e32 v70, 0
	v_mov_b32_e32 v72, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v69, 0
	v_mov_b32_e32 v71, 0
	v_mov_b32_e32 v73, 0
	v_mov_b32_e32 v74, 0
	v_mov_b32_e32 v76, 0
	v_mov_b32_e32 v78, 0
	v_mov_b32_e32 v80, 0
	v_mov_b32_e32 v75, 0
	v_mov_b32_e32 v77, 0
	v_mov_b32_e32 v79, 0
	v_mov_b32_e32 v81, 0
	v_mov_b32_e32 v93, s83
	buffer_load_ubyte v94, v29, s[48:51], 0 offen offset:22
	s_nop 0
	buffer_load_ubyte v29, v29, s[48:51], 0 offen offset:23
	s_nop 0
	buffer_load_ubyte v95, v36, s[48:51], 0 offen offset:16
	buffer_load_ubyte v96, v36, s[48:51], 0 offen offset:17
	buffer_load_ubyte v97, v36, s[48:51], 0 offen offset:18
	buffer_load_ubyte v98, v36, s[48:51], 0 offen offset:19
	buffer_load_ubyte v99, v36, s[48:51], 0 offen offset:20
	buffer_load_ubyte v100, v36, s[48:51], 0 offen offset:21
	buffer_load_ubyte v101, v36, s[48:51], 0 offen offset:22
	buffer_load_ubyte v102, v36, s[48:51], 0 offen offset:23
	buffer_load_ubyte v103, v37, s[48:51], 0 offen offset:16
	buffer_load_ubyte v104, v37, s[48:51], 0 offen offset:17
	buffer_load_ubyte v105, v37, s[48:51], 0 offen offset:18
	buffer_load_ubyte v106, v37, s[48:51], 0 offen offset:19
	buffer_load_ubyte v107, v37, s[48:51], 0 offen offset:20
	buffer_load_ubyte v108, v37, s[48:51], 0 offen offset:21
	buffer_load_ubyte v109, v37, s[48:51], 0 offen offset:22
	buffer_load_ubyte v110, v37, s[48:51], 0 offen offset:23
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s48, v7
	v_readfirstlane_b32 s49, v8
	v_readfirstlane_b32 s50, v9
	v_ashrrev_i32_e32 v36, 31, v23
	v_add_u32_e32 v37, 0x80, v23
	v_add_u32_e32 v38, 0x100, v23
	v_add_u32_e32 v39, 0x180, v23
	v_lshrrev_b32_e32 v36, 30, v36
	v_ashrrev_i32_e32 v40, 31, v37
	v_ashrrev_i32_e32 v41, 31, v38
	v_ashrrev_i32_e32 v42, 31, v39
	v_add_u32_e32 v36, v23, v36
	v_lshrrev_b32_e32 v40, 30, v40
	v_lshrrev_b32_e32 v41, 30, v41
	v_lshrrev_b32_e32 v42, 30, v42
	v_ashrrev_i32_e32 v43, 2, v36
	v_and_b32_e32 v36, -4, v36
	v_add_u32_e32 v40, v37, v40
	v_add_u32_e32 v41, v38, v41
	v_add_u32_e32 v42, v39, v42
	v_sub_u32_e32 v23, v23, v36
	v_lshrrev_b32_e32 v36, 29, v43
	v_lshlrev_b32_e32 v44, 7, v43
	v_ashrrev_i32_e32 v45, 2, v40
	v_and_b32_e32 v40, -4, v40
	v_ashrrev_i32_e32 v46, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_ashrrev_i32_e32 v47, 2, v42
	v_and_b32_e32 v42, 0xffffffc, v42
	v_ashrrev_i32_e32 v64, 31, v25
	v_add_u32_e32 v65, 0x100, v25
	v_add_u32_e32 v23, v23, v52
	v_add_u32_e32 v36, v43, v36
	v_sub_u32_e32 v37, v37, v40
	v_lshrrev_b32_e32 v40, 29, v45
	v_lshlrev_b32_e32 v66, 6, v45
	v_sub_u32_e32 v67, v46, v45
	v_sub_u32_e32 v38, v38, v41
	v_lshrrev_b32_e32 v41, 29, v46
	v_sub_u32_e32 v111, v47, v46
	v_sub_u32_e32 v39, v39, v42
	v_lshrrev_b32_e32 v42, 29, v47
	v_lshrrev_b32_e32 v64, 30, v64
	v_ashrrev_i32_e32 v112, 31, v65
	v_and_b32_e32 v36, -8, v36
	v_add_u32_e32 v37, v37, v52
	v_add_u32_e32 v40, v45, v40
	v_add_u32_e32 v38, v38, v52
	v_add_u32_e32 v41, v46, v41
	v_lshlrev_b32_e32 v67, 6, v67
	v_add_u32_e32 v39, v39, v52
	v_add_u32_e32 v42, v47, v42
	v_lshlrev_b32_e32 v111, 7, v111
	v_add_u32_e32 v64, v25, v64
	v_lshrrev_b32_e32 v112, 30, v112
	v_sub_u32_e32 v36, v43, v36
	v_and_b32_e32 v40, -8, v40
	v_and_b32_e32 v41, -8, v41
	v_and_b32_e32 v42, 0xffffff8, v42
	v_ashrrev_i32_e32 v43, 2, v64
	v_and_b32_e32 v64, -4, v64
	v_add_u32_e32 v112, v65, v112
	v_xor_b32_e32 v23, v23, v36
	v_sub_u32_e32 v36, v45, v40
	v_sub_u32_e32 v40, v46, v41
	v_sub_u32_e32 v41, v47, v42
	v_sub_u32_e32 v25, v25, v64
	v_lshrrev_b32_e32 v42, 29, v43
	v_lshlrev_b32_e32 v45, 6, v43
	v_ashrrev_i32_e32 v46, 2, v112
	v_and_b32_e32 v47, -4, v112
	v_lshlrev_b32_e32 v64, 3, v23
	v_lshl_add_u32 v112, v23, 4, v44
	v_xor_b32_e32 v36, v37, v36
	v_xor_b32_e32 v37, v38, v40
	v_xor_b32_e32 v38, v39, v41
	v_add_u32_e32 v25, v25, v53
	v_add_u32_e32 v39, v43, v42
	v_sub_u32_e32 v40, v65, v47
	v_lshrrev_b32_e32 v41, 29, v46
	v_lshlrev_b32_e32 v42, 7, v46
	v_sub_u32_e32 v23, v36, v23
	v_sub_u32_e32 v36, v37, v36
	v_sub_u32_e32 v37, v38, v37
	v_and_b32_e32 v38, -8, v39
	v_add_u32_e32 v39, v25, v55
	v_add_u32_e32 v40, v40, v53
	v_add_u32_e32 v41, v46, v41
	v_lshlrev_b32_e32 v23, 3, v23
	v_lshl_add_u32 v36, v36, 3, v67
	v_lshlrev_b32_e32 v37, 4, v37
	v_sub_u32_e32 v38, v43, v38
	v_and_b32_e32 v41, -8, v41
	v_add_u32_e32 v43, v40, v55
	v_add3_u32 v23, v64, v66, v23
	v_lshlrev_b32_e32 v44, 1, v36
	v_xor_b32_e32 v25, v25, v38
	v_xor_b32_e32 v38, v39, v38
	v_sub_u32_e32 v39, v46, v41
	v_lshlrev_b32_e32 v113, 1, v23
	v_add_lshl_u32 v23, v36, v23, 1
	v_lshlrev_b32_e32 v36, 3, v25
	v_sub_u32_e32 v38, v38, v25
	v_xor_b32_e32 v40, v40, v39
	v_xor_b32_e32 v39, v43, v39
	v_lshlrev_b32_e32 v41, 4, v25
	v_add3_u32 v114, v113, 32, v44
	v_add3_u32 v111, v37, v111, v23
	v_sub_u32_e32 v23, v40, v25
	v_sub_u32_e32 v25, v39, v25
	v_add_lshl_u32 v36, v36, v45, 1
	v_add3_u32 v37, v41, v42, 32
	v_lshlrev_b32_e32 v38, 4, v38
	v_lshl_add_u32 v23, v23, 4, v37
	v_add3_u32 v44, v36, 32, v38
	v_lshl_add_u32 v25, v25, 4, v37
	ds_read_b128 v[36:39], v36 offset:32
	ds_read_b128 v[40:43], v23
	ds_read_b128 v[44:47], v44
	ds_read_b128 v[64:67], v25
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v93, v93, s[48:51], 0 offen
	s_nop 0
	buffer_load_ushort v115, v10, s[48:51], 0 offen
	buffer_load_ushort v116, v21, s[48:51], 0 offen
	buffer_load_ushort v117, v22, s[48:51], 0 offen
	buffer_load_ushort v118, v24, s[48:51], 0 offen
	buffer_load_ushort v119, v26, s[48:51], 0 offen
	buffer_load_ushort v120, v27, s[48:51], 0 offen
	buffer_load_ushort v121, v28, s[48:51], 0 offen
	s_nop 0
	buffer_load_ushort v82, v82, s[48:51], 0 offen
	v_dot2c_f32_f16_e32 v30, v62, v36
	v_dot2c_f32_f16_e32 v68, v61, v37
	v_dot2c_f32_f16_e32 v70, v59, v38
	v_dot2c_f32_f16_e32 v72, v60, v39
	v_dot2c_f32_f16_e32 v31, v62, v40
	v_dot2c_f32_f16_e32 v69, v61, v41
	v_dot2c_f32_f16_e32 v71, v59, v42
	v_dot2c_f32_f16_e32 v73, v60, v43
	v_dot2c_f32_f16_e32 v74, v63, v44
	v_dot2c_f32_f16_e32 v76, v58, v45
	v_dot2c_f32_f16_e32 v78, v57, v46
	v_dot2c_f32_f16_e32 v80, v56, v47
	v_dot2c_f32_f16_e32 v75, v63, v64
	v_dot2c_f32_f16_e32 v77, v58, v65
	v_dot2c_f32_f16_e32 v79, v57, v66
	v_dot2c_f32_f16_e32 v81, v56, v67
	v_pk_add_f32 v[22:23], v[34:35], v[30:31]
	buffer_load_ushort v38, v83, s[48:51], 0 offen
	v_pk_add_f32 v[22:23], v[68:69], v[22:23]
	s_nop 0
	v_pk_add_f32 v[22:23], v[70:71], v[22:23]
	buffer_load_ushort v39, v85, s[48:51], 0 offen
	v_pk_add_f32 v[22:23], v[72:73], v[22:23]
	s_nop 0
	v_pk_add_f32 v[22:23], v[74:75], v[22:23]
	buffer_load_ushort v40, v87, s[48:51], 0 offen
	v_pk_add_f32 v[22:23], v[76:77], v[22:23]
	s_nop 0
	v_pk_add_f32 v[22:23], v[78:79], v[22:23]
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s17
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v21, 0, v94, s[72:73]
	s_cselect_b64 s[26:27], -1, 0
	s_add_i32 s17, s83, -14
	v_mov_b32_e32 v10, s17
	s_mov_b32 s29, s16
	buffer_load_ushort v41, v89, s[48:51], 0 offen
	v_pk_add_f32 v[34:35], v[80:81], v[22:23]
	buffer_load_ushort v42, v90, s[48:51], 0 offen
	buffer_load_ushort v43, v92, s[48:51], 0 offen
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s43, s16
	buffer_load_ushort v44, v10, s[48:51], 0 offen
	s_waitcnt vmcnt(32)
	v_cndmask_b32_e64 v22, 0, v29, s[70:71]
	s_cselect_b64 s[48:49], -1, 0
	s_add_i32 s83, s83, 32
	s_and_b64 s[70:71], s[22:23], s[92:93]
	s_and_b64 s[72:73], s[22:23], s[94:95]
	s_and_b64 s[74:75], s[22:23], s[2:3]
	s_and_b64 s[76:77], s[22:23], s[8:9]
	s_and_b64 s[78:79], s[22:23], s[90:91]
	s_and_b64 s[2:3], s[22:23], s[6:7]
	s_and_b64 s[84:85], s[22:23], s[84:85]
	s_and_b64 s[6:7], s[22:23], s[88:89]
	s_and_b64 s[86:87], s[22:23], s[18:19]
	s_and_b64 s[88:89], s[22:23], s[14:15]
	s_and_b64 s[90:91], s[22:23], s[96:97]
	s_and_b64 s[92:93], s[22:23], s[98:99]
	s_and_b64 s[94:95], s[22:23], vcc
	s_and_b64 s[96:97], s[22:23], s[24:25]
	s_and_b64 s[98:99], s[22:23], s[26:27]
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_and_b64 vcc, s[22:23], s[48:49]
	s_cmp_lg_u32 s28, s16
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e64 v23, 0, v95, s[46:47]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e64 v24, 0, v96, s[10:11]
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v25, 0, v97, s[12:13]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e64 v26, 0, v98, s[52:53]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e64 v27, 0, v99, s[54:55]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e64 v28, 0, v100, s[56:57]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e64 v29, 0, v101, s[58:59]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e64 v30, 0, v102, s[60:61]
	s_waitcnt vmcnt(23)
	v_cndmask_b32_e64 v31, 0, v103, s[68:69]
	s_waitcnt vmcnt(22)
	v_cndmask_b32_e64 v36, 0, v104, s[66:67]
	s_waitcnt vmcnt(21)
	v_cndmask_b32_e64 v37, 0, v105, s[64:65]
	s_waitcnt vmcnt(20)
	v_cndmask_b32_e64 v45, 0, v106, s[62:63]
	s_waitcnt vmcnt(19)
	v_cndmask_b32_e64 v46, 0, v107, s[44:45]
	s_waitcnt vmcnt(18)
	v_cndmask_b32_e64 v47, 0, v108, s[38:39]
	v_readlane_b32 s8, v173, 27
	v_readlane_b32 s9, v173, 28
	s_waitcnt vmcnt(17)
	s_nop 0
	v_cndmask_b32_e64 v56, 0, v109, s[8:9]
	v_readlane_b32 s8, v173, 25
	v_readlane_b32 s9, v173, 26
	s_waitcnt vmcnt(16)
	s_nop 0
	v_cndmask_b32_e64 v57, 0, v110, s[8:9]
	v_cvt_f32_fp8_sdwa v58, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v91 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v36 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v37 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v57 src0_sel:BYTE_0
	s_waitcnt lgkmcnt(0)
	v_fma_mixlo_f16 v46, s24, v58, 0
	v_pk_mul_f32 v[10:11], s[20:21], v[10:11]
	v_pk_mul_f32 v[12:13], s[20:21], v[12:13]
	v_pk_mul_f32 v[14:15], s[20:21], v[14:15]
	v_fma_mixlo_f16 v47, s24, v60, 0
	v_pk_mul_f32 v[16:17], s[20:21], v[16:17]
	v_pk_mul_f32 v[18:19], s[20:21], v[18:19]
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_fma_mixlo_f16 v56, s24, v62, 0
	v_pk_mul_f32 v[22:23], s[20:21], v[22:23]
	v_pk_mul_f32 v[24:25], s[20:21], v[24:25]
	v_pk_mul_f32 v[26:27], s[20:21], v[26:27]
	v_fma_mixlo_f16 v57, s24, v64, 0
	v_pk_mul_f32 v[28:29], s[20:21], v[28:29]
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	v_pk_mul_f32 v[36:37], s[20:21], v[36:37]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v58, v12
	v_cvt_f16_f32_e32 v12, v13
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v60, v16
	v_cvt_f16_f32_e32 v15, v17
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v16, v19
	v_cvt_f16_f32_e32 v17, v21
	v_cvt_f16_f32_e32 v19, v20
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v23, v23
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v20, v25
	v_cvt_f16_f32_e32 v21, v27
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v29, v30
	v_cvt_f16_f32_e32 v30, v31
	v_cvt_f16_f32_e32 v25, v37
	v_cvt_f16_f32_e32 v31, v36
	v_pack_b32_f16 v12, v12, v14
	v_pack_b32_f16 v11, v11, v58
	v_pack_b32_f16 v10, v46, v10
	v_fma_mixhi_f16 v13, s24, v59, 0
	v_pack_b32_f16 v16, v16, v19
	v_pack_b32_f16 v15, v15, v18
	v_pack_b32_f16 v14, v47, v60
	v_fma_mixhi_f16 v17, s24, v61, 0
	v_pack_b32_f16 v20, v20, v26
	v_pack_b32_f16 v19, v23, v24
	v_pack_b32_f16 v18, v56, v22
	v_fma_mixhi_f16 v21, s24, v63, 0
	v_pack_b32_f16 v24, v30, v31
	v_pack_b32_f16 v23, v28, v29
	v_pack_b32_f16 v22, v57, v27
	v_fma_mixhi_f16 v25, s24, v45, 0
	ds_write_b128 v112, v[10:13] offset:32
	ds_write_b128 v113, v[14:17] offset:32
	ds_write_b128 v114, v[18:21]
	ds_write_b128 v111, v[22:25] offset:32
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v10, 16, v115
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v11, 16, v116
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v12, 16, v117
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v13, 16, v118
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v14, 16, v119
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v15, 16, v120
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v16, 16, v121
	v_lshlrev_b32_e32 v17, 16, v93
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v17, v17
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v18, 16, v82
	v_cvt_f16_f32_e32 v18, v18
	v_cndmask_b32_e32 v10, 0, v10, vcc
	v_cndmask_b32_e64 v11, 0, v11, s[70:71]
	v_cndmask_b32_e64 v12, 0, v12, s[72:73]
	v_cndmask_b32_e64 v13, 0, v13, s[74:75]
	v_cndmask_b32_e64 v14, 0, v14, s[76:77]
	v_cndmask_b32_e64 v15, 0, v15, s[78:79]
	v_cndmask_b32_e64 v16, 0, v16, s[2:3]
	v_cndmask_b32_e64 v17, 0, v17, s[84:85]
	v_pack_b32_f16 v62, v10, v11
	v_pack_b32_f16 v61, v12, v13
	v_pack_b32_f16 v59, v14, v15
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v10, 16, v38
	v_cndmask_b32_e64 v11, 0, v18, s[6:7]
	v_cvt_f16_f32_e32 v10, v10
	v_pack_b32_f16 v60, v16, v11
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v11, 16, v39
	v_cvt_f16_f32_e32 v11, v11
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v12, 16, v40
	v_cvt_f16_f32_e32 v12, v12
	v_cndmask_b32_e64 v10, 0, v10, s[86:87]
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v13, 16, v41
	v_pack_b32_f16 v56, v10, v17
	v_cvt_f16_f32_e32 v10, v13
	v_cndmask_b32_e64 v11, 0, v11, s[88:89]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v13, 16, v42
	v_cvt_f16_f32_e32 v13, v13
	v_cndmask_b32_e64 v12, 0, v12, s[90:91]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v14, 16, v43
	v_pack_b32_f16 v57, v12, v11
	v_cvt_f16_f32_e32 v11, v14
	v_cndmask_b32_e64 v10, 0, v10, s[92:93]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v12, 16, v44
	v_cvt_f16_f32_e32 v12, v12
	v_cndmask_b32_e64 v13, 0, v13, s[94:95]
	v_pack_b32_f16 v58, v13, v10
	v_cndmask_b32_e64 v10, 0, v11, s[96:97]
	v_cndmask_b32_e64 v11, 0, v12, s[98:99]
	v_pack_b32_f16 v63, v11, v10
	s_cbranch_scc1 .LBB14_2
; %bb.3:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi1ELin1ELin1EEEES13_EELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS17_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES14_LS15_0EEENSN_IJNS17_ILi512EEES19_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1K_Lb0EEESS_EEENSN_IJSU_SV_EEENSN_IJSV_SW_EEESW_lNS4_IJ4
	v_readlane_b32 s93, v174, 31
	s_load_dwordx2 s[94:95], s[0:1], 0x48
	s_load_dwordx4 s[16:19], s[0:1], 0x60
	v_readlane_b32 s8, v174, 32
	v_readlane_b32 s9, v174, 33
	v_readlane_b32 s10, v174, 34
	v_readlane_b32 s6, v174, 35
	v_readlane_b32 s40, v174, 36
	v_readlane_b32 s41, v174, 37
	v_readlane_b32 s42, v174, 38
	v_readlane_b32 s43, v174, 39
	v_readlane_b32 s44, v174, 40
	v_readlane_b32 s45, v174, 41
	v_readlane_b32 s46, v174, 42
	v_readlane_b32 s47, v174, 43
	v_readlane_b32 s52, v174, 44
	v_readlane_b32 s53, v174, 45
	v_readlane_b32 s54, v174, 46
	v_readlane_b32 s55, v174, 47
	v_readlane_b32 s56, v174, 48
	v_readlane_b32 s57, v174, 49
	v_readlane_b32 s58, v174, 50
	v_readlane_b32 s59, v174, 51
	v_readlane_b32 s60, v174, 52
	v_readlane_b32 s61, v174, 53
	v_readlane_b32 s62, v174, 54
	v_readlane_b32 s63, v174, 55
	v_readlane_b32 s64, v174, 56
	v_readlane_b32 s65, v174, 57
	v_readlane_b32 s66, v174, 58
	v_readlane_b32 s67, v174, 59
	v_readlane_b32 s68, v174, 60
	v_readlane_b32 s69, v174, 61
	v_readlane_b32 s70, v174, 62
	v_readlane_b32 s71, v174, 63
	v_readlane_b32 s72, v173, 0
	v_readlane_b32 s73, v173, 1
	v_readlane_b32 s74, v173, 2
	v_readlane_b32 s75, v173, 3
	v_readlane_b32 s76, v173, 4
	v_readlane_b32 s77, v173, 5
	v_readlane_b32 s78, v173, 6
	v_readlane_b32 s79, v173, 7
	v_readlane_b32 s84, v173, 8
	v_readlane_b32 s85, v173, 9
	v_readlane_b32 s88, v173, 10
	v_readlane_b32 s89, v173, 11
	v_readlane_b32 s90, v173, 12
	v_readlane_b32 s91, v173, 13
	v_readlane_b32 s96, v173, 14
	v_readlane_b32 s97, v173, 15
	v_readlane_b32 s98, v173, 16
	v_readlane_b32 s99, v173, 17
	v_readlane_b32 s48, v173, 18
	v_readlane_b32 s49, v173, 19
	s_mov_b64 s[38:39], s[0:1]
	s_branch .LBB14_5
.LBB14_4:
	v_mov_b32_e32 v34, 0
.LBB14_5:                               ; %Flow247
	s_load_dwordx4 s[0:3], s[38:39], 0x28
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v173, s0, 20
	s_nop 1
	v_writelane_b32 v173, s1, 21
	v_writelane_b32 v173, s2, 22
	v_writelane_b32 v173, s3, 23
	s_mov_b32 s0, s95
	v_writelane_b32 v173, s0, 24
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s1, v33
	s_ashr_i32 s0, s1, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s1, s0
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s1, s0
	v_lshl_or_b32 v0, s0, 6, v49
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v53
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v55
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v53
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v55
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s0, s1, 2
	s_add_i32 s0, s0, s93
	s_mul_i32 s2, s0, s16
	s_cmp_gt_i32 s26, s0
	s_mov_b32 s15, 0x20000
	s_mov_b32 s12, s80
	s_mov_b32 s13, s81
	s_mov_b32 s14, s82
	s_cselect_b64 s[22:23], -1, 0
	s_lshl_b32 s0, s2, 1
	v_mov_b32_e32 v16, s0
	buffer_load_ushort v17, v16, s[12:15], 0 offen
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 3
	v_readlane_b32 s3, v174, 4
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v19, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:2
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 5
	v_readlane_b32 s3, v174, 6
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v20, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 7
	v_readlane_b32 s3, v174, 8
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v21, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:6
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 9
	v_readlane_b32 s3, v174, 10
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v22, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:8
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 11
	v_readlane_b32 s3, v174, 12
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v25, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:10
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[88:89], s[22:23]
	v_cndmask_b32_e32 v26, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:12
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[90:91], s[22:23]
	v_cndmask_b32_e32 v27, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:14
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[76:77], s[22:23]
	v_cndmask_b32_e32 v28, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 13
	v_readlane_b32 s3, v174, 14
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v29, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[96:97], s[22:23]
	v_cndmask_b32_e32 v30, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[78:79], s[22:23]
	v_cndmask_b32_e32 v31, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:22
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[70:71], s[22:23]
	v_cndmask_b32_e32 v36, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:24
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[68:69], s[22:23]
	v_cndmask_b32_e32 v37, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:26
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[66:67], s[22:23]
	v_cndmask_b32_e32 v38, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:28
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[64:65], s[22:23]
	v_cndmask_b32_e32 v39, 0, v17, vcc
	buffer_load_ushort v16, v16, s[12:15], 0 offen offset:30
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v16, 16, v16
	v_cvt_f16_f32_e32 v16, v16
	s_and_b64 vcc, s[62:63], s[22:23]
	v_cndmask_b32_e32 v40, 0, v16, vcc
	v_lshl_add_u32 v18, s1, 5, v48
	v_add_u32_e32 v23, 0x200, v18
	v_mad_u64_u32 v[16:17], s[2:3], v23, s17, v[32:33]
	s_mov_b32 s12, s8
	s_mov_b32 s13, s9
	s_mov_b32 s14, s10
	buffer_load_ubyte v17, v16, s[12:15], 0 offen
	v_cmp_gt_i32_e64 s[30:31], s95, v23
	s_and_b64 vcc, s[60:61], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v41, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:1
	s_and_b64 vcc, s[58:59], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v42, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:2
	s_and_b64 vcc, s[56:57], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v43, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:3
	s_and_b64 vcc, s[54:55], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v44, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:4
	s_and_b64 vcc, s[52:53], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v45, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:5
	s_and_b64 vcc, s[46:47], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v46, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:6
	s_and_b64 vcc, s[44:45], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v47, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:7
	s_and_b64 vcc, s[40:41], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v72, 0, v17, vcc
	v_add_u32_e32 v23, s33, v16
	buffer_load_ubyte v24, v23, s[12:15], 0 offen
	v_add_u32_e32 v17, 0x280, v18
	v_cmp_gt_i32_e64 s[34:35], s95, v17
	s_and_b64 vcc, s[60:61], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v73, 0, v24, vcc
	v_add_u32_e32 v24, 1, v23
	buffer_load_ubyte v64, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[42:43], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v74, 0, v64, vcc
	v_add_u32_e32 v64, 2, v23
	buffer_load_ubyte v65, v64, s[12:15], 0 offen
	s_and_b64 vcc, s[74:75], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v75, 0, v65, vcc
	v_add_u32_e32 v65, 3, v23
	buffer_load_ubyte v66, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[72:73], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v76, 0, v66, vcc
	v_add_u32_e32 v66, 4, v23
	buffer_load_ubyte v67, v66, s[12:15], 0 offen
	s_and_b64 vcc, s[84:85], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v77, 0, v67, vcc
	v_add_u32_e32 v67, 5, v23
	buffer_load_ubyte v68, v67, s[12:15], 0 offen
	s_and_b64 vcc, s[98:99], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v78, 0, v68, vcc
	v_add_u32_e32 v68, 6, v23
	buffer_load_ubyte v69, v68, s[12:15], 0 offen
	v_readlane_b32 s2, v174, 15
	v_readlane_b32 s3, v174, 16
	s_and_b64 vcc, s[2:3], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v79, 0, v69, vcc
	v_add_u32_e32 v69, 7, v23
	buffer_load_ubyte v70, v69, s[12:15], 0 offen
	s_and_b64 vcc, s[40:41], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v80, 0, v70, vcc
	v_add_u32_e32 v23, s33, v23
	buffer_load_ubyte v70, v23, s[12:15], 0 offen
	v_add_u32_e32 v23, 0x300, v18
	v_cmp_gt_i32_e64 s[36:37], s95, v23
	s_and_b64 vcc, s[60:61], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v81, 0, v70, vcc
	v_add_u32_e32 v24, s33, v24
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[58:59], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v82, 0, v24, vcc
	v_add_u32_e32 v24, s33, v64
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[56:57], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v83, 0, v24, vcc
	v_add_u32_e32 v24, s33, v65
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[54:55], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v84, 0, v24, vcc
	v_add_u32_e32 v24, s33, v66
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[52:53], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v85, 0, v24, vcc
	v_add_u32_e32 v24, s33, v67
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[46:47], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v86, 0, v24, vcc
	v_add_u32_e32 v24, s33, v68
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[44:45], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v87, 0, v24, vcc
	v_add_u32_e32 v24, s33, v69
	buffer_load_ubyte v64, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[40:41], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v88, 0, v64, vcc
	v_add_u32_e32 v64, s33, v24
	v_add_u32_e32 v24, -7, v64
	buffer_load_ubyte v65, v24, s[12:15], 0 offen
	v_add_u32_e32 v24, 0x380, v18
	v_cmp_gt_i32_e64 s[38:39], s95, v24
	s_and_b64 vcc, s[60:61], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v89, 0, v65, vcc
	v_add_u32_e32 v65, -6, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[42:43], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v90, 0, v65, vcc
	v_add_u32_e32 v65, -5, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[74:75], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v91, 0, v65, vcc
	v_add_u32_e32 v65, -4, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[72:73], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v92, 0, v65, vcc
	v_add_u32_e32 v65, -3, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[84:85], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v93, 0, v65, vcc
	v_add_u32_e32 v65, -2, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[98:99], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v94, 0, v65, vcc
	v_add_u32_e32 v65, -1, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[2:3], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v95, 0, v65, vcc
	buffer_load_ubyte v64, v64, s[12:15], 0 offen
	s_and_b64 vcc, s[40:41], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v96, 0, v64, vcc
	v_cndmask_b32_e64 v97, 0, 1, s[48:49]
	v_pack_b32_f16 v64, v39, v40
	v_pack_b32_f16 v70, v19, v20
	v_pack_b32_f16 v68, v21, v22
	v_pack_b32_f16 v66, v25, v26
	v_pack_b32_f16 v67, v27, v28
	v_pack_b32_f16 v71, v29, v30
	v_cvt_f32_fp8_sdwa v19, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v43 src0_sel:BYTE_0
	v_pack_b32_f16 v69, v31, v36
	v_pack_b32_f16 v65, v37, v38
	v_fma_mixlo_f16 v19, s24, v19, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_cvt_f32_fp8_sdwa v26, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v47 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[26:27], s[20:21], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v27
	v_pk_mul_f32 v[28:29], s[20:21], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v25, v28
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v30, v20
	v_cvt_f16_f32_e32 v29, v29
	v_pack_b32_f16 v28, v22, v25
	v_pack_b32_f16 v27, v21, v26
	v_cvt_f32_fp8_sdwa v22, v72 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v73 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v74 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v75 src0_sel:BYTE_0
	v_pack_b32_f16 v26, v19, v30
	v_fma_mixhi_f16 v29, s24, v22, 0
	v_fma_mixlo_f16 v19, s24, v25, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_cvt_f32_fp8_sdwa v30, v76 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v77 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v78 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v79 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v31
	v_pk_mul_f32 v[36:37], s[20:21], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v25, v36
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v20
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v22, v25
	v_pack_b32_f16 v37, v21, v30
	v_cvt_f32_fp8_sdwa v22, v80 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v81 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v82 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v83 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v31
	v_fma_mixhi_f16 v39, s24, v22, 0
	v_fma_mixlo_f16 v19, s24, v25, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_cvt_f32_fp8_sdwa v30, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v87 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v31
	v_pk_mul_f32 v[40:41], s[20:21], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v25, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v20
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v22, v25
	v_pack_b32_f16 v41, v21, v30
	v_cvt_f32_fp8_sdwa v22, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v91 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v19, v31
	v_fma_mixhi_f16 v43, s24, v22, 0
	v_fma_mixlo_f16 v19, s24, v25, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v20
	v_cvt_f32_fp8_sdwa v30, v92 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v93 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v94 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v95 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v21
	v_pk_mul_f32 v[20:21], s[20:21], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[30:31], s[20:21], v[44:45]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v47, v31
	v_cvt_f32_fp8_sdwa v31, v96 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v21, v30
	v_pack_b32_f16 v45, v25, v20
	v_pack_b32_f16 v44, v19, v22
	v_fma_mixhi_f16 v47, s24, v31, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v18
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v18, v19
	v_ashrrev_i32_e32 v20, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v18, v19
	v_add_u32_e32 v19, v19, v52
	v_lshrrev_b32_e32 v21, 29, v20
	v_add_u32_e32 v21, v20, v21
	v_and_b32_e32 v21, -8, v21
	v_sub_u32_e32 v21, v20, v21
	v_xor_b32_e32 v19, v19, v21
	v_lshlrev_b32_e32 v21, 3, v19
	v_lshlrev_b32_e32 v20, 7, v20
	v_lshl_add_u32 v20, v19, 4, v20
	ds_write_b128 v20, v[26:29] offset:32
	v_add_u32_e32 v20, 0x80, v18
	v_ashrrev_i32_e32 v22, 31, v20
	v_lshrrev_b32_e32 v22, 30, v22
	v_add_u32_e32 v22, v20, v22
	v_ashrrev_i32_e32 v25, 2, v22
	v_and_b32_e32 v22, -4, v22
	v_sub_u32_e32 v20, v20, v22
	v_add_u32_e32 v20, v20, v52
	v_lshrrev_b32_e32 v22, 29, v25
	v_add_u32_e32 v22, v25, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v25, v22
	v_xor_b32_e32 v20, v20, v22
	v_sub_u32_e32 v19, v20, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v22, 6, v25
	v_add3_u32 v19, v21, v22, v19
	v_lshlrev_b32_e32 v21, 1, v19
	ds_write_b128 v21, v[36:39] offset:32
	v_add_u32_e32 v22, 0x100, v18
	v_ashrrev_i32_e32 v26, 31, v22
	v_lshrrev_b32_e32 v26, 30, v26
	v_add_u32_e32 v26, v22, v26
	v_ashrrev_i32_e32 v27, 2, v26
	v_sub_u32_e32 v25, v27, v25
	v_and_b32_e32 v26, -4, v26
	v_sub_u32_e32 v22, v22, v26
	v_add_u32_e32 v22, v22, v52
	v_lshrrev_b32_e32 v26, 29, v27
	v_add_u32_e32 v26, v27, v26
	v_and_b32_e32 v26, -8, v26
	v_sub_u32_e32 v26, v27, v26
	v_xor_b32_e32 v22, v22, v26
	v_sub_u32_e32 v20, v22, v20
	v_lshlrev_b32_e32 v25, 6, v25
	v_lshl_add_u32 v20, v20, 3, v25
	v_lshlrev_b32_e32 v25, 1, v20
	v_add3_u32 v21, v21, 32, v25
	ds_write_b128 v21, v[40:43]
	v_add_u32_e32 v18, 0x180, v18
	v_ashrrev_i32_e32 v21, 31, v18
	v_lshrrev_b32_e32 v21, 30, v21
	v_add_u32_e32 v21, v18, v21
	v_ashrrev_i32_e32 v25, 2, v21
	v_sub_u32_e32 v26, v25, v27
	v_and_b32_e32 v21, 0xffffffc, v21
	v_sub_u32_e32 v18, v18, v21
	v_add_u32_e32 v18, v18, v52
	v_lshrrev_b32_e32 v21, 29, v25
	v_add_u32_e32 v21, v25, v21
	v_and_b32_e32 v21, 0xffffff8, v21
	v_sub_u32_e32 v21, v25, v21
	v_xor_b32_e32 v18, v18, v21
	v_sub_u32_e32 v18, v18, v22
	v_lshlrev_b32_e32 v18, 4, v18
	v_lshlrev_b32_e32 v21, 7, v26
	v_add_lshl_u32 v19, v20, v19, 1
	v_add3_u32 v18, v18, v21, v19
	ds_write_b128 v18, v[44:47] offset:32
	v_mov_b32_e32 v37, 0
	s_mov_b32 s29, 0
	v_cmp_ne_u32_e64 s[12:13], 1, v97
	s_andn2_b64 vcc, exec, s[48:49]
	s_cbranch_vccnz .LBB14_9
; %bb.6:                                ; %.preheader.i95.i.i.i.i
	v_writelane_b32 v173, s12, 29
	s_nop 1
	v_writelane_b32 v173, s13, 30
	v_writelane_b32 v173, s94, 31
	s_nop 1
	v_writelane_b32 v173, s95, 32
	s_max_i32 s1, s6, 2
	v_mad_u64_u32 v[18:19], s[2:3], s17, v24, v[32:33]
	v_mad_u64_u32 v[20:21], s[2:3], s17, v23, v[32:33]
	v_mad_u64_u32 v[22:23], s[2:3], s17, v17, v[32:33]
	s_add_i32 s83, s0, 62
	s_lshl_b32 s28, s1, 4
	s_add_i32 s28, s28, -16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v17, s8
	v_mov_b32_e32 v19, s9
	v_mov_b32_e32 v21, s10
	v_mov_b32_e32 v23, s80
	v_mov_b32_e32 v24, s81
	v_mov_b32_e32 v25, s82
	v_mov_b32_e32 v37, v36
.LBB14_7:                               ; %.lr.ph.i659.i96.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s16, s29, 16
	v_add_u32_e32 v26, s29, v32
	v_readfirstlane_b32 s12, v33
	s_sub_i32 s1, s83, 30
	v_add_u32_e32 v27, 16, v26
	v_add_u32_e32 v28, 17, v26
	v_add_u32_e32 v29, 18, v26
	v_add_u32_e32 v30, 19, v26
	v_add_u32_e32 v31, 20, v26
	v_add_u32_e32 v38, 21, v26
	v_add_u32_e32 v39, 22, v26
	v_add_u32_e32 v40, 23, v26
	s_ashr_i32 s0, s12, 31
	v_mov_b32_e32 v26, s1
	v_lshl_add_u32 v46, s12, 5, v48
	v_cmp_gt_i32_e32 vcc, s27, v28
	v_cmp_gt_i32_e64 s[2:3], s27, v29
	v_cmp_gt_i32_e64 s[6:7], s27, v30
	v_cmp_gt_i32_e64 s[8:9], s27, v31
	v_cmp_gt_i32_e64 s[40:41], s27, v38
	v_cmp_gt_i32_e64 s[42:43], s27, v39
	v_cmp_gt_i32_e64 s[44:45], s27, v40
	v_cmp_ge_i32_e64 s[62:63], s27, v40
	v_cmp_ge_i32_e64 s[64:65], s27, v39
	v_cmp_ge_i32_e64 s[66:67], s27, v38
	v_cmp_ge_i32_e64 s[68:69], s27, v31
	v_cmp_ge_i32_e64 s[92:93], s27, v30
	v_cmp_ge_i32_e64 s[94:95], s27, v29
	v_cmp_gt_i32_e64 s[96:97], s27, v27
	s_lshr_b32 s13, s0, 30
	s_and_b64 s[98:99], s[30:31], vcc
	s_and_b64 s[0:1], s[30:31], s[2:3]
	s_and_b64 s[10:11], s[30:31], s[6:7]
	s_and_b64 s[90:91], s[30:31], s[8:9]
	s_and_b64 s[4:5], s[30:31], s[40:41]
	s_and_b64 s[88:89], s[30:31], s[42:43]
	s_and_b64 s[86:87], s[30:31], s[44:45]
	s_and_b64 s[70:71], s[34:35], s[44:45]
	s_and_b64 s[72:73], s[34:35], s[62:63]
	s_and_b64 s[74:75], s[34:35], s[64:65]
	s_and_b64 s[76:77], s[34:35], s[66:67]
	s_and_b64 s[78:79], s[34:35], s[68:69]
	s_and_b64 s[48:49], s[34:35], s[92:93]
	s_and_b64 s[50:51], s[34:35], s[94:95]
	s_and_b64 s[84:85], s[34:35], s[96:97]
	s_and_b64 s[46:47], s[36:37], s[96:97]
	s_and_b64 vcc, s[36:37], vcc
	s_and_b64 s[18:19], s[36:37], s[2:3]
	s_and_b64 s[52:53], s[36:37], s[6:7]
	s_and_b64 s[54:55], s[36:37], s[8:9]
	s_and_b64 s[56:57], s[36:37], s[40:41]
	s_and_b64 s[58:59], s[36:37], s[42:43]
	s_and_b64 s[60:61], s[36:37], s[44:45]
	s_and_b64 s[6:7], s[38:39], s[44:45]
	s_and_b64 s[40:41], s[38:39], s[62:63]
	s_and_b64 s[42:43], s[38:39], s[64:65]
	s_and_b64 s[44:45], s[38:39], s[66:67]
	s_and_b64 s[62:63], s[38:39], s[68:69]
	s_and_b64 s[64:65], s[38:39], s[92:93]
	s_and_b64 s[66:67], s[38:39], s[94:95]
	s_add_i32 s2, s12, s13
	s_and_b32 s2, s2, 0x3fffffc
	s_sub_i32 s2, s12, s2
	v_lshl_or_b32 v47, s2, 6, v49
	s_and_b64 s[68:69], s[38:39], s[96:97]
	s_and_b64 s[2:3], s[30:31], s[96:97]
	s_add_i32 s8, s29, 17
	s_cmp_gt_i32 s27, s8
	v_add_u32_e32 v39, s29, v16
	v_readfirstlane_b32 s12, v17
	v_readfirstlane_b32 s13, v19
	v_readfirstlane_b32 s14, v21
	s_nop 4
	buffer_load_ubyte v27, v39, s[12:15], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v27, 0, v27, s[2:3]
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s8, s83, 28
	v_mov_b32_e32 v43, s8
	s_add_i32 s8, s29, 18
	s_cmp_gt_i32 s27, s8
	buffer_load_ubyte v28, v39, s[12:15], 0 offen offset:17
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v28, 0, v28, s[98:99]
	s_cselect_b64 s[8:9], -1, 0
	s_sub_i32 s17, s83, 26
	v_mov_b32_e32 v44, s17
	s_add_i32 s17, s29, 19
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v29, v39, s[12:15], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v29, 0, v29, s[0:1]
	s_cselect_b64 s[0:1], -1, 0
	s_sub_i32 s17, s83, 24
	v_mov_b32_e32 v45, s17
	s_add_i32 s17, s29, 20
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v30, v39, s[12:15], 0 offen offset:19
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v30, 0, v30, s[10:11]
	s_cselect_b64 s[10:11], -1, 0
	s_sub_i32 s17, s83, 22
	v_mov_b32_e32 v72, s17
	s_add_i32 s17, s29, 21
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v31, v39, s[12:15], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v31, 0, v31, s[90:91]
	s_cselect_b64 s[90:91], -1, 0
	s_sub_i32 s17, s83, 20
	v_mov_b32_e32 v73, s17
	s_add_i32 s17, s29, 22
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v38, v39, s[12:15], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v38, 0, v38, s[4:5]
	s_cselect_b64 s[4:5], -1, 0
	s_sub_i32 s17, s83, 18
	v_mov_b32_e32 v74, s17
	s_add_i32 s17, s29, 23
	s_cmp_gt_i32 s27, s17
	v_add_u32_e32 v76, s29, v22
	buffer_load_ubyte v40, v39, s[12:15], 0 offen offset:22
	buffer_load_ubyte v41, v39, s[12:15], 0 offen offset:23
	buffer_load_ubyte v42, v76, s[12:15], 0 offen offset:16
	buffer_load_ubyte v77, v76, s[12:15], 0 offen offset:17
	buffer_load_ubyte v78, v76, s[12:15], 0 offen offset:18
	buffer_load_ubyte v79, v76, s[12:15], 0 offen offset:19
	buffer_load_ubyte v80, v76, s[12:15], 0 offen offset:20
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v39, 0, v40, s[88:89]
	s_cselect_b64 s[88:89], -1, 0
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v40, 0, v41, s[86:87]
	s_add_i32 s17, s83, -16
	s_add_i32 s24, s29, 31
	v_mov_b32_e32 v75, s17
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_gt_i32 s95, s24
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v41, 0, v42, s[84:85]
	s_cselect_b64 s[84:85], -1, 0
	s_add_i32 s25, s29, 30
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_ge_i32 s95, s24
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v42, 0, v77, s[50:51]
	s_cselect_b64 s[50:51], -1, 0
	s_add_i32 s17, s83, -2
	v_mov_b32_e32 v108, s17
	s_add_i32 s17, s29, 29
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_ge_i32 s95, s25
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v109, 0, v78, s[48:49]
	s_cselect_b64 s[48:49], -1, 0
	s_add_i32 s24, s83, -4
	v_mov_b32_e32 v110, s24
	s_add_i32 s24, s29, 28
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_ge_i32 s95, s17
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v111, 0, v79, s[78:79]
	s_cselect_b64 s[92:93], -1, 0
	s_add_i32 s17, s83, -6
	v_mov_b32_e32 v112, s17
	s_add_i32 s17, s29, 27
	v_readlane_b32 s96, v174, 23
	v_readlane_b32 s97, v174, 24
	v_readlane_b32 s98, v174, 25
	v_readlane_b32 s99, v174, 26
	s_cmp_ge_i32 s99, s24
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v113, 0, v80, s[76:77]
	s_cselect_b64 s[94:95], -1, 0
	s_add_i32 s24, s83, -8
	v_mov_b32_e32 v114, s24
	s_add_i32 s24, s29, 26
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s17
	s_cselect_b64 s[96:97], -1, 0
	s_add_i32 s17, s83, -10
	v_mov_b32_e32 v115, s17
	v_add_u32_e32 v77, s29, v20
	v_add_u32_e32 v78, s29, v18
	s_add_i32 s17, s29, 25
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s24
	buffer_load_ubyte v79, v76, s[12:15], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v116, 0, v79, s[74:75]
	s_cselect_b64 s[24:25], -1, 0
	s_add_i32 s26, s83, -12
	v_mov_b32_e32 v117, s26
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v118, s83
	buffer_load_ubyte v119, v76, s[12:15], 0 offen offset:22
	buffer_load_ubyte v120, v76, s[12:15], 0 offen offset:23
	buffer_load_ubyte v121, v77, s[12:15], 0 offen offset:16
	buffer_load_ubyte v122, v77, s[12:15], 0 offen offset:17
	buffer_load_ubyte v123, v77, s[12:15], 0 offen offset:18
	buffer_load_ubyte v124, v77, s[12:15], 0 offen offset:19
	buffer_load_ubyte v125, v77, s[12:15], 0 offen offset:20
	buffer_load_ubyte v126, v77, s[12:15], 0 offen offset:21
	buffer_load_ubyte v127, v77, s[12:15], 0 offen offset:22
	buffer_load_ubyte v128, v77, s[12:15], 0 offen offset:23
	buffer_load_ubyte v129, v78, s[12:15], 0 offen offset:16
	buffer_load_ubyte v130, v78, s[12:15], 0 offen offset:17
	buffer_load_ubyte v131, v78, s[12:15], 0 offen offset:18
	buffer_load_ubyte v132, v78, s[12:15], 0 offen offset:19
	buffer_load_ubyte v133, v78, s[12:15], 0 offen offset:20
	buffer_load_ubyte v134, v78, s[12:15], 0 offen offset:21
	buffer_load_ubyte v135, v78, s[12:15], 0 offen offset:22
	buffer_load_ubyte v136, v78, s[12:15], 0 offen offset:23
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s12, v23
	v_readfirstlane_b32 s13, v24
	v_readfirstlane_b32 s14, v25
	v_ashrrev_i32_e32 v76, 31, v46
	v_add_u32_e32 v77, 0x80, v46
	v_add_u32_e32 v78, 0x100, v46
	v_add_u32_e32 v79, 0x180, v46
	v_lshrrev_b32_e32 v76, 30, v76
	v_ashrrev_i32_e32 v80, 31, v77
	v_ashrrev_i32_e32 v81, 31, v78
	v_ashrrev_i32_e32 v82, 31, v79
	v_add_u32_e32 v76, v46, v76
	v_lshrrev_b32_e32 v80, 30, v80
	v_lshrrev_b32_e32 v81, 30, v81
	v_lshrrev_b32_e32 v82, 30, v82
	v_ashrrev_i32_e32 v83, 2, v76
	v_and_b32_e32 v76, -4, v76
	v_add_u32_e32 v80, v77, v80
	v_add_u32_e32 v81, v78, v81
	v_add_u32_e32 v82, v79, v82
	v_sub_u32_e32 v46, v46, v76
	v_lshrrev_b32_e32 v76, 29, v83
	v_lshlrev_b32_e32 v84, 7, v83
	v_ashrrev_i32_e32 v85, 2, v80
	v_and_b32_e32 v80, -4, v80
	v_ashrrev_i32_e32 v86, 2, v81
	v_and_b32_e32 v81, -4, v81
	v_ashrrev_i32_e32 v87, 2, v82
	v_and_b32_e32 v82, 0xffffffc, v82
	v_ashrrev_i32_e32 v88, 31, v47
	v_add_u32_e32 v89, 0x100, v47
	v_add_u32_e32 v46, v46, v52
	v_add_u32_e32 v76, v83, v76
	v_sub_u32_e32 v77, v77, v80
	v_lshrrev_b32_e32 v80, 29, v85
	v_lshlrev_b32_e32 v90, 6, v85
	v_sub_u32_e32 v91, v86, v85
	v_sub_u32_e32 v78, v78, v81
	v_lshrrev_b32_e32 v81, 29, v86
	v_sub_u32_e32 v137, v87, v86
	v_sub_u32_e32 v79, v79, v82
	v_lshrrev_b32_e32 v82, 29, v87
	v_lshrrev_b32_e32 v88, 30, v88
	v_ashrrev_i32_e32 v138, 31, v89
	v_and_b32_e32 v76, -8, v76
	v_add_u32_e32 v77, v77, v52
	v_add_u32_e32 v80, v85, v80
	v_add_u32_e32 v78, v78, v52
	v_add_u32_e32 v81, v86, v81
	v_lshlrev_b32_e32 v91, 6, v91
	v_add_u32_e32 v79, v79, v52
	v_add_u32_e32 v82, v87, v82
	v_lshlrev_b32_e32 v137, 7, v137
	v_add_u32_e32 v88, v47, v88
	v_lshrrev_b32_e32 v138, 30, v138
	v_sub_u32_e32 v76, v83, v76
	v_and_b32_e32 v80, -8, v80
	v_and_b32_e32 v81, -8, v81
	v_and_b32_e32 v82, 0xffffff8, v82
	v_ashrrev_i32_e32 v83, 2, v88
	v_and_b32_e32 v88, -4, v88
	v_add_u32_e32 v138, v89, v138
	v_xor_b32_e32 v46, v46, v76
	v_sub_u32_e32 v76, v85, v80
	v_sub_u32_e32 v80, v86, v81
	v_sub_u32_e32 v81, v87, v82
	v_sub_u32_e32 v47, v47, v88
	v_lshrrev_b32_e32 v82, 29, v83
	v_lshlrev_b32_e32 v85, 6, v83
	v_ashrrev_i32_e32 v86, 2, v138
	v_and_b32_e32 v87, -4, v138
	v_lshlrev_b32_e32 v88, 3, v46
	v_lshl_add_u32 v138, v46, 4, v84
	v_xor_b32_e32 v76, v77, v76
	v_xor_b32_e32 v77, v78, v80
	v_xor_b32_e32 v78, v79, v81
	v_add_u32_e32 v47, v47, v53
	v_add_u32_e32 v79, v83, v82
	v_sub_u32_e32 v80, v89, v87
	v_lshrrev_b32_e32 v81, 29, v86
	v_lshlrev_b32_e32 v82, 7, v86
	v_sub_u32_e32 v46, v76, v46
	v_sub_u32_e32 v76, v77, v76
	v_sub_u32_e32 v77, v78, v77
	v_and_b32_e32 v78, -8, v79
	v_add_u32_e32 v79, v47, v55
	v_add_u32_e32 v80, v80, v53
	v_add_u32_e32 v81, v86, v81
	v_lshlrev_b32_e32 v46, 3, v46
	v_lshl_add_u32 v76, v76, 3, v91
	v_lshlrev_b32_e32 v77, 4, v77
	v_sub_u32_e32 v78, v83, v78
	v_and_b32_e32 v81, -8, v81
	v_add_u32_e32 v83, v80, v55
	v_add3_u32 v46, v88, v90, v46
	v_lshlrev_b32_e32 v84, 1, v76
	v_xor_b32_e32 v47, v47, v78
	v_xor_b32_e32 v78, v79, v78
	v_sub_u32_e32 v79, v86, v81
	v_lshlrev_b32_e32 v139, 1, v46
	v_add_lshl_u32 v46, v76, v46, 1
	v_lshlrev_b32_e32 v76, 3, v47
	v_sub_u32_e32 v78, v78, v47
	v_xor_b32_e32 v80, v80, v79
	v_xor_b32_e32 v79, v83, v79
	v_lshlrev_b32_e32 v81, 4, v47
	v_add3_u32 v140, v139, 32, v84
	v_add3_u32 v137, v77, v137, v46
	v_sub_u32_e32 v46, v80, v47
	v_sub_u32_e32 v47, v79, v47
	v_add_lshl_u32 v76, v76, v85, 1
	v_add3_u32 v77, v81, v82, 32
	v_lshlrev_b32_e32 v78, 4, v78
	v_lshl_add_u32 v46, v46, 4, v77
	v_add3_u32 v84, v76, 32, v78
	v_lshl_add_u32 v47, v47, 4, v77
	ds_read_b128 v[76:79], v76 offset:32
	ds_read_b128 v[80:83], v46
	ds_read_b128 v[84:87], v84
	ds_read_b128 v[88:91], v47
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v118, v118, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v141, v26, s[12:15], 0 offen
	buffer_load_ushort v142, v43, s[12:15], 0 offen
	buffer_load_ushort v143, v44, s[12:15], 0 offen
	buffer_load_ushort v144, v45, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v72, v72, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v73, v73, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v74, v74, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v75, v75, s[12:15], 0 offen
	v_dot2c_f32_f16_e32 v92, v70, v76
	v_dot2c_f32_f16_e32 v94, v68, v77
	v_dot2c_f32_f16_e32 v96, v66, v78
	v_dot2c_f32_f16_e32 v98, v67, v79
	v_dot2c_f32_f16_e32 v93, v70, v80
	v_dot2c_f32_f16_e32 v95, v68, v81
	v_dot2c_f32_f16_e32 v97, v66, v82
	v_dot2c_f32_f16_e32 v99, v67, v83
	v_dot2c_f32_f16_e32 v100, v71, v84
	v_dot2c_f32_f16_e32 v102, v69, v85
	v_dot2c_f32_f16_e32 v104, v65, v86
	v_dot2c_f32_f16_e32 v106, v64, v87
	v_dot2c_f32_f16_e32 v101, v71, v88
	v_dot2c_f32_f16_e32 v103, v69, v89
	v_dot2c_f32_f16_e32 v105, v65, v90
	v_dot2c_f32_f16_e32 v107, v64, v91
	v_pk_add_f32 v[36:37], v[36:37], v[92:93]
	buffer_load_ushort v76, v108, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[94:95], v[36:37]
	s_nop 0
	v_pk_add_f32 v[36:37], v[96:97], v[36:37]
	buffer_load_ushort v77, v110, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[98:99], v[36:37]
	s_nop 0
	v_pk_add_f32 v[36:37], v[100:101], v[36:37]
	buffer_load_ushort v78, v112, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[102:103], v[36:37]
	s_nop 0
	v_pk_add_f32 v[36:37], v[104:105], v[36:37]
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s17
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v43, 0, v119, s[72:73]
	s_cselect_b64 s[26:27], -1, 0
	s_add_i32 s17, s83, -14
	v_mov_b32_e32 v26, s17
	s_mov_b32 s29, s16
	buffer_load_ushort v79, v114, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[106:107], v[36:37]
	buffer_load_ushort v80, v115, s[12:15], 0 offen
	buffer_load_ushort v81, v117, s[12:15], 0 offen
	v_readlane_b32 s72, v174, 23
	v_readlane_b32 s73, v174, 24
	v_readlane_b32 s74, v174, 25
	v_readlane_b32 s75, v174, 26
	s_cmp_gt_i32 s75, s16
	buffer_load_ushort v82, v26, s[12:15], 0 offen
	s_waitcnt vmcnt(32)
	v_cndmask_b32_e64 v44, 0, v120, s[70:71]
	s_cselect_b64 s[12:13], -1, 0
	s_add_i32 s83, s83, 32
	s_and_b64 s[70:71], s[22:23], s[2:3]
	s_and_b64 s[72:73], s[22:23], s[8:9]
	s_and_b64 s[74:75], s[22:23], s[0:1]
	s_and_b64 s[76:77], s[22:23], s[10:11]
	s_and_b64 s[78:79], s[22:23], s[90:91]
	s_and_b64 s[0:1], s[22:23], s[4:5]
	s_and_b64 s[84:85], s[22:23], s[84:85]
	s_and_b64 s[2:3], s[22:23], s[88:89]
	s_and_b64 s[86:87], s[22:23], s[50:51]
	s_and_b64 s[88:89], s[22:23], s[48:49]
	s_and_b64 s[90:91], s[22:23], s[92:93]
	s_and_b64 s[92:93], s[22:23], s[94:95]
	s_and_b64 s[94:95], s[22:23], s[96:97]
	s_and_b64 s[96:97], s[22:23], s[24:25]
	s_and_b64 s[98:99], s[22:23], s[26:27]
	v_readlane_b32 s24, v174, 23
	v_readlane_b32 s25, v174, 24
	v_readlane_b32 s26, v174, 25
	v_readlane_b32 s27, v174, 26
	s_and_b64 s[4:5], s[22:23], s[12:13]
	s_cmp_lg_u32 s28, s16
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e64 v45, 0, v121, s[46:47]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e32 v46, 0, v122, vcc
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v47, 0, v123, s[18:19]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e64 v64, 0, v124, s[52:53]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e64 v65, 0, v125, s[54:55]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e64 v66, 0, v126, s[56:57]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e64 v67, 0, v127, s[58:59]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e64 v68, 0, v128, s[60:61]
	s_waitcnt vmcnt(23)
	v_cndmask_b32_e64 v69, 0, v129, s[68:69]
	s_waitcnt vmcnt(22)
	v_cndmask_b32_e64 v70, 0, v130, s[66:67]
	s_waitcnt vmcnt(21)
	v_cndmask_b32_e64 v71, 0, v131, s[64:65]
	s_waitcnt vmcnt(20)
	v_cndmask_b32_e64 v83, 0, v132, s[62:63]
	s_waitcnt vmcnt(19)
	v_cndmask_b32_e64 v84, 0, v133, s[44:45]
	s_waitcnt vmcnt(18)
	v_cndmask_b32_e64 v85, 0, v134, s[42:43]
	s_waitcnt vmcnt(17)
	v_cndmask_b32_e64 v86, 0, v135, s[40:41]
	s_waitcnt vmcnt(16)
	v_cndmask_b32_e64 v87, 0, v136, s[6:7]
	v_cvt_f32_fp8_sdwa v88, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v113 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v116 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v93, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v94, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v83 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v70, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v83, v87 src0_sel:BYTE_0
	v_fma_mixlo_f16 v84, s24, v88, 0
	v_pk_mul_f32 v[26:27], s[20:21], v[26:27]
	v_pk_mul_f32 v[28:29], s[20:21], v[28:29]
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	v_fma_mixlo_f16 v85, s24, v90, 0
	v_pk_mul_f32 v[38:39], s[20:21], v[38:39]
	v_pk_mul_f32 v[40:41], s[20:21], v[40:41]
	v_pk_mul_f32 v[42:43], s[20:21], v[42:43]
	v_fma_mixlo_f16 v86, s24, v92, 0
	v_pk_mul_f32 v[44:45], s[20:21], v[44:45]
	v_pk_mul_f32 v[46:47], s[20:21], v[46:47]
	v_pk_mul_f32 v[64:65], s[20:21], v[64:65]
	v_fma_mixlo_f16 v87, s24, v94, 0
	v_pk_mul_f32 v[66:67], s[20:21], v[66:67]
	v_pk_mul_f32 v[68:69], s[20:21], v[68:69]
	v_pk_mul_f32 v[70:71], s[20:21], v[70:71]
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v88, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v38
	v_cvt_f16_f32_e32 v38, v39
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v40, v41
	v_cvt_f16_f32_e32 v41, v43
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v90, v44
	v_cvt_f16_f32_e32 v43, v45
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v44, v47
	v_cvt_f16_f32_e32 v45, v65
	v_cvt_f16_f32_e32 v47, v64
	v_cvt_f16_f32_e32 v64, v66
	v_cvt_f16_f32_e32 v65, v67
	v_cvt_f16_f32_e32 v68, v68
	v_cvt_f16_f32_e32 v66, v69
	v_cvt_f16_f32_e32 v67, v71
	v_cvt_f16_f32_e32 v69, v70
	v_pack_b32_f16 v28, v28, v30
	v_pack_b32_f16 v27, v27, v88
	v_pack_b32_f16 v26, v84, v26
	v_fma_mixhi_f16 v29, s24, v89, 0
	v_pack_b32_f16 v40, v40, v42
	v_pack_b32_f16 v39, v38, v39
	v_pack_b32_f16 v38, v85, v31
	v_fma_mixhi_f16 v41, s24, v91, 0
	v_pack_b32_f16 v44, v44, v47
	v_pack_b32_f16 v43, v43, v46
	v_pack_b32_f16 v42, v86, v90
	v_fma_mixhi_f16 v45, s24, v93, 0
	v_pack_b32_f16 v66, v66, v69
	v_pack_b32_f16 v65, v65, v68
	v_pack_b32_f16 v64, v87, v64
	v_fma_mixhi_f16 v67, s24, v83, 0
	ds_write_b128 v138, v[26:29] offset:32
	ds_write_b128 v139, v[38:41] offset:32
	ds_write_b128 v140, v[42:45]
	ds_write_b128 v137, v[64:67] offset:32
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v26, 16, v141
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v27, 16, v142
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v28, 16, v143
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v29, 16, v144
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v30, 16, v72
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v31, 16, v73
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v38, 16, v74
	v_lshlrev_b32_e32 v39, 16, v118
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v29, v29
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v40, 16, v75
	v_cvt_f16_f32_e32 v40, v40
	v_cndmask_b32_e64 v26, 0, v26, s[4:5]
	v_cndmask_b32_e64 v27, 0, v27, s[70:71]
	v_cndmask_b32_e64 v28, 0, v28, s[72:73]
	v_cndmask_b32_e64 v29, 0, v29, s[74:75]
	v_cndmask_b32_e64 v30, 0, v30, s[76:77]
	v_cndmask_b32_e64 v31, 0, v31, s[78:79]
	v_cndmask_b32_e64 v38, 0, v38, s[0:1]
	v_cndmask_b32_e64 v39, 0, v39, s[84:85]
	v_pack_b32_f16 v70, v26, v27
	v_pack_b32_f16 v68, v28, v29
	v_pack_b32_f16 v66, v30, v31
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v26, 16, v76
	v_cndmask_b32_e64 v27, 0, v40, s[2:3]
	v_cvt_f16_f32_e32 v26, v26
	v_pack_b32_f16 v67, v38, v27
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v27, 16, v77
	v_cvt_f16_f32_e32 v27, v27
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v28, 16, v78
	v_cvt_f16_f32_e32 v28, v28
	v_cndmask_b32_e64 v26, 0, v26, s[86:87]
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v29, 16, v79
	v_pack_b32_f16 v64, v26, v39
	v_cvt_f16_f32_e32 v26, v29
	v_cndmask_b32_e64 v27, 0, v27, s[88:89]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v29, 16, v80
	v_cvt_f16_f32_e32 v29, v29
	v_cndmask_b32_e64 v28, 0, v28, s[90:91]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v30, 16, v81
	v_pack_b32_f16 v65, v28, v27
	v_cvt_f16_f32_e32 v27, v30
	v_cndmask_b32_e64 v26, 0, v26, s[92:93]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v28, 16, v82
	v_cvt_f16_f32_e32 v28, v28
	v_cndmask_b32_e64 v29, 0, v29, s[94:95]
	v_pack_b32_f16 v69, v29, v26
	v_cndmask_b32_e64 v26, 0, v27, s[96:97]
	v_cndmask_b32_e64 v27, 0, v28, s[98:99]
	v_pack_b32_f16 v71, v27, v26
	s_cbranch_scc1 .LBB14_7
; %bb.8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi1ELin1ELin1EEEES13_EELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS17_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES14_LS15_0EEENSN_IJNS17_ILi512EEES19_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1K_Lb0EEESS_EEENSN_IJSU_SV_EEENSN_IJSV_SW_EEESW_lNS4_IJ3
	v_readlane_b32 s93, v174, 31
	v_readlane_b32 s94, v173, 31
	v_readlane_b32 s95, v173, 32
	v_readlane_b32 s16, v174, 27
	v_readlane_b32 s17, v174, 28
	v_readlane_b32 s18, v174, 29
	v_readlane_b32 s19, v174, 30
	v_readlane_b32 s8, v174, 32
	v_readlane_b32 s9, v174, 33
	v_readlane_b32 s10, v174, 34
	v_readlane_b32 s6, v174, 35
	v_readlane_b32 s40, v174, 36
	v_readlane_b32 s41, v174, 37
	v_readlane_b32 s42, v174, 38
	v_readlane_b32 s43, v174, 39
	v_readlane_b32 s44, v174, 40
	v_readlane_b32 s45, v174, 41
	v_readlane_b32 s46, v174, 42
	v_readlane_b32 s47, v174, 43
	v_readlane_b32 s52, v174, 44
	v_readlane_b32 s53, v174, 45
	v_readlane_b32 s54, v174, 46
	v_readlane_b32 s55, v174, 47
	v_readlane_b32 s56, v174, 48
	v_readlane_b32 s57, v174, 49
	v_readlane_b32 s58, v174, 50
	v_readlane_b32 s59, v174, 51
	v_readlane_b32 s60, v174, 52
	v_readlane_b32 s61, v174, 53
	v_readlane_b32 s62, v174, 54
	v_readlane_b32 s63, v174, 55
	v_readlane_b32 s64, v174, 56
	v_readlane_b32 s65, v174, 57
	v_readlane_b32 s66, v174, 58
	v_readlane_b32 s67, v174, 59
	v_readlane_b32 s68, v174, 60
	v_readlane_b32 s69, v174, 61
	v_readlane_b32 s70, v174, 62
	v_readlane_b32 s71, v174, 63
	v_readlane_b32 s72, v173, 0
	v_readlane_b32 s73, v173, 1
	v_readlane_b32 s74, v173, 2
	v_readlane_b32 s75, v173, 3
	v_readlane_b32 s76, v173, 4
	v_readlane_b32 s77, v173, 5
	v_readlane_b32 s78, v173, 6
	v_readlane_b32 s79, v173, 7
	v_readlane_b32 s84, v173, 8
	v_readlane_b32 s85, v173, 9
	v_readlane_b32 s88, v173, 10
	v_readlane_b32 s89, v173, 11
	v_readlane_b32 s90, v173, 12
	v_readlane_b32 s91, v173, 13
	v_readlane_b32 s96, v173, 14
	v_readlane_b32 s97, v173, 15
	v_readlane_b32 s98, v173, 16
	v_readlane_b32 s99, v173, 17
	v_readlane_b32 s12, v173, 29
	v_readlane_b32 s13, v173, 30
	s_branch .LBB14_10
.LBB14_9:
	v_mov_b32_e32 v36, 0
.LBB14_10:                              ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi1ELin1ELin1EEEES13_EELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS17_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES14_LS15_0EEENSN_IJNS17_ILi512EEES19_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1K_Lb0EEESS_EEENSN_IJSU_SV_EEENSN_IJSV_SW_EEESW_lNS4_IJ1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v16, s1, 6, v49
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v53
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v55
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v53
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v55
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s93
	s_mul_i32 s2, s1, s16
	s_cmp_gt_i32 s26, s1
	s_cselect_b64 s[86:87], -1, 0
	s_mov_b32 s83, 0x20000
	s_lshl_b32 s4, s2, 1
	v_mov_b32_e32 v38, s4
	buffer_load_ushort v41, v38, s[80:83], 0 offen
	buffer_load_ushort v42, v38, s[80:83], 0 offen offset:2
	buffer_load_ushort v43, v38, s[80:83], 0 offen offset:4
	buffer_load_ushort v44, v38, s[80:83], 0 offen offset:6
	buffer_load_ushort v45, v38, s[80:83], 0 offen offset:8
	buffer_load_ushort v46, v38, s[80:83], 0 offen offset:10
	buffer_load_ushort v47, v38, s[80:83], 0 offen offset:12
	buffer_load_ushort v72, v38, s[80:83], 0 offen offset:14
	buffer_load_ushort v73, v38, s[80:83], 0 offen offset:16
	buffer_load_ushort v74, v38, s[80:83], 0 offen offset:18
	buffer_load_ushort v75, v38, s[80:83], 0 offen offset:20
	buffer_load_ushort v76, v38, s[80:83], 0 offen offset:22
	buffer_load_ushort v77, v38, s[80:83], 0 offen offset:24
	buffer_load_ushort v78, v38, s[80:83], 0 offen offset:26
	buffer_load_ushort v79, v38, s[80:83], 0 offen offset:28
	buffer_load_ushort v80, v38, s[80:83], 0 offen offset:30
	v_lshl_add_u32 v40, s0, 5, v48
	v_add_u32_e32 v81, 0x400, v40
	v_mad_u64_u32 v[38:39], s[0:1], v81, s17, v[32:33]
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v39, 16, v41
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v41, 16, v42
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v42, 16, v43
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v43, 16, v44
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v44, 16, v45
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_readlane_b32 s0, v174, 3
	v_readlane_b32 s1, v174, 4
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v45, 0, v39, vcc
	v_readlane_b32 s0, v174, 5
	v_readlane_b32 s1, v174, 6
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_readlane_b32 s0, v174, 7
	v_readlane_b32 s1, v174, 8
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v82, 0, v42, vcc
	v_readlane_b32 s0, v174, 9
	v_readlane_b32 s1, v174, 10
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v43, 0, v43, vcc
	v_readlane_b32 s0, v174, 11
	v_readlane_b32 s1, v174, 12
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v83, 0, v44, vcc
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v39, 16, v46
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v42, 16, v47
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[88:89], s[86:87]
	v_cndmask_b32_e32 v47, 0, v39, vcc
	s_and_b64 vcc, s[90:91], s[86:87]
	v_cndmask_b32_e32 v84, 0, v42, vcc
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v39, 16, v72
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v42, 16, v73
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[76:77], s[86:87]
	v_cndmask_b32_e32 v72, 0, v39, vcc
	v_readlane_b32 s0, v174, 13
	v_readlane_b32 s1, v174, 14
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v85, 0, v42, vcc
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v39, 16, v74
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v42, 16, v75
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[96:97], s[86:87]
	v_cndmask_b32_e32 v86, 0, v39, vcc
	s_and_b64 vcc, s[78:79], s[86:87]
	v_cndmask_b32_e32 v87, 0, v42, vcc
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v39, 16, v76
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v42, 16, v77
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[70:71], s[86:87]
	v_cndmask_b32_e32 v77, 0, v39, vcc
	s_and_b64 vcc, s[68:69], s[86:87]
	v_cndmask_b32_e32 v88, 0, v42, vcc
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v39, 16, v78
	v_cvt_f16_f32_e32 v39, v39
	s_mov_b64 s[0:1], s[80:81]
	s_mov_b64 s[2:3], s[82:83]
	s_mov_b32 s0, s8
	s_mov_b32 s1, s9
	s_mov_b32 s2, s10
	buffer_load_ubyte v78, v38, s[0:3], 0 offen
	s_and_b64 vcc, s[66:67], s[86:87]
	v_cndmask_b32_e32 v89, 0, v39, vcc
	buffer_load_ubyte v90, v38, s[0:3], 0 offen offset:1
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v39, 16, v79
	v_cvt_f16_f32_e32 v39, v39
	buffer_load_ubyte v79, v38, s[0:3], 0 offen offset:2
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v42, 16, v80
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[64:65], s[86:87]
	v_cndmask_b32_e32 v39, 0, v39, vcc
	s_and_b64 vcc, s[62:63], s[86:87]
	v_cndmask_b32_e32 v42, 0, v42, vcc
	buffer_load_ubyte v91, v38, s[0:3], 0 offen offset:3
	v_pack_b32_f16 v39, v39, v42
	v_cmp_gt_i32_e64 s[30:31], s95, v81
	buffer_load_ubyte v92, v38, s[0:3], 0 offen offset:4
	buffer_load_ubyte v93, v38, s[0:3], 0 offen offset:5
	buffer_load_ubyte v94, v38, s[0:3], 0 offen offset:6
	buffer_load_ubyte v95, v38, s[0:3], 0 offen offset:7
	v_add_u32_e32 v46, 0x480, v40
	v_add_u32_e32 v42, s33, v38
	v_add_u32_e32 v73, 7, v42
	v_cmp_gt_i32_e64 s[34:35], s95, v46
	v_add_u32_e32 v74, 6, v42
	v_add_u32_e32 v75, 5, v42
	v_add_u32_e32 v76, 4, v42
	v_add_u32_e32 v80, 3, v42
	v_add_u32_e32 v81, 2, v42
	v_add_u32_e32 v96, 1, v42
	buffer_load_ubyte v97, v74, s[0:3], 0 offen
	buffer_load_ubyte v98, v75, s[0:3], 0 offen
	buffer_load_ubyte v99, v76, s[0:3], 0 offen
	buffer_load_ubyte v100, v80, s[0:3], 0 offen
	buffer_load_ubyte v101, v81, s[0:3], 0 offen
	buffer_load_ubyte v102, v96, s[0:3], 0 offen
	buffer_load_ubyte v103, v73, s[0:3], 0 offen
	buffer_load_ubyte v104, v42, s[0:3], 0 offen
	v_add_u32_e32 v44, 0x500, v40
	v_add_u32_e32 v42, s33, v42
	v_cmp_gt_i32_e64 s[36:37], s95, v44
	v_add_u32_e32 v96, s33, v96
	v_add_u32_e32 v81, s33, v81
	v_add_u32_e32 v80, s33, v80
	v_add_u32_e32 v76, s33, v76
	v_add_u32_e32 v75, s33, v75
	v_add_u32_e32 v74, s33, v74
	v_add_u32_e32 v73, s33, v73
	buffer_load_ubyte v105, v42, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v96, v96, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v106, v81, s[0:3], 0 offen
	buffer_load_ubyte v107, v80, s[0:3], 0 offen
	buffer_load_ubyte v108, v76, s[0:3], 0 offen
	buffer_load_ubyte v109, v75, s[0:3], 0 offen
	buffer_load_ubyte v110, v74, s[0:3], 0 offen
	buffer_load_ubyte v111, v73, s[0:3], 0 offen
	v_add_u32_e32 v42, 0x580, v40
	v_add_u32_e32 v73, s33, v73
	v_cmp_gt_i32_e64 s[38:39], s95, v42
	v_add_u32_e32 v74, -1, v73
	v_add_u32_e32 v75, -2, v73
	v_add_u32_e32 v76, -3, v73
	v_add_u32_e32 v80, -4, v73
	v_add_u32_e32 v81, -5, v73
	v_add_u32_e32 v112, -6, v73
	v_add_u32_e32 v113, -7, v73
	buffer_load_ubyte v114, v73, s[0:3], 0 offen
	buffer_load_ubyte v115, v74, s[0:3], 0 offen
	buffer_load_ubyte v116, v75, s[0:3], 0 offen
	buffer_load_ubyte v117, v76, s[0:3], 0 offen
	buffer_load_ubyte v118, v80, s[0:3], 0 offen
	buffer_load_ubyte v119, v81, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v112, v112, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v113, v113, s[0:3], 0 offen
	v_pack_b32_f16 v76, v45, v41
	v_pack_b32_f16 v75, v82, v43
	v_pack_b32_f16 v73, v83, v47
	v_pack_b32_f16 v74, v84, v72
	v_pack_b32_f16 v72, v85, v86
	s_and_b64 vcc, s[60:61], s[30:31]
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e32 v41, 0, v78, vcc
	v_cvt_f32_fp8_sdwa v41, v41 src0_sel:BYTE_0
	s_and_b64 vcc, s[58:59], s[30:31]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e32 v43, 0, v90, vcc
	v_cvt_f32_fp8_sdwa v80, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[56:57], s[30:31]
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e32 v43, 0, v79, vcc
	v_cvt_f32_fp8_sdwa v81, v43 src0_sel:BYTE_0
	v_pack_b32_f16 v78, v87, v77
	v_pack_b32_f16 v77, v88, v89
	v_fma_mixlo_f16 v41, s24, v41, 0
	v_pk_mul_f32 v[80:81], s[20:21], v[80:81]
	s_and_b64 vcc, s[54:55], s[30:31]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e32 v43, 0, v91, vcc
	v_cvt_f32_fp8_sdwa v82, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[52:53], s[30:31]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e32 v43, 0, v92, vcc
	v_cvt_f32_fp8_sdwa v83, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[46:47], s[30:31]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e32 v43, 0, v93, vcc
	v_cvt_f32_fp8_sdwa v84, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[44:45], s[30:31]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e32 v43, 0, v94, vcc
	v_cvt_f32_fp8_sdwa v85, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v81
	v_pk_mul_f32 v[82:83], s[20:21], v[82:83]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v83
	v_pk_mul_f32 v[84:85], s[20:21], v[84:85]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v84
	v_cvt_f16_f32_e32 v79, v82
	v_cvt_f16_f32_e32 v80, v80
	v_cvt_f16_f32_e32 v83, v85
	v_pack_b32_f16 v82, v45, v47
	v_pack_b32_f16 v81, v43, v79
	s_and_b64 vcc, s[40:41], s[30:31]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e32 v43, 0, v95, vcc
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[60:61], s[34:35]
	s_waitcnt vmcnt(16)
	v_cndmask_b32_e32 v45, 0, v104, vcc
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_and_b64 vcc, s[42:43], s[34:35]
	v_cndmask_b32_e32 v47, 0, v102, vcc
	v_cvt_f32_fp8_sdwa v84, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[74:75], s[34:35]
	v_cndmask_b32_e32 v47, 0, v101, vcc
	v_cvt_f32_fp8_sdwa v85, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v80, v41, v80
	v_fma_mixhi_f16 v83, s24, v43, 0
	v_fma_mixlo_f16 v41, s24, v45, 0
	v_pk_mul_f32 v[84:85], s[20:21], v[84:85]
	s_and_b64 vcc, s[72:73], s[34:35]
	v_cndmask_b32_e32 v43, 0, v100, vcc
	v_cvt_f32_fp8_sdwa v86, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[84:85], s[34:35]
	v_cndmask_b32_e32 v43, 0, v99, vcc
	v_cvt_f32_fp8_sdwa v87, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[98:99], s[34:35]
	v_cndmask_b32_e32 v43, 0, v98, vcc
	v_cvt_f32_fp8_sdwa v88, v43 src0_sel:BYTE_0
	v_readlane_b32 s0, v174, 15
	v_readlane_b32 s1, v174, 16
	s_and_b64 vcc, s[0:1], s[34:35]
	v_cndmask_b32_e32 v43, 0, v97, vcc
	v_cvt_f32_fp8_sdwa v89, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v85
	v_pk_mul_f32 v[86:87], s[20:21], v[86:87]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v87
	v_pk_mul_f32 v[88:89], s[20:21], v[88:89]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v88
	v_cvt_f16_f32_e32 v79, v86
	v_cvt_f16_f32_e32 v84, v84
	v_cvt_f16_f32_e32 v87, v89
	v_pack_b32_f16 v86, v45, v47
	v_pack_b32_f16 v85, v43, v79
	s_and_b64 vcc, s[40:41], s[34:35]
	v_cndmask_b32_e32 v43, 0, v103, vcc
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[60:61], s[36:37]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e32 v45, 0, v105, vcc
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_and_b64 vcc, s[58:59], s[36:37]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e32 v47, 0, v96, vcc
	v_cvt_f32_fp8_sdwa v88, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[56:57], s[36:37]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e32 v47, 0, v106, vcc
	v_cvt_f32_fp8_sdwa v89, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v84, v41, v84
	v_fma_mixhi_f16 v87, s24, v43, 0
	v_fma_mixlo_f16 v41, s24, v45, 0
	v_pk_mul_f32 v[88:89], s[20:21], v[88:89]
	s_and_b64 vcc, s[54:55], s[36:37]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e32 v43, 0, v107, vcc
	v_cvt_f32_fp8_sdwa v90, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[52:53], s[36:37]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e32 v43, 0, v108, vcc
	v_cvt_f32_fp8_sdwa v91, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[46:47], s[36:37]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v43, 0, v109, vcc
	v_cvt_f32_fp8_sdwa v92, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[44:45], s[36:37]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v43, 0, v110, vcc
	v_cvt_f32_fp8_sdwa v93, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v89
	v_pk_mul_f32 v[90:91], s[20:21], v[90:91]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v91
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v92
	v_cvt_f16_f32_e32 v79, v90
	v_cvt_f16_f32_e32 v88, v88
	v_cvt_f16_f32_e32 v91, v93
	v_pack_b32_f16 v90, v45, v47
	v_pack_b32_f16 v89, v43, v79
	s_and_b64 vcc, s[40:41], s[36:37]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v43, 0, v111, vcc
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[60:61], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v45, 0, v113, vcc
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_and_b64 vcc, s[42:43], s[38:39]
	v_cndmask_b32_e32 v47, 0, v112, vcc
	v_cvt_f32_fp8_sdwa v92, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[74:75], s[38:39]
	v_cndmask_b32_e32 v47, 0, v119, vcc
	v_cvt_f32_fp8_sdwa v93, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v88, v41, v88
	v_fma_mixhi_f16 v91, s24, v43, 0
	v_fma_mixlo_f16 v41, s24, v45, 0
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v92
	v_cvt_f16_f32_e32 v45, v93
	s_and_b64 vcc, s[72:73], s[38:39]
	v_cndmask_b32_e32 v47, 0, v118, vcc
	v_cvt_f32_fp8_sdwa v92, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[84:85], s[38:39]
	v_cndmask_b32_e32 v47, 0, v117, vcc
	v_cvt_f32_fp8_sdwa v93, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[98:99], s[38:39]
	v_cndmask_b32_e32 v47, 0, v116, vcc
	v_cvt_f32_fp8_sdwa v94, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[0:1], s[38:39]
	v_cndmask_b32_e32 v47, 0, v115, vcc
	v_cvt_f32_fp8_sdwa v95, v47 src0_sel:BYTE_0
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v92
	v_cvt_f16_f32_e32 v79, v93
	v_pk_mul_f32 v[92:93], s[20:21], v[94:95]
	s_nop 0
	v_cvt_f16_f32_e32 v95, v93
	v_cvt_f16_f32_e32 v92, v92
	s_and_b64 vcc, s[40:41], s[38:39]
	v_cndmask_b32_e32 v93, 0, v114, vcc
	v_cvt_f32_fp8_sdwa v96, v93 src0_sel:BYTE_0
	v_pack_b32_f16 v94, v79, v92
	v_pack_b32_f16 v93, v45, v47
	v_pack_b32_f16 v92, v41, v43
	v_fma_mixhi_f16 v95, s24, v96, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v40
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v40, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v40, v41
	v_add_u32_e32 v41, v41, v52
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[80:83] offset:32
	v_add_u32_e32 v43, 0x80, v40
	v_ashrrev_i32_e32 v47, 31, v43
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v43, v47
	v_ashrrev_i32_e32 v79, 2, v47
	v_and_b32_e32 v47, -4, v47
	v_sub_u32_e32 v43, v43, v47
	v_add_u32_e32 v43, v43, v52
	v_lshrrev_b32_e32 v47, 29, v79
	v_add_u32_e32 v47, v79, v47
	v_and_b32_e32 v47, -8, v47
	v_sub_u32_e32 v47, v79, v47
	v_xor_b32_e32 v43, v43, v47
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v47, 6, v79
	v_add3_u32 v41, v45, v47, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[84:87] offset:32
	v_add_u32_e32 v47, 0x100, v40
	v_ashrrev_i32_e32 v80, 31, v47
	v_lshrrev_b32_e32 v80, 30, v80
	v_add_u32_e32 v80, v47, v80
	v_ashrrev_i32_e32 v81, 2, v80
	v_sub_u32_e32 v79, v81, v79
	v_and_b32_e32 v80, -4, v80
	v_sub_u32_e32 v47, v47, v80
	v_add_u32_e32 v47, v47, v52
	v_lshrrev_b32_e32 v80, 29, v81
	v_add_u32_e32 v80, v81, v80
	v_and_b32_e32 v80, -8, v80
	v_sub_u32_e32 v80, v81, v80
	v_xor_b32_e32 v47, v47, v80
	v_sub_u32_e32 v43, v47, v43
	v_lshlrev_b32_e32 v79, 6, v79
	v_lshl_add_u32 v43, v43, 3, v79
	v_lshlrev_b32_e32 v79, 1, v43
	v_add3_u32 v45, v45, 32, v79
	ds_write_b128 v45, v[88:91]
	v_add_u32_e32 v40, 0x180, v40
	v_ashrrev_i32_e32 v45, 31, v40
	v_lshrrev_b32_e32 v45, 30, v45
	v_add_u32_e32 v45, v40, v45
	v_ashrrev_i32_e32 v79, 2, v45
	v_sub_u32_e32 v80, v79, v81
	v_and_b32_e32 v45, 0xffffffc, v45
	v_sub_u32_e32 v40, v40, v45
	v_add_u32_e32 v40, v40, v52
	v_lshrrev_b32_e32 v45, 29, v79
	v_add_u32_e32 v45, v79, v45
	v_and_b32_e32 v45, 0xffffff8, v45
	v_sub_u32_e32 v45, v79, v45
	v_xor_b32_e32 v40, v40, v45
	v_sub_u32_e32 v40, v40, v47
	v_lshlrev_b32_e32 v40, 4, v40
	v_lshlrev_b32_e32 v45, 7, v80
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v40, v40, v45, v41
	ds_write_b128 v40, v[92:95] offset:32
	s_mov_b32 s91, 0
	s_and_b64 vcc, exec, s[12:13]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB14_14
; %bb.11:                               ; %.preheader.i263.i.i.i.i
	s_max_i32 s2, s6, 2
	v_mad_u64_u32 v[42:43], s[0:1], s17, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s17, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s17, v46, v[32:33]
	s_add_i32 s33, s4, 62
	s_lshl_b32 s90, s2, 4
	s_add_i32 s90, s90, -16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s8
	v_mov_b32_e32 v45, s9
	v_mov_b32_e32 v47, s10
	v_mov_b32_e32 v79, s80
	v_mov_b32_e32 v80, s81
	v_mov_b32_e32 v81, s82
	v_mov_b32_e32 v41, v40
.LBB14_12:                              ; %.lr.ph.i659.i264.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s92, s91, 16
	v_add_u32_e32 v82, s91, v32
	v_readfirstlane_b32 s80, v33
	s_sub_i32 s0, s33, 30
	v_add_u32_e32 v83, 16, v82
	v_add_u32_e32 v84, 17, v82
	v_add_u32_e32 v85, 18, v82
	v_add_u32_e32 v86, 19, v82
	v_add_u32_e32 v87, 20, v82
	v_add_u32_e32 v88, 21, v82
	v_add_u32_e32 v89, 22, v82
	v_add_u32_e32 v90, 23, v82
	s_ashr_i32 s6, s80, 31
	v_mov_b32_e32 v82, s0
	v_lshl_add_u32 v93, s80, 5, v48
	v_cmp_gt_i32_e32 vcc, s27, v84
	v_cmp_gt_i32_e64 s[0:1], s27, v85
	v_cmp_gt_i32_e64 s[2:3], s27, v86
	v_cmp_gt_i32_e64 s[4:5], s27, v87
	v_cmp_gt_i32_e64 s[16:17], s27, v88
	v_cmp_gt_i32_e64 s[18:19], s27, v89
	v_cmp_gt_i32_e64 s[22:23], s27, v90
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[24:25], s11, v90
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[26:27], s11, v89
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[28:29], s11, v88
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[64:65], s11, v87
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[66:67], s11, v86
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[68:69], s11, v85
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_gt_i32_e64 s[70:71], s11, v83
	s_lshr_b32 s81, s6, 30
	s_and_b64 s[74:75], s[30:31], vcc
	s_and_b64 s[76:77], s[30:31], s[0:1]
	s_and_b64 s[78:79], s[30:31], s[2:3]
	s_and_b64 s[62:63], s[30:31], s[4:5]
	s_and_b64 s[60:61], s[30:31], s[16:17]
	s_and_b64 s[58:59], s[30:31], s[18:19]
	s_and_b64 s[56:57], s[30:31], s[22:23]
	s_and_b64 s[40:41], s[34:35], s[22:23]
	s_and_b64 s[42:43], s[34:35], s[24:25]
	s_and_b64 s[44:45], s[34:35], s[26:27]
	s_and_b64 s[46:47], s[34:35], s[28:29]
	s_and_b64 s[12:13], s[34:35], s[64:65]
	s_and_b64 s[14:15], s[34:35], s[66:67]
	s_and_b64 s[52:53], s[34:35], s[68:69]
	s_and_b64 s[54:55], s[34:35], s[70:71]
	s_and_b64 s[6:7], s[36:37], s[70:71]
	s_and_b64 s[8:9], s[36:37], vcc
	s_and_b64 s[10:11], s[36:37], s[0:1]
	s_and_b64 s[48:49], s[36:37], s[2:3]
	s_and_b64 s[50:51], s[36:37], s[4:5]
	s_and_b64 s[16:17], s[36:37], s[16:17]
	s_and_b64 s[18:19], s[36:37], s[18:19]
	s_and_b64 s[84:85], s[36:37], s[22:23]
	s_and_b64 vcc, s[38:39], s[22:23]
	s_and_b64 s[0:1], s[38:39], s[24:25]
	s_and_b64 s[72:73], s[38:39], s[26:27]
	s_and_b64 s[4:5], s[38:39], s[28:29]
	s_and_b64 s[22:23], s[38:39], s[64:65]
	s_and_b64 s[24:25], s[38:39], s[66:67]
	s_and_b64 s[26:27], s[38:39], s[68:69]
	s_add_i32 s2, s80, s81
	s_and_b32 s2, s2, 0x3fffffc
	s_sub_i32 s2, s80, s2
	v_lshl_or_b32 v96, s2, 6, v49
	s_and_b64 s[28:29], s[38:39], s[70:71]
	s_and_b64 s[2:3], s[30:31], s[70:71]
	s_add_i32 s64, s91, 17
	v_readlane_b32 s68, v174, 23
	v_readlane_b32 s69, v174, 24
	v_readlane_b32 s70, v174, 25
	v_readlane_b32 s71, v174, 26
	s_cmp_gt_i32 s71, s64
	v_add_u32_e32 v89, s91, v38
	v_readfirstlane_b32 s80, v43
	v_readfirstlane_b32 s81, v45
	v_readfirstlane_b32 s82, v47
	s_nop 4
	buffer_load_ubyte v83, v89, s[80:83], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v83, 0, v83, s[2:3]
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s64, s33, 28
	v_mov_b32_e32 v94, s64
	s_add_i32 s64, s91, 18
	v_readlane_b32 s68, v174, 23
	v_readlane_b32 s69, v174, 24
	v_readlane_b32 s70, v174, 25
	v_readlane_b32 s71, v174, 26
	s_cmp_gt_i32 s71, s64
	buffer_load_ubyte v84, v89, s[80:83], 0 offen offset:17
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v84, 0, v84, s[74:75]
	s_cselect_b64 s[64:65], -1, 0
	s_sub_i32 s66, s33, 26
	v_mov_b32_e32 v95, s66
	s_add_i32 s66, s91, 19
	v_readlane_b32 s68, v174, 23
	v_readlane_b32 s69, v174, 24
	v_readlane_b32 s70, v174, 25
	v_readlane_b32 s71, v174, 26
	s_cmp_gt_i32 s71, s66
	buffer_load_ubyte v85, v89, s[80:83], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v85, 0, v85, s[76:77]
	s_cselect_b64 s[66:67], -1, 0
	s_sub_i32 s68, s33, 24
	v_mov_b32_e32 v97, s68
	s_add_i32 s68, s91, 20
	v_readlane_b32 s96, v174, 23
	v_readlane_b32 s97, v174, 24
	v_readlane_b32 s98, v174, 25
	v_readlane_b32 s99, v174, 26
	s_cmp_gt_i32 s99, s68
	buffer_load_ubyte v86, v89, s[80:83], 0 offen offset:19
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v86, 0, v86, s[78:79]
	s_cselect_b64 s[68:69], -1, 0
	s_sub_i32 s70, s33, 22
	v_mov_b32_e32 v98, s70
	s_add_i32 s70, s91, 21
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s70
	buffer_load_ubyte v87, v89, s[80:83], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v87, 0, v87, s[62:63]
	s_cselect_b64 s[62:63], -1, 0
	s_sub_i32 s70, s33, 20
	v_mov_b32_e32 v99, s70
	s_add_i32 s70, s91, 22
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s70
	buffer_load_ubyte v88, v89, s[80:83], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v88, 0, v88, s[60:61]
	s_cselect_b64 s[60:61], -1, 0
	s_sub_i32 s70, s33, 18
	v_mov_b32_e32 v100, s70
	s_add_i32 s70, s91, 23
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s70
	v_add_u32_e32 v102, s91, v46
	buffer_load_ubyte v90, v89, s[80:83], 0 offen offset:22
	buffer_load_ubyte v91, v89, s[80:83], 0 offen offset:23
	buffer_load_ubyte v92, v102, s[80:83], 0 offen offset:16
	buffer_load_ubyte v103, v102, s[80:83], 0 offen offset:17
	buffer_load_ubyte v104, v102, s[80:83], 0 offen offset:18
	buffer_load_ubyte v105, v102, s[80:83], 0 offen offset:19
	buffer_load_ubyte v106, v102, s[80:83], 0 offen offset:20
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v89, 0, v90, s[58:59]
	s_cselect_b64 s[58:59], -1, 0
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v90, 0, v91, s[56:57]
	s_add_i32 s56, s33, -16
	s_add_i32 s57, s91, 31
	v_mov_b32_e32 v101, s56
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s57
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v91, 0, v92, s[54:55]
	s_cselect_b64 s[54:55], -1, 0
	s_add_i32 s70, s91, 30
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s57
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v92, 0, v103, s[52:53]
	s_cselect_b64 s[56:57], -1, 0
	s_add_i32 s52, s33, -2
	v_mov_b32_e32 v134, s52
	s_add_i32 s52, s91, 29
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s70
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v135, 0, v104, s[14:15]
	s_cselect_b64 s[14:15], -1, 0
	s_add_i32 s53, s33, -4
	v_mov_b32_e32 v136, s53
	s_add_i32 s53, s91, 28
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s52
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v137, 0, v105, s[12:13]
	s_cselect_b64 s[70:71], -1, 0
	s_add_i32 s12, s33, -6
	v_mov_b32_e32 v138, s12
	s_add_i32 s12, s91, 27
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s53
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v139, 0, v106, s[46:47]
	s_cselect_b64 s[74:75], -1, 0
	s_add_i32 s13, s33, -8
	v_mov_b32_e32 v140, s13
	s_add_i32 s13, s91, 26
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s12
	s_cselect_b64 s[76:77], -1, 0
	s_add_i32 s12, s33, -10
	v_mov_b32_e32 v141, s12
	v_add_u32_e32 v103, s91, v44
	v_add_u32_e32 v104, s91, v42
	s_add_i32 s12, s91, 25
	v_readlane_b32 s96, v174, 23
	v_readlane_b32 s97, v174, 24
	v_readlane_b32 s98, v174, 25
	v_readlane_b32 s99, v174, 26
	s_cmp_ge_i32 s99, s13
	buffer_load_ubyte v105, v102, s[80:83], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v142, 0, v105, s[44:45]
	s_cselect_b64 s[78:79], -1, 0
	s_add_i32 s13, s33, -12
	v_mov_b32_e32 v143, s13
	v_mov_b32_e32 v118, 0
	v_mov_b32_e32 v120, 0
	v_mov_b32_e32 v122, 0
	v_mov_b32_e32 v124, 0
	v_mov_b32_e32 v119, 0
	v_mov_b32_e32 v121, 0
	v_mov_b32_e32 v123, 0
	v_mov_b32_e32 v125, 0
	v_mov_b32_e32 v126, 0
	v_mov_b32_e32 v128, 0
	v_mov_b32_e32 v130, 0
	v_mov_b32_e32 v132, 0
	v_mov_b32_e32 v127, 0
	v_mov_b32_e32 v129, 0
	v_mov_b32_e32 v131, 0
	v_mov_b32_e32 v133, 0
	v_mov_b32_e32 v144, s33
	buffer_load_ubyte v145, v102, s[80:83], 0 offen offset:22
	buffer_load_ubyte v146, v102, s[80:83], 0 offen offset:23
	buffer_load_ubyte v147, v103, s[80:83], 0 offen offset:16
	buffer_load_ubyte v148, v103, s[80:83], 0 offen offset:17
	buffer_load_ubyte v149, v103, s[80:83], 0 offen offset:18
	buffer_load_ubyte v150, v103, s[80:83], 0 offen offset:19
	buffer_load_ubyte v151, v103, s[80:83], 0 offen offset:20
	buffer_load_ubyte v152, v103, s[80:83], 0 offen offset:21
	buffer_load_ubyte v153, v103, s[80:83], 0 offen offset:22
	buffer_load_ubyte v154, v103, s[80:83], 0 offen offset:23
	buffer_load_ubyte v155, v104, s[80:83], 0 offen offset:16
	buffer_load_ubyte v156, v104, s[80:83], 0 offen offset:17
	buffer_load_ubyte v157, v104, s[80:83], 0 offen offset:18
	buffer_load_ubyte v158, v104, s[80:83], 0 offen offset:19
	buffer_load_ubyte v159, v104, s[80:83], 0 offen offset:20
	buffer_load_ubyte v160, v104, s[80:83], 0 offen offset:21
	buffer_load_ubyte v161, v104, s[80:83], 0 offen offset:22
	buffer_load_ubyte v162, v104, s[80:83], 0 offen offset:23
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s80, v79
	v_readfirstlane_b32 s81, v80
	v_readfirstlane_b32 s82, v81
	v_ashrrev_i32_e32 v102, 31, v93
	v_add_u32_e32 v103, 0x80, v93
	v_add_u32_e32 v104, 0x100, v93
	v_add_u32_e32 v105, 0x180, v93
	v_lshrrev_b32_e32 v102, 30, v102
	v_ashrrev_i32_e32 v106, 31, v103
	v_ashrrev_i32_e32 v107, 31, v104
	v_ashrrev_i32_e32 v108, 31, v105
	v_add_u32_e32 v102, v93, v102
	v_lshrrev_b32_e32 v106, 30, v106
	v_lshrrev_b32_e32 v107, 30, v107
	v_lshrrev_b32_e32 v108, 30, v108
	v_ashrrev_i32_e32 v109, 2, v102
	v_and_b32_e32 v102, -4, v102
	v_add_u32_e32 v106, v103, v106
	v_add_u32_e32 v107, v104, v107
	v_add_u32_e32 v108, v105, v108
	v_sub_u32_e32 v93, v93, v102
	v_lshrrev_b32_e32 v102, 29, v109
	v_lshlrev_b32_e32 v110, 7, v109
	v_ashrrev_i32_e32 v111, 2, v106
	v_and_b32_e32 v106, -4, v106
	v_ashrrev_i32_e32 v112, 2, v107
	v_and_b32_e32 v107, -4, v107
	v_ashrrev_i32_e32 v113, 2, v108
	v_and_b32_e32 v108, 0xffffffc, v108
	v_ashrrev_i32_e32 v114, 31, v96
	v_add_u32_e32 v115, 0x100, v96
	v_add_u32_e32 v93, v93, v52
	v_add_u32_e32 v102, v109, v102
	v_sub_u32_e32 v103, v103, v106
	v_lshrrev_b32_e32 v106, 29, v111
	v_lshlrev_b32_e32 v116, 6, v111
	v_sub_u32_e32 v117, v112, v111
	v_sub_u32_e32 v104, v104, v107
	v_lshrrev_b32_e32 v107, 29, v112
	v_sub_u32_e32 v163, v113, v112
	v_sub_u32_e32 v105, v105, v108
	v_lshrrev_b32_e32 v108, 29, v113
	v_lshrrev_b32_e32 v114, 30, v114
	v_ashrrev_i32_e32 v164, 31, v115
	v_and_b32_e32 v102, -8, v102
	v_add_u32_e32 v103, v103, v52
	v_add_u32_e32 v106, v111, v106
	v_add_u32_e32 v104, v104, v52
	v_add_u32_e32 v107, v112, v107
	v_lshlrev_b32_e32 v117, 6, v117
	v_add_u32_e32 v105, v105, v52
	v_add_u32_e32 v108, v113, v108
	v_lshlrev_b32_e32 v163, 7, v163
	v_add_u32_e32 v114, v96, v114
	v_lshrrev_b32_e32 v164, 30, v164
	v_sub_u32_e32 v102, v109, v102
	v_and_b32_e32 v106, -8, v106
	v_and_b32_e32 v107, -8, v107
	v_and_b32_e32 v108, 0xffffff8, v108
	v_ashrrev_i32_e32 v109, 2, v114
	v_and_b32_e32 v114, -4, v114
	v_add_u32_e32 v164, v115, v164
	v_xor_b32_e32 v93, v93, v102
	v_sub_u32_e32 v102, v111, v106
	v_sub_u32_e32 v106, v112, v107
	v_sub_u32_e32 v107, v113, v108
	v_sub_u32_e32 v96, v96, v114
	v_lshrrev_b32_e32 v108, 29, v109
	v_lshlrev_b32_e32 v111, 6, v109
	v_ashrrev_i32_e32 v112, 2, v164
	v_and_b32_e32 v113, -4, v164
	v_lshlrev_b32_e32 v114, 3, v93
	v_lshl_add_u32 v164, v93, 4, v110
	v_xor_b32_e32 v102, v103, v102
	v_xor_b32_e32 v103, v104, v106
	v_xor_b32_e32 v104, v105, v107
	v_add_u32_e32 v96, v96, v53
	v_add_u32_e32 v105, v109, v108
	v_sub_u32_e32 v106, v115, v113
	v_lshrrev_b32_e32 v107, 29, v112
	v_lshlrev_b32_e32 v108, 7, v112
	v_sub_u32_e32 v93, v102, v93
	v_sub_u32_e32 v102, v103, v102
	v_sub_u32_e32 v103, v104, v103
	v_and_b32_e32 v104, -8, v105
	v_add_u32_e32 v105, v96, v55
	v_add_u32_e32 v106, v106, v53
	v_add_u32_e32 v107, v112, v107
	v_lshlrev_b32_e32 v93, 3, v93
	v_lshl_add_u32 v102, v102, 3, v117
	v_lshlrev_b32_e32 v103, 4, v103
	v_sub_u32_e32 v104, v109, v104
	v_and_b32_e32 v107, -8, v107
	v_add_u32_e32 v109, v106, v55
	v_add3_u32 v93, v114, v116, v93
	v_lshlrev_b32_e32 v110, 1, v102
	v_xor_b32_e32 v96, v96, v104
	v_xor_b32_e32 v104, v105, v104
	v_sub_u32_e32 v105, v112, v107
	v_lshlrev_b32_e32 v165, 1, v93
	v_add_lshl_u32 v93, v102, v93, 1
	v_lshlrev_b32_e32 v102, 3, v96
	v_sub_u32_e32 v104, v104, v96
	v_xor_b32_e32 v106, v106, v105
	v_xor_b32_e32 v105, v109, v105
	v_lshlrev_b32_e32 v107, 4, v96
	v_add3_u32 v166, v165, 32, v110
	v_add3_u32 v163, v103, v163, v93
	v_sub_u32_e32 v93, v106, v96
	v_sub_u32_e32 v96, v105, v96
	v_add_lshl_u32 v102, v102, v111, 1
	v_add3_u32 v103, v107, v108, 32
	v_lshlrev_b32_e32 v104, 4, v104
	v_lshl_add_u32 v93, v93, 4, v103
	v_add3_u32 v110, v102, 32, v104
	v_lshl_add_u32 v96, v96, 4, v103
	ds_read_b128 v[102:105], v102 offset:32
	ds_read_b128 v[106:109], v93
	ds_read_b128 v[110:113], v110
	ds_read_b128 v[114:117], v96
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v144, v144, s[80:83], 0 offen
	s_nop 0
	buffer_load_ushort v167, v82, s[80:83], 0 offen
	buffer_load_ushort v168, v94, s[80:83], 0 offen
	buffer_load_ushort v169, v95, s[80:83], 0 offen
	buffer_load_ushort v170, v97, s[80:83], 0 offen
	buffer_load_ushort v171, v98, s[80:83], 0 offen
	buffer_load_ushort v172, v99, s[80:83], 0 offen
	s_nop 0
	buffer_load_ushort v100, v100, s[80:83], 0 offen
	s_nop 0
	buffer_load_ushort v101, v101, s[80:83], 0 offen
	v_dot2c_f32_f16_e32 v118, v76, v102
	v_dot2c_f32_f16_e32 v120, v75, v103
	v_dot2c_f32_f16_e32 v122, v73, v104
	v_dot2c_f32_f16_e32 v124, v74, v105
	v_dot2c_f32_f16_e32 v119, v76, v106
	v_dot2c_f32_f16_e32 v121, v75, v107
	v_dot2c_f32_f16_e32 v123, v73, v108
	v_dot2c_f32_f16_e32 v125, v74, v109
	v_dot2c_f32_f16_e32 v126, v72, v110
	v_dot2c_f32_f16_e32 v128, v78, v111
	v_dot2c_f32_f16_e32 v130, v77, v112
	v_dot2c_f32_f16_e32 v132, v39, v113
	v_dot2c_f32_f16_e32 v127, v72, v114
	v_dot2c_f32_f16_e32 v129, v78, v115
	v_dot2c_f32_f16_e32 v131, v77, v116
	v_dot2c_f32_f16_e32 v133, v39, v117
	v_pk_add_f32 v[40:41], v[40:41], v[118:119]
	buffer_load_ushort v39, v134, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[120:121], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[122:123], v[40:41]
	buffer_load_ushort v78, v136, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[124:125], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[126:127], v[40:41]
	buffer_load_ushort v102, v138, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[128:129], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[130:131], v[40:41]
	v_readlane_b32 s44, v174, 23
	v_readlane_b32 s45, v174, 24
	v_readlane_b32 s46, v174, 25
	v_readlane_b32 s47, v174, 26
	s_cmp_ge_i32 s47, s12
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v93, 0, v145, s[42:43]
	s_cselect_b64 s[88:89], -1, 0
	s_add_i32 s12, s33, -14
	v_mov_b32_e32 v72, s12
	s_mov_b32 s91, s92
	buffer_load_ushort v103, v140, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[132:133], v[40:41]
	buffer_load_ushort v104, v141, s[80:83], 0 offen
	buffer_load_ushort v105, v143, s[80:83], 0 offen
	v_readlane_b32 s44, v174, 23
	v_readlane_b32 s45, v174, 24
	v_readlane_b32 s46, v174, 25
	v_readlane_b32 s47, v174, 26
	s_cmp_gt_i32 s47, s92
	buffer_load_ushort v106, v72, s[80:83], 0 offen
	s_waitcnt vmcnt(32)
	v_cndmask_b32_e64 v94, 0, v146, s[40:41]
	s_cselect_b64 s[80:81], -1, 0
	s_add_i32 s33, s33, 32
	s_and_b64 s[40:41], s[86:87], s[2:3]
	s_and_b64 s[42:43], s[86:87], s[64:65]
	s_and_b64 s[44:45], s[86:87], s[66:67]
	s_and_b64 s[46:47], s[86:87], s[68:69]
	s_and_b64 s[2:3], s[86:87], s[62:63]
	s_and_b64 s[12:13], s[86:87], s[60:61]
	s_and_b64 s[54:55], s[86:87], s[54:55]
	s_and_b64 s[52:53], s[86:87], s[58:59]
	s_and_b64 s[56:57], s[86:87], s[56:57]
	s_and_b64 s[58:59], s[86:87], s[14:15]
	s_and_b64 s[60:61], s[86:87], s[70:71]
	s_and_b64 s[62:63], s[86:87], s[74:75]
	s_and_b64 s[64:65], s[86:87], s[76:77]
	s_and_b64 s[66:67], s[86:87], s[78:79]
	s_and_b64 s[68:69], s[86:87], s[88:89]
	s_and_b64 s[70:71], s[86:87], s[80:81]
	s_cmp_lg_u32 s90, s92
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e64 v95, 0, v147, s[6:7]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e64 v96, 0, v148, s[8:9]
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v97, 0, v149, s[10:11]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e64 v98, 0, v150, s[48:49]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e64 v99, 0, v151, s[50:51]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e64 v107, 0, v152, s[16:17]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e64 v108, 0, v153, s[18:19]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e64 v109, 0, v154, s[84:85]
	s_waitcnt vmcnt(23)
	v_cndmask_b32_e64 v110, 0, v155, s[28:29]
	s_waitcnt vmcnt(22)
	v_cndmask_b32_e64 v111, 0, v156, s[26:27]
	s_waitcnt vmcnt(21)
	v_cndmask_b32_e64 v112, 0, v157, s[24:25]
	v_readlane_b32 s24, v174, 23
	v_readlane_b32 s25, v174, 24
	v_readlane_b32 s26, v174, 25
	v_readlane_b32 s27, v174, 26
	s_waitcnt vmcnt(20)
	v_cndmask_b32_e64 v113, 0, v158, s[22:23]
	s_waitcnt vmcnt(19)
	v_cndmask_b32_e64 v114, 0, v159, s[4:5]
	s_waitcnt vmcnt(18)
	v_cndmask_b32_e64 v115, 0, v160, s[72:73]
	s_waitcnt vmcnt(17)
	v_cndmask_b32_e64 v116, 0, v161, s[0:1]
	s_waitcnt vmcnt(16)
	v_cndmask_b32_e32 v117, 0, v162, vcc
	v_cvt_f32_fp8_sdwa v118, v83 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v72, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v73, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v74, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v75, v87 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v76, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v77, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v119, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v120, v91 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v82, v92 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v83, v135 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v84, v137 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v85, v139 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v86, v142 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v87, v93 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v121, v94 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v122, v95 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v88, v96 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v93, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v107, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v108, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v94, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v95, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v113 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v114 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v115 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v116 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v109, v117 src0_sel:BYTE_0
	v_fma_mixlo_f16 v110, s24, v118, 0
	v_pk_mul_f32 v[72:73], s[20:21], v[72:73]
	v_pk_mul_f32 v[74:75], s[20:21], v[74:75]
	v_pk_mul_f32 v[76:77], s[20:21], v[76:77]
	v_fma_mixlo_f16 v111, s24, v120, 0
	v_pk_mul_f32 v[82:83], s[20:21], v[82:83]
	v_pk_mul_f32 v[84:85], s[20:21], v[84:85]
	v_pk_mul_f32 v[86:87], s[20:21], v[86:87]
	v_fma_mixlo_f16 v112, s24, v122, 0
	v_pk_mul_f32 v[88:89], s[20:21], v[88:89]
	v_pk_mul_f32 v[90:91], s[20:21], v[90:91]
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	v_fma_mixlo_f16 v108, s24, v108, 0
	v_pk_mul_f32 v[94:95], s[20:21], v[94:95]
	v_pk_mul_f32 v[96:97], s[20:21], v[96:97]
	v_pk_mul_f32 v[98:99], s[20:21], v[98:99]
	v_cvt_f16_f32_e32 v72, v72
	v_cvt_f16_f32_e32 v73, v73
	v_cvt_f16_f32_e32 v113, v74
	v_cvt_f16_f32_e32 v74, v75
	v_cvt_f16_f32_e32 v75, v77
	v_cvt_f16_f32_e32 v76, v76
	v_cvt_f16_f32_e32 v77, v82
	v_cvt_f16_f32_e32 v82, v83
	v_cvt_f16_f32_e32 v83, v84
	v_cvt_f16_f32_e32 v84, v85
	v_cvt_f16_f32_e32 v85, v87
	v_cvt_f16_f32_e32 v86, v86
	v_cvt_f16_f32_e32 v114, v88
	v_cvt_f16_f32_e32 v87, v89
	v_cvt_f16_f32_e32 v90, v90
	v_cvt_f16_f32_e32 v88, v91
	v_cvt_f16_f32_e32 v89, v93
	v_cvt_f16_f32_e32 v91, v92
	v_cvt_f16_f32_e32 v94, v94
	v_cvt_f16_f32_e32 v95, v95
	v_cvt_f16_f32_e32 v96, v96
	v_cvt_f16_f32_e32 v92, v97
	v_cvt_f16_f32_e32 v93, v99
	v_cvt_f16_f32_e32 v97, v98
	v_pack_b32_f16 v74, v74, v76
	v_pack_b32_f16 v73, v73, v113
	v_pack_b32_f16 v72, v110, v72
	v_fma_mixhi_f16 v75, s24, v119, 0
	v_pack_b32_f16 v84, v84, v86
	v_pack_b32_f16 v83, v82, v83
	v_pack_b32_f16 v82, v111, v77
	v_fma_mixhi_f16 v85, s24, v121, 0
	v_pack_b32_f16 v88, v88, v91
	v_pack_b32_f16 v87, v87, v90
	v_pack_b32_f16 v86, v112, v114
	v_fma_mixhi_f16 v89, s24, v107, 0
	v_pack_b32_f16 v92, v92, v97
	v_pack_b32_f16 v91, v95, v96
	v_pack_b32_f16 v90, v108, v94
	v_fma_mixhi_f16 v93, s24, v109, 0
	ds_write_b128 v164, v[72:75] offset:32
	ds_write_b128 v165, v[82:85] offset:32
	ds_write_b128 v166, v[86:89]
	ds_write_b128 v163, v[90:93] offset:32
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v72, 16, v167
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v73, 16, v168
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v74, 16, v169
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v75, 16, v170
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v76, 16, v171
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v77, 16, v172
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v82, 16, v100
	v_lshlrev_b32_e32 v83, 16, v144
	v_cvt_f16_f32_e32 v73, v73
	v_cvt_f16_f32_e32 v74, v74
	v_cvt_f16_f32_e32 v75, v75
	v_cvt_f16_f32_e32 v76, v76
	v_cvt_f16_f32_e32 v77, v77
	v_cvt_f16_f32_e32 v82, v82
	v_cvt_f16_f32_e32 v72, v72
	v_cvt_f16_f32_e32 v83, v83
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v84, 16, v101
	v_cvt_f16_f32_e32 v84, v84
	v_cndmask_b32_e64 v72, 0, v72, s[70:71]
	v_cndmask_b32_e64 v73, 0, v73, s[40:41]
	v_cndmask_b32_e64 v74, 0, v74, s[42:43]
	v_cndmask_b32_e64 v75, 0, v75, s[44:45]
	v_cndmask_b32_e64 v85, 0, v76, s[46:47]
	v_cndmask_b32_e64 v77, 0, v77, s[2:3]
	v_cndmask_b32_e64 v82, 0, v82, s[12:13]
	v_cndmask_b32_e64 v83, 0, v83, s[54:55]
	v_pack_b32_f16 v76, v72, v73
	v_pack_b32_f16 v75, v74, v75
	v_pack_b32_f16 v73, v85, v77
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v39, 16, v39
	v_cndmask_b32_e64 v72, 0, v84, s[52:53]
	v_cvt_f16_f32_e32 v39, v39
	v_pack_b32_f16 v74, v82, v72
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v72, 16, v78
	v_cvt_f16_f32_e32 v72, v72
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v77, 16, v102
	v_cvt_f16_f32_e32 v77, v77
	v_cndmask_b32_e64 v39, 0, v39, s[56:57]
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v78, 16, v103
	v_pack_b32_f16 v39, v39, v83
	v_cvt_f16_f32_e32 v78, v78
	v_cndmask_b32_e64 v72, 0, v72, s[58:59]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v82, 16, v104
	v_cvt_f16_f32_e32 v82, v82
	v_cndmask_b32_e64 v77, 0, v77, s[60:61]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v83, 16, v105
	v_pack_b32_f16 v77, v77, v72
	v_cvt_f16_f32_e32 v72, v83
	v_cndmask_b32_e64 v78, 0, v78, s[62:63]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v83, 16, v106
	v_cvt_f16_f32_e32 v83, v83
	v_cndmask_b32_e64 v82, 0, v82, s[64:65]
	v_pack_b32_f16 v78, v82, v78
	v_cndmask_b32_e64 v72, 0, v72, s[66:67]
	v_cndmask_b32_e64 v82, 0, v83, s[68:69]
	v_pack_b32_f16 v72, v82, v72
	s_cbranch_scc1 .LBB14_12
; %bb.13:                               ; %_ZNK7ck_tile10static_forILi0ELi3ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS7_IJLi1ELi4ELi1EEEENS7_IJLi1ELi64ELi8EEEES9_SA_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSQ_IJiiEEESS_Lb0EEENS_9right_padIiiLb0EEESV_EEENSQ_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSQ_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi1ELin1ELin1EEEES16_EELNS_21memory_operation_enumE0EEENSQ_IJNS_8constantILi1EEENS1A_ILi16EEEEEEEENSI_INSJ_INSK_ILSL_1EKS5_lLb1ELSN_0EEES17_LS18_0EEENSQ_IJNS1A_ILi512EEES1C_EEEEENSI_INSJ_INSK_ILSL_1EKDF16_lLb1ELSN_0EEENSP_INSQ_IJNSR_INSQ_IJiEEES1N_Lb0EEESV_EEENSQ_IJS2
	v_readlane_b32 s16, v174, 27
	v_readlane_b32 s17, v174, 28
	v_readlane_b32 s18, v174, 29
	v_readlane_b32 s19, v174, 30
	s_branch .LBB14_15
.LBB14_14:
	v_mov_b32_e32 v40, 0
.LBB14_15:                              ; %Flow
	v_readlane_b32 s15, v174, 0
	v_readlane_b32 s16, v174, 1
	v_readlane_b32 s20, v174, 17
	v_readlane_b32 s21, v174, 18
	v_readlane_b32 s28, v174, 19
	v_readlane_b32 s29, v174, 20
	v_readlane_b32 s30, v174, 21
	v_readlane_b32 s31, v174, 22
	v_readlane_b32 s36, v173, 20
	v_readlane_b32 s37, v173, 21
	v_readlane_b32 s38, v173, 22
	v_readlane_b32 s39, v173, 23
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v70, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v68, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v66, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v67, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v70, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v68, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v66, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v67, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v71, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v69, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v65, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v64, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v71, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v69, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v65, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v64, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v62, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v61, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v59, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v60, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v62, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v61, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v59, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v60, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v63, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v58, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v57, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v56, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v63, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v58, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v57, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v56, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s2, s1
	v_lshl_or_b32 v0, s1, 6, v49
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v53
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v55
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v53
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v55
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v76, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v75, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v73, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v74, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v76, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v75, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v73, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v74, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v72, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v78, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v77, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v72, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v78, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v77, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s95, 31
	s_lshr_b32 s3, s1, 26
	s_add_i32 s3, s95, s3
	s_andn2_b32 s3, s3, 63
	s_sub_i32 s3, s95, s3
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s95, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s3, v50
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v50
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[4:5], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[4:5], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[4:5], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[4:5], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[4:5], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s3, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v50
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB14_17
; %bb.16:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[4:5], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[4:5], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s2, s2, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s2
	ds_write_b32 v6, v1
.LBB14_17:                              ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s20, s16
	s_mul_i32 s0, s20, s16
	v_readlane_b32 s2, v173, 24
	s_add_i32 s4, s94, -1
	s_mul_i32 s4, s18, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s2, s2, -1
	s_add_i32 s2, s2, s4
	s_add_u32 s0, s36, s0
	s_addc_u32 s1, s37, s1
	v_readlane_b32 s4, v174, 2
	s_lshl_b32 s4, s4, 6
	s_and_b32 s4, s4, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s4, v49
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s3, s3, 4
	v_mov_b32_e32 v1, s3
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s30, s95, 1
	s_mov_b32 s31, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[28:31], 0 offen
	buffer_load_ushort v12, v1, s[28:31], 0 offen offset:512
	buffer_load_ushort v13, v1, s[28:31], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[28:31], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[28:31], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[28:31], 0 offen offset:2560
	s_mov_b32 s8, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s5, v33
	s_add_i32 s6, s2, 1
	s_lshl_b32 s4, s5, 5
	s_add_i32 s2, s4, s15
	v_add_u32_e32 v19, s2, v48
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s18
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s28, s0
	s_mov_b32 s29, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s30, s6
	v_lshl_add_u32 v27, s18, 7, v26
	v_div_scale_f32 v28, s[2:3], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[28:31], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[28:31], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s95, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s95, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s95, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s95, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s95, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s95, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s2, s5, 2
	s_lshl_b32 s3, s5, 6
	s_and_b32 s3, s3, 0xc0
	v_or_b32_e32 v12, s3, v49
	v_add_u32_e32 v13, s2, v51
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s2, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s2
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s2, 0x600
	v_mul_lo_u32 v13, v13, s2
	v_and_or_b32 v13, v50, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s2, 0x2000
	v_add3_u32 v15, v16, s2, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[2:3], s95, v32
	v_cmp_gt_i32_e32 vcc, s94, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s6
	s_and_b64 s[0:1], s[2:3], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s94, v14
	s_and_b64 s[2:3], s[2:3], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[2:3]
	v_cndmask_b32_e64 v15, 0, v9, s[2:3]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s25, v8, 0
	s_mov_b32 s2, s25
	s_mov_b32 s3, s25
	v_pk_mul_f32 v[6:7], s[24:25], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[24:25], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[24:25], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s25, v7, 0
	v_pk_mul_f32 v[6:7], s[24:25], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[24:25], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[24:25], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s25, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s25, v17, 0
	v_add_u32_e32 v5, s4, v48
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v52
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v52
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v54
	v_mul_lo_u32 v6, s18, v14
	v_or_b32_e32 v7, 16, v32
.LBB14_18:                              ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s95, v7
	v_readfirstlane_b32 s28, v2
	v_readfirstlane_b32 s29, v3
	v_readfirstlane_b32 s30, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s9, v33
	s_add_i32 s10, s8, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[28:31], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[28:31], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s11, s9, 31
	v_lshl_add_u32 v8, s9, 5, v48
	s_lshr_b32 s11, s11, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s11, s9, s11
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s12, s11, 2
	s_and_b32 s11, s11, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s9, s9, s11
	s_mul_hi_i32 s11, s12, 0x2aaaaaab
	s_mul_i32 s13, s12, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s14, s11, 31
	s_ashr_i32 s11, s11, 5
	v_lshl_or_b32 v13, s9, 6, v49
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s9, s11, s14
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v52
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s9, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v52
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s9, s12, s9
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s10, s9, s10
	s_xor_b32 s9, s9, s8
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s8, s8, 2
	s_sub_i32 s10, s10, s9
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s9, s9, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v53
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s9, s9, s13
	s_lshl_b32 s10, s10, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s11, s9, 0x2000
	v_mov_b32_e32 v10, s9
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s9, s11, s10
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s9
	s_cmpk_lg_i32 s8, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s25, v28, 0
	v_pk_mul_f32 v[8:9], s[2:3], v[8:9]
	v_pk_mul_f32 v[10:11], s[2:3], v[10:11]
	v_pk_mul_f32 v[12:13], s[2:3], v[12:13]
	v_fma_mixlo_f16 v22, s25, v22, 0
	v_pk_mul_f32 v[14:15], s[2:3], v[14:15]
	v_pk_mul_f32 v[16:17], s[2:3], v[16:17]
	v_pk_mul_f32 v[18:19], s[2:3], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s25, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s25, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB14_18
; %bb.19:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s2, s0
	v_lshl_or_b32 v1, s0, 6, v49
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v53
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s3, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s3
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s3, s0, 0xbe
	s_lshl_b32 s4, s3, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s4, s1
	s_add_i32 s4, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s3
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s4, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s21, s16
	s_mul_i32 s0, s21, s16
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s38, s0
	s_addc_u32 s5, s39, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s26, 0x7fffffff
	s_mul_i32 s3, s0, s19
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s2, 2
	s_lshl_b32 s1, s2, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v49
	s_add_i32 s0, s0, s93
	v_add_u32_e32 v4, s0, v51
	v_add_u32_e32 v0, s15, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s19, v[0:1]
	v_cmp_gt_i32_e32 vcc, s94, v0
	v_cmp_gt_i32_e64 s[0:1], s26, v4
	s_add_i32 s2, s94, s3
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 175
		.amdhsa_next_free_sgpr 100
		.amdhsa_accum_offset 176
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end14:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end14-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 27612
; NumSgprs: 106
; NumVgprs: 175
; NumAgprs: 0
; TotalNumVgprs: 175
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 13
; VGPRBlocks: 21
; NumSGPRsForWavesPerEU: 106
; NumVGPRsForWavesPerEU: 175
; AccumOffset: 176
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 43
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
	.protected	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_ ; -- Begin function _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.globl	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
	.p2align	8
	.type	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,@function
_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_: ; @_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
; %bb.0:
	s_mov_b32 s93, s3
	s_mov_b32 s5, s2
	s_mov_b64 s[38:39], s[0:1]
	s_load_dwordx4 s[80:83], s[0:1], 0x0
	s_load_dword s2, s[0:1], 0x70
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_load_dwordx2 s[94:95], s[0:1], 0x48
	s_load_dwordx4 s[16:19], s[0:1], 0x60
	s_lshl_b32 s0, s4, 8
                                        ; implicit-def: $vgpr174 : SGPR spill to VGPR lane
	v_writelane_b32 v174, s0, 0
	s_waitcnt lgkmcnt(0)
	s_mul_hi_i32 s3, s2, s5
	v_writelane_b32 v174, s5, 1
	s_mul_i32 s2, s2, s5
	s_add_i32 s4, s26, -1
	s_mul_i32 s4, s16, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s5, s27, -1
	s_add_i32 s5, s5, 1
	s_add_i32 s6, s27, 15
	s_add_i32 s7, s95, -1
	s_mul_i32 s7, s17, s7
	s_add_u32 s8, s82, s2
	s_addc_u32 s9, s83, s3
	s_add_i32 s4, s4, s5
	s_ashr_i32 s2, s6, 31
	s_lshr_b32 s2, s2, 28
	s_add_i32 s6, s6, s2
	s_ashr_i32 s6, s6, 4
	s_add_i32 s10, s7, s5
	v_lshrrev_b32_e32 v33, 6, v0
	s_nop 0
	v_readfirstlane_b32 s0, v33
	s_lshr_b32 s2, s0, 2
	s_add_i32 s2, s2, s93
	s_mul_i32 s3, s2, s16
	s_cmp_gt_i32 s26, s2
	s_cselect_b64 s[22:23], -1, 0
	s_lshl_b32 s82, s4, 1
	s_mov_b32 s51, 0x20000
	s_mov_b32 s48, s80
	s_mov_b32 s49, s81
	s_mov_b32 s50, s82
	s_lshl_b32 s2, s3, 1
	v_mov_b32_e32 v3, s2
	buffer_load_ushort v4, v3, s[48:51], 0 offen
	buffer_load_ushort v5, v3, s[48:51], 0 offen offset:2
	buffer_load_ushort v6, v3, s[48:51], 0 offen offset:4
	buffer_load_ushort v7, v3, s[48:51], 0 offen offset:6
	buffer_load_ushort v8, v3, s[48:51], 0 offen offset:8
	buffer_load_ushort v9, v3, s[48:51], 0 offen offset:10
	v_mbcnt_lo_u32_b32 v0, -1, 0
	v_mbcnt_hi_u32_b32 v50, -1, v0
	v_lshlrev_b32_e32 v0, 3, v50
	v_lshrrev_b32_e32 v48, 1, v50
	v_and_b32_e32 v32, 8, v0
	v_writelane_b32 v174, s0, 2
	v_lshl_add_u32 v2, s0, 5, v48
	v_mad_u64_u32 v[0:1], s[4:5], v2, s17, v[32:33]
	s_cmp_gt_i32 s27, 1
	buffer_load_ushort v1, v3, s[48:51], 0 offen offset:12
	buffer_load_ushort v10, v3, s[48:51], 0 offen offset:14
	buffer_load_ushort v11, v3, s[48:51], 0 offen offset:16
	buffer_load_ushort v12, v3, s[48:51], 0 offen offset:18
	buffer_load_ushort v13, v3, s[48:51], 0 offen offset:20
	buffer_load_ushort v14, v3, s[48:51], 0 offen offset:22
	buffer_load_ushort v15, v3, s[48:51], 0 offen offset:24
	buffer_load_ushort v16, v3, s[48:51], 0 offen offset:26
	buffer_load_ushort v17, v3, s[48:51], 0 offen offset:28
	buffer_load_ushort v18, v3, s[48:51], 0 offen offset:30
	s_cselect_b64 s[0:1], -1, 0
	s_cmp_gt_i32 s27, 2
	s_cselect_b64 s[4:5], -1, 0
	s_cmp_gt_i32 s27, 3
	s_cselect_b64 s[12:13], -1, 0
	s_cmp_gt_i32 s27, 4
	s_cselect_b64 s[14:15], -1, 0
	s_cmp_gt_i32 s27, 5
	s_cselect_b64 s[88:89], -1, 0
	s_cmp_gt_i32 s27, 6
	s_cselect_b64 s[90:91], -1, 0
	s_cmp_gt_i32 s27, 7
	s_cselect_b64 s[76:77], -1, 0
	s_cmp_gt_i32 s27, 15
	s_cselect_b64 s[62:63], -1, 0
	s_cmp_gt_i32 s27, 14
	s_cselect_b64 s[64:65], -1, 0
	s_cmp_gt_i32 s27, 13
	s_cselect_b64 s[66:67], -1, 0
	s_cmp_gt_i32 s27, 12
	s_cselect_b64 s[68:69], -1, 0
	s_cmp_gt_i32 s27, 11
	s_cselect_b64 s[70:71], -1, 0
	s_cmp_gt_i32 s27, 10
	s_cselect_b64 s[78:79], -1, 0
	s_cmp_gt_i32 s27, 9
	s_cselect_b64 s[96:97], -1, 0
	s_cmp_gt_i32 s27, 8
	s_cselect_b64 s[20:21], -1, 0
	s_cmp_gt_i32 s27, 0
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v3, 16, v4
	v_cvt_f16_f32_e32 v3, v3
	s_cselect_b64 s[28:29], -1, 0
	v_writelane_b32 v174, s28, 3
	s_nop 1
	v_writelane_b32 v174, s29, 4
	s_and_b64 vcc, s[28:29], s[22:23]
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v4, 16, v5
	v_cndmask_b32_e32 v3, 0, v3, vcc
	v_cvt_f16_f32_e32 v4, v4
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v5, 16, v6
	v_cvt_f16_f32_e32 v5, v5
	v_writelane_b32 v174, s0, 5
	s_nop 1
	v_writelane_b32 v174, s1, 6
	s_and_b64 vcc, s[0:1], s[22:23]
	v_cndmask_b32_e32 v4, 0, v4, vcc
	v_writelane_b32 v174, s4, 7
	s_nop 1
	v_writelane_b32 v174, s5, 8
	s_and_b64 vcc, s[4:5], s[22:23]
	v_cndmask_b32_e32 v5, 0, v5, vcc
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v6, 16, v7
	v_cvt_f16_f32_e32 v6, v6
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v7, 16, v8
	v_cvt_f16_f32_e32 v7, v7
	v_writelane_b32 v174, s12, 9
	s_nop 1
	v_writelane_b32 v174, s13, 10
	s_and_b64 vcc, s[12:13], s[22:23]
	v_cndmask_b32_e32 v8, 0, v6, vcc
	v_writelane_b32 v174, s14, 11
	s_nop 1
	v_writelane_b32 v174, s15, 12
	s_and_b64 vcc, s[14:15], s[22:23]
	s_mov_b32 s48, s8
	s_mov_b32 s49, s9
	s_mov_b32 s50, s10
	buffer_load_ubyte v6, v0, s[48:51], 0 offen
	v_cndmask_b32_e32 v19, 0, v7, vcc
	buffer_load_ubyte v7, v0, s[48:51], 0 offen offset:1
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v9, 16, v9
	buffer_load_ubyte v20, v0, s[48:51], 0 offen offset:2
	v_cvt_f16_f32_e32 v9, v9
	buffer_load_ubyte v21, v0, s[48:51], 0 offen offset:3
	buffer_load_ubyte v22, v0, s[48:51], 0 offen offset:4
	buffer_load_ubyte v23, v0, s[48:51], 0 offen offset:5
	buffer_load_ubyte v24, v0, s[48:51], 0 offen offset:6
	buffer_load_ubyte v25, v0, s[48:51], 0 offen offset:7
	s_lshl_b32 s33, s17, 7
	v_add_u32_e32 v26, s33, v0
	v_add_u32_e32 v27, 2, v26
	v_add_u32_e32 v28, 1, v26
	buffer_load_ubyte v29, v27, s[48:51], 0 offen
	buffer_load_ubyte v30, v26, s[48:51], 0 offen
	buffer_load_ubyte v31, v28, s[48:51], 0 offen
	s_and_b64 vcc, s[88:89], s[22:23]
	v_cndmask_b32_e32 v9, 0, v9, vcc
	s_waitcnt vmcnt(20)
	v_lshlrev_b32_e32 v1, 16, v1
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(19)
	v_lshlrev_b32_e32 v10, 16, v10
	v_cvt_f16_f32_e32 v10, v10
	s_and_b64 vcc, s[90:91], s[22:23]
	v_cndmask_b32_e32 v34, 0, v1, vcc
	s_and_b64 vcc, s[76:77], s[22:23]
	v_cndmask_b32_e32 v10, 0, v10, vcc
	s_waitcnt vmcnt(18)
	v_lshlrev_b32_e32 v1, 16, v11
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(17)
	v_lshlrev_b32_e32 v11, 16, v12
	v_cvt_f16_f32_e32 v11, v11
	v_writelane_b32 v174, s20, 13
	s_nop 1
	v_writelane_b32 v174, s21, 14
	s_and_b64 vcc, s[20:21], s[22:23]
	v_cndmask_b32_e32 v12, 0, v1, vcc
	s_and_b64 vcc, s[96:97], s[22:23]
	v_cndmask_b32_e32 v11, 0, v11, vcc
	s_waitcnt vmcnt(16)
	v_lshlrev_b32_e32 v1, 16, v13
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v13, 16, v14
	v_cvt_f16_f32_e32 v13, v13
	s_and_b64 vcc, s[78:79], s[22:23]
	v_cndmask_b32_e32 v14, 0, v1, vcc
	s_and_b64 vcc, s[70:71], s[22:23]
	v_cndmask_b32_e32 v13, 0, v13, vcc
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v1, 16, v15
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v15, 16, v16
	v_cvt_f16_f32_e32 v15, v15
	s_and_b64 vcc, s[68:69], s[22:23]
	v_cndmask_b32_e32 v16, 0, v1, vcc
	s_and_b64 vcc, s[66:67], s[22:23]
	v_cndmask_b32_e32 v15, 0, v15, vcc
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v1, 16, v17
	v_cvt_f16_f32_e32 v1, v1
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v17, 16, v18
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[64:65], s[22:23]
	v_cndmask_b32_e32 v18, 0, v1, vcc
	s_and_b64 vcc, s[62:63], s[22:23]
	v_cndmask_b32_e32 v17, 0, v17, vcc
	v_cmp_gt_i32_e64 s[4:5], s95, v2
	v_or_b32_e32 v1, 1, v32
	v_cmp_gt_i32_e64 s[58:59], s27, v1
	v_or_b32_e32 v35, 2, v32
	v_cmp_gt_i32_e64 s[56:57], s27, v35
	v_or_b32_e32 v36, 3, v32
	v_cmp_gt_i32_e64 s[54:55], s27, v36
	v_or_b32_e32 v37, 4, v32
	v_cmp_gt_i32_e64 s[52:53], s27, v37
	v_or_b32_e32 v38, 5, v32
	v_cmp_gt_i32_e64 s[46:47], s27, v38
	v_or_b32_e32 v39, 6, v32
	v_cmp_gt_i32_e64 s[44:45], s27, v39
	v_or_b32_e32 v40, 7, v32
	v_cmp_gt_i32_e64 s[40:41], s27, v40
	v_add_u32_e32 v1, 0x80, v2
	v_cmp_gt_i32_e64 s[30:31], s95, v1
	v_cmp_ge_i32_e64 s[42:43], s27, v35
	v_cmp_gt_i32_e64 s[60:61], s27, v32
	s_and_b64 vcc, s[4:5], s[60:61]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v35, 0, v6, vcc
	s_and_b64 vcc, s[4:5], s[58:59]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v41, 0, v7, vcc
	s_and_b64 vcc, s[4:5], s[56:57]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v20, 0, v20, vcc
	s_and_b64 vcc, s[4:5], s[54:55]
	s_waitcnt vmcnt(7)
	v_cndmask_b32_e32 v21, 0, v21, vcc
	s_and_b64 vcc, s[4:5], s[52:53]
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e32 v22, 0, v22, vcc
	s_and_b64 vcc, s[4:5], s[46:47]
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e32 v23, 0, v23, vcc
	s_and_b64 vcc, s[4:5], s[44:45]
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e32 v24, 0, v24, vcc
	s_and_b64 vcc, s[4:5], s[40:41]
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e32 v25, 0, v25, vcc
	s_and_b64 vcc, s[60:61], s[30:31]
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e32 v30, 0, v30, vcc
	s_and_b64 vcc, s[30:31], s[42:43]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v31, 0, v31, vcc
	v_cmp_ge_i32_e64 s[74:75], s27, v36
	s_and_b64 vcc, s[30:31], s[74:75]
	v_cndmask_b32_e32 v29, 0, v29, vcc
	v_add_u32_e32 v7, 3, v26
	buffer_load_ubyte v6, v7, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[72:73], s27, v37
	s_and_b64 vcc, s[30:31], s[72:73]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v36, 0, v6, vcc
	v_add_u32_e32 v37, 4, v26
	buffer_load_ubyte v6, v37, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[84:85], s27, v38
	s_and_b64 vcc, s[30:31], s[84:85]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v38, 0, v6, vcc
	v_add_u32_e32 v42, 5, v26
	buffer_load_ubyte v6, v42, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[98:99], s27, v39
	s_and_b64 vcc, s[30:31], s[98:99]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v39, 0, v6, vcc
	v_add_u32_e32 v43, 6, v26
	buffer_load_ubyte v6, v43, s[48:51], 0 offen
	v_cmp_ge_i32_e64 s[0:1], s27, v40
	s_and_b64 vcc, s[30:31], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v40, 0, v6, vcc
	v_add_u32_e32 v44, 7, v26
	buffer_load_ubyte v6, v44, s[48:51], 0 offen
	s_and_b64 vcc, s[30:31], s[40:41]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v45, 0, v6, vcc
	v_add_u32_e32 v6, s33, v26
	buffer_load_ubyte v26, v6, s[48:51], 0 offen
	v_add_u32_e32 v6, 0x100, v2
	v_cmp_gt_i32_e64 s[34:35], s95, v6
	s_and_b64 vcc, s[60:61], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v26, 0, v26, vcc
	v_add_u32_e32 v28, s33, v28
	buffer_load_ubyte v28, v28, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[58:59]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v28, 0, v28, vcc
	v_add_u32_e32 v27, s33, v27
	buffer_load_ubyte v27, v27, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[56:57]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v27, 0, v27, vcc
	v_add_u32_e32 v7, s33, v7
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[54:55]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v46, 0, v7, vcc
	v_add_u32_e32 v7, s33, v37
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[52:53]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v37, 0, v7, vcc
	v_add_u32_e32 v7, s33, v42
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[46:47]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v42, 0, v7, vcc
	v_add_u32_e32 v7, s33, v43
	buffer_load_ubyte v7, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[44:45]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v43, 0, v7, vcc
	v_add_u32_e32 v7, s33, v44
	buffer_load_ubyte v44, v7, s[48:51], 0 offen
	s_and_b64 vcc, s[34:35], s[40:41]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v44, 0, v44, vcc
	v_add_u32_e32 v47, s33, v7
	v_add_u32_e32 v7, -7, v47
	buffer_load_ubyte v49, v7, s[48:51], 0 offen
	v_add_u32_e32 v7, 0x180, v2
	v_cmp_gt_i32_e64 s[36:37], s95, v7
	s_and_b64 vcc, s[60:61], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v51, 0, v49, vcc
	v_add_u32_e32 v49, -6, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[42:43]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v52, 0, v49, vcc
	v_add_u32_e32 v49, -5, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[74:75]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v53, 0, v49, vcc
	v_add_u32_e32 v49, -4, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[72:73]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v54, 0, v49, vcc
	v_add_u32_e32 v49, -3, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[84:85]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v55, 0, v49, vcc
	v_add_u32_e32 v49, -2, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[98:99]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v64, 0, v49, vcc
	v_add_u32_e32 v49, -1, v47
	buffer_load_ubyte v49, v49, s[48:51], 0 offen
	v_writelane_b32 v174, s0, 15
	s_nop 1
	v_writelane_b32 v174, s1, 16
	s_and_b64 vcc, s[36:37], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v65, 0, v49, vcc
	buffer_load_ubyte v47, v47, s[48:51], 0 offen
	s_and_b64 vcc, s[36:37], s[40:41]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v47, 0, v47, vcc
	v_and_b32_e32 v49, 63, v50
	v_pack_b32_f16 v56, v18, v17
	v_pack_b32_f16 v62, v3, v4
	v_pack_b32_f16 v61, v5, v8
	v_pack_b32_f16 v59, v19, v9
	v_pack_b32_f16 v60, v34, v10
	v_pack_b32_f16 v63, v12, v11
	v_pack_b32_f16 v58, v14, v13
	v_cvt_f32_fp8_sdwa v3, v35 src0_sel:BYTE_0
	v_pack_b32_f16 v57, v16, v15
	v_cvt_f32_fp8_sdwa v4, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v3, s24, v3, 0
	s_mov_b32 s20, s24
	s_mov_b32 s21, s24
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v8, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v24 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[8:9], s[24:25], v[8:9] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v9, v9
	v_pk_mul_f32 v[10:11], s[24:25], v[10:11] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v12, v4
	v_cvt_f16_f32_e32 v11, v11
	v_pack_b32_f16 v10, v9, v10
	v_pack_b32_f16 v9, v5, v8
	v_cvt_f32_fp8_sdwa v13, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v29 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v3, v12
	v_fma_mixhi_f16 v11, s24, v13, 0
	v_fma_mixlo_f16 v3, s24, v14, 0
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v12, v36 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v40 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[12:13], s[24:25], v[12:13] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v13, v13
	v_pk_mul_f32 v[14:15], s[24:25], v[14:15] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v16, v4
	v_cvt_f16_f32_e32 v15, v15
	v_pack_b32_f16 v14, v13, v14
	v_pack_b32_f16 v13, v5, v12
	v_cvt_f32_fp8_sdwa v17, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v27 src0_sel:BYTE_0
	v_pack_b32_f16 v12, v3, v16
	v_fma_mixhi_f16 v15, s24, v17, 0
	v_fma_mixlo_f16 v3, s24, v18, 0
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f32_fp8_sdwa v16, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v37 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[16:17], s[24:25], v[16:17] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v17, v17
	v_pk_mul_f32 v[18:19], s[24:25], v[18:19] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v20, v4
	v_cvt_f16_f32_e32 v19, v19
	v_pack_b32_f16 v18, v17, v18
	v_pack_b32_f16 v17, v5, v16
	v_cvt_f32_fp8_sdwa v21, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v51 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v4, v52 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v5, v53 src0_sel:BYTE_0
	v_pack_b32_f16 v16, v3, v20
	v_fma_mixhi_f16 v19, s24, v21, 0
	v_fma_mixlo_f16 v3, s24, v22, 0
	v_pk_mul_f32 v[4:5], s[24:25], v[4:5] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v24, v4
	v_cvt_f32_fp8_sdwa v20, v54 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v55 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v65 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v5
	v_pk_mul_f32 v[4:5], s[24:25], v[20:21] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v5, v5
	v_pk_mul_f32 v[20:21], s[24:25], v[22:23] op_sel_hi:[0,1]
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v4, v4
	v_cvt_f16_f32_e32 v23, v21
	v_cvt_f32_fp8_sdwa v26, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v22, v5, v20
	v_pack_b32_f16 v21, v25, v4
	v_pack_b32_f16 v20, v3, v24
	v_fma_mixhi_f16 v23, s24, v26, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_lshrrev_b32_e32 v52, 1, v32
	v_ashrrev_i32_e32 v3, 31, v2
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v2, v3
	v_ashrrev_i32_e32 v4, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v2, v2, v3
	v_add_u32_e32 v2, v52, v2
	v_lshrrev_b32_e32 v3, 29, v4
	v_add_u32_e32 v3, v4, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v4, v3
	v_xor_b32_e32 v2, v2, v3
	v_lshlrev_b32_e32 v3, 3, v2
	v_lshlrev_b32_e32 v4, 7, v4
	v_lshl_add_u32 v4, v2, 4, v4
	ds_write_b128 v4, v[8:11] offset:32
	v_ashrrev_i32_e32 v4, 31, v1
	v_lshrrev_b32_e32 v4, 30, v4
	v_add_u32_e32 v4, v1, v4
	v_ashrrev_i32_e32 v5, 2, v4
	v_and_b32_e32 v4, -4, v4
	v_sub_u32_e32 v4, v1, v4
	v_add_u32_e32 v4, v4, v52
	v_lshrrev_b32_e32 v8, 29, v5
	v_add_u32_e32 v8, v5, v8
	v_and_b32_e32 v8, -8, v8
	v_sub_u32_e32 v8, v5, v8
	v_xor_b32_e32 v4, v4, v8
	v_sub_u32_e32 v2, v4, v2
	v_lshlrev_b32_e32 v2, 3, v2
	v_lshlrev_b32_e32 v8, 6, v5
	v_add3_u32 v2, v3, v8, v2
	v_lshlrev_b32_e32 v3, 1, v2
	ds_write_b128 v3, v[12:15] offset:32
	v_ashrrev_i32_e32 v8, 31, v6
	v_lshrrev_b32_e32 v8, 30, v8
	v_add_u32_e32 v8, v6, v8
	v_ashrrev_i32_e32 v9, 2, v8
	v_sub_u32_e32 v5, v9, v5
	v_and_b32_e32 v8, -4, v8
	v_sub_u32_e32 v8, v6, v8
	v_add_u32_e32 v8, v8, v52
	v_lshrrev_b32_e32 v10, 29, v9
	v_add_u32_e32 v10, v9, v10
	v_and_b32_e32 v10, -8, v10
	v_sub_u32_e32 v10, v9, v10
	v_xor_b32_e32 v8, v8, v10
	v_sub_u32_e32 v4, v8, v4
	v_lshlrev_b32_e32 v5, 6, v5
	v_lshl_add_u32 v4, v4, 3, v5
	v_lshlrev_b32_e32 v5, 1, v4
	v_add3_u32 v3, v3, 32, v5
	ds_write_b128 v3, v[16:19]
	v_ashrrev_i32_e32 v3, 31, v7
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v7, v3
	v_ashrrev_i32_e32 v5, 2, v3
	v_sub_u32_e32 v9, v5, v9
	v_and_b32_e32 v3, 0xffffffc, v3
	v_sub_u32_e32 v3, v7, v3
	v_add_u32_e32 v3, v3, v52
	v_lshrrev_b32_e32 v10, 29, v5
	v_add_u32_e32 v10, v5, v10
	v_and_b32_e32 v10, 0xffffff8, v10
	v_sub_u32_e32 v5, v5, v10
	v_xor_b32_e32 v3, v3, v5
	v_sub_u32_e32 v3, v3, v8
	v_lshlrev_b32_e32 v3, 4, v3
	v_lshlrev_b32_e32 v5, 7, v9
	v_add_lshl_u32 v2, v4, v2, 1
	v_add3_u32 v2, v3, v5, v2
	ds_write_b128 v2, v[20:23] offset:32
	s_cmp_gt_i32 s27, 16
	s_cselect_b64 s[48:49], -1, 0
	s_cmp_lt_i32 s27, 17
	v_lshrrev_b32_e32 v2, 3, v50
	v_lshrrev_b32_e32 v51, 6, v50
	v_lshlrev_b32_e32 v53, 2, v51
	v_add_u32_e32 v2, 8, v2
	v_lshrrev_b32_e32 v54, 3, v2
	v_sub_u32_e32 v2, v54, v51
	v_lshlrev_b32_e32 v55, 2, v2
	v_mov_b32_e32 v35, 0
	s_mov_b32 s29, 0
	s_load_dwordx2 s[0:1], s[38:39], 0x78
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v174, s0, 17
	s_nop 1
	v_writelane_b32 v174, s1, 18
	s_load_dwordx2 s[0:1], s[38:39], 0x18
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v174, s0, 19
	s_nop 1
	v_writelane_b32 v174, s1, 20
	v_writelane_b32 v174, s2, 21
	v_writelane_b32 v174, s3, 22
	v_writelane_b32 v174, s24, 23
	s_nop 1
	v_writelane_b32 v174, s25, 24
	v_writelane_b32 v174, s26, 25
	v_writelane_b32 v174, s27, 26
	v_writelane_b32 v174, s16, 27
	s_nop 1
	v_writelane_b32 v174, s17, 28
	v_writelane_b32 v174, s18, 29
	v_writelane_b32 v174, s19, 30
	v_writelane_b32 v174, s93, 31
	v_writelane_b32 v174, s8, 32
	v_writelane_b32 v174, s9, 33
	v_writelane_b32 v174, s10, 34
	v_writelane_b32 v174, s6, 35
	v_writelane_b32 v174, s40, 36
	s_nop 1
	v_writelane_b32 v174, s41, 37
	v_writelane_b32 v174, s42, 38
	s_nop 1
	v_writelane_b32 v174, s43, 39
	v_writelane_b32 v174, s44, 40
	s_nop 1
	v_writelane_b32 v174, s45, 41
	v_writelane_b32 v174, s46, 42
	s_nop 1
	v_writelane_b32 v174, s47, 43
	v_writelane_b32 v174, s52, 44
	s_nop 1
	v_writelane_b32 v174, s53, 45
	v_writelane_b32 v174, s54, 46
	s_nop 1
	v_writelane_b32 v174, s55, 47
	v_writelane_b32 v174, s56, 48
	s_nop 1
	v_writelane_b32 v174, s57, 49
	v_writelane_b32 v174, s58, 50
	s_nop 1
	v_writelane_b32 v174, s59, 51
	v_writelane_b32 v174, s60, 52
	s_nop 1
	v_writelane_b32 v174, s61, 53
	v_writelane_b32 v174, s62, 54
	s_nop 1
	v_writelane_b32 v174, s63, 55
	v_writelane_b32 v174, s64, 56
	s_nop 1
	v_writelane_b32 v174, s65, 57
	v_writelane_b32 v174, s66, 58
	s_nop 1
	v_writelane_b32 v174, s67, 59
	v_writelane_b32 v174, s68, 60
	s_nop 1
	v_writelane_b32 v174, s69, 61
	v_writelane_b32 v174, s70, 62
	s_nop 1
	v_writelane_b32 v174, s71, 63
                                        ; implicit-def: $vgpr173 : SGPR spill to VGPR lane
	v_writelane_b32 v173, s72, 0
	s_nop 1
	v_writelane_b32 v173, s73, 1
	v_writelane_b32 v173, s74, 2
	s_nop 1
	v_writelane_b32 v173, s75, 3
	v_writelane_b32 v173, s76, 4
	s_nop 1
	v_writelane_b32 v173, s77, 5
	v_writelane_b32 v173, s78, 6
	s_nop 1
	v_writelane_b32 v173, s79, 7
	v_writelane_b32 v173, s84, 8
	s_nop 1
	v_writelane_b32 v173, s85, 9
	v_writelane_b32 v173, s88, 10
	s_nop 1
	v_writelane_b32 v173, s89, 11
	v_writelane_b32 v173, s90, 12
	s_nop 1
	v_writelane_b32 v173, s91, 13
	v_writelane_b32 v173, s96, 14
	s_nop 1
	v_writelane_b32 v173, s97, 15
	v_writelane_b32 v173, s98, 16
	s_nop 1
	v_writelane_b32 v173, s99, 17
	s_cbranch_scc1 .LBB15_4
; %bb.1:                                ; %.preheader.i.i.i.i.i
	v_writelane_b32 v173, s48, 18
	s_nop 1
	v_writelane_b32 v173, s49, 19
	s_max_i32 s3, s6, 2
	v_mad_u64_u32 v[2:3], s[6:7], s17, v7, v[32:33]
	v_mad_u64_u32 v[4:5], s[6:7], s17, v6, v[32:33]
	v_mad_u64_u32 v[6:7], s[6:7], s17, v1, v[32:33]
	s_add_i32 s83, s2, 62
	s_lshl_b32 s28, s3, 4
	s_add_i32 s28, s28, -16
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v1, s8
	v_mov_b32_e32 v3, s9
	v_mov_b32_e32 v5, s10
	v_mov_b32_e32 v7, s80
	v_mov_b32_e32 v8, s81
	v_mov_b32_e32 v9, s82
	v_mov_b32_e32 v35, v34
	s_mov_b64 s[0:1], s[38:39]
.LBB15_2:                               ; %.lr.ph.i659.i.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s16, s29, 16
	v_add_u32_e32 v10, s29, v32
	v_readfirstlane_b32 s17, v33
	s_sub_i32 s3, s83, 30
	v_add_u32_e32 v11, 16, v10
	v_add_u32_e32 v12, 17, v10
	v_add_u32_e32 v13, 18, v10
	v_add_u32_e32 v14, 19, v10
	v_add_u32_e32 v15, 20, v10
	v_add_u32_e32 v16, 21, v10
	v_add_u32_e32 v17, 22, v10
	v_add_u32_e32 v18, 23, v10
	s_ashr_i32 s2, s17, 31
	v_mov_b32_e32 v10, s3
	v_lshl_add_u32 v23, s17, 5, v48
	v_cmp_gt_i32_e64 s[38:39], s27, v12
	v_cmp_gt_i32_e64 s[40:41], s27, v13
	v_cmp_gt_i32_e64 s[42:43], s27, v14
	v_cmp_gt_i32_e64 s[44:45], s27, v15
	v_cmp_gt_i32_e64 s[56:57], s27, v16
	v_cmp_gt_i32_e64 s[58:59], s27, v17
	v_cmp_gt_i32_e64 s[62:63], s27, v18
	v_cmp_ge_i32_e64 s[64:65], s27, v18
	v_cmp_ge_i32_e64 s[66:67], s27, v17
	v_cmp_ge_i32_e64 s[68:69], s27, v16
	v_cmp_ge_i32_e64 s[92:93], s27, v15
	v_cmp_ge_i32_e64 s[94:95], s27, v14
	v_cmp_ge_i32_e64 s[96:97], s27, v13
	v_cmp_gt_i32_e64 s[98:99], s27, v11
	s_lshr_b32 s24, s2, 30
	s_and_b64 vcc, s[4:5], s[38:39]
	s_and_b64 s[2:3], s[4:5], s[40:41]
	s_and_b64 s[8:9], s[4:5], s[42:43]
	s_and_b64 s[90:91], s[4:5], s[44:45]
	s_and_b64 s[6:7], s[4:5], s[56:57]
	s_and_b64 s[88:89], s[4:5], s[58:59]
	s_and_b64 s[86:87], s[4:5], s[62:63]
	s_and_b64 s[70:71], s[30:31], s[62:63]
	s_and_b64 s[72:73], s[30:31], s[64:65]
	s_and_b64 s[74:75], s[30:31], s[66:67]
	s_and_b64 s[76:77], s[30:31], s[68:69]
	s_and_b64 s[78:79], s[30:31], s[92:93]
	s_and_b64 s[14:15], s[30:31], s[94:95]
	s_and_b64 s[18:19], s[30:31], s[96:97]
	s_and_b64 s[84:85], s[30:31], s[98:99]
	s_and_b64 s[46:47], s[34:35], s[98:99]
	s_and_b64 s[10:11], s[34:35], s[38:39]
	s_and_b64 s[12:13], s[34:35], s[40:41]
	s_and_b64 s[52:53], s[34:35], s[42:43]
	s_and_b64 s[54:55], s[34:35], s[44:45]
	s_and_b64 s[56:57], s[34:35], s[56:57]
	s_and_b64 s[58:59], s[34:35], s[58:59]
	s_and_b64 s[60:61], s[34:35], s[62:63]
	s_and_b64 s[26:27], s[36:37], s[62:63]
	v_writelane_b32 v173, s26, 25
	s_nop 1
	v_writelane_b32 v173, s27, 26
	s_and_b64 s[26:27], s[36:37], s[64:65]
	v_writelane_b32 v173, s26, 27
	s_nop 1
	v_writelane_b32 v173, s27, 28
	s_and_b64 s[38:39], s[36:37], s[66:67]
	s_and_b64 s[44:45], s[36:37], s[68:69]
	s_and_b64 s[62:63], s[36:37], s[92:93]
	s_and_b64 s[64:65], s[36:37], s[94:95]
	s_and_b64 s[66:67], s[36:37], s[96:97]
	s_add_i32 s24, s17, s24
	s_and_b32 s24, s24, 0x3fffffc
	s_sub_i32 s17, s17, s24
	v_lshl_or_b32 v25, s17, 6, v49
	s_and_b64 s[68:69], s[36:37], s[98:99]
	s_and_b64 s[92:93], s[4:5], s[98:99]
	s_add_i32 s17, s29, 17
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	v_add_u32_e32 v17, s29, v0
	v_readfirstlane_b32 s48, v1
	v_readfirstlane_b32 s49, v3
	v_readfirstlane_b32 s50, v5
	s_nop 4
	buffer_load_ubyte v11, v17, s[48:51], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v11, 0, v11, s[92:93]
	s_cselect_b64 s[92:93], -1, 0
	s_sub_i32 s17, s83, 28
	v_mov_b32_e32 v21, s17
	s_add_i32 s17, s29, 18
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v12, v17, s[48:51], 0 offen offset:17
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_cselect_b64 s[94:95], -1, 0
	s_sub_i32 s17, s83, 26
	v_mov_b32_e32 v22, s17
	s_add_i32 s17, s29, 19
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v13, v17, s[48:51], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v13, s[2:3]
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s17, s83, 24
	v_mov_b32_e32 v24, s17
	s_add_i32 s17, s29, 20
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v14, v17, s[48:51], 0 offen offset:19
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v14, 0, v14, s[8:9]
	s_cselect_b64 s[8:9], -1, 0
	s_sub_i32 s17, s83, 22
	v_mov_b32_e32 v26, s17
	s_add_i32 s17, s29, 21
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v15, v17, s[48:51], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v15, 0, v15, s[90:91]
	s_cselect_b64 s[90:91], -1, 0
	s_sub_i32 s17, s83, 20
	v_mov_b32_e32 v27, s17
	s_add_i32 s17, s29, 22
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v16, v17, s[48:51], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v16, 0, v16, s[6:7]
	s_cselect_b64 s[6:7], -1, 0
	s_sub_i32 s17, s83, 18
	v_mov_b32_e32 v28, s17
	s_add_i32 s17, s29, 23
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s27, s17
	v_add_u32_e32 v29, s29, v6
	buffer_load_ubyte v18, v17, s[48:51], 0 offen offset:22
	buffer_load_ubyte v19, v17, s[48:51], 0 offen offset:23
	buffer_load_ubyte v20, v29, s[48:51], 0 offen offset:16
	buffer_load_ubyte v30, v29, s[48:51], 0 offen offset:17
	buffer_load_ubyte v31, v29, s[48:51], 0 offen offset:18
	buffer_load_ubyte v36, v29, s[48:51], 0 offen offset:19
	buffer_load_ubyte v37, v29, s[48:51], 0 offen offset:20
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v17, 0, v18, s[88:89]
	s_cselect_b64 s[88:89], -1, 0
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v18, 0, v19, s[86:87]
	s_add_i32 s17, s83, -16
	s_add_i32 s24, s29, 31
	v_mov_b32_e32 v82, s17
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s99, s24
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v19, 0, v20, s[84:85]
	s_cselect_b64 s[84:85], -1, 0
	s_add_i32 s25, s29, 30
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s99, s24
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v20, 0, v30, s[18:19]
	s_cselect_b64 s[18:19], -1, 0
	s_add_i32 s17, s83, -2
	v_mov_b32_e32 v83, s17
	s_add_i32 s17, s29, 29
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s99, s25
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v84, 0, v31, s[14:15]
	s_cselect_b64 s[14:15], -1, 0
	s_add_i32 s24, s83, -4
	v_mov_b32_e32 v85, s24
	s_add_i32 s24, s29, 28
	s_load_dwordx4 s[96:99], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s99, s17
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v86, 0, v36, s[78:79]
	s_cselect_b64 s[96:97], -1, 0
	s_add_i32 s17, s83, -6
	v_mov_b32_e32 v87, s17
	s_add_i32 s17, s29, 27
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s24
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v88, 0, v37, s[76:77]
	s_cselect_b64 s[98:99], -1, 0
	s_add_i32 s24, s83, -8
	v_mov_b32_e32 v89, s24
	s_add_i32 s24, s29, 26
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s17
	s_cselect_b64 vcc, -1, 0
	s_add_i32 s17, s83, -10
	v_mov_b32_e32 v90, s17
	v_add_u32_e32 v36, s29, v4
	v_add_u32_e32 v37, s29, v2
	s_add_i32 s17, s29, 25
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s24
	buffer_load_ubyte v30, v29, s[48:51], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v91, 0, v30, s[74:75]
	s_cselect_b64 s[24:25], -1, 0
	s_add_i32 s26, s83, -12
	v_mov_b32_e32 v92, s26
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v68, 0
	v_mov_b32_e32 v70, 0
	v_mov_b32_e32 v72, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v69, 0
	v_mov_b32_e32 v71, 0
	v_mov_b32_e32 v73, 0
	v_mov_b32_e32 v74, 0
	v_mov_b32_e32 v76, 0
	v_mov_b32_e32 v78, 0
	v_mov_b32_e32 v80, 0
	v_mov_b32_e32 v75, 0
	v_mov_b32_e32 v77, 0
	v_mov_b32_e32 v79, 0
	v_mov_b32_e32 v81, 0
	v_mov_b32_e32 v93, s83
	buffer_load_ubyte v94, v29, s[48:51], 0 offen offset:22
	s_nop 0
	buffer_load_ubyte v29, v29, s[48:51], 0 offen offset:23
	s_nop 0
	buffer_load_ubyte v95, v36, s[48:51], 0 offen offset:16
	buffer_load_ubyte v96, v36, s[48:51], 0 offen offset:17
	buffer_load_ubyte v97, v36, s[48:51], 0 offen offset:18
	buffer_load_ubyte v98, v36, s[48:51], 0 offen offset:19
	buffer_load_ubyte v99, v36, s[48:51], 0 offen offset:20
	buffer_load_ubyte v100, v36, s[48:51], 0 offen offset:21
	buffer_load_ubyte v101, v36, s[48:51], 0 offen offset:22
	buffer_load_ubyte v102, v36, s[48:51], 0 offen offset:23
	buffer_load_ubyte v103, v37, s[48:51], 0 offen offset:16
	buffer_load_ubyte v104, v37, s[48:51], 0 offen offset:17
	buffer_load_ubyte v105, v37, s[48:51], 0 offen offset:18
	buffer_load_ubyte v106, v37, s[48:51], 0 offen offset:19
	buffer_load_ubyte v107, v37, s[48:51], 0 offen offset:20
	buffer_load_ubyte v108, v37, s[48:51], 0 offen offset:21
	buffer_load_ubyte v109, v37, s[48:51], 0 offen offset:22
	buffer_load_ubyte v110, v37, s[48:51], 0 offen offset:23
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s48, v7
	v_readfirstlane_b32 s49, v8
	v_readfirstlane_b32 s50, v9
	v_ashrrev_i32_e32 v36, 31, v23
	v_add_u32_e32 v37, 0x80, v23
	v_add_u32_e32 v38, 0x100, v23
	v_add_u32_e32 v39, 0x180, v23
	v_lshrrev_b32_e32 v36, 30, v36
	v_ashrrev_i32_e32 v40, 31, v37
	v_ashrrev_i32_e32 v41, 31, v38
	v_ashrrev_i32_e32 v42, 31, v39
	v_add_u32_e32 v36, v23, v36
	v_lshrrev_b32_e32 v40, 30, v40
	v_lshrrev_b32_e32 v41, 30, v41
	v_lshrrev_b32_e32 v42, 30, v42
	v_ashrrev_i32_e32 v43, 2, v36
	v_and_b32_e32 v36, -4, v36
	v_add_u32_e32 v40, v37, v40
	v_add_u32_e32 v41, v38, v41
	v_add_u32_e32 v42, v39, v42
	v_sub_u32_e32 v23, v23, v36
	v_lshrrev_b32_e32 v36, 29, v43
	v_lshlrev_b32_e32 v44, 7, v43
	v_ashrrev_i32_e32 v45, 2, v40
	v_and_b32_e32 v40, -4, v40
	v_ashrrev_i32_e32 v46, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_ashrrev_i32_e32 v47, 2, v42
	v_and_b32_e32 v42, 0xffffffc, v42
	v_ashrrev_i32_e32 v64, 31, v25
	v_add_u32_e32 v65, 0x100, v25
	v_add_u32_e32 v23, v23, v52
	v_add_u32_e32 v36, v43, v36
	v_sub_u32_e32 v37, v37, v40
	v_lshrrev_b32_e32 v40, 29, v45
	v_lshlrev_b32_e32 v66, 6, v45
	v_sub_u32_e32 v67, v46, v45
	v_sub_u32_e32 v38, v38, v41
	v_lshrrev_b32_e32 v41, 29, v46
	v_sub_u32_e32 v111, v47, v46
	v_sub_u32_e32 v39, v39, v42
	v_lshrrev_b32_e32 v42, 29, v47
	v_lshrrev_b32_e32 v64, 30, v64
	v_ashrrev_i32_e32 v112, 31, v65
	v_and_b32_e32 v36, -8, v36
	v_add_u32_e32 v37, v37, v52
	v_add_u32_e32 v40, v45, v40
	v_add_u32_e32 v38, v38, v52
	v_add_u32_e32 v41, v46, v41
	v_lshlrev_b32_e32 v67, 6, v67
	v_add_u32_e32 v39, v39, v52
	v_add_u32_e32 v42, v47, v42
	v_lshlrev_b32_e32 v111, 7, v111
	v_add_u32_e32 v64, v25, v64
	v_lshrrev_b32_e32 v112, 30, v112
	v_sub_u32_e32 v36, v43, v36
	v_and_b32_e32 v40, -8, v40
	v_and_b32_e32 v41, -8, v41
	v_and_b32_e32 v42, 0xffffff8, v42
	v_ashrrev_i32_e32 v43, 2, v64
	v_and_b32_e32 v64, -4, v64
	v_add_u32_e32 v112, v65, v112
	v_xor_b32_e32 v23, v23, v36
	v_sub_u32_e32 v36, v45, v40
	v_sub_u32_e32 v40, v46, v41
	v_sub_u32_e32 v41, v47, v42
	v_sub_u32_e32 v25, v25, v64
	v_lshrrev_b32_e32 v42, 29, v43
	v_lshlrev_b32_e32 v45, 6, v43
	v_ashrrev_i32_e32 v46, 2, v112
	v_and_b32_e32 v47, -4, v112
	v_lshlrev_b32_e32 v64, 3, v23
	v_lshl_add_u32 v112, v23, 4, v44
	v_xor_b32_e32 v36, v37, v36
	v_xor_b32_e32 v37, v38, v40
	v_xor_b32_e32 v38, v39, v41
	v_add_u32_e32 v25, v25, v53
	v_add_u32_e32 v39, v43, v42
	v_sub_u32_e32 v40, v65, v47
	v_lshrrev_b32_e32 v41, 29, v46
	v_lshlrev_b32_e32 v42, 7, v46
	v_sub_u32_e32 v23, v36, v23
	v_sub_u32_e32 v36, v37, v36
	v_sub_u32_e32 v37, v38, v37
	v_and_b32_e32 v38, -8, v39
	v_add_u32_e32 v39, v25, v55
	v_add_u32_e32 v40, v40, v53
	v_add_u32_e32 v41, v46, v41
	v_lshlrev_b32_e32 v23, 3, v23
	v_lshl_add_u32 v36, v36, 3, v67
	v_lshlrev_b32_e32 v37, 4, v37
	v_sub_u32_e32 v38, v43, v38
	v_and_b32_e32 v41, -8, v41
	v_add_u32_e32 v43, v40, v55
	v_add3_u32 v23, v64, v66, v23
	v_lshlrev_b32_e32 v44, 1, v36
	v_xor_b32_e32 v25, v25, v38
	v_xor_b32_e32 v38, v39, v38
	v_sub_u32_e32 v39, v46, v41
	v_lshlrev_b32_e32 v113, 1, v23
	v_add_lshl_u32 v23, v36, v23, 1
	v_lshlrev_b32_e32 v36, 3, v25
	v_sub_u32_e32 v38, v38, v25
	v_xor_b32_e32 v40, v40, v39
	v_xor_b32_e32 v39, v43, v39
	v_lshlrev_b32_e32 v41, 4, v25
	v_add3_u32 v114, v113, 32, v44
	v_add3_u32 v111, v37, v111, v23
	v_sub_u32_e32 v23, v40, v25
	v_sub_u32_e32 v25, v39, v25
	v_add_lshl_u32 v36, v36, v45, 1
	v_add3_u32 v37, v41, v42, 32
	v_lshlrev_b32_e32 v38, 4, v38
	v_lshl_add_u32 v23, v23, 4, v37
	v_add3_u32 v44, v36, 32, v38
	v_lshl_add_u32 v25, v25, 4, v37
	ds_read_b128 v[36:39], v36 offset:32
	ds_read_b128 v[40:43], v23
	ds_read_b128 v[44:47], v44
	ds_read_b128 v[64:67], v25
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v93, v93, s[48:51], 0 offen
	s_nop 0
	buffer_load_ushort v115, v10, s[48:51], 0 offen
	buffer_load_ushort v116, v21, s[48:51], 0 offen
	buffer_load_ushort v117, v22, s[48:51], 0 offen
	buffer_load_ushort v118, v24, s[48:51], 0 offen
	buffer_load_ushort v119, v26, s[48:51], 0 offen
	buffer_load_ushort v120, v27, s[48:51], 0 offen
	buffer_load_ushort v121, v28, s[48:51], 0 offen
	s_nop 0
	buffer_load_ushort v82, v82, s[48:51], 0 offen
	v_dot2c_f32_f16_e32 v30, v62, v36
	v_dot2c_f32_f16_e32 v68, v61, v37
	v_dot2c_f32_f16_e32 v70, v59, v38
	v_dot2c_f32_f16_e32 v72, v60, v39
	v_dot2c_f32_f16_e32 v31, v62, v40
	v_dot2c_f32_f16_e32 v69, v61, v41
	v_dot2c_f32_f16_e32 v71, v59, v42
	v_dot2c_f32_f16_e32 v73, v60, v43
	v_dot2c_f32_f16_e32 v74, v63, v44
	v_dot2c_f32_f16_e32 v76, v58, v45
	v_dot2c_f32_f16_e32 v78, v57, v46
	v_dot2c_f32_f16_e32 v80, v56, v47
	v_dot2c_f32_f16_e32 v75, v63, v64
	v_dot2c_f32_f16_e32 v77, v58, v65
	v_dot2c_f32_f16_e32 v79, v57, v66
	v_dot2c_f32_f16_e32 v81, v56, v67
	v_pk_add_f32 v[22:23], v[34:35], v[30:31]
	buffer_load_ushort v38, v83, s[48:51], 0 offen
	v_pk_add_f32 v[22:23], v[68:69], v[22:23]
	s_nop 0
	v_pk_add_f32 v[22:23], v[70:71], v[22:23]
	buffer_load_ushort v39, v85, s[48:51], 0 offen
	v_pk_add_f32 v[22:23], v[72:73], v[22:23]
	s_nop 0
	v_pk_add_f32 v[22:23], v[74:75], v[22:23]
	buffer_load_ushort v40, v87, s[48:51], 0 offen
	v_pk_add_f32 v[22:23], v[76:77], v[22:23]
	s_nop 0
	v_pk_add_f32 v[22:23], v[78:79], v[22:23]
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_ge_i32 s43, s17
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v21, 0, v94, s[72:73]
	s_cselect_b64 s[26:27], -1, 0
	s_add_i32 s17, s83, -14
	v_mov_b32_e32 v10, s17
	s_mov_b32 s29, s16
	buffer_load_ushort v41, v89, s[48:51], 0 offen
	v_pk_add_f32 v[34:35], v[80:81], v[22:23]
	buffer_load_ushort v42, v90, s[48:51], 0 offen
	buffer_load_ushort v43, v92, s[48:51], 0 offen
	s_load_dwordx4 s[40:43], s[0:1], 0x38
	s_waitcnt lgkmcnt(0)
	s_cmp_gt_i32 s43, s16
	buffer_load_ushort v44, v10, s[48:51], 0 offen
	s_waitcnt vmcnt(32)
	v_cndmask_b32_e64 v22, 0, v29, s[70:71]
	s_cselect_b64 s[48:49], -1, 0
	s_add_i32 s83, s83, 32
	s_and_b64 s[70:71], s[22:23], s[92:93]
	s_and_b64 s[72:73], s[22:23], s[94:95]
	s_and_b64 s[74:75], s[22:23], s[2:3]
	s_and_b64 s[76:77], s[22:23], s[8:9]
	s_and_b64 s[78:79], s[22:23], s[90:91]
	s_and_b64 s[2:3], s[22:23], s[6:7]
	s_and_b64 s[84:85], s[22:23], s[84:85]
	s_and_b64 s[6:7], s[22:23], s[88:89]
	s_and_b64 s[86:87], s[22:23], s[18:19]
	s_and_b64 s[88:89], s[22:23], s[14:15]
	s_and_b64 s[90:91], s[22:23], s[96:97]
	s_and_b64 s[92:93], s[22:23], s[98:99]
	s_and_b64 s[94:95], s[22:23], vcc
	s_and_b64 s[96:97], s[22:23], s[24:25]
	s_and_b64 s[98:99], s[22:23], s[26:27]
	s_load_dwordx4 s[24:27], s[0:1], 0x38
	s_and_b64 vcc, s[22:23], s[48:49]
	s_cmp_lg_u32 s28, s16
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e64 v23, 0, v95, s[46:47]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e64 v24, 0, v96, s[10:11]
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v25, 0, v97, s[12:13]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e64 v26, 0, v98, s[52:53]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e64 v27, 0, v99, s[54:55]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e64 v28, 0, v100, s[56:57]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e64 v29, 0, v101, s[58:59]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e64 v30, 0, v102, s[60:61]
	s_waitcnt vmcnt(23)
	v_cndmask_b32_e64 v31, 0, v103, s[68:69]
	s_waitcnt vmcnt(22)
	v_cndmask_b32_e64 v36, 0, v104, s[66:67]
	s_waitcnt vmcnt(21)
	v_cndmask_b32_e64 v37, 0, v105, s[64:65]
	s_waitcnt vmcnt(20)
	v_cndmask_b32_e64 v45, 0, v106, s[62:63]
	s_waitcnt vmcnt(19)
	v_cndmask_b32_e64 v46, 0, v107, s[44:45]
	s_waitcnt vmcnt(18)
	v_cndmask_b32_e64 v47, 0, v108, s[38:39]
	v_readlane_b32 s8, v173, 27
	v_readlane_b32 s9, v173, 28
	s_waitcnt vmcnt(17)
	s_nop 0
	v_cndmask_b32_e64 v56, 0, v109, s[8:9]
	v_readlane_b32 s8, v173, 25
	v_readlane_b32 s9, v173, 26
	s_waitcnt vmcnt(16)
	s_nop 0
	v_cndmask_b32_e64 v57, 0, v110, s[8:9]
	v_cvt_f32_fp8_sdwa v58, v11 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v59, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v60, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v20 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v91 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v61, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v62, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v23, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v24, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v63, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v36 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v37 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v56 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v57 src0_sel:BYTE_0
	s_waitcnt lgkmcnt(0)
	v_fma_mixlo_f16 v46, s24, v58, 0
	v_pk_mul_f32 v[10:11], s[20:21], v[10:11]
	v_pk_mul_f32 v[12:13], s[20:21], v[12:13]
	v_pk_mul_f32 v[14:15], s[20:21], v[14:15]
	v_fma_mixlo_f16 v47, s24, v60, 0
	v_pk_mul_f32 v[16:17], s[20:21], v[16:17]
	v_pk_mul_f32 v[18:19], s[20:21], v[18:19]
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_fma_mixlo_f16 v56, s24, v62, 0
	v_pk_mul_f32 v[22:23], s[20:21], v[22:23]
	v_pk_mul_f32 v[24:25], s[20:21], v[24:25]
	v_pk_mul_f32 v[26:27], s[20:21], v[26:27]
	v_fma_mixlo_f16 v57, s24, v64, 0
	v_pk_mul_f32 v[28:29], s[20:21], v[28:29]
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	v_pk_mul_f32 v[36:37], s[20:21], v[36:37]
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v58, v12
	v_cvt_f16_f32_e32 v12, v13
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v60, v16
	v_cvt_f16_f32_e32 v15, v17
	v_cvt_f16_f32_e32 v18, v18
	v_cvt_f16_f32_e32 v16, v19
	v_cvt_f16_f32_e32 v17, v21
	v_cvt_f16_f32_e32 v19, v20
	v_cvt_f16_f32_e32 v22, v22
	v_cvt_f16_f32_e32 v23, v23
	v_cvt_f16_f32_e32 v24, v24
	v_cvt_f16_f32_e32 v20, v25
	v_cvt_f16_f32_e32 v21, v27
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v29, v30
	v_cvt_f16_f32_e32 v30, v31
	v_cvt_f16_f32_e32 v25, v37
	v_cvt_f16_f32_e32 v31, v36
	v_pack_b32_f16 v12, v12, v14
	v_pack_b32_f16 v11, v11, v58
	v_pack_b32_f16 v10, v46, v10
	v_fma_mixhi_f16 v13, s24, v59, 0
	v_pack_b32_f16 v16, v16, v19
	v_pack_b32_f16 v15, v15, v18
	v_pack_b32_f16 v14, v47, v60
	v_fma_mixhi_f16 v17, s24, v61, 0
	v_pack_b32_f16 v20, v20, v26
	v_pack_b32_f16 v19, v23, v24
	v_pack_b32_f16 v18, v56, v22
	v_fma_mixhi_f16 v21, s24, v63, 0
	v_pack_b32_f16 v24, v30, v31
	v_pack_b32_f16 v23, v28, v29
	v_pack_b32_f16 v22, v57, v27
	v_fma_mixhi_f16 v25, s24, v45, 0
	ds_write_b128 v112, v[10:13] offset:32
	ds_write_b128 v113, v[14:17] offset:32
	ds_write_b128 v114, v[18:21]
	ds_write_b128 v111, v[22:25] offset:32
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v10, 16, v115
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v11, 16, v116
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v12, 16, v117
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v13, 16, v118
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v14, 16, v119
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v15, 16, v120
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v16, 16, v121
	v_lshlrev_b32_e32 v17, 16, v93
	v_cvt_f16_f32_e32 v11, v11
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v13, v13
	v_cvt_f16_f32_e32 v14, v14
	v_cvt_f16_f32_e32 v15, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v10, v10
	v_cvt_f16_f32_e32 v17, v17
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v18, 16, v82
	v_cvt_f16_f32_e32 v18, v18
	v_cndmask_b32_e32 v10, 0, v10, vcc
	v_cndmask_b32_e64 v11, 0, v11, s[70:71]
	v_cndmask_b32_e64 v12, 0, v12, s[72:73]
	v_cndmask_b32_e64 v13, 0, v13, s[74:75]
	v_cndmask_b32_e64 v14, 0, v14, s[76:77]
	v_cndmask_b32_e64 v15, 0, v15, s[78:79]
	v_cndmask_b32_e64 v16, 0, v16, s[2:3]
	v_cndmask_b32_e64 v17, 0, v17, s[84:85]
	v_pack_b32_f16 v62, v10, v11
	v_pack_b32_f16 v61, v12, v13
	v_pack_b32_f16 v59, v14, v15
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v10, 16, v38
	v_cndmask_b32_e64 v11, 0, v18, s[6:7]
	v_cvt_f16_f32_e32 v10, v10
	v_pack_b32_f16 v60, v16, v11
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v11, 16, v39
	v_cvt_f16_f32_e32 v11, v11
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v12, 16, v40
	v_cvt_f16_f32_e32 v12, v12
	v_cndmask_b32_e64 v10, 0, v10, s[86:87]
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v13, 16, v41
	v_pack_b32_f16 v56, v10, v17
	v_cvt_f16_f32_e32 v10, v13
	v_cndmask_b32_e64 v11, 0, v11, s[88:89]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v13, 16, v42
	v_cvt_f16_f32_e32 v13, v13
	v_cndmask_b32_e64 v12, 0, v12, s[90:91]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v14, 16, v43
	v_pack_b32_f16 v57, v12, v11
	v_cvt_f16_f32_e32 v11, v14
	v_cndmask_b32_e64 v10, 0, v10, s[92:93]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v12, 16, v44
	v_cvt_f16_f32_e32 v12, v12
	v_cndmask_b32_e64 v13, 0, v13, s[94:95]
	v_pack_b32_f16 v58, v13, v10
	v_cndmask_b32_e64 v10, 0, v11, s[96:97]
	v_cndmask_b32_e64 v11, 0, v12, s[98:99]
	v_pack_b32_f16 v63, v11, v10
	s_cbranch_scc1 .LBB15_2
; %bb.3:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi1ELin1ELin1EEEES13_EELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS17_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES14_LS15_0EEENSN_IJNS17_ILi512EEES19_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1K_Lb0EEESS_EEENSN_IJSU_SV_EEENSN_IJSV_SW_EEESW_lNS4_IJ4
	v_readlane_b32 s93, v174, 31
	s_load_dwordx2 s[94:95], s[0:1], 0x48
	s_load_dwordx4 s[16:19], s[0:1], 0x60
	v_readlane_b32 s8, v174, 32
	v_readlane_b32 s9, v174, 33
	v_readlane_b32 s10, v174, 34
	v_readlane_b32 s6, v174, 35
	v_readlane_b32 s40, v174, 36
	v_readlane_b32 s41, v174, 37
	v_readlane_b32 s42, v174, 38
	v_readlane_b32 s43, v174, 39
	v_readlane_b32 s44, v174, 40
	v_readlane_b32 s45, v174, 41
	v_readlane_b32 s46, v174, 42
	v_readlane_b32 s47, v174, 43
	v_readlane_b32 s52, v174, 44
	v_readlane_b32 s53, v174, 45
	v_readlane_b32 s54, v174, 46
	v_readlane_b32 s55, v174, 47
	v_readlane_b32 s56, v174, 48
	v_readlane_b32 s57, v174, 49
	v_readlane_b32 s58, v174, 50
	v_readlane_b32 s59, v174, 51
	v_readlane_b32 s60, v174, 52
	v_readlane_b32 s61, v174, 53
	v_readlane_b32 s62, v174, 54
	v_readlane_b32 s63, v174, 55
	v_readlane_b32 s64, v174, 56
	v_readlane_b32 s65, v174, 57
	v_readlane_b32 s66, v174, 58
	v_readlane_b32 s67, v174, 59
	v_readlane_b32 s68, v174, 60
	v_readlane_b32 s69, v174, 61
	v_readlane_b32 s70, v174, 62
	v_readlane_b32 s71, v174, 63
	v_readlane_b32 s72, v173, 0
	v_readlane_b32 s73, v173, 1
	v_readlane_b32 s74, v173, 2
	v_readlane_b32 s75, v173, 3
	v_readlane_b32 s76, v173, 4
	v_readlane_b32 s77, v173, 5
	v_readlane_b32 s78, v173, 6
	v_readlane_b32 s79, v173, 7
	v_readlane_b32 s84, v173, 8
	v_readlane_b32 s85, v173, 9
	v_readlane_b32 s88, v173, 10
	v_readlane_b32 s89, v173, 11
	v_readlane_b32 s90, v173, 12
	v_readlane_b32 s91, v173, 13
	v_readlane_b32 s96, v173, 14
	v_readlane_b32 s97, v173, 15
	v_readlane_b32 s98, v173, 16
	v_readlane_b32 s99, v173, 17
	v_readlane_b32 s48, v173, 18
	v_readlane_b32 s49, v173, 19
	s_mov_b64 s[38:39], s[0:1]
	s_branch .LBB15_5
.LBB15_4:
	v_mov_b32_e32 v34, 0
.LBB15_5:                               ; %Flow247
	s_load_dwordx4 s[0:3], s[38:39], 0x28
	s_waitcnt lgkmcnt(0)
	v_writelane_b32 v173, s0, 20
	s_nop 1
	v_writelane_b32 v173, s1, 21
	v_writelane_b32 v173, s2, 22
	v_writelane_b32 v173, s3, 23
	s_mov_b32 s0, s95
	v_writelane_b32 v173, s0, 24
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s1, v33
	s_ashr_i32 s0, s1, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s1, s0
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s1, s0
	v_lshl_or_b32 v0, s0, 6, v49
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v2, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v53
	v_lshrrev_b32_e32 v3, 29, v2
	v_add_u32_e32 v3, v2, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v2, v3
	v_xor_b32_e32 v4, v1, v3
	v_lshlrev_b32_e32 v5, 3, v4
	v_lshlrev_b32_e32 v2, 6, v2
	v_add_u32_e32 v1, v1, v55
	v_xor_b32_e32 v1, v1, v3
	v_sub_u32_e32 v1, v1, v4
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v3, 31, v0
	v_lshrrev_b32_e32 v3, 30, v3
	v_add_u32_e32 v3, v0, v3
	v_ashrrev_i32_e32 v6, 2, v3
	v_and_b32_e32 v3, -4, v3
	v_sub_u32_e32 v0, v0, v3
	v_add_u32_e32 v0, v0, v53
	v_lshrrev_b32_e32 v3, 29, v6
	v_add_u32_e32 v3, v6, v3
	v_and_b32_e32 v3, -8, v3
	v_sub_u32_e32 v3, v6, v3
	v_xor_b32_e32 v7, v0, v3
	v_sub_u32_e32 v7, v7, v4
	v_add_u32_e32 v0, v0, v55
	v_xor_b32_e32 v0, v0, v3
	v_sub_u32_e32 v0, v0, v4
	v_add_lshl_u32 v2, v5, v2, 1
	v_lshlrev_b32_e32 v3, 4, v4
	v_lshlrev_b32_e32 v4, 7, v6
	v_add3_u32 v3, v3, v4, 32
	v_lshl_add_u32 v4, v7, 4, v3
	ds_read_b128 v[12:15], v2 offset:32
	ds_read_b128 v[8:11], v4
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v2, 32, v1
	v_lshl_add_u32 v0, v0, 4, v3
	ds_read_b128 v[4:7], v1
	ds_read_b128 v[0:3], v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s0, s1, 2
	s_add_i32 s0, s0, s93
	s_mul_i32 s2, s0, s16
	s_cmp_gt_i32 s26, s0
	s_mov_b32 s15, 0x20000
	s_mov_b32 s12, s80
	s_mov_b32 s13, s81
	s_mov_b32 s14, s82
	s_cselect_b64 s[22:23], -1, 0
	s_lshl_b32 s0, s2, 1
	v_mov_b32_e32 v16, s0
	buffer_load_ushort v17, v16, s[12:15], 0 offen
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 3
	v_readlane_b32 s3, v174, 4
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v19, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:2
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 5
	v_readlane_b32 s3, v174, 6
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v20, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:4
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 7
	v_readlane_b32 s3, v174, 8
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v21, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:6
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 9
	v_readlane_b32 s3, v174, 10
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v22, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:8
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 11
	v_readlane_b32 s3, v174, 12
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v25, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:10
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[88:89], s[22:23]
	v_cndmask_b32_e32 v26, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:12
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[90:91], s[22:23]
	v_cndmask_b32_e32 v27, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:14
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[76:77], s[22:23]
	v_cndmask_b32_e32 v28, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	v_readlane_b32 s2, v174, 13
	v_readlane_b32 s3, v174, 14
	s_and_b64 vcc, s[2:3], s[22:23]
	v_cndmask_b32_e32 v29, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[96:97], s[22:23]
	v_cndmask_b32_e32 v30, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[78:79], s[22:23]
	v_cndmask_b32_e32 v31, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:22
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[70:71], s[22:23]
	v_cndmask_b32_e32 v36, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:24
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[68:69], s[22:23]
	v_cndmask_b32_e32 v37, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:26
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[66:67], s[22:23]
	v_cndmask_b32_e32 v38, 0, v17, vcc
	buffer_load_ushort v17, v16, s[12:15], 0 offen offset:28
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v17, 16, v17
	v_cvt_f16_f32_e32 v17, v17
	s_and_b64 vcc, s[64:65], s[22:23]
	v_cndmask_b32_e32 v39, 0, v17, vcc
	buffer_load_ushort v16, v16, s[12:15], 0 offen offset:30
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v16, 16, v16
	v_cvt_f16_f32_e32 v16, v16
	s_and_b64 vcc, s[62:63], s[22:23]
	v_cndmask_b32_e32 v40, 0, v16, vcc
	v_lshl_add_u32 v18, s1, 5, v48
	v_add_u32_e32 v23, 0x200, v18
	v_mad_u64_u32 v[16:17], s[2:3], v23, s17, v[32:33]
	s_mov_b32 s12, s8
	s_mov_b32 s13, s9
	s_mov_b32 s14, s10
	buffer_load_ubyte v17, v16, s[12:15], 0 offen
	v_cmp_gt_i32_e64 s[30:31], s95, v23
	s_and_b64 vcc, s[60:61], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v41, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:1
	s_and_b64 vcc, s[58:59], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v42, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:2
	s_and_b64 vcc, s[56:57], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v43, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:3
	s_and_b64 vcc, s[54:55], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v44, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:4
	s_and_b64 vcc, s[52:53], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v45, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:5
	s_and_b64 vcc, s[46:47], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v46, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:6
	s_and_b64 vcc, s[44:45], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v47, 0, v17, vcc
	buffer_load_ubyte v17, v16, s[12:15], 0 offen offset:7
	s_and_b64 vcc, s[40:41], s[30:31]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v72, 0, v17, vcc
	v_add_u32_e32 v23, s33, v16
	buffer_load_ubyte v24, v23, s[12:15], 0 offen
	v_add_u32_e32 v17, 0x280, v18
	v_cmp_gt_i32_e64 s[34:35], s95, v17
	s_and_b64 vcc, s[60:61], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v73, 0, v24, vcc
	v_add_u32_e32 v24, 1, v23
	buffer_load_ubyte v64, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[42:43], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v74, 0, v64, vcc
	v_add_u32_e32 v64, 2, v23
	buffer_load_ubyte v65, v64, s[12:15], 0 offen
	s_and_b64 vcc, s[74:75], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v75, 0, v65, vcc
	v_add_u32_e32 v65, 3, v23
	buffer_load_ubyte v66, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[72:73], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v76, 0, v66, vcc
	v_add_u32_e32 v66, 4, v23
	buffer_load_ubyte v67, v66, s[12:15], 0 offen
	s_and_b64 vcc, s[84:85], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v77, 0, v67, vcc
	v_add_u32_e32 v67, 5, v23
	buffer_load_ubyte v68, v67, s[12:15], 0 offen
	s_and_b64 vcc, s[98:99], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v78, 0, v68, vcc
	v_add_u32_e32 v68, 6, v23
	buffer_load_ubyte v69, v68, s[12:15], 0 offen
	v_readlane_b32 s2, v174, 15
	v_readlane_b32 s3, v174, 16
	s_and_b64 vcc, s[2:3], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v79, 0, v69, vcc
	v_add_u32_e32 v69, 7, v23
	buffer_load_ubyte v70, v69, s[12:15], 0 offen
	s_and_b64 vcc, s[40:41], s[34:35]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v80, 0, v70, vcc
	v_add_u32_e32 v23, s33, v23
	buffer_load_ubyte v70, v23, s[12:15], 0 offen
	v_add_u32_e32 v23, 0x300, v18
	v_cmp_gt_i32_e64 s[36:37], s95, v23
	s_and_b64 vcc, s[60:61], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v81, 0, v70, vcc
	v_add_u32_e32 v24, s33, v24
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[58:59], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v82, 0, v24, vcc
	v_add_u32_e32 v24, s33, v64
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[56:57], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v83, 0, v24, vcc
	v_add_u32_e32 v24, s33, v65
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[54:55], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v84, 0, v24, vcc
	v_add_u32_e32 v24, s33, v66
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[52:53], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v85, 0, v24, vcc
	v_add_u32_e32 v24, s33, v67
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[46:47], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v86, 0, v24, vcc
	v_add_u32_e32 v24, s33, v68
	buffer_load_ubyte v24, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[44:45], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v87, 0, v24, vcc
	v_add_u32_e32 v24, s33, v69
	buffer_load_ubyte v64, v24, s[12:15], 0 offen
	s_and_b64 vcc, s[40:41], s[36:37]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v88, 0, v64, vcc
	v_add_u32_e32 v64, s33, v24
	v_add_u32_e32 v24, -7, v64
	buffer_load_ubyte v65, v24, s[12:15], 0 offen
	v_add_u32_e32 v24, 0x380, v18
	v_cmp_gt_i32_e64 s[38:39], s95, v24
	s_and_b64 vcc, s[60:61], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v89, 0, v65, vcc
	v_add_u32_e32 v65, -6, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[42:43], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v90, 0, v65, vcc
	v_add_u32_e32 v65, -5, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[74:75], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v91, 0, v65, vcc
	v_add_u32_e32 v65, -4, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[72:73], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v92, 0, v65, vcc
	v_add_u32_e32 v65, -3, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[84:85], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v93, 0, v65, vcc
	v_add_u32_e32 v65, -2, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[98:99], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v94, 0, v65, vcc
	v_add_u32_e32 v65, -1, v64
	buffer_load_ubyte v65, v65, s[12:15], 0 offen
	s_and_b64 vcc, s[2:3], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v95, 0, v65, vcc
	buffer_load_ubyte v64, v64, s[12:15], 0 offen
	s_and_b64 vcc, s[40:41], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v96, 0, v64, vcc
	v_cndmask_b32_e64 v97, 0, 1, s[48:49]
	v_pack_b32_f16 v64, v39, v40
	v_pack_b32_f16 v70, v19, v20
	v_pack_b32_f16 v68, v21, v22
	v_pack_b32_f16 v66, v25, v26
	v_pack_b32_f16 v67, v27, v28
	v_pack_b32_f16 v71, v29, v30
	v_cvt_f32_fp8_sdwa v19, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v43 src0_sel:BYTE_0
	v_pack_b32_f16 v69, v31, v36
	v_pack_b32_f16 v65, v37, v38
	v_fma_mixlo_f16 v19, s24, v19, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_cvt_f32_fp8_sdwa v26, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v47 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[26:27], s[20:21], v[26:27]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v27
	v_pk_mul_f32 v[28:29], s[20:21], v[28:29]
	s_nop 0
	v_cvt_f16_f32_e32 v25, v28
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v30, v20
	v_cvt_f16_f32_e32 v29, v29
	v_pack_b32_f16 v28, v22, v25
	v_pack_b32_f16 v27, v21, v26
	v_cvt_f32_fp8_sdwa v22, v72 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v73 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v74 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v75 src0_sel:BYTE_0
	v_pack_b32_f16 v26, v19, v30
	v_fma_mixhi_f16 v29, s24, v22, 0
	v_fma_mixlo_f16 v19, s24, v25, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_cvt_f32_fp8_sdwa v30, v76 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v77 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v36, v78 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v37, v79 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v31
	v_pk_mul_f32 v[36:37], s[20:21], v[36:37]
	s_nop 0
	v_cvt_f16_f32_e32 v25, v36
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v20
	v_cvt_f16_f32_e32 v39, v37
	v_pack_b32_f16 v38, v22, v25
	v_pack_b32_f16 v37, v21, v30
	v_cvt_f32_fp8_sdwa v22, v80 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v81 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v82 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v83 src0_sel:BYTE_0
	v_pack_b32_f16 v36, v19, v31
	v_fma_mixhi_f16 v39, s24, v22, 0
	v_fma_mixlo_f16 v19, s24, v25, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	v_cvt_f32_fp8_sdwa v30, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v87 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v31
	v_pk_mul_f32 v[40:41], s[20:21], v[40:41]
	s_nop 0
	v_cvt_f16_f32_e32 v25, v40
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v20
	v_cvt_f16_f32_e32 v43, v41
	v_pack_b32_f16 v42, v22, v25
	v_pack_b32_f16 v41, v21, v30
	v_cvt_f32_fp8_sdwa v22, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v25, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v91 src0_sel:BYTE_0
	v_pack_b32_f16 v40, v19, v31
	v_fma_mixhi_f16 v43, s24, v22, 0
	v_fma_mixlo_f16 v19, s24, v25, 0
	v_pk_mul_f32 v[20:21], s[20:21], v[20:21]
	s_nop 0
	v_cvt_f16_f32_e32 v22, v20
	v_cvt_f32_fp8_sdwa v30, v92 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v93 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v94 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v95 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v25, v21
	v_pk_mul_f32 v[20:21], s[20:21], v[30:31]
	s_nop 0
	v_cvt_f16_f32_e32 v21, v21
	v_pk_mul_f32 v[30:31], s[20:21], v[44:45]
	s_nop 0
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v20, v20
	v_cvt_f16_f32_e32 v47, v31
	v_cvt_f32_fp8_sdwa v31, v96 src0_sel:BYTE_0
	v_pack_b32_f16 v46, v21, v30
	v_pack_b32_f16 v45, v25, v20
	v_pack_b32_f16 v44, v19, v22
	v_fma_mixhi_f16 v47, s24, v31, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v19, 31, v18
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v18, v19
	v_ashrrev_i32_e32 v20, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v19, v18, v19
	v_add_u32_e32 v19, v19, v52
	v_lshrrev_b32_e32 v21, 29, v20
	v_add_u32_e32 v21, v20, v21
	v_and_b32_e32 v21, -8, v21
	v_sub_u32_e32 v21, v20, v21
	v_xor_b32_e32 v19, v19, v21
	v_lshlrev_b32_e32 v21, 3, v19
	v_lshlrev_b32_e32 v20, 7, v20
	v_lshl_add_u32 v20, v19, 4, v20
	ds_write_b128 v20, v[26:29] offset:32
	v_add_u32_e32 v20, 0x80, v18
	v_ashrrev_i32_e32 v22, 31, v20
	v_lshrrev_b32_e32 v22, 30, v22
	v_add_u32_e32 v22, v20, v22
	v_ashrrev_i32_e32 v25, 2, v22
	v_and_b32_e32 v22, -4, v22
	v_sub_u32_e32 v20, v20, v22
	v_add_u32_e32 v20, v20, v52
	v_lshrrev_b32_e32 v22, 29, v25
	v_add_u32_e32 v22, v25, v22
	v_and_b32_e32 v22, -8, v22
	v_sub_u32_e32 v22, v25, v22
	v_xor_b32_e32 v20, v20, v22
	v_sub_u32_e32 v19, v20, v19
	v_lshlrev_b32_e32 v19, 3, v19
	v_lshlrev_b32_e32 v22, 6, v25
	v_add3_u32 v19, v21, v22, v19
	v_lshlrev_b32_e32 v21, 1, v19
	ds_write_b128 v21, v[36:39] offset:32
	v_add_u32_e32 v22, 0x100, v18
	v_ashrrev_i32_e32 v26, 31, v22
	v_lshrrev_b32_e32 v26, 30, v26
	v_add_u32_e32 v26, v22, v26
	v_ashrrev_i32_e32 v27, 2, v26
	v_sub_u32_e32 v25, v27, v25
	v_and_b32_e32 v26, -4, v26
	v_sub_u32_e32 v22, v22, v26
	v_add_u32_e32 v22, v22, v52
	v_lshrrev_b32_e32 v26, 29, v27
	v_add_u32_e32 v26, v27, v26
	v_and_b32_e32 v26, -8, v26
	v_sub_u32_e32 v26, v27, v26
	v_xor_b32_e32 v22, v22, v26
	v_sub_u32_e32 v20, v22, v20
	v_lshlrev_b32_e32 v25, 6, v25
	v_lshl_add_u32 v20, v20, 3, v25
	v_lshlrev_b32_e32 v25, 1, v20
	v_add3_u32 v21, v21, 32, v25
	ds_write_b128 v21, v[40:43]
	v_add_u32_e32 v18, 0x180, v18
	v_ashrrev_i32_e32 v21, 31, v18
	v_lshrrev_b32_e32 v21, 30, v21
	v_add_u32_e32 v21, v18, v21
	v_ashrrev_i32_e32 v25, 2, v21
	v_sub_u32_e32 v26, v25, v27
	v_and_b32_e32 v21, 0xffffffc, v21
	v_sub_u32_e32 v18, v18, v21
	v_add_u32_e32 v18, v18, v52
	v_lshrrev_b32_e32 v21, 29, v25
	v_add_u32_e32 v21, v25, v21
	v_and_b32_e32 v21, 0xffffff8, v21
	v_sub_u32_e32 v21, v25, v21
	v_xor_b32_e32 v18, v18, v21
	v_sub_u32_e32 v18, v18, v22
	v_lshlrev_b32_e32 v18, 4, v18
	v_lshlrev_b32_e32 v21, 7, v26
	v_add_lshl_u32 v19, v20, v19, 1
	v_add3_u32 v18, v18, v21, v19
	ds_write_b128 v18, v[44:47] offset:32
	v_mov_b32_e32 v37, 0
	s_mov_b32 s29, 0
	v_cmp_ne_u32_e64 s[12:13], 1, v97
	s_andn2_b64 vcc, exec, s[48:49]
	s_cbranch_vccnz .LBB15_9
; %bb.6:                                ; %.preheader.i95.i.i.i.i
	v_writelane_b32 v173, s12, 29
	s_nop 1
	v_writelane_b32 v173, s13, 30
	v_writelane_b32 v173, s94, 31
	s_nop 1
	v_writelane_b32 v173, s95, 32
	s_max_i32 s1, s6, 2
	v_mad_u64_u32 v[18:19], s[2:3], s17, v24, v[32:33]
	v_mad_u64_u32 v[20:21], s[2:3], s17, v23, v[32:33]
	v_mad_u64_u32 v[22:23], s[2:3], s17, v17, v[32:33]
	s_add_i32 s83, s0, 62
	s_lshl_b32 s28, s1, 4
	s_add_i32 s28, s28, -16
	v_mov_b32_e32 v36, 0
	v_mov_b32_e32 v17, s8
	v_mov_b32_e32 v19, s9
	v_mov_b32_e32 v21, s10
	v_mov_b32_e32 v23, s80
	v_mov_b32_e32 v24, s81
	v_mov_b32_e32 v25, s82
	v_mov_b32_e32 v37, v36
.LBB15_7:                               ; %.lr.ph.i659.i96.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s16, s29, 16
	v_add_u32_e32 v26, s29, v32
	v_readfirstlane_b32 s12, v33
	s_sub_i32 s1, s83, 30
	v_add_u32_e32 v27, 16, v26
	v_add_u32_e32 v28, 17, v26
	v_add_u32_e32 v29, 18, v26
	v_add_u32_e32 v30, 19, v26
	v_add_u32_e32 v31, 20, v26
	v_add_u32_e32 v38, 21, v26
	v_add_u32_e32 v39, 22, v26
	v_add_u32_e32 v40, 23, v26
	s_ashr_i32 s0, s12, 31
	v_mov_b32_e32 v26, s1
	v_lshl_add_u32 v46, s12, 5, v48
	v_cmp_gt_i32_e32 vcc, s27, v28
	v_cmp_gt_i32_e64 s[2:3], s27, v29
	v_cmp_gt_i32_e64 s[6:7], s27, v30
	v_cmp_gt_i32_e64 s[8:9], s27, v31
	v_cmp_gt_i32_e64 s[40:41], s27, v38
	v_cmp_gt_i32_e64 s[42:43], s27, v39
	v_cmp_gt_i32_e64 s[44:45], s27, v40
	v_cmp_ge_i32_e64 s[62:63], s27, v40
	v_cmp_ge_i32_e64 s[64:65], s27, v39
	v_cmp_ge_i32_e64 s[66:67], s27, v38
	v_cmp_ge_i32_e64 s[68:69], s27, v31
	v_cmp_ge_i32_e64 s[92:93], s27, v30
	v_cmp_ge_i32_e64 s[94:95], s27, v29
	v_cmp_gt_i32_e64 s[96:97], s27, v27
	s_lshr_b32 s13, s0, 30
	s_and_b64 s[98:99], s[30:31], vcc
	s_and_b64 s[0:1], s[30:31], s[2:3]
	s_and_b64 s[10:11], s[30:31], s[6:7]
	s_and_b64 s[90:91], s[30:31], s[8:9]
	s_and_b64 s[4:5], s[30:31], s[40:41]
	s_and_b64 s[88:89], s[30:31], s[42:43]
	s_and_b64 s[86:87], s[30:31], s[44:45]
	s_and_b64 s[70:71], s[34:35], s[44:45]
	s_and_b64 s[72:73], s[34:35], s[62:63]
	s_and_b64 s[74:75], s[34:35], s[64:65]
	s_and_b64 s[76:77], s[34:35], s[66:67]
	s_and_b64 s[78:79], s[34:35], s[68:69]
	s_and_b64 s[48:49], s[34:35], s[92:93]
	s_and_b64 s[50:51], s[34:35], s[94:95]
	s_and_b64 s[84:85], s[34:35], s[96:97]
	s_and_b64 s[46:47], s[36:37], s[96:97]
	s_and_b64 vcc, s[36:37], vcc
	s_and_b64 s[18:19], s[36:37], s[2:3]
	s_and_b64 s[52:53], s[36:37], s[6:7]
	s_and_b64 s[54:55], s[36:37], s[8:9]
	s_and_b64 s[56:57], s[36:37], s[40:41]
	s_and_b64 s[58:59], s[36:37], s[42:43]
	s_and_b64 s[60:61], s[36:37], s[44:45]
	s_and_b64 s[6:7], s[38:39], s[44:45]
	s_and_b64 s[40:41], s[38:39], s[62:63]
	s_and_b64 s[42:43], s[38:39], s[64:65]
	s_and_b64 s[44:45], s[38:39], s[66:67]
	s_and_b64 s[62:63], s[38:39], s[68:69]
	s_and_b64 s[64:65], s[38:39], s[92:93]
	s_and_b64 s[66:67], s[38:39], s[94:95]
	s_add_i32 s2, s12, s13
	s_and_b32 s2, s2, 0x3fffffc
	s_sub_i32 s2, s12, s2
	v_lshl_or_b32 v47, s2, 6, v49
	s_and_b64 s[68:69], s[38:39], s[96:97]
	s_and_b64 s[2:3], s[30:31], s[96:97]
	s_add_i32 s8, s29, 17
	s_cmp_gt_i32 s27, s8
	v_add_u32_e32 v39, s29, v16
	v_readfirstlane_b32 s12, v17
	v_readfirstlane_b32 s13, v19
	v_readfirstlane_b32 s14, v21
	s_nop 4
	buffer_load_ubyte v27, v39, s[12:15], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v27, 0, v27, s[2:3]
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s8, s83, 28
	v_mov_b32_e32 v43, s8
	s_add_i32 s8, s29, 18
	s_cmp_gt_i32 s27, s8
	buffer_load_ubyte v28, v39, s[12:15], 0 offen offset:17
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v28, 0, v28, s[98:99]
	s_cselect_b64 s[8:9], -1, 0
	s_sub_i32 s17, s83, 26
	v_mov_b32_e32 v44, s17
	s_add_i32 s17, s29, 19
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v29, v39, s[12:15], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v29, 0, v29, s[0:1]
	s_cselect_b64 s[0:1], -1, 0
	s_sub_i32 s17, s83, 24
	v_mov_b32_e32 v45, s17
	s_add_i32 s17, s29, 20
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v30, v39, s[12:15], 0 offen offset:19
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v30, 0, v30, s[10:11]
	s_cselect_b64 s[10:11], -1, 0
	s_sub_i32 s17, s83, 22
	v_mov_b32_e32 v72, s17
	s_add_i32 s17, s29, 21
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v31, v39, s[12:15], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v31, 0, v31, s[90:91]
	s_cselect_b64 s[90:91], -1, 0
	s_sub_i32 s17, s83, 20
	v_mov_b32_e32 v73, s17
	s_add_i32 s17, s29, 22
	s_cmp_gt_i32 s27, s17
	buffer_load_ubyte v38, v39, s[12:15], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v38, 0, v38, s[4:5]
	s_cselect_b64 s[4:5], -1, 0
	s_sub_i32 s17, s83, 18
	v_mov_b32_e32 v74, s17
	s_add_i32 s17, s29, 23
	s_cmp_gt_i32 s27, s17
	v_add_u32_e32 v76, s29, v22
	buffer_load_ubyte v40, v39, s[12:15], 0 offen offset:22
	buffer_load_ubyte v41, v39, s[12:15], 0 offen offset:23
	buffer_load_ubyte v42, v76, s[12:15], 0 offen offset:16
	buffer_load_ubyte v77, v76, s[12:15], 0 offen offset:17
	buffer_load_ubyte v78, v76, s[12:15], 0 offen offset:18
	buffer_load_ubyte v79, v76, s[12:15], 0 offen offset:19
	buffer_load_ubyte v80, v76, s[12:15], 0 offen offset:20
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v39, 0, v40, s[88:89]
	s_cselect_b64 s[88:89], -1, 0
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v40, 0, v41, s[86:87]
	s_add_i32 s17, s83, -16
	s_add_i32 s24, s29, 31
	v_mov_b32_e32 v75, s17
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_gt_i32 s95, s24
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v41, 0, v42, s[84:85]
	s_cselect_b64 s[84:85], -1, 0
	s_add_i32 s25, s29, 30
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_ge_i32 s95, s24
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v42, 0, v77, s[50:51]
	s_cselect_b64 s[50:51], -1, 0
	s_add_i32 s17, s83, -2
	v_mov_b32_e32 v108, s17
	s_add_i32 s17, s29, 29
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_ge_i32 s95, s25
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v109, 0, v78, s[48:49]
	s_cselect_b64 s[48:49], -1, 0
	s_add_i32 s24, s83, -4
	v_mov_b32_e32 v110, s24
	s_add_i32 s24, s29, 28
	v_readlane_b32 s92, v174, 23
	v_readlane_b32 s93, v174, 24
	v_readlane_b32 s94, v174, 25
	v_readlane_b32 s95, v174, 26
	s_cmp_ge_i32 s95, s17
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v111, 0, v79, s[78:79]
	s_cselect_b64 s[92:93], -1, 0
	s_add_i32 s17, s83, -6
	v_mov_b32_e32 v112, s17
	s_add_i32 s17, s29, 27
	v_readlane_b32 s96, v174, 23
	v_readlane_b32 s97, v174, 24
	v_readlane_b32 s98, v174, 25
	v_readlane_b32 s99, v174, 26
	s_cmp_ge_i32 s99, s24
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v113, 0, v80, s[76:77]
	s_cselect_b64 s[94:95], -1, 0
	s_add_i32 s24, s83, -8
	v_mov_b32_e32 v114, s24
	s_add_i32 s24, s29, 26
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s17
	s_cselect_b64 s[96:97], -1, 0
	s_add_i32 s17, s83, -10
	v_mov_b32_e32 v115, s17
	v_add_u32_e32 v77, s29, v20
	v_add_u32_e32 v78, s29, v18
	s_add_i32 s17, s29, 25
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s24
	buffer_load_ubyte v79, v76, s[12:15], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v116, 0, v79, s[74:75]
	s_cselect_b64 s[24:25], -1, 0
	s_add_i32 s26, s83, -12
	v_mov_b32_e32 v117, s26
	v_mov_b32_e32 v92, 0
	v_mov_b32_e32 v94, 0
	v_mov_b32_e32 v96, 0
	v_mov_b32_e32 v98, 0
	v_mov_b32_e32 v93, 0
	v_mov_b32_e32 v95, 0
	v_mov_b32_e32 v97, 0
	v_mov_b32_e32 v99, 0
	v_mov_b32_e32 v100, 0
	v_mov_b32_e32 v102, 0
	v_mov_b32_e32 v104, 0
	v_mov_b32_e32 v106, 0
	v_mov_b32_e32 v101, 0
	v_mov_b32_e32 v103, 0
	v_mov_b32_e32 v105, 0
	v_mov_b32_e32 v107, 0
	v_mov_b32_e32 v118, s83
	buffer_load_ubyte v119, v76, s[12:15], 0 offen offset:22
	buffer_load_ubyte v120, v76, s[12:15], 0 offen offset:23
	buffer_load_ubyte v121, v77, s[12:15], 0 offen offset:16
	buffer_load_ubyte v122, v77, s[12:15], 0 offen offset:17
	buffer_load_ubyte v123, v77, s[12:15], 0 offen offset:18
	buffer_load_ubyte v124, v77, s[12:15], 0 offen offset:19
	buffer_load_ubyte v125, v77, s[12:15], 0 offen offset:20
	buffer_load_ubyte v126, v77, s[12:15], 0 offen offset:21
	buffer_load_ubyte v127, v77, s[12:15], 0 offen offset:22
	buffer_load_ubyte v128, v77, s[12:15], 0 offen offset:23
	buffer_load_ubyte v129, v78, s[12:15], 0 offen offset:16
	buffer_load_ubyte v130, v78, s[12:15], 0 offen offset:17
	buffer_load_ubyte v131, v78, s[12:15], 0 offen offset:18
	buffer_load_ubyte v132, v78, s[12:15], 0 offen offset:19
	buffer_load_ubyte v133, v78, s[12:15], 0 offen offset:20
	buffer_load_ubyte v134, v78, s[12:15], 0 offen offset:21
	buffer_load_ubyte v135, v78, s[12:15], 0 offen offset:22
	buffer_load_ubyte v136, v78, s[12:15], 0 offen offset:23
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s12, v23
	v_readfirstlane_b32 s13, v24
	v_readfirstlane_b32 s14, v25
	v_ashrrev_i32_e32 v76, 31, v46
	v_add_u32_e32 v77, 0x80, v46
	v_add_u32_e32 v78, 0x100, v46
	v_add_u32_e32 v79, 0x180, v46
	v_lshrrev_b32_e32 v76, 30, v76
	v_ashrrev_i32_e32 v80, 31, v77
	v_ashrrev_i32_e32 v81, 31, v78
	v_ashrrev_i32_e32 v82, 31, v79
	v_add_u32_e32 v76, v46, v76
	v_lshrrev_b32_e32 v80, 30, v80
	v_lshrrev_b32_e32 v81, 30, v81
	v_lshrrev_b32_e32 v82, 30, v82
	v_ashrrev_i32_e32 v83, 2, v76
	v_and_b32_e32 v76, -4, v76
	v_add_u32_e32 v80, v77, v80
	v_add_u32_e32 v81, v78, v81
	v_add_u32_e32 v82, v79, v82
	v_sub_u32_e32 v46, v46, v76
	v_lshrrev_b32_e32 v76, 29, v83
	v_lshlrev_b32_e32 v84, 7, v83
	v_ashrrev_i32_e32 v85, 2, v80
	v_and_b32_e32 v80, -4, v80
	v_ashrrev_i32_e32 v86, 2, v81
	v_and_b32_e32 v81, -4, v81
	v_ashrrev_i32_e32 v87, 2, v82
	v_and_b32_e32 v82, 0xffffffc, v82
	v_ashrrev_i32_e32 v88, 31, v47
	v_add_u32_e32 v89, 0x100, v47
	v_add_u32_e32 v46, v46, v52
	v_add_u32_e32 v76, v83, v76
	v_sub_u32_e32 v77, v77, v80
	v_lshrrev_b32_e32 v80, 29, v85
	v_lshlrev_b32_e32 v90, 6, v85
	v_sub_u32_e32 v91, v86, v85
	v_sub_u32_e32 v78, v78, v81
	v_lshrrev_b32_e32 v81, 29, v86
	v_sub_u32_e32 v137, v87, v86
	v_sub_u32_e32 v79, v79, v82
	v_lshrrev_b32_e32 v82, 29, v87
	v_lshrrev_b32_e32 v88, 30, v88
	v_ashrrev_i32_e32 v138, 31, v89
	v_and_b32_e32 v76, -8, v76
	v_add_u32_e32 v77, v77, v52
	v_add_u32_e32 v80, v85, v80
	v_add_u32_e32 v78, v78, v52
	v_add_u32_e32 v81, v86, v81
	v_lshlrev_b32_e32 v91, 6, v91
	v_add_u32_e32 v79, v79, v52
	v_add_u32_e32 v82, v87, v82
	v_lshlrev_b32_e32 v137, 7, v137
	v_add_u32_e32 v88, v47, v88
	v_lshrrev_b32_e32 v138, 30, v138
	v_sub_u32_e32 v76, v83, v76
	v_and_b32_e32 v80, -8, v80
	v_and_b32_e32 v81, -8, v81
	v_and_b32_e32 v82, 0xffffff8, v82
	v_ashrrev_i32_e32 v83, 2, v88
	v_and_b32_e32 v88, -4, v88
	v_add_u32_e32 v138, v89, v138
	v_xor_b32_e32 v46, v46, v76
	v_sub_u32_e32 v76, v85, v80
	v_sub_u32_e32 v80, v86, v81
	v_sub_u32_e32 v81, v87, v82
	v_sub_u32_e32 v47, v47, v88
	v_lshrrev_b32_e32 v82, 29, v83
	v_lshlrev_b32_e32 v85, 6, v83
	v_ashrrev_i32_e32 v86, 2, v138
	v_and_b32_e32 v87, -4, v138
	v_lshlrev_b32_e32 v88, 3, v46
	v_lshl_add_u32 v138, v46, 4, v84
	v_xor_b32_e32 v76, v77, v76
	v_xor_b32_e32 v77, v78, v80
	v_xor_b32_e32 v78, v79, v81
	v_add_u32_e32 v47, v47, v53
	v_add_u32_e32 v79, v83, v82
	v_sub_u32_e32 v80, v89, v87
	v_lshrrev_b32_e32 v81, 29, v86
	v_lshlrev_b32_e32 v82, 7, v86
	v_sub_u32_e32 v46, v76, v46
	v_sub_u32_e32 v76, v77, v76
	v_sub_u32_e32 v77, v78, v77
	v_and_b32_e32 v78, -8, v79
	v_add_u32_e32 v79, v47, v55
	v_add_u32_e32 v80, v80, v53
	v_add_u32_e32 v81, v86, v81
	v_lshlrev_b32_e32 v46, 3, v46
	v_lshl_add_u32 v76, v76, 3, v91
	v_lshlrev_b32_e32 v77, 4, v77
	v_sub_u32_e32 v78, v83, v78
	v_and_b32_e32 v81, -8, v81
	v_add_u32_e32 v83, v80, v55
	v_add3_u32 v46, v88, v90, v46
	v_lshlrev_b32_e32 v84, 1, v76
	v_xor_b32_e32 v47, v47, v78
	v_xor_b32_e32 v78, v79, v78
	v_sub_u32_e32 v79, v86, v81
	v_lshlrev_b32_e32 v139, 1, v46
	v_add_lshl_u32 v46, v76, v46, 1
	v_lshlrev_b32_e32 v76, 3, v47
	v_sub_u32_e32 v78, v78, v47
	v_xor_b32_e32 v80, v80, v79
	v_xor_b32_e32 v79, v83, v79
	v_lshlrev_b32_e32 v81, 4, v47
	v_add3_u32 v140, v139, 32, v84
	v_add3_u32 v137, v77, v137, v46
	v_sub_u32_e32 v46, v80, v47
	v_sub_u32_e32 v47, v79, v47
	v_add_lshl_u32 v76, v76, v85, 1
	v_add3_u32 v77, v81, v82, 32
	v_lshlrev_b32_e32 v78, 4, v78
	v_lshl_add_u32 v46, v46, 4, v77
	v_add3_u32 v84, v76, 32, v78
	v_lshl_add_u32 v47, v47, 4, v77
	ds_read_b128 v[76:79], v76 offset:32
	ds_read_b128 v[80:83], v46
	ds_read_b128 v[84:87], v84
	ds_read_b128 v[88:91], v47
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v118, v118, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v141, v26, s[12:15], 0 offen
	buffer_load_ushort v142, v43, s[12:15], 0 offen
	buffer_load_ushort v143, v44, s[12:15], 0 offen
	buffer_load_ushort v144, v45, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v72, v72, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v73, v73, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v74, v74, s[12:15], 0 offen
	s_nop 0
	buffer_load_ushort v75, v75, s[12:15], 0 offen
	v_dot2c_f32_f16_e32 v92, v70, v76
	v_dot2c_f32_f16_e32 v94, v68, v77
	v_dot2c_f32_f16_e32 v96, v66, v78
	v_dot2c_f32_f16_e32 v98, v67, v79
	v_dot2c_f32_f16_e32 v93, v70, v80
	v_dot2c_f32_f16_e32 v95, v68, v81
	v_dot2c_f32_f16_e32 v97, v66, v82
	v_dot2c_f32_f16_e32 v99, v67, v83
	v_dot2c_f32_f16_e32 v100, v71, v84
	v_dot2c_f32_f16_e32 v102, v69, v85
	v_dot2c_f32_f16_e32 v104, v65, v86
	v_dot2c_f32_f16_e32 v106, v64, v87
	v_dot2c_f32_f16_e32 v101, v71, v88
	v_dot2c_f32_f16_e32 v103, v69, v89
	v_dot2c_f32_f16_e32 v105, v65, v90
	v_dot2c_f32_f16_e32 v107, v64, v91
	v_pk_add_f32 v[36:37], v[36:37], v[92:93]
	buffer_load_ushort v76, v108, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[94:95], v[36:37]
	s_nop 0
	v_pk_add_f32 v[36:37], v[96:97], v[36:37]
	buffer_load_ushort v77, v110, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[98:99], v[36:37]
	s_nop 0
	v_pk_add_f32 v[36:37], v[100:101], v[36:37]
	buffer_load_ushort v78, v112, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[102:103], v[36:37]
	s_nop 0
	v_pk_add_f32 v[36:37], v[104:105], v[36:37]
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s17
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v43, 0, v119, s[72:73]
	s_cselect_b64 s[26:27], -1, 0
	s_add_i32 s17, s83, -14
	v_mov_b32_e32 v26, s17
	s_mov_b32 s29, s16
	buffer_load_ushort v79, v114, s[12:15], 0 offen
	v_pk_add_f32 v[36:37], v[106:107], v[36:37]
	buffer_load_ushort v80, v115, s[12:15], 0 offen
	buffer_load_ushort v81, v117, s[12:15], 0 offen
	v_readlane_b32 s72, v174, 23
	v_readlane_b32 s73, v174, 24
	v_readlane_b32 s74, v174, 25
	v_readlane_b32 s75, v174, 26
	s_cmp_gt_i32 s75, s16
	buffer_load_ushort v82, v26, s[12:15], 0 offen
	s_waitcnt vmcnt(32)
	v_cndmask_b32_e64 v44, 0, v120, s[70:71]
	s_cselect_b64 s[12:13], -1, 0
	s_add_i32 s83, s83, 32
	s_and_b64 s[70:71], s[22:23], s[2:3]
	s_and_b64 s[72:73], s[22:23], s[8:9]
	s_and_b64 s[74:75], s[22:23], s[0:1]
	s_and_b64 s[76:77], s[22:23], s[10:11]
	s_and_b64 s[78:79], s[22:23], s[90:91]
	s_and_b64 s[0:1], s[22:23], s[4:5]
	s_and_b64 s[84:85], s[22:23], s[84:85]
	s_and_b64 s[2:3], s[22:23], s[88:89]
	s_and_b64 s[86:87], s[22:23], s[50:51]
	s_and_b64 s[88:89], s[22:23], s[48:49]
	s_and_b64 s[90:91], s[22:23], s[92:93]
	s_and_b64 s[92:93], s[22:23], s[94:95]
	s_and_b64 s[94:95], s[22:23], s[96:97]
	s_and_b64 s[96:97], s[22:23], s[24:25]
	s_and_b64 s[98:99], s[22:23], s[26:27]
	v_readlane_b32 s24, v174, 23
	v_readlane_b32 s25, v174, 24
	v_readlane_b32 s26, v174, 25
	v_readlane_b32 s27, v174, 26
	s_and_b64 s[4:5], s[22:23], s[12:13]
	s_cmp_lg_u32 s28, s16
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e64 v45, 0, v121, s[46:47]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e32 v46, 0, v122, vcc
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v47, 0, v123, s[18:19]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e64 v64, 0, v124, s[52:53]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e64 v65, 0, v125, s[54:55]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e64 v66, 0, v126, s[56:57]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e64 v67, 0, v127, s[58:59]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e64 v68, 0, v128, s[60:61]
	s_waitcnt vmcnt(23)
	v_cndmask_b32_e64 v69, 0, v129, s[68:69]
	s_waitcnt vmcnt(22)
	v_cndmask_b32_e64 v70, 0, v130, s[66:67]
	s_waitcnt vmcnt(21)
	v_cndmask_b32_e64 v71, 0, v131, s[64:65]
	s_waitcnt vmcnt(20)
	v_cndmask_b32_e64 v83, 0, v132, s[62:63]
	s_waitcnt vmcnt(19)
	v_cndmask_b32_e64 v84, 0, v133, s[44:45]
	s_waitcnt vmcnt(18)
	v_cndmask_b32_e64 v85, 0, v134, s[42:43]
	s_waitcnt vmcnt(17)
	v_cndmask_b32_e64 v86, 0, v135, s[40:41]
	s_waitcnt vmcnt(16)
	v_cndmask_b32_e64 v87, 0, v136, s[6:7]
	v_cvt_f32_fp8_sdwa v88, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v26, v28 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v27, v29 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v28, v30 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v29, v31 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v30, v38 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v31, v39 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v40 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v41 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v38, v42 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v39, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v40, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v41, v113 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v42, v116 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v44 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v45 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v44, v46 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v45, v47 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v46, v64 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v47, v65 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v64, v66 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v65, v67 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v93, v68 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v94, v69 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v66, v70 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v67, v71 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v68, v83 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v69, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v70, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v71, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v83, v87 src0_sel:BYTE_0
	v_fma_mixlo_f16 v84, s24, v88, 0
	v_pk_mul_f32 v[26:27], s[20:21], v[26:27]
	v_pk_mul_f32 v[28:29], s[20:21], v[28:29]
	v_pk_mul_f32 v[30:31], s[20:21], v[30:31]
	v_fma_mixlo_f16 v85, s24, v90, 0
	v_pk_mul_f32 v[38:39], s[20:21], v[38:39]
	v_pk_mul_f32 v[40:41], s[20:21], v[40:41]
	v_pk_mul_f32 v[42:43], s[20:21], v[42:43]
	v_fma_mixlo_f16 v86, s24, v92, 0
	v_pk_mul_f32 v[44:45], s[20:21], v[44:45]
	v_pk_mul_f32 v[46:47], s[20:21], v[46:47]
	v_pk_mul_f32 v[64:65], s[20:21], v[64:65]
	v_fma_mixlo_f16 v87, s24, v94, 0
	v_pk_mul_f32 v[66:67], s[20:21], v[66:67]
	v_pk_mul_f32 v[68:69], s[20:21], v[68:69]
	v_pk_mul_f32 v[70:71], s[20:21], v[70:71]
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v88, v28
	v_cvt_f16_f32_e32 v28, v29
	v_cvt_f16_f32_e32 v29, v31
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v38
	v_cvt_f16_f32_e32 v38, v39
	v_cvt_f16_f32_e32 v39, v40
	v_cvt_f16_f32_e32 v40, v41
	v_cvt_f16_f32_e32 v41, v43
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v90, v44
	v_cvt_f16_f32_e32 v43, v45
	v_cvt_f16_f32_e32 v46, v46
	v_cvt_f16_f32_e32 v44, v47
	v_cvt_f16_f32_e32 v45, v65
	v_cvt_f16_f32_e32 v47, v64
	v_cvt_f16_f32_e32 v64, v66
	v_cvt_f16_f32_e32 v65, v67
	v_cvt_f16_f32_e32 v68, v68
	v_cvt_f16_f32_e32 v66, v69
	v_cvt_f16_f32_e32 v67, v71
	v_cvt_f16_f32_e32 v69, v70
	v_pack_b32_f16 v28, v28, v30
	v_pack_b32_f16 v27, v27, v88
	v_pack_b32_f16 v26, v84, v26
	v_fma_mixhi_f16 v29, s24, v89, 0
	v_pack_b32_f16 v40, v40, v42
	v_pack_b32_f16 v39, v38, v39
	v_pack_b32_f16 v38, v85, v31
	v_fma_mixhi_f16 v41, s24, v91, 0
	v_pack_b32_f16 v44, v44, v47
	v_pack_b32_f16 v43, v43, v46
	v_pack_b32_f16 v42, v86, v90
	v_fma_mixhi_f16 v45, s24, v93, 0
	v_pack_b32_f16 v66, v66, v69
	v_pack_b32_f16 v65, v65, v68
	v_pack_b32_f16 v64, v87, v64
	v_fma_mixhi_f16 v67, s24, v83, 0
	ds_write_b128 v138, v[26:29] offset:32
	ds_write_b128 v139, v[38:41] offset:32
	ds_write_b128 v140, v[42:45]
	ds_write_b128 v137, v[64:67] offset:32
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v26, 16, v141
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v27, 16, v142
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v28, 16, v143
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v29, 16, v144
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v30, 16, v72
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v31, 16, v73
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v38, 16, v74
	v_lshlrev_b32_e32 v39, 16, v118
	v_cvt_f16_f32_e32 v27, v27
	v_cvt_f16_f32_e32 v28, v28
	v_cvt_f16_f32_e32 v29, v29
	v_cvt_f16_f32_e32 v30, v30
	v_cvt_f16_f32_e32 v31, v31
	v_cvt_f16_f32_e32 v38, v38
	v_cvt_f16_f32_e32 v26, v26
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v40, 16, v75
	v_cvt_f16_f32_e32 v40, v40
	v_cndmask_b32_e64 v26, 0, v26, s[4:5]
	v_cndmask_b32_e64 v27, 0, v27, s[70:71]
	v_cndmask_b32_e64 v28, 0, v28, s[72:73]
	v_cndmask_b32_e64 v29, 0, v29, s[74:75]
	v_cndmask_b32_e64 v30, 0, v30, s[76:77]
	v_cndmask_b32_e64 v31, 0, v31, s[78:79]
	v_cndmask_b32_e64 v38, 0, v38, s[0:1]
	v_cndmask_b32_e64 v39, 0, v39, s[84:85]
	v_pack_b32_f16 v70, v26, v27
	v_pack_b32_f16 v68, v28, v29
	v_pack_b32_f16 v66, v30, v31
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v26, 16, v76
	v_cndmask_b32_e64 v27, 0, v40, s[2:3]
	v_cvt_f16_f32_e32 v26, v26
	v_pack_b32_f16 v67, v38, v27
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v27, 16, v77
	v_cvt_f16_f32_e32 v27, v27
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v28, 16, v78
	v_cvt_f16_f32_e32 v28, v28
	v_cndmask_b32_e64 v26, 0, v26, s[86:87]
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v29, 16, v79
	v_pack_b32_f16 v64, v26, v39
	v_cvt_f16_f32_e32 v26, v29
	v_cndmask_b32_e64 v27, 0, v27, s[88:89]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v29, 16, v80
	v_cvt_f16_f32_e32 v29, v29
	v_cndmask_b32_e64 v28, 0, v28, s[90:91]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v30, 16, v81
	v_pack_b32_f16 v65, v28, v27
	v_cvt_f16_f32_e32 v27, v30
	v_cndmask_b32_e64 v26, 0, v26, s[92:93]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v28, 16, v82
	v_cvt_f16_f32_e32 v28, v28
	v_cndmask_b32_e64 v29, 0, v29, s[94:95]
	v_pack_b32_f16 v69, v29, v26
	v_cndmask_b32_e64 v26, 0, v27, s[96:97]
	v_cndmask_b32_e64 v27, 0, v28, s[98:99]
	v_pack_b32_f16 v71, v27, v26
	s_cbranch_scc1 .LBB15_7
; %bb.8:                                ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi1ELin1ELin1EEEES13_EELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS17_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES14_LS15_0EEENSN_IJNS17_ILi512EEES19_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1K_Lb0EEESS_EEENSN_IJSU_SV_EEENSN_IJSV_SW_EEESW_lNS4_IJ3
	v_readlane_b32 s93, v174, 31
	v_readlane_b32 s94, v173, 31
	v_readlane_b32 s95, v173, 32
	v_readlane_b32 s16, v174, 27
	v_readlane_b32 s17, v174, 28
	v_readlane_b32 s18, v174, 29
	v_readlane_b32 s19, v174, 30
	v_readlane_b32 s8, v174, 32
	v_readlane_b32 s9, v174, 33
	v_readlane_b32 s10, v174, 34
	v_readlane_b32 s6, v174, 35
	v_readlane_b32 s40, v174, 36
	v_readlane_b32 s41, v174, 37
	v_readlane_b32 s42, v174, 38
	v_readlane_b32 s43, v174, 39
	v_readlane_b32 s44, v174, 40
	v_readlane_b32 s45, v174, 41
	v_readlane_b32 s46, v174, 42
	v_readlane_b32 s47, v174, 43
	v_readlane_b32 s52, v174, 44
	v_readlane_b32 s53, v174, 45
	v_readlane_b32 s54, v174, 46
	v_readlane_b32 s55, v174, 47
	v_readlane_b32 s56, v174, 48
	v_readlane_b32 s57, v174, 49
	v_readlane_b32 s58, v174, 50
	v_readlane_b32 s59, v174, 51
	v_readlane_b32 s60, v174, 52
	v_readlane_b32 s61, v174, 53
	v_readlane_b32 s62, v174, 54
	v_readlane_b32 s63, v174, 55
	v_readlane_b32 s64, v174, 56
	v_readlane_b32 s65, v174, 57
	v_readlane_b32 s66, v174, 58
	v_readlane_b32 s67, v174, 59
	v_readlane_b32 s68, v174, 60
	v_readlane_b32 s69, v174, 61
	v_readlane_b32 s70, v174, 62
	v_readlane_b32 s71, v174, 63
	v_readlane_b32 s72, v173, 0
	v_readlane_b32 s73, v173, 1
	v_readlane_b32 s74, v173, 2
	v_readlane_b32 s75, v173, 3
	v_readlane_b32 s76, v173, 4
	v_readlane_b32 s77, v173, 5
	v_readlane_b32 s78, v173, 6
	v_readlane_b32 s79, v173, 7
	v_readlane_b32 s84, v173, 8
	v_readlane_b32 s85, v173, 9
	v_readlane_b32 s88, v173, 10
	v_readlane_b32 s89, v173, 11
	v_readlane_b32 s90, v173, 12
	v_readlane_b32 s91, v173, 13
	v_readlane_b32 s96, v173, 14
	v_readlane_b32 s97, v173, 15
	v_readlane_b32 s98, v173, 16
	v_readlane_b32 s99, v173, 17
	v_readlane_b32 s12, v173, 29
	v_readlane_b32 s13, v173, 30
	s_branch .LBB15_10
.LBB15_9:
	v_mov_b32_e32 v36, 0
.LBB15_10:                              ; %_ZZNK7ck_tile30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S2_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSN_IJiiEEESP_Lb0EEENS_9right_padIiiLb0EEESS_EEENSN_IJNS4_IJLi0EEEENS4_IJLi1EEEENS4_IJLi2EEEEEEENSN_IJNS4_IJLi1ELi2EEEENS4_IJLi3EEEENS4_IJLi4EEEEEEENS4_IJLi3ELi4EEEElNS4_IJLin1ELin1ELi1ELin1ELin1EEEES13_EELNS_21memory_operation_enumE0EEENSN_IJNS_8constantILi1EEENS17_ILi16EEEEEEEENSF_INSG_INSH_ILSI_1EKS2_lLb1ELSK_0EEES14_LS15_0EEENSN_IJNS17_ILi512EEES19_EEEEENSF_INSG_INSH_ILSI_1EKDF16_lLb1ELSK_0EEENSM_INSN_IJNSO_INSN_IJiEEES1K_Lb0EEESS_EEENSN_IJSU_SV_EEENSN_IJSV_SW_EEESW_lNS4_IJ1
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s0, v33
	s_ashr_i32 s1, s0, 31
	s_lshr_b32 s1, s1, 30
	s_add_i32 s1, s0, s1
	s_and_b32 s1, s1, 0x3fffffc
	s_sub_i32 s1, s0, s1
	v_lshl_or_b32 v16, s1, 6, v49
	v_ashrrev_i32_e32 v17, 31, v16
	v_lshrrev_b32_e32 v17, 30, v17
	v_add_u32_e32 v17, v16, v17
	v_ashrrev_i32_e32 v18, 2, v17
	v_and_b32_e32 v17, -4, v17
	v_sub_u32_e32 v17, v16, v17
	v_add_u32_e32 v17, v17, v53
	v_lshrrev_b32_e32 v19, 29, v18
	v_add_u32_e32 v19, v18, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v18, v19
	v_xor_b32_e32 v20, v17, v19
	v_lshlrev_b32_e32 v21, 3, v20
	v_lshlrev_b32_e32 v18, 6, v18
	v_add_u32_e32 v17, v17, v55
	v_xor_b32_e32 v17, v17, v19
	v_sub_u32_e32 v17, v17, v20
	v_add_u32_e32 v16, 0x100, v16
	v_ashrrev_i32_e32 v19, 31, v16
	v_lshrrev_b32_e32 v19, 30, v19
	v_add_u32_e32 v19, v16, v19
	v_ashrrev_i32_e32 v22, 2, v19
	v_and_b32_e32 v19, -4, v19
	v_sub_u32_e32 v16, v16, v19
	v_add_u32_e32 v16, v16, v53
	v_lshrrev_b32_e32 v19, 29, v22
	v_add_u32_e32 v19, v22, v19
	v_and_b32_e32 v19, -8, v19
	v_sub_u32_e32 v19, v22, v19
	v_xor_b32_e32 v23, v16, v19
	v_sub_u32_e32 v23, v23, v20
	v_add_u32_e32 v16, v16, v55
	v_xor_b32_e32 v16, v16, v19
	v_sub_u32_e32 v16, v16, v20
	v_add_lshl_u32 v18, v21, v18, 1
	v_lshlrev_b32_e32 v19, 4, v20
	v_lshlrev_b32_e32 v20, 7, v22
	v_add3_u32 v19, v19, v20, 32
	v_lshl_add_u32 v20, v23, 4, v19
	ds_read_b128 v[28:31], v18 offset:32
	ds_read_b128 v[24:27], v20
	v_lshlrev_b32_e32 v17, 4, v17
	v_add3_u32 v17, v18, 32, v17
	v_lshl_add_u32 v16, v16, 4, v19
	ds_read_b128 v[20:23], v17
	ds_read_b128 v[16:19], v16
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshr_b32 s1, s0, 2
	s_add_i32 s1, s1, s93
	s_mul_i32 s2, s1, s16
	s_cmp_gt_i32 s26, s1
	s_cselect_b64 s[86:87], -1, 0
	s_mov_b32 s83, 0x20000
	s_lshl_b32 s4, s2, 1
	v_mov_b32_e32 v38, s4
	buffer_load_ushort v41, v38, s[80:83], 0 offen
	buffer_load_ushort v42, v38, s[80:83], 0 offen offset:2
	buffer_load_ushort v43, v38, s[80:83], 0 offen offset:4
	buffer_load_ushort v44, v38, s[80:83], 0 offen offset:6
	buffer_load_ushort v45, v38, s[80:83], 0 offen offset:8
	buffer_load_ushort v46, v38, s[80:83], 0 offen offset:10
	buffer_load_ushort v47, v38, s[80:83], 0 offen offset:12
	buffer_load_ushort v72, v38, s[80:83], 0 offen offset:14
	buffer_load_ushort v73, v38, s[80:83], 0 offen offset:16
	buffer_load_ushort v74, v38, s[80:83], 0 offen offset:18
	buffer_load_ushort v75, v38, s[80:83], 0 offen offset:20
	buffer_load_ushort v76, v38, s[80:83], 0 offen offset:22
	buffer_load_ushort v77, v38, s[80:83], 0 offen offset:24
	buffer_load_ushort v78, v38, s[80:83], 0 offen offset:26
	buffer_load_ushort v79, v38, s[80:83], 0 offen offset:28
	buffer_load_ushort v80, v38, s[80:83], 0 offen offset:30
	v_lshl_add_u32 v40, s0, 5, v48
	v_add_u32_e32 v81, 0x400, v40
	v_mad_u64_u32 v[38:39], s[0:1], v81, s17, v[32:33]
	s_waitcnt vmcnt(15)
	v_lshlrev_b32_e32 v39, 16, v41
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v41, 16, v42
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v42, 16, v43
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v43, 16, v44
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v44, 16, v45
	v_cvt_f16_f32_e32 v39, v39
	v_cvt_f16_f32_e32 v41, v41
	v_cvt_f16_f32_e32 v42, v42
	v_cvt_f16_f32_e32 v43, v43
	v_cvt_f16_f32_e32 v44, v44
	v_readlane_b32 s0, v174, 3
	v_readlane_b32 s1, v174, 4
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v45, 0, v39, vcc
	v_readlane_b32 s0, v174, 5
	v_readlane_b32 s1, v174, 6
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v41, 0, v41, vcc
	v_readlane_b32 s0, v174, 7
	v_readlane_b32 s1, v174, 8
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v82, 0, v42, vcc
	v_readlane_b32 s0, v174, 9
	v_readlane_b32 s1, v174, 10
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v43, 0, v43, vcc
	v_readlane_b32 s0, v174, 11
	v_readlane_b32 s1, v174, 12
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v83, 0, v44, vcc
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v39, 16, v46
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v42, 16, v47
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[88:89], s[86:87]
	v_cndmask_b32_e32 v47, 0, v39, vcc
	s_and_b64 vcc, s[90:91], s[86:87]
	v_cndmask_b32_e32 v84, 0, v42, vcc
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v39, 16, v72
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v42, 16, v73
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[76:77], s[86:87]
	v_cndmask_b32_e32 v72, 0, v39, vcc
	v_readlane_b32 s0, v174, 13
	v_readlane_b32 s1, v174, 14
	s_and_b64 vcc, s[0:1], s[86:87]
	v_cndmask_b32_e32 v85, 0, v42, vcc
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v39, 16, v74
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v42, 16, v75
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[96:97], s[86:87]
	v_cndmask_b32_e32 v86, 0, v39, vcc
	s_and_b64 vcc, s[78:79], s[86:87]
	v_cndmask_b32_e32 v87, 0, v42, vcc
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v39, 16, v76
	v_cvt_f16_f32_e32 v39, v39
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v42, 16, v77
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[70:71], s[86:87]
	v_cndmask_b32_e32 v77, 0, v39, vcc
	s_and_b64 vcc, s[68:69], s[86:87]
	v_cndmask_b32_e32 v88, 0, v42, vcc
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v39, 16, v78
	v_cvt_f16_f32_e32 v39, v39
	s_mov_b64 s[0:1], s[80:81]
	s_mov_b64 s[2:3], s[82:83]
	s_mov_b32 s0, s8
	s_mov_b32 s1, s9
	s_mov_b32 s2, s10
	buffer_load_ubyte v78, v38, s[0:3], 0 offen
	s_and_b64 vcc, s[66:67], s[86:87]
	v_cndmask_b32_e32 v89, 0, v39, vcc
	buffer_load_ubyte v90, v38, s[0:3], 0 offen offset:1
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v39, 16, v79
	v_cvt_f16_f32_e32 v39, v39
	buffer_load_ubyte v79, v38, s[0:3], 0 offen offset:2
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v42, 16, v80
	v_cvt_f16_f32_e32 v42, v42
	s_and_b64 vcc, s[64:65], s[86:87]
	v_cndmask_b32_e32 v39, 0, v39, vcc
	s_and_b64 vcc, s[62:63], s[86:87]
	v_cndmask_b32_e32 v42, 0, v42, vcc
	buffer_load_ubyte v91, v38, s[0:3], 0 offen offset:3
	v_pack_b32_f16 v39, v39, v42
	v_cmp_gt_i32_e64 s[30:31], s95, v81
	buffer_load_ubyte v92, v38, s[0:3], 0 offen offset:4
	buffer_load_ubyte v93, v38, s[0:3], 0 offen offset:5
	buffer_load_ubyte v94, v38, s[0:3], 0 offen offset:6
	buffer_load_ubyte v95, v38, s[0:3], 0 offen offset:7
	v_add_u32_e32 v46, 0x480, v40
	v_add_u32_e32 v42, s33, v38
	v_add_u32_e32 v73, 7, v42
	v_cmp_gt_i32_e64 s[34:35], s95, v46
	v_add_u32_e32 v74, 6, v42
	v_add_u32_e32 v75, 5, v42
	v_add_u32_e32 v76, 4, v42
	v_add_u32_e32 v80, 3, v42
	v_add_u32_e32 v81, 2, v42
	v_add_u32_e32 v96, 1, v42
	buffer_load_ubyte v97, v74, s[0:3], 0 offen
	buffer_load_ubyte v98, v75, s[0:3], 0 offen
	buffer_load_ubyte v99, v76, s[0:3], 0 offen
	buffer_load_ubyte v100, v80, s[0:3], 0 offen
	buffer_load_ubyte v101, v81, s[0:3], 0 offen
	buffer_load_ubyte v102, v96, s[0:3], 0 offen
	buffer_load_ubyte v103, v73, s[0:3], 0 offen
	buffer_load_ubyte v104, v42, s[0:3], 0 offen
	v_add_u32_e32 v44, 0x500, v40
	v_add_u32_e32 v42, s33, v42
	v_cmp_gt_i32_e64 s[36:37], s95, v44
	v_add_u32_e32 v96, s33, v96
	v_add_u32_e32 v81, s33, v81
	v_add_u32_e32 v80, s33, v80
	v_add_u32_e32 v76, s33, v76
	v_add_u32_e32 v75, s33, v75
	v_add_u32_e32 v74, s33, v74
	v_add_u32_e32 v73, s33, v73
	buffer_load_ubyte v105, v42, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v96, v96, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v106, v81, s[0:3], 0 offen
	buffer_load_ubyte v107, v80, s[0:3], 0 offen
	buffer_load_ubyte v108, v76, s[0:3], 0 offen
	buffer_load_ubyte v109, v75, s[0:3], 0 offen
	buffer_load_ubyte v110, v74, s[0:3], 0 offen
	buffer_load_ubyte v111, v73, s[0:3], 0 offen
	v_add_u32_e32 v42, 0x580, v40
	v_add_u32_e32 v73, s33, v73
	v_cmp_gt_i32_e64 s[38:39], s95, v42
	v_add_u32_e32 v74, -1, v73
	v_add_u32_e32 v75, -2, v73
	v_add_u32_e32 v76, -3, v73
	v_add_u32_e32 v80, -4, v73
	v_add_u32_e32 v81, -5, v73
	v_add_u32_e32 v112, -6, v73
	v_add_u32_e32 v113, -7, v73
	buffer_load_ubyte v114, v73, s[0:3], 0 offen
	buffer_load_ubyte v115, v74, s[0:3], 0 offen
	buffer_load_ubyte v116, v75, s[0:3], 0 offen
	buffer_load_ubyte v117, v76, s[0:3], 0 offen
	buffer_load_ubyte v118, v80, s[0:3], 0 offen
	buffer_load_ubyte v119, v81, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v112, v112, s[0:3], 0 offen
	s_nop 0
	buffer_load_ubyte v113, v113, s[0:3], 0 offen
	v_pack_b32_f16 v76, v45, v41
	v_pack_b32_f16 v75, v82, v43
	v_pack_b32_f16 v73, v83, v47
	v_pack_b32_f16 v74, v84, v72
	v_pack_b32_f16 v72, v85, v86
	s_and_b64 vcc, s[60:61], s[30:31]
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e32 v41, 0, v78, vcc
	v_cvt_f32_fp8_sdwa v41, v41 src0_sel:BYTE_0
	s_and_b64 vcc, s[58:59], s[30:31]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e32 v43, 0, v90, vcc
	v_cvt_f32_fp8_sdwa v80, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[56:57], s[30:31]
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e32 v43, 0, v79, vcc
	v_cvt_f32_fp8_sdwa v81, v43 src0_sel:BYTE_0
	v_pack_b32_f16 v78, v87, v77
	v_pack_b32_f16 v77, v88, v89
	v_fma_mixlo_f16 v41, s24, v41, 0
	v_pk_mul_f32 v[80:81], s[20:21], v[80:81]
	s_and_b64 vcc, s[54:55], s[30:31]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e32 v43, 0, v91, vcc
	v_cvt_f32_fp8_sdwa v82, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[52:53], s[30:31]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e32 v43, 0, v92, vcc
	v_cvt_f32_fp8_sdwa v83, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[46:47], s[30:31]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e32 v43, 0, v93, vcc
	v_cvt_f32_fp8_sdwa v84, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[44:45], s[30:31]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e32 v43, 0, v94, vcc
	v_cvt_f32_fp8_sdwa v85, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v81
	v_pk_mul_f32 v[82:83], s[20:21], v[82:83]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v83
	v_pk_mul_f32 v[84:85], s[20:21], v[84:85]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v84
	v_cvt_f16_f32_e32 v79, v82
	v_cvt_f16_f32_e32 v80, v80
	v_cvt_f16_f32_e32 v83, v85
	v_pack_b32_f16 v82, v45, v47
	v_pack_b32_f16 v81, v43, v79
	s_and_b64 vcc, s[40:41], s[30:31]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e32 v43, 0, v95, vcc
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[60:61], s[34:35]
	s_waitcnt vmcnt(16)
	v_cndmask_b32_e32 v45, 0, v104, vcc
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_and_b64 vcc, s[42:43], s[34:35]
	v_cndmask_b32_e32 v47, 0, v102, vcc
	v_cvt_f32_fp8_sdwa v84, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[74:75], s[34:35]
	v_cndmask_b32_e32 v47, 0, v101, vcc
	v_cvt_f32_fp8_sdwa v85, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v80, v41, v80
	v_fma_mixhi_f16 v83, s24, v43, 0
	v_fma_mixlo_f16 v41, s24, v45, 0
	v_pk_mul_f32 v[84:85], s[20:21], v[84:85]
	s_and_b64 vcc, s[72:73], s[34:35]
	v_cndmask_b32_e32 v43, 0, v100, vcc
	v_cvt_f32_fp8_sdwa v86, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[84:85], s[34:35]
	v_cndmask_b32_e32 v43, 0, v99, vcc
	v_cvt_f32_fp8_sdwa v87, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[98:99], s[34:35]
	v_cndmask_b32_e32 v43, 0, v98, vcc
	v_cvt_f32_fp8_sdwa v88, v43 src0_sel:BYTE_0
	v_readlane_b32 s0, v174, 15
	v_readlane_b32 s1, v174, 16
	s_and_b64 vcc, s[0:1], s[34:35]
	v_cndmask_b32_e32 v43, 0, v97, vcc
	v_cvt_f32_fp8_sdwa v89, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v85
	v_pk_mul_f32 v[86:87], s[20:21], v[86:87]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v87
	v_pk_mul_f32 v[88:89], s[20:21], v[88:89]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v88
	v_cvt_f16_f32_e32 v79, v86
	v_cvt_f16_f32_e32 v84, v84
	v_cvt_f16_f32_e32 v87, v89
	v_pack_b32_f16 v86, v45, v47
	v_pack_b32_f16 v85, v43, v79
	s_and_b64 vcc, s[40:41], s[34:35]
	v_cndmask_b32_e32 v43, 0, v103, vcc
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[60:61], s[36:37]
	s_waitcnt vmcnt(15)
	v_cndmask_b32_e32 v45, 0, v105, vcc
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_and_b64 vcc, s[58:59], s[36:37]
	s_waitcnt vmcnt(14)
	v_cndmask_b32_e32 v47, 0, v96, vcc
	v_cvt_f32_fp8_sdwa v88, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[56:57], s[36:37]
	s_waitcnt vmcnt(13)
	v_cndmask_b32_e32 v47, 0, v106, vcc
	v_cvt_f32_fp8_sdwa v89, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v84, v41, v84
	v_fma_mixhi_f16 v87, s24, v43, 0
	v_fma_mixlo_f16 v41, s24, v45, 0
	v_pk_mul_f32 v[88:89], s[20:21], v[88:89]
	s_and_b64 vcc, s[54:55], s[36:37]
	s_waitcnt vmcnt(12)
	v_cndmask_b32_e32 v43, 0, v107, vcc
	v_cvt_f32_fp8_sdwa v90, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[52:53], s[36:37]
	s_waitcnt vmcnt(11)
	v_cndmask_b32_e32 v43, 0, v108, vcc
	v_cvt_f32_fp8_sdwa v91, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[46:47], s[36:37]
	s_waitcnt vmcnt(10)
	v_cndmask_b32_e32 v43, 0, v109, vcc
	v_cvt_f32_fp8_sdwa v92, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[44:45], s[36:37]
	s_waitcnt vmcnt(9)
	v_cndmask_b32_e32 v43, 0, v110, vcc
	v_cvt_f32_fp8_sdwa v93, v43 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v43, v89
	v_pk_mul_f32 v[90:91], s[20:21], v[90:91]
	s_nop 0
	v_cvt_f16_f32_e32 v45, v91
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v92
	v_cvt_f16_f32_e32 v79, v90
	v_cvt_f16_f32_e32 v88, v88
	v_cvt_f16_f32_e32 v91, v93
	v_pack_b32_f16 v90, v45, v47
	v_pack_b32_f16 v89, v43, v79
	s_and_b64 vcc, s[40:41], s[36:37]
	s_waitcnt vmcnt(8)
	v_cndmask_b32_e32 v43, 0, v111, vcc
	v_cvt_f32_fp8_sdwa v43, v43 src0_sel:BYTE_0
	s_and_b64 vcc, s[60:61], s[38:39]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e32 v45, 0, v113, vcc
	v_cvt_f32_fp8_sdwa v45, v45 src0_sel:BYTE_0
	s_and_b64 vcc, s[42:43], s[38:39]
	v_cndmask_b32_e32 v47, 0, v112, vcc
	v_cvt_f32_fp8_sdwa v92, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[74:75], s[38:39]
	v_cndmask_b32_e32 v47, 0, v119, vcc
	v_cvt_f32_fp8_sdwa v93, v47 src0_sel:BYTE_0
	v_pack_b32_f16 v88, v41, v88
	v_fma_mixhi_f16 v91, s24, v43, 0
	v_fma_mixlo_f16 v41, s24, v45, 0
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	s_nop 0
	v_cvt_f16_f32_e32 v43, v92
	v_cvt_f16_f32_e32 v45, v93
	s_and_b64 vcc, s[72:73], s[38:39]
	v_cndmask_b32_e32 v47, 0, v118, vcc
	v_cvt_f32_fp8_sdwa v92, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[84:85], s[38:39]
	v_cndmask_b32_e32 v47, 0, v117, vcc
	v_cvt_f32_fp8_sdwa v93, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[98:99], s[38:39]
	v_cndmask_b32_e32 v47, 0, v116, vcc
	v_cvt_f32_fp8_sdwa v94, v47 src0_sel:BYTE_0
	s_and_b64 vcc, s[0:1], s[38:39]
	v_cndmask_b32_e32 v47, 0, v115, vcc
	v_cvt_f32_fp8_sdwa v95, v47 src0_sel:BYTE_0
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	s_nop 0
	v_cvt_f16_f32_e32 v47, v92
	v_cvt_f16_f32_e32 v79, v93
	v_pk_mul_f32 v[92:93], s[20:21], v[94:95]
	s_nop 0
	v_cvt_f16_f32_e32 v95, v93
	v_cvt_f16_f32_e32 v92, v92
	s_and_b64 vcc, s[40:41], s[38:39]
	v_cndmask_b32_e32 v93, 0, v114, vcc
	v_cvt_f32_fp8_sdwa v96, v93 src0_sel:BYTE_0
	v_pack_b32_f16 v94, v79, v92
	v_pack_b32_f16 v93, v45, v47
	v_pack_b32_f16 v92, v41, v43
	v_fma_mixhi_f16 v95, s24, v96, 0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_ashrrev_i32_e32 v41, 31, v40
	v_lshrrev_b32_e32 v41, 30, v41
	v_add_u32_e32 v41, v40, v41
	v_ashrrev_i32_e32 v43, 2, v41
	v_and_b32_e32 v41, -4, v41
	v_sub_u32_e32 v41, v40, v41
	v_add_u32_e32 v41, v41, v52
	v_lshrrev_b32_e32 v45, 29, v43
	v_add_u32_e32 v45, v43, v45
	v_and_b32_e32 v45, -8, v45
	v_sub_u32_e32 v45, v43, v45
	v_xor_b32_e32 v41, v41, v45
	v_lshlrev_b32_e32 v45, 3, v41
	v_lshlrev_b32_e32 v43, 7, v43
	v_lshl_add_u32 v43, v41, 4, v43
	ds_write_b128 v43, v[80:83] offset:32
	v_add_u32_e32 v43, 0x80, v40
	v_ashrrev_i32_e32 v47, 31, v43
	v_lshrrev_b32_e32 v47, 30, v47
	v_add_u32_e32 v47, v43, v47
	v_ashrrev_i32_e32 v79, 2, v47
	v_and_b32_e32 v47, -4, v47
	v_sub_u32_e32 v43, v43, v47
	v_add_u32_e32 v43, v43, v52
	v_lshrrev_b32_e32 v47, 29, v79
	v_add_u32_e32 v47, v79, v47
	v_and_b32_e32 v47, -8, v47
	v_sub_u32_e32 v47, v79, v47
	v_xor_b32_e32 v43, v43, v47
	v_sub_u32_e32 v41, v43, v41
	v_lshlrev_b32_e32 v41, 3, v41
	v_lshlrev_b32_e32 v47, 6, v79
	v_add3_u32 v41, v45, v47, v41
	v_lshlrev_b32_e32 v45, 1, v41
	ds_write_b128 v45, v[84:87] offset:32
	v_add_u32_e32 v47, 0x100, v40
	v_ashrrev_i32_e32 v80, 31, v47
	v_lshrrev_b32_e32 v80, 30, v80
	v_add_u32_e32 v80, v47, v80
	v_ashrrev_i32_e32 v81, 2, v80
	v_sub_u32_e32 v79, v81, v79
	v_and_b32_e32 v80, -4, v80
	v_sub_u32_e32 v47, v47, v80
	v_add_u32_e32 v47, v47, v52
	v_lshrrev_b32_e32 v80, 29, v81
	v_add_u32_e32 v80, v81, v80
	v_and_b32_e32 v80, -8, v80
	v_sub_u32_e32 v80, v81, v80
	v_xor_b32_e32 v47, v47, v80
	v_sub_u32_e32 v43, v47, v43
	v_lshlrev_b32_e32 v79, 6, v79
	v_lshl_add_u32 v43, v43, 3, v79
	v_lshlrev_b32_e32 v79, 1, v43
	v_add3_u32 v45, v45, 32, v79
	ds_write_b128 v45, v[88:91]
	v_add_u32_e32 v40, 0x180, v40
	v_ashrrev_i32_e32 v45, 31, v40
	v_lshrrev_b32_e32 v45, 30, v45
	v_add_u32_e32 v45, v40, v45
	v_ashrrev_i32_e32 v79, 2, v45
	v_sub_u32_e32 v80, v79, v81
	v_and_b32_e32 v45, 0xffffffc, v45
	v_sub_u32_e32 v40, v40, v45
	v_add_u32_e32 v40, v40, v52
	v_lshrrev_b32_e32 v45, 29, v79
	v_add_u32_e32 v45, v79, v45
	v_and_b32_e32 v45, 0xffffff8, v45
	v_sub_u32_e32 v45, v79, v45
	v_xor_b32_e32 v40, v40, v45
	v_sub_u32_e32 v40, v40, v47
	v_lshlrev_b32_e32 v40, 4, v40
	v_lshlrev_b32_e32 v45, 7, v80
	v_add_lshl_u32 v41, v43, v41, 1
	v_add3_u32 v40, v40, v45, v41
	ds_write_b128 v40, v[92:95] offset:32
	s_mov_b32 s91, 0
	s_and_b64 vcc, exec, s[12:13]
	v_mov_b32_e32 v41, 0
	s_cbranch_vccnz .LBB15_14
; %bb.11:                               ; %.preheader.i263.i.i.i.i
	s_max_i32 s2, s6, 2
	v_mad_u64_u32 v[42:43], s[0:1], s17, v42, v[32:33]
	v_mad_u64_u32 v[44:45], s[0:1], s17, v44, v[32:33]
	v_mad_u64_u32 v[46:47], s[0:1], s17, v46, v[32:33]
	s_add_i32 s33, s4, 62
	s_lshl_b32 s90, s2, 4
	s_add_i32 s90, s90, -16
	v_mov_b32_e32 v40, 0
	v_mov_b32_e32 v43, s8
	v_mov_b32_e32 v45, s9
	v_mov_b32_e32 v47, s10
	v_mov_b32_e32 v79, s80
	v_mov_b32_e32 v80, s81
	v_mov_b32_e32 v81, s82
	v_mov_b32_e32 v41, v40
.LBB15_12:                              ; %.lr.ph.i659.i264.i.i.i.i
                                        ; =>This Inner Loop Header: Depth=1
	s_add_i32 s92, s91, 16
	v_add_u32_e32 v82, s91, v32
	v_readfirstlane_b32 s80, v33
	s_sub_i32 s0, s33, 30
	v_add_u32_e32 v83, 16, v82
	v_add_u32_e32 v84, 17, v82
	v_add_u32_e32 v85, 18, v82
	v_add_u32_e32 v86, 19, v82
	v_add_u32_e32 v87, 20, v82
	v_add_u32_e32 v88, 21, v82
	v_add_u32_e32 v89, 22, v82
	v_add_u32_e32 v90, 23, v82
	s_ashr_i32 s6, s80, 31
	v_mov_b32_e32 v82, s0
	v_lshl_add_u32 v93, s80, 5, v48
	v_cmp_gt_i32_e32 vcc, s27, v84
	v_cmp_gt_i32_e64 s[0:1], s27, v85
	v_cmp_gt_i32_e64 s[2:3], s27, v86
	v_cmp_gt_i32_e64 s[4:5], s27, v87
	v_cmp_gt_i32_e64 s[16:17], s27, v88
	v_cmp_gt_i32_e64 s[18:19], s27, v89
	v_cmp_gt_i32_e64 s[22:23], s27, v90
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[24:25], s11, v90
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[26:27], s11, v89
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[28:29], s11, v88
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[64:65], s11, v87
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[66:67], s11, v86
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_ge_i32_e64 s[68:69], s11, v85
	v_readlane_b32 s8, v174, 23
	v_readlane_b32 s9, v174, 24
	v_readlane_b32 s10, v174, 25
	v_readlane_b32 s11, v174, 26
	s_nop 1
	v_cmp_gt_i32_e64 s[70:71], s11, v83
	s_lshr_b32 s81, s6, 30
	s_and_b64 s[74:75], s[30:31], vcc
	s_and_b64 s[76:77], s[30:31], s[0:1]
	s_and_b64 s[78:79], s[30:31], s[2:3]
	s_and_b64 s[62:63], s[30:31], s[4:5]
	s_and_b64 s[60:61], s[30:31], s[16:17]
	s_and_b64 s[58:59], s[30:31], s[18:19]
	s_and_b64 s[56:57], s[30:31], s[22:23]
	s_and_b64 s[40:41], s[34:35], s[22:23]
	s_and_b64 s[42:43], s[34:35], s[24:25]
	s_and_b64 s[44:45], s[34:35], s[26:27]
	s_and_b64 s[46:47], s[34:35], s[28:29]
	s_and_b64 s[12:13], s[34:35], s[64:65]
	s_and_b64 s[14:15], s[34:35], s[66:67]
	s_and_b64 s[52:53], s[34:35], s[68:69]
	s_and_b64 s[54:55], s[34:35], s[70:71]
	s_and_b64 s[6:7], s[36:37], s[70:71]
	s_and_b64 s[8:9], s[36:37], vcc
	s_and_b64 s[10:11], s[36:37], s[0:1]
	s_and_b64 s[48:49], s[36:37], s[2:3]
	s_and_b64 s[50:51], s[36:37], s[4:5]
	s_and_b64 s[16:17], s[36:37], s[16:17]
	s_and_b64 s[18:19], s[36:37], s[18:19]
	s_and_b64 s[84:85], s[36:37], s[22:23]
	s_and_b64 vcc, s[38:39], s[22:23]
	s_and_b64 s[0:1], s[38:39], s[24:25]
	s_and_b64 s[72:73], s[38:39], s[26:27]
	s_and_b64 s[4:5], s[38:39], s[28:29]
	s_and_b64 s[22:23], s[38:39], s[64:65]
	s_and_b64 s[24:25], s[38:39], s[66:67]
	s_and_b64 s[26:27], s[38:39], s[68:69]
	s_add_i32 s2, s80, s81
	s_and_b32 s2, s2, 0x3fffffc
	s_sub_i32 s2, s80, s2
	v_lshl_or_b32 v96, s2, 6, v49
	s_and_b64 s[28:29], s[38:39], s[70:71]
	s_and_b64 s[2:3], s[30:31], s[70:71]
	s_add_i32 s64, s91, 17
	v_readlane_b32 s68, v174, 23
	v_readlane_b32 s69, v174, 24
	v_readlane_b32 s70, v174, 25
	v_readlane_b32 s71, v174, 26
	s_cmp_gt_i32 s71, s64
	v_add_u32_e32 v89, s91, v38
	v_readfirstlane_b32 s80, v43
	v_readfirstlane_b32 s81, v45
	v_readfirstlane_b32 s82, v47
	s_nop 4
	buffer_load_ubyte v83, v89, s[80:83], 0 offen offset:16
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v83, 0, v83, s[2:3]
	s_cselect_b64 s[2:3], -1, 0
	s_sub_i32 s64, s33, 28
	v_mov_b32_e32 v94, s64
	s_add_i32 s64, s91, 18
	v_readlane_b32 s68, v174, 23
	v_readlane_b32 s69, v174, 24
	v_readlane_b32 s70, v174, 25
	v_readlane_b32 s71, v174, 26
	s_cmp_gt_i32 s71, s64
	buffer_load_ubyte v84, v89, s[80:83], 0 offen offset:17
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v84, 0, v84, s[74:75]
	s_cselect_b64 s[64:65], -1, 0
	s_sub_i32 s66, s33, 26
	v_mov_b32_e32 v95, s66
	s_add_i32 s66, s91, 19
	v_readlane_b32 s68, v174, 23
	v_readlane_b32 s69, v174, 24
	v_readlane_b32 s70, v174, 25
	v_readlane_b32 s71, v174, 26
	s_cmp_gt_i32 s71, s66
	buffer_load_ubyte v85, v89, s[80:83], 0 offen offset:18
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v85, 0, v85, s[76:77]
	s_cselect_b64 s[66:67], -1, 0
	s_sub_i32 s68, s33, 24
	v_mov_b32_e32 v97, s68
	s_add_i32 s68, s91, 20
	v_readlane_b32 s96, v174, 23
	v_readlane_b32 s97, v174, 24
	v_readlane_b32 s98, v174, 25
	v_readlane_b32 s99, v174, 26
	s_cmp_gt_i32 s99, s68
	buffer_load_ubyte v86, v89, s[80:83], 0 offen offset:19
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v86, 0, v86, s[78:79]
	s_cselect_b64 s[68:69], -1, 0
	s_sub_i32 s70, s33, 22
	v_mov_b32_e32 v98, s70
	s_add_i32 s70, s91, 21
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s70
	buffer_load_ubyte v87, v89, s[80:83], 0 offen offset:20
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v87, 0, v87, s[62:63]
	s_cselect_b64 s[62:63], -1, 0
	s_sub_i32 s70, s33, 20
	v_mov_b32_e32 v99, s70
	s_add_i32 s70, s91, 22
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s70
	buffer_load_ubyte v88, v89, s[80:83], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v88, 0, v88, s[60:61]
	s_cselect_b64 s[60:61], -1, 0
	s_sub_i32 s70, s33, 18
	v_mov_b32_e32 v100, s70
	s_add_i32 s70, s91, 23
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s70
	v_add_u32_e32 v102, s91, v46
	buffer_load_ubyte v90, v89, s[80:83], 0 offen offset:22
	buffer_load_ubyte v91, v89, s[80:83], 0 offen offset:23
	buffer_load_ubyte v92, v102, s[80:83], 0 offen offset:16
	buffer_load_ubyte v103, v102, s[80:83], 0 offen offset:17
	buffer_load_ubyte v104, v102, s[80:83], 0 offen offset:18
	buffer_load_ubyte v105, v102, s[80:83], 0 offen offset:19
	buffer_load_ubyte v106, v102, s[80:83], 0 offen offset:20
	s_waitcnt vmcnt(6)
	v_cndmask_b32_e64 v89, 0, v90, s[58:59]
	s_cselect_b64 s[58:59], -1, 0
	s_waitcnt vmcnt(5)
	v_cndmask_b32_e64 v90, 0, v91, s[56:57]
	s_add_i32 s56, s33, -16
	s_add_i32 s57, s91, 31
	v_mov_b32_e32 v101, s56
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_gt_i32 s79, s57
	s_waitcnt vmcnt(4)
	v_cndmask_b32_e64 v91, 0, v92, s[54:55]
	s_cselect_b64 s[54:55], -1, 0
	s_add_i32 s70, s91, 30
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s57
	s_waitcnt vmcnt(3)
	v_cndmask_b32_e64 v92, 0, v103, s[52:53]
	s_cselect_b64 s[56:57], -1, 0
	s_add_i32 s52, s33, -2
	v_mov_b32_e32 v134, s52
	s_add_i32 s52, s91, 29
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s70
	s_waitcnt vmcnt(2)
	v_cndmask_b32_e64 v135, 0, v104, s[14:15]
	s_cselect_b64 s[14:15], -1, 0
	s_add_i32 s53, s33, -4
	v_mov_b32_e32 v136, s53
	s_add_i32 s53, s91, 28
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s52
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v137, 0, v105, s[12:13]
	s_cselect_b64 s[70:71], -1, 0
	s_add_i32 s12, s33, -6
	v_mov_b32_e32 v138, s12
	s_add_i32 s12, s91, 27
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s53
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v139, 0, v106, s[46:47]
	s_cselect_b64 s[74:75], -1, 0
	s_add_i32 s13, s33, -8
	v_mov_b32_e32 v140, s13
	s_add_i32 s13, s91, 26
	v_readlane_b32 s76, v174, 23
	v_readlane_b32 s77, v174, 24
	v_readlane_b32 s78, v174, 25
	v_readlane_b32 s79, v174, 26
	s_cmp_ge_i32 s79, s12
	s_cselect_b64 s[76:77], -1, 0
	s_add_i32 s12, s33, -10
	v_mov_b32_e32 v141, s12
	v_add_u32_e32 v103, s91, v44
	v_add_u32_e32 v104, s91, v42
	s_add_i32 s12, s91, 25
	v_readlane_b32 s96, v174, 23
	v_readlane_b32 s97, v174, 24
	v_readlane_b32 s98, v174, 25
	v_readlane_b32 s99, v174, 26
	s_cmp_ge_i32 s99, s13
	buffer_load_ubyte v105, v102, s[80:83], 0 offen offset:21
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v142, 0, v105, s[44:45]
	s_cselect_b64 s[78:79], -1, 0
	s_add_i32 s13, s33, -12
	v_mov_b32_e32 v143, s13
	v_mov_b32_e32 v118, 0
	v_mov_b32_e32 v120, 0
	v_mov_b32_e32 v122, 0
	v_mov_b32_e32 v124, 0
	v_mov_b32_e32 v119, 0
	v_mov_b32_e32 v121, 0
	v_mov_b32_e32 v123, 0
	v_mov_b32_e32 v125, 0
	v_mov_b32_e32 v126, 0
	v_mov_b32_e32 v128, 0
	v_mov_b32_e32 v130, 0
	v_mov_b32_e32 v132, 0
	v_mov_b32_e32 v127, 0
	v_mov_b32_e32 v129, 0
	v_mov_b32_e32 v131, 0
	v_mov_b32_e32 v133, 0
	v_mov_b32_e32 v144, s33
	buffer_load_ubyte v145, v102, s[80:83], 0 offen offset:22
	buffer_load_ubyte v146, v102, s[80:83], 0 offen offset:23
	buffer_load_ubyte v147, v103, s[80:83], 0 offen offset:16
	buffer_load_ubyte v148, v103, s[80:83], 0 offen offset:17
	buffer_load_ubyte v149, v103, s[80:83], 0 offen offset:18
	buffer_load_ubyte v150, v103, s[80:83], 0 offen offset:19
	buffer_load_ubyte v151, v103, s[80:83], 0 offen offset:20
	buffer_load_ubyte v152, v103, s[80:83], 0 offen offset:21
	buffer_load_ubyte v153, v103, s[80:83], 0 offen offset:22
	buffer_load_ubyte v154, v103, s[80:83], 0 offen offset:23
	buffer_load_ubyte v155, v104, s[80:83], 0 offen offset:16
	buffer_load_ubyte v156, v104, s[80:83], 0 offen offset:17
	buffer_load_ubyte v157, v104, s[80:83], 0 offen offset:18
	buffer_load_ubyte v158, v104, s[80:83], 0 offen offset:19
	buffer_load_ubyte v159, v104, s[80:83], 0 offen offset:20
	buffer_load_ubyte v160, v104, s[80:83], 0 offen offset:21
	buffer_load_ubyte v161, v104, s[80:83], 0 offen offset:22
	buffer_load_ubyte v162, v104, s[80:83], 0 offen offset:23
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s80, v79
	v_readfirstlane_b32 s81, v80
	v_readfirstlane_b32 s82, v81
	v_ashrrev_i32_e32 v102, 31, v93
	v_add_u32_e32 v103, 0x80, v93
	v_add_u32_e32 v104, 0x100, v93
	v_add_u32_e32 v105, 0x180, v93
	v_lshrrev_b32_e32 v102, 30, v102
	v_ashrrev_i32_e32 v106, 31, v103
	v_ashrrev_i32_e32 v107, 31, v104
	v_ashrrev_i32_e32 v108, 31, v105
	v_add_u32_e32 v102, v93, v102
	v_lshrrev_b32_e32 v106, 30, v106
	v_lshrrev_b32_e32 v107, 30, v107
	v_lshrrev_b32_e32 v108, 30, v108
	v_ashrrev_i32_e32 v109, 2, v102
	v_and_b32_e32 v102, -4, v102
	v_add_u32_e32 v106, v103, v106
	v_add_u32_e32 v107, v104, v107
	v_add_u32_e32 v108, v105, v108
	v_sub_u32_e32 v93, v93, v102
	v_lshrrev_b32_e32 v102, 29, v109
	v_lshlrev_b32_e32 v110, 7, v109
	v_ashrrev_i32_e32 v111, 2, v106
	v_and_b32_e32 v106, -4, v106
	v_ashrrev_i32_e32 v112, 2, v107
	v_and_b32_e32 v107, -4, v107
	v_ashrrev_i32_e32 v113, 2, v108
	v_and_b32_e32 v108, 0xffffffc, v108
	v_ashrrev_i32_e32 v114, 31, v96
	v_add_u32_e32 v115, 0x100, v96
	v_add_u32_e32 v93, v93, v52
	v_add_u32_e32 v102, v109, v102
	v_sub_u32_e32 v103, v103, v106
	v_lshrrev_b32_e32 v106, 29, v111
	v_lshlrev_b32_e32 v116, 6, v111
	v_sub_u32_e32 v117, v112, v111
	v_sub_u32_e32 v104, v104, v107
	v_lshrrev_b32_e32 v107, 29, v112
	v_sub_u32_e32 v163, v113, v112
	v_sub_u32_e32 v105, v105, v108
	v_lshrrev_b32_e32 v108, 29, v113
	v_lshrrev_b32_e32 v114, 30, v114
	v_ashrrev_i32_e32 v164, 31, v115
	v_and_b32_e32 v102, -8, v102
	v_add_u32_e32 v103, v103, v52
	v_add_u32_e32 v106, v111, v106
	v_add_u32_e32 v104, v104, v52
	v_add_u32_e32 v107, v112, v107
	v_lshlrev_b32_e32 v117, 6, v117
	v_add_u32_e32 v105, v105, v52
	v_add_u32_e32 v108, v113, v108
	v_lshlrev_b32_e32 v163, 7, v163
	v_add_u32_e32 v114, v96, v114
	v_lshrrev_b32_e32 v164, 30, v164
	v_sub_u32_e32 v102, v109, v102
	v_and_b32_e32 v106, -8, v106
	v_and_b32_e32 v107, -8, v107
	v_and_b32_e32 v108, 0xffffff8, v108
	v_ashrrev_i32_e32 v109, 2, v114
	v_and_b32_e32 v114, -4, v114
	v_add_u32_e32 v164, v115, v164
	v_xor_b32_e32 v93, v93, v102
	v_sub_u32_e32 v102, v111, v106
	v_sub_u32_e32 v106, v112, v107
	v_sub_u32_e32 v107, v113, v108
	v_sub_u32_e32 v96, v96, v114
	v_lshrrev_b32_e32 v108, 29, v109
	v_lshlrev_b32_e32 v111, 6, v109
	v_ashrrev_i32_e32 v112, 2, v164
	v_and_b32_e32 v113, -4, v164
	v_lshlrev_b32_e32 v114, 3, v93
	v_lshl_add_u32 v164, v93, 4, v110
	v_xor_b32_e32 v102, v103, v102
	v_xor_b32_e32 v103, v104, v106
	v_xor_b32_e32 v104, v105, v107
	v_add_u32_e32 v96, v96, v53
	v_add_u32_e32 v105, v109, v108
	v_sub_u32_e32 v106, v115, v113
	v_lshrrev_b32_e32 v107, 29, v112
	v_lshlrev_b32_e32 v108, 7, v112
	v_sub_u32_e32 v93, v102, v93
	v_sub_u32_e32 v102, v103, v102
	v_sub_u32_e32 v103, v104, v103
	v_and_b32_e32 v104, -8, v105
	v_add_u32_e32 v105, v96, v55
	v_add_u32_e32 v106, v106, v53
	v_add_u32_e32 v107, v112, v107
	v_lshlrev_b32_e32 v93, 3, v93
	v_lshl_add_u32 v102, v102, 3, v117
	v_lshlrev_b32_e32 v103, 4, v103
	v_sub_u32_e32 v104, v109, v104
	v_and_b32_e32 v107, -8, v107
	v_add_u32_e32 v109, v106, v55
	v_add3_u32 v93, v114, v116, v93
	v_lshlrev_b32_e32 v110, 1, v102
	v_xor_b32_e32 v96, v96, v104
	v_xor_b32_e32 v104, v105, v104
	v_sub_u32_e32 v105, v112, v107
	v_lshlrev_b32_e32 v165, 1, v93
	v_add_lshl_u32 v93, v102, v93, 1
	v_lshlrev_b32_e32 v102, 3, v96
	v_sub_u32_e32 v104, v104, v96
	v_xor_b32_e32 v106, v106, v105
	v_xor_b32_e32 v105, v109, v105
	v_lshlrev_b32_e32 v107, 4, v96
	v_add3_u32 v166, v165, 32, v110
	v_add3_u32 v163, v103, v163, v93
	v_sub_u32_e32 v93, v106, v96
	v_sub_u32_e32 v96, v105, v96
	v_add_lshl_u32 v102, v102, v111, 1
	v_add3_u32 v103, v107, v108, 32
	v_lshlrev_b32_e32 v104, 4, v104
	v_lshl_add_u32 v93, v93, 4, v103
	v_add3_u32 v110, v102, 32, v104
	v_lshl_add_u32 v96, v96, 4, v103
	ds_read_b128 v[102:105], v102 offset:32
	ds_read_b128 v[106:109], v93
	ds_read_b128 v[110:113], v110
	ds_read_b128 v[114:117], v96
	s_waitcnt lgkmcnt(0)
	s_barrier
	buffer_load_ushort v144, v144, s[80:83], 0 offen
	s_nop 0
	buffer_load_ushort v167, v82, s[80:83], 0 offen
	buffer_load_ushort v168, v94, s[80:83], 0 offen
	buffer_load_ushort v169, v95, s[80:83], 0 offen
	buffer_load_ushort v170, v97, s[80:83], 0 offen
	buffer_load_ushort v171, v98, s[80:83], 0 offen
	buffer_load_ushort v172, v99, s[80:83], 0 offen
	s_nop 0
	buffer_load_ushort v100, v100, s[80:83], 0 offen
	s_nop 0
	buffer_load_ushort v101, v101, s[80:83], 0 offen
	v_dot2c_f32_f16_e32 v118, v76, v102
	v_dot2c_f32_f16_e32 v120, v75, v103
	v_dot2c_f32_f16_e32 v122, v73, v104
	v_dot2c_f32_f16_e32 v124, v74, v105
	v_dot2c_f32_f16_e32 v119, v76, v106
	v_dot2c_f32_f16_e32 v121, v75, v107
	v_dot2c_f32_f16_e32 v123, v73, v108
	v_dot2c_f32_f16_e32 v125, v74, v109
	v_dot2c_f32_f16_e32 v126, v72, v110
	v_dot2c_f32_f16_e32 v128, v78, v111
	v_dot2c_f32_f16_e32 v130, v77, v112
	v_dot2c_f32_f16_e32 v132, v39, v113
	v_dot2c_f32_f16_e32 v127, v72, v114
	v_dot2c_f32_f16_e32 v129, v78, v115
	v_dot2c_f32_f16_e32 v131, v77, v116
	v_dot2c_f32_f16_e32 v133, v39, v117
	v_pk_add_f32 v[40:41], v[40:41], v[118:119]
	buffer_load_ushort v39, v134, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[120:121], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[122:123], v[40:41]
	buffer_load_ushort v78, v136, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[124:125], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[126:127], v[40:41]
	buffer_load_ushort v102, v138, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[128:129], v[40:41]
	s_nop 0
	v_pk_add_f32 v[40:41], v[130:131], v[40:41]
	v_readlane_b32 s44, v174, 23
	v_readlane_b32 s45, v174, 24
	v_readlane_b32 s46, v174, 25
	v_readlane_b32 s47, v174, 26
	s_cmp_ge_i32 s47, s12
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v93, 0, v145, s[42:43]
	s_cselect_b64 s[88:89], -1, 0
	s_add_i32 s12, s33, -14
	v_mov_b32_e32 v72, s12
	s_mov_b32 s91, s92
	buffer_load_ushort v103, v140, s[80:83], 0 offen
	v_pk_add_f32 v[40:41], v[132:133], v[40:41]
	buffer_load_ushort v104, v141, s[80:83], 0 offen
	buffer_load_ushort v105, v143, s[80:83], 0 offen
	v_readlane_b32 s44, v174, 23
	v_readlane_b32 s45, v174, 24
	v_readlane_b32 s46, v174, 25
	v_readlane_b32 s47, v174, 26
	s_cmp_gt_i32 s47, s92
	buffer_load_ushort v106, v72, s[80:83], 0 offen
	s_waitcnt vmcnt(32)
	v_cndmask_b32_e64 v94, 0, v146, s[40:41]
	s_cselect_b64 s[80:81], -1, 0
	s_add_i32 s33, s33, 32
	s_and_b64 s[40:41], s[86:87], s[2:3]
	s_and_b64 s[42:43], s[86:87], s[64:65]
	s_and_b64 s[44:45], s[86:87], s[66:67]
	s_and_b64 s[46:47], s[86:87], s[68:69]
	s_and_b64 s[2:3], s[86:87], s[62:63]
	s_and_b64 s[12:13], s[86:87], s[60:61]
	s_and_b64 s[54:55], s[86:87], s[54:55]
	s_and_b64 s[52:53], s[86:87], s[58:59]
	s_and_b64 s[56:57], s[86:87], s[56:57]
	s_and_b64 s[58:59], s[86:87], s[14:15]
	s_and_b64 s[60:61], s[86:87], s[70:71]
	s_and_b64 s[62:63], s[86:87], s[74:75]
	s_and_b64 s[64:65], s[86:87], s[76:77]
	s_and_b64 s[66:67], s[86:87], s[78:79]
	s_and_b64 s[68:69], s[86:87], s[88:89]
	s_and_b64 s[70:71], s[86:87], s[80:81]
	s_cmp_lg_u32 s90, s92
	s_waitcnt vmcnt(31)
	v_cndmask_b32_e64 v95, 0, v147, s[6:7]
	s_waitcnt vmcnt(30)
	v_cndmask_b32_e64 v96, 0, v148, s[8:9]
	s_waitcnt vmcnt(29)
	v_cndmask_b32_e64 v97, 0, v149, s[10:11]
	s_waitcnt vmcnt(28)
	v_cndmask_b32_e64 v98, 0, v150, s[48:49]
	s_waitcnt vmcnt(27)
	v_cndmask_b32_e64 v99, 0, v151, s[50:51]
	s_waitcnt vmcnt(26)
	v_cndmask_b32_e64 v107, 0, v152, s[16:17]
	s_waitcnt vmcnt(25)
	v_cndmask_b32_e64 v108, 0, v153, s[18:19]
	s_waitcnt vmcnt(24)
	v_cndmask_b32_e64 v109, 0, v154, s[84:85]
	s_waitcnt vmcnt(23)
	v_cndmask_b32_e64 v110, 0, v155, s[28:29]
	s_waitcnt vmcnt(22)
	v_cndmask_b32_e64 v111, 0, v156, s[26:27]
	s_waitcnt vmcnt(21)
	v_cndmask_b32_e64 v112, 0, v157, s[24:25]
	v_readlane_b32 s24, v174, 23
	v_readlane_b32 s25, v174, 24
	v_readlane_b32 s26, v174, 25
	v_readlane_b32 s27, v174, 26
	s_waitcnt vmcnt(20)
	v_cndmask_b32_e64 v113, 0, v158, s[22:23]
	s_waitcnt vmcnt(19)
	v_cndmask_b32_e64 v114, 0, v159, s[4:5]
	s_waitcnt vmcnt(18)
	v_cndmask_b32_e64 v115, 0, v160, s[72:73]
	s_waitcnt vmcnt(17)
	v_cndmask_b32_e64 v116, 0, v161, s[0:1]
	s_waitcnt vmcnt(16)
	v_cndmask_b32_e32 v117, 0, v162, vcc
	v_cvt_f32_fp8_sdwa v118, v83 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v72, v84 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v73, v85 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v74, v86 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v75, v87 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v76, v88 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v77, v89 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v119, v90 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v120, v91 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v82, v92 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v83, v135 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v84, v137 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v85, v139 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v86, v142 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v87, v93 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v121, v94 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v122, v95 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v88, v96 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v89, v97 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v90, v98 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v91, v99 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v92, v107 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v93, v108 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v107, v109 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v108, v110 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v94, v111 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v95, v112 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v96, v113 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v97, v114 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v98, v115 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v99, v116 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v109, v117 src0_sel:BYTE_0
	v_fma_mixlo_f16 v110, s24, v118, 0
	v_pk_mul_f32 v[72:73], s[20:21], v[72:73]
	v_pk_mul_f32 v[74:75], s[20:21], v[74:75]
	v_pk_mul_f32 v[76:77], s[20:21], v[76:77]
	v_fma_mixlo_f16 v111, s24, v120, 0
	v_pk_mul_f32 v[82:83], s[20:21], v[82:83]
	v_pk_mul_f32 v[84:85], s[20:21], v[84:85]
	v_pk_mul_f32 v[86:87], s[20:21], v[86:87]
	v_fma_mixlo_f16 v112, s24, v122, 0
	v_pk_mul_f32 v[88:89], s[20:21], v[88:89]
	v_pk_mul_f32 v[90:91], s[20:21], v[90:91]
	v_pk_mul_f32 v[92:93], s[20:21], v[92:93]
	v_fma_mixlo_f16 v108, s24, v108, 0
	v_pk_mul_f32 v[94:95], s[20:21], v[94:95]
	v_pk_mul_f32 v[96:97], s[20:21], v[96:97]
	v_pk_mul_f32 v[98:99], s[20:21], v[98:99]
	v_cvt_f16_f32_e32 v72, v72
	v_cvt_f16_f32_e32 v73, v73
	v_cvt_f16_f32_e32 v113, v74
	v_cvt_f16_f32_e32 v74, v75
	v_cvt_f16_f32_e32 v75, v77
	v_cvt_f16_f32_e32 v76, v76
	v_cvt_f16_f32_e32 v77, v82
	v_cvt_f16_f32_e32 v82, v83
	v_cvt_f16_f32_e32 v83, v84
	v_cvt_f16_f32_e32 v84, v85
	v_cvt_f16_f32_e32 v85, v87
	v_cvt_f16_f32_e32 v86, v86
	v_cvt_f16_f32_e32 v114, v88
	v_cvt_f16_f32_e32 v87, v89
	v_cvt_f16_f32_e32 v90, v90
	v_cvt_f16_f32_e32 v88, v91
	v_cvt_f16_f32_e32 v89, v93
	v_cvt_f16_f32_e32 v91, v92
	v_cvt_f16_f32_e32 v94, v94
	v_cvt_f16_f32_e32 v95, v95
	v_cvt_f16_f32_e32 v96, v96
	v_cvt_f16_f32_e32 v92, v97
	v_cvt_f16_f32_e32 v93, v99
	v_cvt_f16_f32_e32 v97, v98
	v_pack_b32_f16 v74, v74, v76
	v_pack_b32_f16 v73, v73, v113
	v_pack_b32_f16 v72, v110, v72
	v_fma_mixhi_f16 v75, s24, v119, 0
	v_pack_b32_f16 v84, v84, v86
	v_pack_b32_f16 v83, v82, v83
	v_pack_b32_f16 v82, v111, v77
	v_fma_mixhi_f16 v85, s24, v121, 0
	v_pack_b32_f16 v88, v88, v91
	v_pack_b32_f16 v87, v87, v90
	v_pack_b32_f16 v86, v112, v114
	v_fma_mixhi_f16 v89, s24, v107, 0
	v_pack_b32_f16 v92, v92, v97
	v_pack_b32_f16 v91, v95, v96
	v_pack_b32_f16 v90, v108, v94
	v_fma_mixhi_f16 v93, s24, v109, 0
	ds_write_b128 v164, v[72:75] offset:32
	ds_write_b128 v165, v[82:85] offset:32
	ds_write_b128 v166, v[86:89]
	ds_write_b128 v163, v[90:93] offset:32
	s_waitcnt vmcnt(14)
	v_lshlrev_b32_e32 v72, 16, v167
	s_waitcnt vmcnt(13)
	v_lshlrev_b32_e32 v73, 16, v168
	s_waitcnt vmcnt(12)
	v_lshlrev_b32_e32 v74, 16, v169
	s_waitcnt vmcnt(11)
	v_lshlrev_b32_e32 v75, 16, v170
	s_waitcnt vmcnt(10)
	v_lshlrev_b32_e32 v76, 16, v171
	s_waitcnt vmcnt(9)
	v_lshlrev_b32_e32 v77, 16, v172
	s_waitcnt vmcnt(8)
	v_lshlrev_b32_e32 v82, 16, v100
	v_lshlrev_b32_e32 v83, 16, v144
	v_cvt_f16_f32_e32 v73, v73
	v_cvt_f16_f32_e32 v74, v74
	v_cvt_f16_f32_e32 v75, v75
	v_cvt_f16_f32_e32 v76, v76
	v_cvt_f16_f32_e32 v77, v77
	v_cvt_f16_f32_e32 v82, v82
	v_cvt_f16_f32_e32 v72, v72
	v_cvt_f16_f32_e32 v83, v83
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v84, 16, v101
	v_cvt_f16_f32_e32 v84, v84
	v_cndmask_b32_e64 v72, 0, v72, s[70:71]
	v_cndmask_b32_e64 v73, 0, v73, s[40:41]
	v_cndmask_b32_e64 v74, 0, v74, s[42:43]
	v_cndmask_b32_e64 v75, 0, v75, s[44:45]
	v_cndmask_b32_e64 v85, 0, v76, s[46:47]
	v_cndmask_b32_e64 v77, 0, v77, s[2:3]
	v_cndmask_b32_e64 v82, 0, v82, s[12:13]
	v_cndmask_b32_e64 v83, 0, v83, s[54:55]
	v_pack_b32_f16 v76, v72, v73
	v_pack_b32_f16 v75, v74, v75
	v_pack_b32_f16 v73, v85, v77
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v39, 16, v39
	v_cndmask_b32_e64 v72, 0, v84, s[52:53]
	v_cvt_f16_f32_e32 v39, v39
	v_pack_b32_f16 v74, v82, v72
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v72, 16, v78
	v_cvt_f16_f32_e32 v72, v72
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v77, 16, v102
	v_cvt_f16_f32_e32 v77, v77
	v_cndmask_b32_e64 v39, 0, v39, s[56:57]
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v78, 16, v103
	v_pack_b32_f16 v39, v39, v83
	v_cvt_f16_f32_e32 v78, v78
	v_cndmask_b32_e64 v72, 0, v72, s[58:59]
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v82, 16, v104
	v_cvt_f16_f32_e32 v82, v82
	v_cndmask_b32_e64 v77, 0, v77, s[60:61]
	s_waitcnt vmcnt(1)
	v_lshlrev_b32_e32 v83, 16, v105
	v_pack_b32_f16 v77, v77, v72
	v_cvt_f16_f32_e32 v72, v83
	v_cndmask_b32_e64 v78, 0, v78, s[62:63]
	s_waitcnt vmcnt(0)
	v_lshlrev_b32_e32 v83, 16, v106
	v_cvt_f16_f32_e32 v83, v83
	v_cndmask_b32_e64 v82, 0, v82, s[64:65]
	v_pack_b32_f16 v78, v82, v78
	v_cndmask_b32_e64 v72, 0, v72, s[66:67]
	v_cndmask_b32_e64 v82, 0, v83, s[68:69]
	v_pack_b32_f16 v72, v82, v72
	s_cbranch_scc1 .LBB15_12
; %bb.13:                               ; %_ZNK7ck_tile10static_forILi0ELi3ELi1EEclIZNKS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_S5_ftNS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS7_IJLi1ELi4ELi1EEEENS7_IJLi1ELi64ELi8EEEES9_SA_EENS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEclINS_31tile_window_with_static_lengthsINS_11tensor_viewINS_11buffer_viewILNS_18address_space_enumE1EKtlLb1ELNS_25amd_buffer_coherence_enumE0EEENS_17tensor_descriptorINS_5tupleIJNS_5embedINSQ_IJiiEEESS_Lb0EEENS_9right_padIiiLb0EEESV_EEENSQ_IJNS7_IJLi0EEEENS7_IJLi1EEEENS7_IJLi2EEEEEEENSQ_IJNS7_IJLi1ELi2EEEENS7_IJLi3EEEENS7_IJLi4EEEEEEENS7_IJLi3ELi4EEEElNS7_IJLin1ELin1ELi1ELin1ELin1EEEES16_EELNS_21memory_operation_enumE0EEENSQ_IJNS_8constantILi1EEENS1A_ILi16EEEEEEEENSI_INSJ_INSK_ILSL_1EKS5_lLb1ELSN_0EEES17_LS18_0EEENSQ_IJNS1A_ILi512EEES1C_EEEEENSI_INSJ_INSK_ILSL_1EKDF16_lLb1ELSN_0EEENSP_INSQ_IJNSR_INSQ_IJiEEES1N_Lb0EEESV_EEENSQ_IJS2
	v_readlane_b32 s16, v174, 27
	v_readlane_b32 s17, v174, 28
	v_readlane_b32 s18, v174, 29
	v_readlane_b32 s19, v174, 30
	s_branch .LBB15_15
.LBB15_14:
	v_mov_b32_e32 v40, 0
.LBB15_15:                              ; %Flow
	v_readlane_b32 s15, v174, 0
	v_readlane_b32 s16, v174, 1
	v_readlane_b32 s20, v174, 17
	v_readlane_b32 s21, v174, 18
	v_readlane_b32 s28, v174, 19
	v_readlane_b32 s29, v174, 20
	v_readlane_b32 s30, v174, 21
	v_readlane_b32 s31, v174, 22
	v_readlane_b32 s36, v173, 20
	v_readlane_b32 s37, v173, 21
	v_readlane_b32 s38, v173, 22
	v_readlane_b32 s39, v173, 23
	v_mov_b32_e32 v38, 0
	v_dot2c_f32_f16_e32 v38, v70, v28
	s_nop 2
	v_add_f32_e32 v28, v36, v38
	v_mov_b32_e32 v36, 0
	v_dot2c_f32_f16_e32 v36, v68, v29
	s_nop 2
	v_add_f32_e32 v28, v36, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v66, v30
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v67, v31
	s_nop 2
	v_add_f32_e32 v28, v29, v28
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v70, v24
	s_nop 2
	v_add_f32_e32 v24, v37, v29
	v_mov_b32_e32 v29, 0
	v_dot2c_f32_f16_e32 v29, v68, v25
	s_nop 2
	v_add_f32_e32 v24, v29, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v66, v26
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v67, v27
	s_nop 2
	v_add_f32_e32 v24, v25, v24
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v71, v20
	s_nop 2
	v_add_f32_e32 v20, v25, v28
	v_mov_b32_e32 v25, 0
	v_dot2c_f32_f16_e32 v25, v69, v21
	s_nop 2
	v_add_f32_e32 v20, v25, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v65, v22
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v64, v23
	s_nop 2
	v_add_f32_e32 v20, v21, v20
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v71, v16
	s_nop 2
	v_add_f32_e32 v16, v21, v24
	v_mov_b32_e32 v21, 0
	v_dot2c_f32_f16_e32 v21, v69, v17
	s_nop 2
	v_add_f32_e32 v16, v21, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v65, v18
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v64, v19
	s_nop 2
	v_add_f32_e32 v16, v17, v16
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v62, v12
	s_nop 2
	v_add_f32_e32 v12, v34, v17
	v_mov_b32_e32 v17, 0
	v_dot2c_f32_f16_e32 v17, v61, v13
	s_nop 2
	v_add_f32_e32 v12, v17, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v59, v14
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v60, v15
	s_nop 2
	v_add_f32_e32 v12, v13, v12
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v62, v8
	s_nop 2
	v_add_f32_e32 v8, v35, v13
	v_mov_b32_e32 v13, 0
	v_dot2c_f32_f16_e32 v13, v61, v9
	s_nop 2
	v_add_f32_e32 v8, v13, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v59, v10
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v60, v11
	s_nop 2
	v_add_f32_e32 v8, v9, v8
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v63, v4
	s_nop 2
	v_add_f32_e32 v4, v9, v12
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v58, v5
	s_nop 2
	v_add_f32_e32 v4, v9, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v57, v6
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v56, v7
	s_nop 2
	v_add_f32_e32 v4, v5, v4
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v63, v0
	s_nop 2
	v_add_f32_e32 v0, v5, v8
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v58, v1
	s_nop 2
	v_add_f32_e32 v0, v5, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v57, v2
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v56, v3
	s_nop 2
	v_add_f32_e32 v2, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_and_b32 s1, s0, 0x3fffffc
	s_sub_i32 s1, s2, s1
	v_lshl_or_b32 v0, s1, 6, v49
	v_ashrrev_i32_e32 v1, 31, v0
	v_lshrrev_b32_e32 v1, 30, v1
	v_add_u32_e32 v1, v0, v1
	v_ashrrev_i32_e32 v3, 2, v1
	v_and_b32_e32 v1, -4, v1
	v_sub_u32_e32 v1, v0, v1
	v_add_u32_e32 v1, v1, v53
	v_lshrrev_b32_e32 v5, 29, v3
	v_add_u32_e32 v5, v3, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v3, v5
	v_xor_b32_e32 v6, v1, v5
	v_lshlrev_b32_e32 v7, 3, v6
	v_lshlrev_b32_e32 v3, 6, v3
	v_add_u32_e32 v1, v1, v55
	v_xor_b32_e32 v1, v1, v5
	v_sub_u32_e32 v1, v1, v6
	v_add_u32_e32 v0, 0x100, v0
	v_ashrrev_i32_e32 v5, 31, v0
	v_lshrrev_b32_e32 v5, 30, v5
	v_add_u32_e32 v5, v0, v5
	v_ashrrev_i32_e32 v10, 2, v5
	v_and_b32_e32 v5, -4, v5
	v_sub_u32_e32 v0, v0, v5
	v_add_u32_e32 v0, v0, v53
	v_lshrrev_b32_e32 v5, 29, v10
	v_add_u32_e32 v5, v10, v5
	v_and_b32_e32 v5, -8, v5
	v_sub_u32_e32 v5, v10, v5
	v_xor_b32_e32 v8, v0, v5
	v_sub_u32_e32 v11, v8, v6
	v_add_u32_e32 v0, v0, v55
	v_xor_b32_e32 v0, v0, v5
	v_sub_u32_e32 v0, v0, v6
	v_add_lshl_u32 v3, v7, v3, 1
	v_mov_b32_e32 v5, 0
	v_lshlrev_b32_e32 v12, 4, v6
	ds_read_b128 v[6:9], v3 offset:32
	v_lshlrev_b32_e32 v10, 7, v10
	v_add3_u32 v14, v12, v10, 32
	v_lshl_add_u32 v10, v11, 4, v14
	ds_read_b128 v[10:13], v10
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v5, v76, v6
	s_nop 2
	v_add_f32_e32 v5, v40, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v75, v7
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v73, v8
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	v_dot2c_f32_f16_e32 v6, v74, v9
	s_nop 2
	v_add_f32_e32 v5, v6, v5
	v_mov_b32_e32 v6, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v6, v76, v10
	s_nop 2
	v_add_f32_e32 v6, v41, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v75, v11
	s_nop 2
	v_add_f32_e32 v6, v7, v6
	v_mov_b32_e32 v7, 0
	v_dot2c_f32_f16_e32 v7, v73, v12
	s_nop 2
	v_add_f32_e32 v10, v7, v6
	v_mov_b32_e32 v11, 0
	v_dot2c_f32_f16_e32 v11, v74, v13
	v_lshlrev_b32_e32 v1, 4, v1
	v_add3_u32 v1, v3, 32, v1
	ds_read_b128 v[6:9], v1
	v_add_f32_e32 v1, v11, v10
	v_mov_b32_e32 v3, 0
	v_lshl_add_u32 v0, v0, 4, v14
	ds_read_b128 v[10:13], v0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v3, v72, v6
	s_nop 2
	v_add_f32_e32 v0, v3, v5
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v78, v7
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v77, v8
	s_nop 2
	v_add_f32_e32 v0, v3, v0
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v39, v9
	s_nop 2
	v_add_f32_e32 v3, v3, v0
	v_mov_b32_e32 v0, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v0, v72, v10
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v78, v11
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v77, v12
	s_nop 2
	v_add_f32_e32 v0, v1, v0
	v_mov_b32_e32 v1, 0
	v_dot2c_f32_f16_e32 v1, v39, v13
	s_nop 2
	v_add_f32_e32 v5, v1, v0
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s1, s95, 31
	s_lshr_b32 s3, s1, 26
	s_add_i32 s3, s95, s3
	s_andn2_b32 s3, s3, 63
	s_sub_i32 s3, s95, s3
	s_lshr_b32 s1, s1, 24
	s_add_i32 s1, s95, s1
	s_ashr_i32 s1, s1, 8
	v_mov_b32_e32 v0, s1
	v_cmp_gt_i32_e32 vcc, s3, v50
	s_nop 1
	v_addc_co_u32_e32 v0, vcc, 0, v0, vcc
	v_and_b32_e32 v1, 0x7fffffff, v4
	s_mov_b32 s1, 0x7f800001
	v_cmp_gt_u32_e32 vcc, s1, v1
	s_nop 1
	v_cndmask_b32_e32 v1, 1.0, v4, vcc
	v_mul_f32_e32 v1, v4, v1
	v_cmp_lt_i32_e32 vcc, 0, v0
	s_nop 1
	v_cndmask_b32_e32 v1, 0, v1, vcc
	v_cndmask_b32_e64 v6, 0, 1, vcc
	v_cndmask_b32_e64 v7, 1, 2, vcc
	v_and_b32_e32 v8, 0x7fffffff, v2
	s_mov_b32 s1, 0x7f800000
	v_fma_f32 v9, v2, v2, v1
	v_cmp_lt_u32_e32 vcc, s1, v8
	s_nop 1
	v_cndmask_b32_e32 v8, v9, v2, vcc
	v_cmp_gt_i32_e32 vcc, v0, v6
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v8, vcc
	v_cndmask_b32_e32 v6, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v20
	v_fma_f32 v8, v20, v20, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v8, v20, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, 0, v6, vcc
	v_and_b32_e32 v9, 0x7fffffff, v16
	v_fma_f32 v10, v16, v16, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v16, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v9, vcc
	v_cndmask_b32_e64 v9, 0, 1, vcc
	v_addc_co_u32_e32 v6, vcc, v6, v7, vcc
	v_and_b32_e32 v7, 0x7fffffff, v3
	v_fma_f32 v10, v3, v3, v1
	v_cmp_lt_u32_e32 vcc, s1, v7
	s_nop 1
	v_cndmask_b32_e32 v7, v10, v3, vcc
	v_cmp_lt_i32_e32 vcc, v6, v0
	s_nop 1
	v_cndmask_b32_e32 v1, v1, v7, vcc
	v_cndmask_b32_e64 v7, 0, 1, vcc
	v_addc_co_u32_e32 v8, vcc, v8, v9, vcc
	v_and_b32_e32 v9, 0x7fffffff, v5
	v_fma_f32 v10, v5, v5, v1
	v_cmp_lt_u32_e32 vcc, s1, v9
	s_nop 1
	v_cndmask_b32_e32 v9, v10, v5, vcc
	v_cmp_lt_i32_e32 vcc, v8, v0
	s_nop 1
	v_cndmask_b32_e32 v8, v1, v9, vcc
	v_addc_co_u32_e32 v1, vcc, v6, v7, vcc
	v_lshlrev_b32_e32 v9, 2, v50
	v_xor_b32_e32 v6, 4, v9
	ds_bpermute_b32 v0, v6, v1
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v0, v1
	v_cvt_f32_i32_e32 v10, v7
	v_cvt_f32_i32_e32 v11, v0
	v_mov_b32_e32 v0, 0
	v_div_scale_f32 v12, s[4:5], v10, v10, v11
	v_rcp_f32_e32 v13, v12
	ds_bpermute_b32 v14, v6, v0
	ds_bpermute_b32 v6, v6, v8
	v_cvt_f32_ubyte0_e32 v15, v1
	v_fma_f32 v1, -v12, v13, 1.0
	v_fmac_f32_e32 v13, v1, v13
	v_div_scale_f32 v1, vcc, v11, v10, v11
	v_mul_f32_e32 v17, v1, v13
	v_fma_f32 v18, -v12, v17, v1
	v_fmac_f32_e32 v17, v18, v13
	v_fma_f32 v1, -v12, v17, v1
	v_div_fmas_f32 v1, v1, v13, v17
	v_div_fixup_f32 v1, v1, v10, v11
	v_xor_b32_e32 v11, 8, v9
	ds_bpermute_b32 v12, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v1, vcc
	s_waitcnt lgkmcnt(2)
	v_fma_f32 v1, v13, v14, 0
	v_mul_f32_e32 v14, v14, v14
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v12, v7
	v_cvt_f32_i32_e32 v17, v7
	v_cvt_f32_i32_e32 v12, v12
	v_mul_f32_e32 v14, v14, v15
	v_fmac_f32_e32 v6, v14, v13
	v_div_scale_f32 v13, s[4:5], v17, v17, v12
	v_rcp_f32_e32 v14, v13
	v_add_f32_e32 v6, v6, v8
	ds_bpermute_b32 v8, v11, v1
	ds_bpermute_b32 v11, v11, v6
	v_fma_f32 v15, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v15, v14
	v_div_scale_f32 v15, vcc, v12, v17, v12
	v_mul_f32_e32 v18, v15, v14
	v_fma_f32 v19, -v13, v18, v15
	v_fmac_f32_e32 v18, v19, v14
	v_fma_f32 v13, -v13, v18, v15
	v_div_fmas_f32 v13, v13, v14, v18
	v_div_fixup_f32 v12, v13, v17, v12
	v_xor_b32_e32 v13, 16, v9
	ds_bpermute_b32 v14, v13, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v12, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v8, v8, v1
	v_fmac_f32_e32 v1, v8, v12
	v_mul_f32_e32 v8, v8, v8
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v14, v7
	v_cvt_f32_i32_e32 v15, v7
	v_cvt_f32_i32_e32 v14, v14
	v_mul_f32_e32 v8, v8, v10
	v_fmac_f32_e32 v11, v12, v8
	v_div_scale_f32 v8, s[4:5], v15, v15, v14
	v_rcp_f32_e32 v10, v8
	v_add_f32_e32 v6, v6, v11
	ds_bpermute_b32 v11, v13, v1
	ds_bpermute_b32 v12, v13, v6
	v_fma_f32 v13, -v8, v10, 1.0
	v_fmac_f32_e32 v10, v13, v10
	v_div_scale_f32 v13, vcc, v14, v15, v14
	v_mul_f32_e32 v18, v13, v10
	v_fma_f32 v19, -v8, v18, v13
	v_fmac_f32_e32 v18, v19, v10
	v_fma_f32 v8, -v8, v18, v13
	v_div_fmas_f32 v8, v8, v10, v18
	v_div_fixup_f32 v8, v8, v15, v14
	v_xor_b32_e32 v10, 32, v9
	ds_bpermute_b32 v13, v10, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v11, v11, v1
	v_fmac_f32_e32 v1, v11, v8
	v_mul_f32_e32 v11, v11, v11
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v14, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v11, v11, v17
	v_fmac_f32_e32 v12, v8, v11
	v_div_scale_f32 v8, s[4:5], v14, v14, v13
	v_rcp_f32_e32 v11, v8
	v_add_f32_e32 v12, v6, v12
	ds_bpermute_b32 v6, v10, v1
	ds_bpermute_b32 v10, v10, v12
	v_fma_f32 v17, -v8, v11, 1.0
	v_fmac_f32_e32 v11, v17, v11
	v_div_scale_f32 v17, vcc, v13, v14, v13
	v_mul_f32_e32 v18, v17, v11
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v11
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v11, v18
	v_div_fixup_f32 v8, v8, v14, v13
	v_xor_b32_e32 v11, 64, v9
	ds_bpermute_b32 v13, v11, v7
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(2)
	v_sub_f32_e32 v6, v6, v1
	v_fmac_f32_e32 v1, v6, v8
	v_mul_f32_e32 v17, v6, v6
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v13, v7
	v_cvt_f32_i32_e32 v6, v7
	v_cvt_f32_i32_e32 v13, v13
	v_mul_f32_e32 v15, v17, v15
	v_fmac_f32_e32 v10, v8, v15
	v_div_scale_f32 v8, s[4:5], v6, v6, v13
	v_rcp_f32_e32 v15, v8
	v_add_f32_e32 v10, v12, v10
	ds_bpermute_b32 v12, v11, v1
	ds_bpermute_b32 v11, v11, v10
	v_fma_f32 v17, -v8, v15, 1.0
	v_fmac_f32_e32 v15, v17, v15
	v_div_scale_f32 v17, vcc, v13, v6, v13
	v_mul_f32_e32 v18, v17, v15
	v_fma_f32 v19, -v8, v18, v17
	v_fmac_f32_e32 v18, v19, v15
	v_fma_f32 v8, -v8, v18, v17
	v_div_fmas_f32 v8, v8, v15, v18
	v_div_fixup_f32 v8, v8, v6, v13
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v8, 0, v8, vcc
	s_waitcnt lgkmcnt(1)
	v_sub_f32_e32 v12, v12, v1
	v_fmac_f32_e32 v1, v12, v8
	v_mul_f32_e32 v12, v12, v12
	v_mul_f32_e32 v12, v12, v14
	s_waitcnt lgkmcnt(0)
	v_fmac_f32_e32 v11, v8, v12
	v_add_f32_e32 v8, v10, v11
	v_xor_b32_e32 v11, 0x80, v9
	ds_bpermute_b32 v10, v11, v1
	ds_bpermute_b32 v9, v11, v8
	ds_bpermute_b32 v11, v11, v7
	s_ashr_i32 s3, s0, 2
	v_cmp_eq_u32_e32 vcc, 0, v50
	s_and_saveexec_b64 s[0:1], vcc
	s_cbranch_execz .LBB15_17
; %bb.16:
	s_waitcnt lgkmcnt(0)
	v_add_u32_e32 v7, v11, v7
	v_cvt_f32_i32_e32 v11, v11
	v_cvt_f32_i32_e32 v12, v7
	v_div_scale_f32 v13, s[4:5], v12, v12, v11
	v_rcp_f32_e32 v14, v13
	v_div_scale_f32 v15, vcc, v11, v12, v11
	v_fma_f32 v17, -v13, v14, 1.0
	v_fmac_f32_e32 v14, v17, v14
	v_mul_f32_e32 v17, v15, v14
	v_fma_f32 v18, -v13, v17, v15
	v_fmac_f32_e32 v17, v18, v14
	v_fma_f32 v13, -v13, v17, v15
	v_div_fmas_f32 v13, v13, v14, v17
	v_div_fixup_f32 v11, v13, v12, v11
	v_cmp_ne_u32_e32 vcc, 0, v7
	s_nop 1
	v_cndmask_b32_e32 v7, 0, v11, vcc
	v_sub_f32_e32 v1, v10, v1
	v_mul_f32_e32 v1, v1, v1
	v_mul_f32_e32 v1, v1, v6
	v_fmac_f32_e32 v9, v7, v1
	v_add_f32_e32 v1, v8, v9
	v_div_scale_f32 v6, s[4:5], v12, v12, v1
	v_rcp_f32_e32 v7, v6
	s_lshl_b32 s2, s2, 2
	v_fma_f32 v8, -v6, v7, 1.0
	v_fmac_f32_e32 v7, v8, v7
	v_div_scale_f32 v8, vcc, v1, v12, v1
	v_mul_f32_e32 v9, v8, v7
	v_fma_f32 v10, -v6, v9, v8
	v_fmac_f32_e32 v9, v10, v7
	v_fma_f32 v6, -v6, v9, v8
	v_div_fmas_f32 v6, v6, v7, v9
	v_div_fixup_f32 v1, v6, v12, v1
	v_mov_b32_e32 v6, s2
	ds_write_b32 v6, v1
.LBB15_17:                              ; %_ZN7ck_tile26BlockReduce2dCrossWarpSyncINS_20BlockReduce2dProblemIffNS_19Generic2dBlockShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64EEEENS3_IJLi1ELi1EEEEEEEEvEclINS_25static_distributed_tensorIfNS_17tile_distributionINS_14tensor_adaptorINS_5tupleIJNS_9replicateINSF_IJNS_8constantILi4EEENSH_ILi64EEEEEEEENS_7unmergeINSF_IJNSH_ILi1EEESN_SN_SN_SN_EEELb0EEENS_23merge_v2_magic_divisionINSF_IJSN_SI_EEEEENSQ_INSF_IJSN_SJ_EEEEEEEENSF_IJNS3_IJEEENS3_IJLi0EEEENS3_IJLi4ELi1EEEENS3_IJLi6ELi2EEEEEEENSF_IJNS3_IJLi1ELi2EEEENS3_IJLi3ELi4ELi5ELi6ELi7EEEENS3_IJLi8EEEENS3_IJLi9EEEEEEESX_NS3_IJLi8ELi9ELi3ELi5ELi7EEEEEENS_17tensor_descriptorINSF_IJNSM_INSF_IJSN_SN_SN_EEELb0EEEEEENSF_IJSX_EEENSF_IJNS3_IJLi1ELi2ELi3EEEEEEES1D_SN_NS3_IJLin1ELin1ELin1ELin1EEEES1F_EENS_26tile_distribution_encodingINS3_IJLi4ELi64EEEENSF_IJNS3_IJLi1ELi1ELi1ELi1ELi1EEEEEEENSF_IJNS3_IJLi1ELi0EEEES1L_EEENSF_IJS1L_NS3_IJLi3ELi1EEEEEEENS3_IJLi1ELi1ELi1EEEENS3_IJLi0ELi2ELi4EEEEEENS_6detail24tile_distribution_detail
	s_or_b64 exec, exec, s[0:1]
	s_mul_hi_i32 s1, s20, s16
	s_mul_i32 s0, s20, s16
	v_readlane_b32 s2, v173, 24
	s_add_i32 s4, s94, -1
	s_mul_i32 s4, s18, s4
	s_add_u32 s5, 0, 0
	s_addc_u32 s2, s2, -1
	s_add_i32 s2, s2, s4
	s_add_u32 s0, s36, s0
	s_addc_u32 s1, s37, s1
	v_readlane_b32 s4, v174, 2
	s_lshl_b32 s4, s4, 6
	s_and_b32 s4, s4, 0xc0
	s_waitcnt lgkmcnt(2)
	v_or_b32_e32 v10, s4, v49
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s3, s3, 4
	v_mov_b32_e32 v1, s3
	ds_read_b128 v[6:9], v1
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_lshl_b32 s30, s95, 1
	s_mov_b32 s31, 0x20000
	v_lshlrev_b32_e32 v1, 1, v10
	buffer_load_ushort v11, v1, s[28:31], 0 offen
	buffer_load_ushort v12, v1, s[28:31], 0 offen offset:512
	buffer_load_ushort v13, v1, s[28:31], 0 offen offset:1024
	buffer_load_ushort v14, v1, s[28:31], 0 offen offset:1536
	buffer_load_ushort v15, v1, s[28:31], 0 offen offset:2048
	buffer_load_ushort v17, v1, s[28:31], 0 offen offset:2560
	s_mov_b32 s8, 0
	v_mov_b32_e32 v18, 0x2b8cbccc
	v_readfirstlane_b32 s5, v33
	s_add_i32 s6, s2, 1
	s_lshl_b32 s4, s5, 5
	s_add_i32 s2, s4, s15
	v_add_u32_e32 v19, s2, v48
	v_or_b32_e32 v21, 0x100, v10
	v_or_b32_e32 v22, 0x200, v10
	v_or_b32_e32 v23, 0x300, v10
	v_or_b32_e32 v24, 0x400, v10
	v_or_b32_e32 v25, 0x500, v10
	v_mul_lo_u32 v1, v19, s18
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_add_u32_e32 v26, v1, v32
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_mov_b32 s28, s0
	s_mov_b32 s29, s1
	v_add_f32_e32 v6, v6, v7
	v_add_f32_e32 v6, v6, v8
	v_add_f32_e32 v6, v6, v9
	v_fmac_f32_e32 v18, 0x3e800000, v6
	v_sqrt_f32_e32 v18, v18
	s_mov_b32 s30, s6
	v_lshl_add_u32 v27, s18, 7, v26
	v_div_scale_f32 v28, s[2:3], v18, v18, 1.0
	v_rcp_f32_e32 v29, v28
	buffer_load_dwordx2 v[6:7], v26, s[28:31], 0 offen
	buffer_load_dwordx2 v[8:9], v27, s[28:31], 0 offen
	v_div_scale_f32 v26, vcc, 1.0, v18, 1.0
	v_fma_f32 v27, -v28, v29, 1.0
	v_fmac_f32_e32 v29, v27, v29
	v_mul_f32_e32 v27, v26, v29
	v_fma_f32 v30, -v28, v27, v26
	v_fmac_f32_e32 v27, v30, v29
	v_fma_f32 v26, -v28, v27, v26
	v_div_fmas_f32 v26, v26, v29, v27
	v_div_fixup_f32 v18, v26, v18, 1.0
	v_mul_f32_e32 v4, v4, v18
	v_mul_f32_e32 v2, v2, v18
	v_mul_f32_e32 v20, v20, v18
	v_mul_f32_e32 v16, v16, v18
	s_waitcnt vmcnt(7)
	v_lshlrev_b32_e32 v11, 16, v11
	s_waitcnt vmcnt(6)
	v_lshlrev_b32_e32 v12, 16, v12
	s_waitcnt vmcnt(5)
	v_lshlrev_b32_e32 v13, 16, v13
	s_waitcnt vmcnt(4)
	v_lshlrev_b32_e32 v14, 16, v14
	s_waitcnt vmcnt(3)
	v_lshlrev_b32_e32 v15, 16, v15
	v_cmp_gt_i32_e32 vcc, s95, v10
	s_nop 1
	v_cndmask_b32_e32 v10, 0, v11, vcc
	v_cmp_gt_i32_e32 vcc, s95, v21
	s_nop 1
	v_cndmask_b32_e32 v11, 0, v12, vcc
	v_cmp_gt_i32_e32 vcc, s95, v22
	s_nop 1
	v_cndmask_b32_e32 v12, 0, v13, vcc
	v_cmp_gt_i32_e32 vcc, s95, v23
	s_nop 1
	v_cndmask_b32_e32 v13, 0, v14, vcc
	v_cmp_gt_i32_e32 vcc, s95, v24
	s_nop 1
	v_cndmask_b32_e32 v14, 0, v15, vcc
	v_mul_f32_e32 v3, v3, v18
	s_waitcnt vmcnt(2)
	v_lshlrev_b32_e32 v15, 16, v17
	v_cmp_gt_i32_e32 vcc, s95, v25
	s_nop 1
	v_cndmask_b32_e32 v15, 0, v15, vcc
	v_mul_f32_e32 v5, v5, v18
	v_fma_mixlo_f16 v4, v4, v10, 0
	v_fma_mixlo_f16 v2, v2, v11, 0
	v_fma_mixlo_f16 v10, v20, v12, 0
	v_fma_mixlo_f16 v11, v16, v13, 0
	v_fma_mixlo_f16 v3, v3, v14, 0
	v_fma_mixlo_f16 v5, v5, v15, 0
	s_lshr_b32 s2, s5, 2
	s_lshl_b32 s3, s5, 6
	s_and_b32 s3, s3, 0xc0
	v_or_b32_e32 v12, s3, v49
	v_add_u32_e32 v13, s2, v51
	v_lshrrev_b32_e32 v12, 3, v12
	s_mov_b32 s2, 0x2aaaaaab
	v_mul_hi_u32 v14, v13, s2
	v_lshrrev_b32_e32 v14, 5, v14
	v_mul_u32_u24_e32 v14, 0xc0, v14
	v_sub_u32_e32 v14, v13, v14
	v_xor_b32_e32 v15, v12, v14
	s_movk_i32 s2, 0x600
	v_mul_lo_u32 v13, v13, s2
	v_and_or_b32 v13, v50, 7, v13
	v_lshl_add_u32 v13, v15, 3, v13
	v_lshlrev_b32_e32 v16, 1, v13
	ds_write_b16 v16, v4 offset:8192
	v_or_b32_e32 v4, 32, v12
	v_xor_b32_e32 v4, v4, v14
	v_sub_u32_e32 v15, v4, v15
	v_lshlrev_b32_e32 v17, 3, v15
	v_lshlrev_b32_e32 v15, 4, v15
	s_movk_i32 s2, 0x2000
	v_add3_u32 v15, v16, s2, v15
	ds_write_b16 v15, v2
	v_or_b32_e32 v2, 64, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_add_lshl_u32 v13, v17, v13, 1
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v10 offset:8192
	v_or_b32_e32 v2, 0x60, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v11 offset:8192
	v_or_b32_e32 v2, 0x80, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v3 offset:8192
	v_or_b32_e32 v2, 0xa0, v12
	v_xor_b32_e32 v2, v2, v14
	v_sub_u32_e32 v2, v2, v4
	v_lshl_add_u32 v2, v2, 4, v13
	ds_write_b16 v2, v5 offset:8192
	v_cmp_gt_i32_e64 s[2:3], s95, v32
	v_cmp_gt_i32_e32 vcc, s94, v19
	v_mov_b32_e32 v2, s0
	v_mov_b32_e32 v3, s1
	v_mov_b32_e32 v4, s6
	s_and_b64 s[0:1], s[2:3], vcc
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v5, 0, v6, s[0:1]
	v_cndmask_b32_e64 v10, 0, v7, s[0:1]
	v_lshrrev_b32_e32 v11, 24, v5
	v_lshrrev_b32_e32 v12, 24, v10
	v_add_u32_e32 v14, 0x80, v19
	v_cmp_gt_i32_e64 s[0:1], s94, v14
	s_and_b64 s[2:3], s[2:3], s[0:1]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v13, 0, v8, s[2:3]
	v_cndmask_b32_e64 v15, 0, v9, s[2:3]
	v_lshrrev_b32_e32 v16, 24, v13
	v_lshrrev_b32_e32 v17, 24, v15
	v_and_b32_e32 v6, 0xff, v5
	v_cvt_f32_fp8_sdwa v8, v6 src0_sel:BYTE_0
	v_bfe_u32 v6, v5, 8, 8
	v_cvt_f32_fp8_sdwa v6, v6 src0_sel:BYTE_0
	v_bfe_u32 v5, v5, 16, 8
	v_cvt_f32_fp8_sdwa v7, v5 src0_sel:BYTE_0
	v_fma_mixlo_f16 v5, s25, v8, 0
	s_mov_b32 s2, s25
	s_mov_b32 s3, s25
	v_pk_mul_f32 v[6:7], s[24:25], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v18, v6
	v_cvt_f16_f32_e32 v19, v7
	v_cvt_f32_fp8_sdwa v6, v11 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v10
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v10, 8, 8
	v_cvt_f32_fp8_sdwa v8, v8 src0_sel:BYTE_0
	v_bfe_u32 v9, v10, 16, 8
	v_cvt_f32_fp8_sdwa v9, v9 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[24:25], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v20, v6
	v_cvt_f16_f32_e32 v21, v7
	v_pk_mul_f32 v[6:7], s[24:25], v[8:9] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v9, v7
	v_and_b32_e32 v7, 0xff, v13
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 8, 8
	v_cvt_f32_fp8_sdwa v10, v8 src0_sel:BYTE_0
	v_bfe_u32 v8, v13, 16, 8
	v_cvt_f32_fp8_sdwa v11, v8 src0_sel:BYTE_0
	v_cvt_f16_f32_e32 v8, v6
	v_cvt_f32_fp8_sdwa v12, v12 src0_sel:BYTE_0
	v_fma_mixlo_f16 v22, s25, v7, 0
	v_pk_mul_f32 v[6:7], s[24:25], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v23, v6
	v_cvt_f16_f32_e32 v24, v7
	v_cvt_f32_fp8_sdwa v6, v16 src0_sel:BYTE_0
	v_and_b32_e32 v7, 0xff, v15
	v_cvt_f32_fp8_sdwa v7, v7 src0_sel:BYTE_0
	v_bfe_u32 v10, v15, 8, 8
	v_cvt_f32_fp8_sdwa v10, v10 src0_sel:BYTE_0
	v_bfe_u32 v11, v15, 16, 8
	v_cvt_f32_fp8_sdwa v11, v11 src0_sel:BYTE_0
	v_pk_mul_f32 v[6:7], s[24:25], v[6:7] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v15, v6
	v_cvt_f16_f32_e32 v16, v7
	v_pk_mul_f32 v[6:7], s[24:25], v[10:11] op_sel:[1,0]
	s_nop 0
	v_cvt_f16_f32_e32 v13, v7
	v_cvt_f16_f32_e32 v10, v6
	v_cvt_f32_fp8_sdwa v17, v17 src0_sel:BYTE_0
	v_pack_b32_f16 v8, v21, v8
	v_pack_b32_f16 v7, v19, v20
	v_pack_b32_f16 v6, v5, v18
	v_fma_mixhi_f16 v9, s25, v12, 0
	v_pack_b32_f16 v12, v16, v10
	v_pack_b32_f16 v11, v24, v15
	v_pack_b32_f16 v10, v22, v23
	v_fma_mixhi_f16 v13, s25, v17, 0
	v_add_u32_e32 v5, s4, v48
	v_ashrrev_i32_e32 v15, 31, v5
	v_lshrrev_b32_e32 v15, 30, v15
	v_add_u32_e32 v15, v5, v15
	v_ashrrev_i32_e32 v16, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_sub_u32_e32 v15, v5, v15
	v_add_u32_e32 v15, v15, v52
	v_lshrrev_b32_e32 v17, 29, v16
	v_add_u32_e32 v17, v16, v17
	v_and_b32_e32 v17, -8, v17
	v_sub_u32_e32 v17, v16, v17
	v_xor_b32_e32 v15, v15, v17
	v_lshlrev_b32_e32 v17, 4, v15
	v_lshl_add_u32 v16, v16, 7, v17
	ds_write_b128 v16, v[6:9]
	v_add_u32_e32 v5, 0x80, v5
	v_ashrrev_i32_e32 v6, 31, v5
	v_lshrrev_b32_e32 v6, 30, v6
	v_add_u32_e32 v6, v5, v6
	v_ashrrev_i32_e32 v7, 2, v6
	v_and_b32_e32 v6, 0xffffffc, v6
	v_sub_u32_e32 v5, v5, v6
	v_add_u32_e32 v5, v5, v52
	v_lshrrev_b32_e32 v6, 29, v7
	v_add_u32_e32 v6, v7, v6
	v_and_b32_e32 v6, 0xffffff8, v6
	v_sub_u32_e32 v6, v7, v6
	v_xor_b32_e32 v5, v6, v5
	v_sub_u32_e32 v5, v5, v15
	v_lshlrev_b32_e32 v6, 7, v7
	v_lshlrev_b32_e32 v5, 4, v5
	v_add3_u32 v5, v6, v17, v5
	ds_write_b128 v5, v[10:13]
	v_lshlrev_b32_e32 v5, 2, v54
	v_mul_lo_u32 v6, s18, v14
	v_or_b32_e32 v7, 16, v32
.LBB15_18:                              ; %.lr.ph.i1343.i.i
                                        ; =>This Inner Loop Header: Depth=1
	v_add_u32_e32 v8, v1, v7
	v_cmp_gt_i32_e64 s[6:7], s95, v7
	v_readfirstlane_b32 s28, v2
	v_readfirstlane_b32 s29, v3
	v_readfirstlane_b32 s30, v4
	v_add_u32_e32 v9, v6, v7
	v_readfirstlane_b32 s9, v33
	s_add_i32 s10, s8, 1
	v_mov_b32_e32 v28, 0
	v_mov_b32_e32 v29, 0
	v_mov_b32_e32 v30, 0
	v_mov_b32_e32 v31, 0
	v_mov_b32_e32 v32, 0
	v_mov_b32_e32 v34, 0
	v_mov_b32_e32 v35, 0
	v_mov_b32_e32 v36, 0
	v_add_u32_e32 v7, 16, v7
	buffer_load_dwordx2 v[24:25], v8, s[28:31], 0 offen
	buffer_load_dwordx2 v[26:27], v9, s[28:31], 0 offen
	s_and_b64 s[4:5], vcc, s[6:7]
	s_and_b64 s[6:7], s[0:1], s[6:7]
	s_waitcnt lgkmcnt(0)
	s_barrier
	s_ashr_i32 s11, s9, 31
	v_lshl_add_u32 v8, s9, 5, v48
	s_lshr_b32 s11, s11, 30
	v_ashrrev_i32_e32 v9, 31, v8
	v_add_u32_e32 v10, 0x80, v8
	s_add_i32 s11, s9, s11
	v_lshrrev_b32_e32 v9, 30, v9
	v_ashrrev_i32_e32 v11, 31, v10
	s_ashr_i32 s12, s11, 2
	s_and_b32 s11, s11, 0x3fffffc
	v_add_u32_e32 v9, v8, v9
	v_lshrrev_b32_e32 v11, 30, v11
	s_sub_i32 s9, s9, s11
	s_mul_hi_i32 s11, s12, 0x2aaaaaab
	s_mul_i32 s13, s12, 0xc00
	v_ashrrev_i32_e32 v12, 2, v9
	v_and_b32_e32 v9, -4, v9
	v_add_u32_e32 v11, v10, v11
	s_lshr_b32 s14, s11, 31
	s_ashr_i32 s11, s11, 5
	v_lshl_or_b32 v13, s9, 6, v49
	v_sub_u32_e32 v8, v8, v9
	v_lshrrev_b32_e32 v9, 29, v12
	v_ashrrev_i32_e32 v14, 2, v11
	v_and_b32_e32 v11, 0xffffffc, v11
	s_add_i32 s9, s11, s14
	v_ashrrev_i32_e32 v15, 31, v13
	v_add_u32_e32 v8, v8, v52
	v_add_u32_e32 v9, v12, v9
	v_sub_u32_e32 v10, v10, v11
	v_lshrrev_b32_e32 v11, 29, v14
	v_lshlrev_b32_e32 v16, 7, v14
	s_mulk_i32 s9, 0xc0
	v_lshrrev_b32_e32 v15, 30, v15
	v_and_b32_e32 v9, -8, v9
	v_add_u32_e32 v10, v10, v52
	v_add_u32_e32 v11, v14, v11
	s_sub_i32 s9, s12, s9
	v_add_u32_e32 v15, v13, v15
	v_sub_u32_e32 v9, v12, v9
	v_and_b32_e32 v11, 0xffffff8, v11
	s_xor_b32 s10, s9, s10
	s_xor_b32 s9, s9, s8
	v_ashrrev_i32_e32 v17, 2, v15
	v_and_b32_e32 v15, -4, v15
	v_xor_b32_e32 v8, v8, v9
	v_sub_u32_e32 v9, v14, v11
	s_add_i32 s8, s8, 2
	s_sub_i32 s10, s10, s9
	v_sub_u32_e32 v11, v13, v15
	v_lshrrev_b32_e32 v13, 29, v17
	s_lshl_b32 s9, s9, 4
	v_lshlrev_b32_e32 v14, 7, v17
	v_lshlrev_b32_e32 v15, 4, v8
	v_xor_b32_e32 v9, v9, v10
	v_add_u32_e32 v18, v11, v53
	v_add_u32_e32 v10, v17, v13
	v_add_u32_e32 v13, v11, v5
	s_add_i32 s9, s9, s13
	s_lshl_b32 s10, s10, 4
	v_lshl_add_u32 v37, v12, 7, v15
	v_sub_u32_e32 v8, v9, v8
	v_and_b32_e32 v9, -8, v10
	s_add_i32 s11, s9, 0x2000
	v_mov_b32_e32 v10, s9
	v_lshlrev_b32_e32 v8, 4, v8
	v_sub_u32_e32 v12, v17, v9
	s_add_i32 s9, s11, s10
	v_add3_u32 v38, v16, v15, v8
	ds_read_b128 v[8:11], v10 offset:8192
	v_xor_b32_e32 v15, v18, v12
	v_xor_b32_e32 v12, v13, v12
	v_mov_b32_e32 v13, s9
	s_cmpk_lg_i32 s8, 0xbe
	v_sub_u32_e32 v20, v12, v15
	v_lshl_add_u32 v21, v15, 4, v14
	ds_read_b128 v[12:15], v13
	ds_read_b128 v[16:19], v21
	v_lshl_add_u32 v20, v20, 4, v21
	ds_read_b128 v[20:23], v20
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_dot2c_f32_f16_e32 v28, v9, v17
	v_dot2c_f32_f16_e32 v29, v10, v18
	v_dot2c_f32_f16_e32 v30, v11, v19
	v_dot2c_f32_f16_e32 v36, v8, v16
	v_dot2c_f32_f16_e32 v31, v12, v20
	v_dot2c_f32_f16_e32 v32, v13, v21
	v_dot2c_f32_f16_e32 v34, v14, v22
	v_dot2c_f32_f16_e32 v35, v15, v23
	v_add_f32_e32 v0, v0, v36
	v_add_f32_e32 v0, v28, v0
	v_add_f32_e32 v0, v29, v0
	v_add_f32_e32 v0, v30, v0
	v_add_f32_e32 v0, v31, v0
	v_add_f32_e32 v0, v32, v0
	v_add_f32_e32 v0, v34, v0
	v_add_f32_e32 v0, v35, v0
	s_waitcnt vmcnt(1)
	v_cndmask_b32_e64 v8, 0, v24, s[4:5]
	v_cndmask_b32_e64 v9, 0, v25, s[4:5]
	s_waitcnt vmcnt(0)
	v_cndmask_b32_e64 v10, 0, v26, s[6:7]
	v_cndmask_b32_e64 v11, 0, v27, s[6:7]
	v_lshrrev_b32_e32 v12, 24, v8
	v_lshrrev_b32_e32 v16, 24, v10
	v_lshrrev_b32_e32 v14, 24, v9
	v_lshrrev_b32_e32 v20, 24, v11
	v_and_b32_e32 v13, 0xff, v8
	v_bfe_u32 v15, v8, 8, 8
	v_bfe_u32 v17, v8, 16, 8
	v_and_b32_e32 v18, 0xff, v9
	v_bfe_u32 v19, v9, 8, 8
	v_bfe_u32 v21, v9, 16, 8
	v_and_b32_e32 v22, 0xff, v10
	v_bfe_u32 v23, v10, 8, 8
	v_bfe_u32 v24, v10, 16, 8
	v_and_b32_e32 v25, 0xff, v11
	v_bfe_u32 v26, v11, 8, 8
	v_bfe_u32 v27, v11, 16, 8
	v_cvt_f32_fp8_sdwa v28, v13 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v8, v15 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v9, v17 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v10, v12 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v11, v18 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v12, v19 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v13, v21 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v21, v14 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v22, v22 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v14, v23 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v15, v24 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v16, v16 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v17, v25 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v18, v26 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v19, v27 src0_sel:BYTE_0
	v_cvt_f32_fp8_sdwa v20, v20 src0_sel:BYTE_0
	v_fma_mixlo_f16 v23, s25, v28, 0
	v_pk_mul_f32 v[8:9], s[2:3], v[8:9]
	v_pk_mul_f32 v[10:11], s[2:3], v[10:11]
	v_pk_mul_f32 v[12:13], s[2:3], v[12:13]
	v_fma_mixlo_f16 v22, s25, v22, 0
	v_pk_mul_f32 v[14:15], s[2:3], v[14:15]
	v_pk_mul_f32 v[16:17], s[2:3], v[16:17]
	v_pk_mul_f32 v[18:19], s[2:3], v[18:19]
	v_cvt_f16_f32_e32 v8, v8
	v_cvt_f16_f32_e32 v9, v9
	v_cvt_f16_f32_e32 v24, v10
	v_cvt_f16_f32_e32 v10, v11
	v_cvt_f16_f32_e32 v11, v13
	v_cvt_f16_f32_e32 v12, v12
	v_cvt_f16_f32_e32 v25, v14
	v_cvt_f16_f32_e32 v13, v15
	v_cvt_f16_f32_e32 v16, v16
	v_cvt_f16_f32_e32 v14, v17
	v_cvt_f16_f32_e32 v15, v19
	v_cvt_f16_f32_e32 v17, v18
	v_pack_b32_f16 v10, v10, v12
	v_pack_b32_f16 v9, v9, v24
	v_pack_b32_f16 v8, v23, v8
	v_fma_mixhi_f16 v11, s25, v21, 0
	v_pack_b32_f16 v14, v14, v17
	v_pack_b32_f16 v13, v13, v16
	v_pack_b32_f16 v12, v22, v25
	v_fma_mixhi_f16 v15, s25, v20, 0
	ds_write_b128 v37, v[8:11]
	ds_write_b128 v38, v[12:15]
	s_cbranch_scc1 .LBB15_18
; %bb.19:                               ; %_ZNK7ck_tile17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS3_IJLi1ELi4ELi1EEEENS3_IJLi1ELi64ELi8EEEES5_S6_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SB_ftS7_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEclENSL_21GemmLnGemmCommonKargsE.exit
	s_waitcnt lgkmcnt(0)
	s_barrier
	v_readfirstlane_b32 s2, v33
	s_ashr_i32 s0, s2, 31
	s_lshr_b32 s0, s0, 30
	s_add_i32 s0, s2, s0
	s_ashr_i32 s1, s0, 2
	s_and_b32 s0, s0, 0x3fffffc
	s_sub_i32 s0, s2, s0
	v_lshl_or_b32 v1, s0, 6, v49
	v_ashrrev_i32_e32 v2, 31, v1
	v_lshrrev_b32_e32 v2, 30, v2
	v_add_u32_e32 v2, v1, v2
	v_ashrrev_i32_e32 v3, 2, v2
	v_and_b32_e32 v2, -4, v2
	v_sub_u32_e32 v1, v1, v2
	v_add_u32_e32 v2, v1, v53
	v_lshrrev_b32_e32 v4, 29, v3
	v_add_u32_e32 v4, v3, v4
	v_and_b32_e32 v4, -8, v4
	v_sub_u32_e32 v4, v3, v4
	v_xor_b32_e32 v2, v2, v4
	v_lshlrev_b32_e32 v3, 7, v3
	v_lshl_add_u32 v6, v2, 4, v3
	v_add_u32_e32 v1, v1, v5
	v_xor_b32_e32 v1, v1, v4
	v_sub_u32_e32 v1, v1, v2
	v_lshl_add_u32 v1, v1, 4, v6
	s_mul_hi_i32 s0, s1, 0x2aaaaaab
	s_lshr_b32 s3, s0, 31
	s_ashr_i32 s0, s0, 5
	s_add_i32 s0, s0, s3
	s_mulk_i32 s0, 0xc0
	s_sub_i32 s0, s1, s0
	s_xor_b32 s3, s0, 0xbe
	s_lshl_b32 s4, s3, 4
	s_mulk_i32 s1, 0xc00
	s_add_i32 s1, s4, s1
	s_add_i32 s4, s1, 0x2000
	s_xor_b32 s0, s0, 0xbf
	s_sub_i32 s0, s0, s3
	s_lshl_b32 s0, s0, 4
	s_add_i32 s0, s4, s0
	v_mov_b32_e32 v10, s0
	ds_read_b128 v[2:5], v1
	ds_read_b128 v[6:9], v6
	v_mov_b32_e32 v1, s1
	ds_read_b128 v[10:13], v10
	ds_read_b128 v[14:17], v1 offset:8192
	s_mul_hi_i32 s1, s21, s16
	s_mul_i32 s0, s21, s16
	s_lshl_b64 s[0:1], s[0:1], 1
	s_add_u32 s4, s38, s0
	s_addc_u32 s5, s39, s1
	s_add_u32 s0, 0, 0
	s_addc_u32 s0, s26, 0x7fffffff
	s_mul_i32 s3, s0, s19
	v_mov_b32_e32 v1, 0
	v_mov_b32_e32 v18, 0
	s_waitcnt lgkmcnt(1)
	v_dot2c_f32_f16_e32 v18, v13, v5
	v_mov_b32_e32 v5, 0
	v_dot2c_f32_f16_e32 v5, v12, v4
	v_mov_b32_e32 v4, 0
	v_dot2c_f32_f16_e32 v4, v11, v3
	v_mov_b32_e32 v3, 0
	v_dot2c_f32_f16_e32 v3, v10, v2
	v_mov_b32_e32 v2, 0
	s_waitcnt lgkmcnt(0)
	v_dot2c_f32_f16_e32 v2, v17, v9
	v_mov_b32_e32 v9, 0
	v_dot2c_f32_f16_e32 v9, v16, v8
	v_mov_b32_e32 v8, 0
	v_dot2c_f32_f16_e32 v8, v15, v7
	v_dot2c_f32_f16_e32 v1, v14, v6
	s_nop 2
	v_add_f32_e32 v0, v0, v1
	v_add_f32_e32 v0, v8, v0
	v_add_f32_e32 v0, v9, v0
	v_add_f32_e32 v0, v2, v0
	v_add_f32_e32 v0, v3, v0
	v_add_f32_e32 v0, v4, v0
	v_add_f32_e32 v0, v5, v0
	v_add_f32_e32 v0, v18, v0
	v_lshrrev_b32_e32 v1, 16, v0
	s_lshr_b32 s0, s2, 2
	s_lshl_b32 s1, s2, 6
	s_and_b32 s1, s1, 0xc0
	v_or_b32_e32 v0, s1, v49
	s_add_i32 s0, s0, s93
	v_add_u32_e32 v4, s0, v51
	v_add_u32_e32 v0, s15, v0
	v_mad_u64_u32 v[2:3], s[0:1], v4, s19, v[0:1]
	v_cmp_gt_i32_e32 vcc, s94, v0
	v_cmp_gt_i32_e64 s[0:1], s26, v4
	s_add_i32 s2, s94, s3
	s_lshl_b32 s6, s2, 1
	s_mov_b32 s7, 0x20000
	v_bfrev_b32_e32 v0, 1
	s_and_b64 s[0:1], s[0:1], vcc
	v_cndmask_b32_e64 v0, v0, 0, s[0:1]
	v_lshl_add_u32 v0, v2, 1, v0
	buffer_store_short v1, v0, s[4:7], 0 offen
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
		.amdhsa_group_segment_fixed_size 16416
		.amdhsa_private_segment_fixed_size 0
		.amdhsa_kernarg_size 128
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_dispatch_ptr 0
		.amdhsa_user_sgpr_queue_ptr 0
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_user_sgpr_dispatch_id 0
		.amdhsa_user_sgpr_kernarg_preload_length  0
		.amdhsa_user_sgpr_kernarg_preload_offset  0
		.amdhsa_user_sgpr_private_segment_size 0
		.amdhsa_uses_dynamic_stack 0
		.amdhsa_enable_private_segment 0
		.amdhsa_system_sgpr_workgroup_id_x 1
		.amdhsa_system_sgpr_workgroup_id_y 1
		.amdhsa_system_sgpr_workgroup_id_z 1
		.amdhsa_system_sgpr_workgroup_info 0
		.amdhsa_system_vgpr_workitem_id 0
		.amdhsa_next_free_vgpr 175
		.amdhsa_next_free_sgpr 100
		.amdhsa_accum_offset 176
		.amdhsa_reserve_xnack_mask 1
		.amdhsa_float_round_mode_32 0
		.amdhsa_float_round_mode_16_64 0
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_float_denorm_mode_16_64 3
		.amdhsa_dx10_clamp 1
		.amdhsa_ieee_mode 1
		.amdhsa_fp16_overflow 0
		.amdhsa_tg_split 0
		.amdhsa_exception_fp_ieee_invalid_op 0
		.amdhsa_exception_fp_denorm_src 0
		.amdhsa_exception_fp_ieee_div_zero 0
		.amdhsa_exception_fp_ieee_overflow 0
		.amdhsa_exception_fp_ieee_underflow 0
		.amdhsa_exception_fp_ieee_inexact 0
		.amdhsa_exception_int_div_zero 0
	.end_amdhsa_kernel
	.section	.text._ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,"axG",@progbits,_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_,comdat
.Lfunc_end15:
	.size	_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_, .Lfunc_end15-_ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
                                        ; -- End function
	.section	.AMDGPU.csdata,"",@progbits
; Kernel info:
; codeLenInByte = 27612
; NumSgprs: 106
; NumVgprs: 175
; NumAgprs: 0
; TotalNumVgprs: 175
; ScratchSize: 0
; MemoryBound: 0
; FloatMode: 240
; IeeeMode: 1
; LDSByteSize: 16416 bytes/workgroup (compile time only)
; SGPRBlocks: 13
; VGPRBlocks: 21
; NumSGPRsForWavesPerEU: 106
; NumVGPRsForWavesPerEU: 175
; AccumOffset: 176
; Occupancy: 2
; WaveLimiterHint : 0
; COMPUTE_PGM_RSRC2:SCRATCH_EN: 0
; COMPUTE_PGM_RSRC2:USER_SGPR: 2
; COMPUTE_PGM_RSRC2:TRAP_HANDLER: 0
; COMPUTE_PGM_RSRC2:TGID_X_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Y_EN: 1
; COMPUTE_PGM_RSRC2:TGID_Z_EN: 1
; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: 0
; COMPUTE_PGM_RSRC3_GFX90A:ACCUM_OFFSET: 43
; COMPUTE_PGM_RSRC3_GFX90A:TG_SPLIT: 0
	.text
	.p2alignl 6, 3212836864
	.fill 256, 4, 3212836864
	.type	__hip_cuid_6a1a262a431cf488,@object ; @__hip_cuid_6a1a262a431cf488
	.section	.bss,"aw",@nobits
	.globl	__hip_cuid_6a1a262a431cf488
__hip_cuid_6a1a262a431cf488:
	.byte	0                               ; 0x0
	.size	__hip_cuid_6a1a262a431cf488, 1

	.ident	"AMD clang version 18.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-6.3.0 24455 f24aa3b4a91f6ee2fcd15629ba0b49fa545d8d6b)"
	.section	".note.GNU-stack","",@progbits
	.addrsig
	.addrsig_sym __hip_cuid_6a1a262a431cf488
	.amdgpu_metadata
---
amdhsa.kernels:
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     75
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     132
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     75
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     132
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     75
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     132
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     75
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi8ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     132
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     94
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     134
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     94
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     134
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     94
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     134
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     94
    .sgpr_spill_count: 0
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi4ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     134
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     106
    .sgpr_spill_count: 16
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     147
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     106
    .sgpr_spill_count: 16
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     147
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     106
    .sgpr_spill_count: 16
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     147
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     106
    .sgpr_spill_count: 16
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi2ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     147
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     106
    .sgpr_spill_count: 97
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi8EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     175
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     106
    .sgpr_spill_count: 97
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi4EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     175
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     106
    .sgpr_spill_count: 97
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi2EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     175
    .vgpr_spill_count: 0
    .wavefront_size: 64
  - .agpr_count:     0
    .args:
      - .offset:         0
        .size:           128
        .value_kind:     by_value
    .group_segment_fixed_size: 16416
    .kernarg_segment_align: 8
    .kernarg_segment_size: 128
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_
    .private_segment_fixed_size: 0
    .sgpr_count:     106
    .sgpr_spill_count: 97
    .symbol:         _ZN7ck_tile6kentryILi256ELi1ENS_17GemmRmsGemmKernelINS_26GemmRmsGemmTilePartitionerINS_20TileGemmRmsGemmShapeINS_8sequenceIJLi1ELi512ELi16ELi256ELi16ELi1536EEEENS4_IJLi1ELi4ELi1EEEENS4_IJLi1ELi64ELi8EEEES6_S7_EEEENS_30BlockGemmRmsGemmPipelineQWKldsINS_31BlockGemmRmsGemmPipelineProblemIDF16_tDF16_DB8_fDF16_tDF16_fDF16_DF16_SC_ftS8_NS_21TileGemmRmsGemmTraitsILb1ELb1ELb1ELb1ELin1EEEEENS_42BlockGemmRmsGemmPipelineQWKldsCustomPolicyEEENS_17Default2DEpilogueINS_24Default2DEpilogueProblemIftLb0ELb1EEEvEELi1ELi1EEEJNSM_21GemmLnGemmCommonKargsEEEEvDpT2_.kd
    .uses_dynamic_stack: false
    .vgpr_count:     175
    .vgpr_spill_count: 0
    .wavefront_size: 64
amdhsa.target:   amdgcn-amd-amdhsa--gfx942
amdhsa.version:
  - 1
  - 2
...

	.end_amdgpu_metadata
