Record=TopLevelDocument|FileName=ASP_CPLD.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U?|DocumentName=ASP_CPLD.SchDoc|LibraryReference=EPM240T100C3|SubProjectPath= |Configuration= |Description=MAX II 3.3/2.5V CPLD, 80 IOs, 240 Logic Elements, 100-Pin Plastic TQFP, Commercial Temperature, Speed Grade 3|SubPartUniqueId1=JTBOWPKI|SubPartDocPath1=ASP_CPLD.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U?|DocumentName=ASP_CPLD.SchDoc|LibraryReference=EPM240T100C3|SubProjectPath= |Configuration= |Description=MAX II 3.3/2.5V CPLD, 80 IOs, 240 Logic Elements, 100-Pin Plastic TQFP, Commercial Temperature, Speed Grade 3|SubPartUniqueId1=HSLCSJSF|SubPartDocPath1=ASP_CPLD.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U?|DocumentName=ASP_CPLD.SchDoc|LibraryReference=EPM240T100C3|SubProjectPath= |Configuration= |Description=MAX II 3.3/2.5V CPLD, 80 IOs, 240 Logic Elements, 100-Pin Plastic TQFP, Commercial Temperature, Speed Grade 3|SubPartUniqueId1=SMPMUPCA|SubPartDocPath1=ASP_CPLD.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U?|DocumentName=ASP_CPLD.SchDoc|LibraryReference=EPM240T100C3|SubProjectPath= |Configuration= |Description=MAX II 3.3/2.5V CPLD, 80 IOs, 240 Logic Elements, 100-Pin Plastic TQFP, Commercial Temperature, Speed Grade 3|SubPartUniqueId1=YIYYICCO|SubPartDocPath1=ASP_CPLD.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U?|DocumentName=ASP_CPLD.SchDoc|LibraryReference=EPM240T100C3|SubProjectPath= |Configuration= |Description=MAX II 3.3/2.5V CPLD, 80 IOs, 240 Logic Elements, 100-Pin Plastic TQFP, Commercial Temperature, Speed Grade 3|SubPartUniqueId1=LJCURPED|SubPartDocPath1=ASP_CPLD.SchDoc
