// Seed: 4177674613
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_17 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout logic [7:0] id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout reg id_7;
  input wire id_6;
  output wire id_5;
  output reg id_4;
  output wire id_3;
  output reg id_2;
  inout logic [7:0] id_1;
  logic [7:0] id_15;
  parameter id_16 = 1 == 1;
  logic _id_17;
  always begin : LABEL_0
    $unsigned(54);
    ;
  end
  always begin : LABEL_1
    id_2 = 1;
    if ("") id_13[-1] <= 1 & id_1 & id_16;
    else id_7 <= -1;
    id_4 <= -1'd0;
    if (-1) $signed(28);
    ;
    SystemTFIdentifier("", -1);
    id_7 = 1;
    if (-1)
      assert (!id_17);
      else begin : LABEL_2
        @(-1'b0) if (1) id_15[-1'b0] <= id_1[(id_17)];
      end
    SystemTFIdentifier;
    force id_15 = id_1;
  end
  module_0 modCall_1 (
      id_6,
      id_11
  );
  wire id_18;
endmodule
