MIPS A
"SyncdRWNaA RfeAA PodRWANa Rfe"
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=SyncdRWNaA RfeAA PodRWANa Rfe

{

0:rx=x; 0:ry=y;
1:ry=y; 1:rx=x;

}

 P0                | P1                ;
 lw r2,0( rx)      | Loop01:           ;
 sync              | ll r2,0( ry)      ;
 li r3,1           | ori r9992,r2,0      ;
 Loop00:           | sc r9992,0( ry)     ;
 ll r4,0( ry)      | beq r9992,0,Loop01 ;
 ori r9992,r3,0      | li r3,1           ;
 sc r9992,0( ry)     | sw r3,0( rx)      ;
 beq r9992,0,Loop00 |                   ;
exists
(y=1 /\ 0:r2=1 /\ 0:r4=0 /\ 1:r2=1)

