// Seed: 3718245021
module module_0 (
    input tri0 id_0
    , id_4,
    input wire id_1,
    input tri1 id_2
);
  parameter id_5 = 1 == 1'h0;
  time id_6;
  ;
  logic id_7;
  ;
endmodule
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output supply1 module_1,
    input supply0 id_8
);
  wire id_10;
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd26
) (
    input tri1 id_0,
    input wor  _id_1
);
  logic [1 : id_1] id_3 = id_1;
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
