// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vopentitan_soc_top__Syms.h"


//======================

void Vopentitan_soc_top::trace(VerilatedVcdC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void Vopentitan_soc_top::traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) {
    // Callback from tracep->open()
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    if (!vlSymsp->_vm_contextp__->calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    Vopentitan_soc_top::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void Vopentitan_soc_top::traceInitTop(void* userp, VerilatedVcd* tracep) {
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    Vopentitan_soc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
        vlTOPp->traceInitSub1(userp, tracep);
        vlTOPp->traceInitSub2(userp, tracep);
        vlTOPp->traceInitSub3(userp, tracep);
    }
}

void Vopentitan_soc_top::traceInitSub0(void* userp, VerilatedVcd* tracep) {
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    Vopentitan_soc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+8375,"clk_i", false,-1);
        tracep->declBit(c+8376,"rst_ni", false,-1);
        tracep->declBit(c+8377,"jtag_tck_i", false,-1);
        tracep->declBit(c+8378,"jtag_tms_i", false,-1);
        tracep->declBit(c+8379,"jtag_trst_ni", false,-1);
        tracep->declBit(c+8380,"jtag_tdi_i", false,-1);
        tracep->declBit(c+8381,"jtag_tdo_o", false,-1);
        tracep->declBus(c+8382,"gpio_i", false,-1, 19,0);
        tracep->declBus(c+8383,"gpio_o", false,-1, 19,0);
        tracep->declBus(c+8662,"opentitan_soc_top JTAG_ID", false,-1, 31,0);
        tracep->declBit(c+8663,"opentitan_soc_top DirectDmiTap", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top rst_ni", false,-1);
        tracep->declBit(c+8377,"opentitan_soc_top jtag_tck_i", false,-1);
        tracep->declBit(c+8378,"opentitan_soc_top jtag_tms_i", false,-1);
        tracep->declBit(c+8379,"opentitan_soc_top jtag_trst_ni", false,-1);
        tracep->declBit(c+8380,"opentitan_soc_top jtag_tdi_i", false,-1);
        tracep->declBit(c+8381,"opentitan_soc_top jtag_tdo_o", false,-1);
        tracep->declBus(c+8382,"opentitan_soc_top gpio_i", false,-1, 19,0);
        tracep->declBus(c+8383,"opentitan_soc_top gpio_o", false,-1, 19,0);
        tracep->declBus(c+8382,"opentitan_soc_top gpio_in", false,-1, 19,0);
        tracep->declBus(c+6949,"opentitan_soc_top gpio_out", false,-1, 19,0);
        tracep->declBit(c+7504,"opentitan_soc_top ifu_to_xbar\014 a_valid", false,-1);
        tracep->declBus(c+7505,"opentitan_soc_top ifu_to_xbar\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7506,"opentitan_soc_top ifu_to_xbar\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7507,"opentitan_soc_top ifu_to_xbar\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7508,"opentitan_soc_top ifu_to_xbar\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7509,"opentitan_soc_top ifu_to_xbar\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7510,"opentitan_soc_top ifu_to_xbar\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7511,"opentitan_soc_top ifu_to_xbar\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7512,"opentitan_soc_top ifu_to_xbar\014 d_ready", false,-1);
        tracep->declBit(c+7389,"opentitan_soc_top xbar_to_ifu\014 d_valid", false,-1);
        tracep->declBus(c+7390,"opentitan_soc_top xbar_to_ifu\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7391,"opentitan_soc_top xbar_to_ifu\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7392,"opentitan_soc_top xbar_to_ifu\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7393,"opentitan_soc_top xbar_to_ifu\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7394,"opentitan_soc_top xbar_to_ifu\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7395,"opentitan_soc_top xbar_to_ifu\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7396,"opentitan_soc_top xbar_to_ifu\014 d_error", false,-1);
        tracep->declBit(c+7397,"opentitan_soc_top xbar_to_ifu\014 a_ready", false,-1);
        tracep->declBit(c+541,"opentitan_soc_top xbar_to_iccm\014 a_valid", false,-1);
        tracep->declBus(c+542,"opentitan_soc_top xbar_to_iccm\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+543,"opentitan_soc_top xbar_to_iccm\014 a_param", false,-1, 2,0);
        tracep->declBus(c+544,"opentitan_soc_top xbar_to_iccm\014 a_size", false,-1, 1,0);
        tracep->declBus(c+545,"opentitan_soc_top xbar_to_iccm\014 a_source", false,-1, 7,0);
        tracep->declBus(c+546,"opentitan_soc_top xbar_to_iccm\014 a_address", false,-1, 31,0);
        tracep->declBus(c+547,"opentitan_soc_top xbar_to_iccm\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+548,"opentitan_soc_top xbar_to_iccm\014 a_data", false,-1, 31,0);
        tracep->declBit(c+549,"opentitan_soc_top xbar_to_iccm\014 d_ready", false,-1);
        tracep->declBit(c+295,"opentitan_soc_top iccm_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+296,"opentitan_soc_top iccm_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+297,"opentitan_soc_top iccm_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+298,"opentitan_soc_top iccm_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+299,"opentitan_soc_top iccm_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+300,"opentitan_soc_top iccm_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+301,"opentitan_soc_top iccm_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+302,"opentitan_soc_top iccm_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+303,"opentitan_soc_top iccm_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+1165,"opentitan_soc_top lsu_to_xbar\014 a_valid", false,-1);
        tracep->declBus(c+1166,"opentitan_soc_top lsu_to_xbar\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1167,"opentitan_soc_top lsu_to_xbar\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1168,"opentitan_soc_top lsu_to_xbar\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1169,"opentitan_soc_top lsu_to_xbar\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1170,"opentitan_soc_top lsu_to_xbar\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1171,"opentitan_soc_top lsu_to_xbar\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1172,"opentitan_soc_top lsu_to_xbar\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1173,"opentitan_soc_top lsu_to_xbar\014 d_ready", false,-1);
        tracep->declBit(c+6075,"opentitan_soc_top xbar_to_lsu\014 d_valid", false,-1);
        tracep->declBus(c+6076,"opentitan_soc_top xbar_to_lsu\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6077,"opentitan_soc_top xbar_to_lsu\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6078,"opentitan_soc_top xbar_to_lsu\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6079,"opentitan_soc_top xbar_to_lsu\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6080,"opentitan_soc_top xbar_to_lsu\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6081,"opentitan_soc_top xbar_to_lsu\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6082,"opentitan_soc_top xbar_to_lsu\014 d_error", false,-1);
        tracep->declBit(c+6083,"opentitan_soc_top xbar_to_lsu\014 a_ready", false,-1);
        tracep->declBit(c+7398,"opentitan_soc_top xbar_to_dccm\014 a_valid", false,-1);
        tracep->declBus(c+7399,"opentitan_soc_top xbar_to_dccm\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7400,"opentitan_soc_top xbar_to_dccm\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7401,"opentitan_soc_top xbar_to_dccm\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7402,"opentitan_soc_top xbar_to_dccm\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7403,"opentitan_soc_top xbar_to_dccm\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7404,"opentitan_soc_top xbar_to_dccm\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7405,"opentitan_soc_top xbar_to_dccm\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7406,"opentitan_soc_top xbar_to_dccm\014 d_ready", false,-1);
        tracep->declBit(c+705,"opentitan_soc_top dccm_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+706,"opentitan_soc_top dccm_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+707,"opentitan_soc_top dccm_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+708,"opentitan_soc_top dccm_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+709,"opentitan_soc_top dccm_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+710,"opentitan_soc_top dccm_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+711,"opentitan_soc_top dccm_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+712,"opentitan_soc_top dccm_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+713,"opentitan_soc_top dccm_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+5687,"opentitan_soc_top xbar_to_gpio\014 a_valid", false,-1);
        tracep->declBus(c+5688,"opentitan_soc_top xbar_to_gpio\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5689,"opentitan_soc_top xbar_to_gpio\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5690,"opentitan_soc_top xbar_to_gpio\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5691,"opentitan_soc_top xbar_to_gpio\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5692,"opentitan_soc_top xbar_to_gpio\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5693,"opentitan_soc_top xbar_to_gpio\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5694,"opentitan_soc_top xbar_to_gpio\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5695,"opentitan_soc_top xbar_to_gpio\014 d_ready", false,-1);
        tracep->declBit(c+4923,"opentitan_soc_top gpio_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+4924,"opentitan_soc_top gpio_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4925,"opentitan_soc_top gpio_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4926,"opentitan_soc_top gpio_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4928,"opentitan_soc_top gpio_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4930,"opentitan_soc_top gpio_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+4931,"opentitan_soc_top gpio_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+8664,"opentitan_soc_top xbar_to_ldo1\014 a_valid", false,-1);
        tracep->declBus(c+8665,"opentitan_soc_top xbar_to_ldo1\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8666,"opentitan_soc_top xbar_to_ldo1\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8667,"opentitan_soc_top xbar_to_ldo1\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8668,"opentitan_soc_top xbar_to_ldo1\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8669,"opentitan_soc_top xbar_to_ldo1\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8670,"opentitan_soc_top xbar_to_ldo1\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8671,"opentitan_soc_top xbar_to_ldo1\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8672,"opentitan_soc_top xbar_to_ldo1\014 d_ready", false,-1);
        tracep->declBit(c+8673,"opentitan_soc_top ldo1_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+8674,"opentitan_soc_top ldo1_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8675,"opentitan_soc_top ldo1_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8676,"opentitan_soc_top ldo1_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8677,"opentitan_soc_top ldo1_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8678,"opentitan_soc_top ldo1_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8679,"opentitan_soc_top ldo1_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8680,"opentitan_soc_top ldo1_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+8681,"opentitan_soc_top ldo1_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+8682,"opentitan_soc_top xbar_to_ldo2\014 a_valid", false,-1);
        tracep->declBus(c+8683,"opentitan_soc_top xbar_to_ldo2\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8684,"opentitan_soc_top xbar_to_ldo2\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8685,"opentitan_soc_top xbar_to_ldo2\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8686,"opentitan_soc_top xbar_to_ldo2\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8687,"opentitan_soc_top xbar_to_ldo2\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8688,"opentitan_soc_top xbar_to_ldo2\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8689,"opentitan_soc_top xbar_to_ldo2\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8690,"opentitan_soc_top xbar_to_ldo2\014 d_ready", false,-1);
        tracep->declBit(c+8691,"opentitan_soc_top ldo2_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+8692,"opentitan_soc_top ldo2_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8693,"opentitan_soc_top ldo2_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8694,"opentitan_soc_top ldo2_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8695,"opentitan_soc_top ldo2_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8696,"opentitan_soc_top ldo2_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8697,"opentitan_soc_top ldo2_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8698,"opentitan_soc_top ldo2_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+8699,"opentitan_soc_top ldo2_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+8700,"opentitan_soc_top xbar_to_dcdc\014 a_valid", false,-1);
        tracep->declBus(c+8701,"opentitan_soc_top xbar_to_dcdc\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8702,"opentitan_soc_top xbar_to_dcdc\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8703,"opentitan_soc_top xbar_to_dcdc\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8704,"opentitan_soc_top xbar_to_dcdc\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8705,"opentitan_soc_top xbar_to_dcdc\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8706,"opentitan_soc_top xbar_to_dcdc\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8707,"opentitan_soc_top xbar_to_dcdc\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8708,"opentitan_soc_top xbar_to_dcdc\014 d_ready", false,-1);
        tracep->declBit(c+8709,"opentitan_soc_top dcdc_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+8710,"opentitan_soc_top dcdc_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8711,"opentitan_soc_top dcdc_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8712,"opentitan_soc_top dcdc_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8713,"opentitan_soc_top dcdc_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8714,"opentitan_soc_top dcdc_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8715,"opentitan_soc_top dcdc_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8716,"opentitan_soc_top dcdc_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+8717,"opentitan_soc_top dcdc_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+8718,"opentitan_soc_top xbar_to_pll1\014 a_valid", false,-1);
        tracep->declBus(c+8719,"opentitan_soc_top xbar_to_pll1\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8720,"opentitan_soc_top xbar_to_pll1\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8721,"opentitan_soc_top xbar_to_pll1\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8722,"opentitan_soc_top xbar_to_pll1\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8723,"opentitan_soc_top xbar_to_pll1\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8724,"opentitan_soc_top xbar_to_pll1\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8725,"opentitan_soc_top xbar_to_pll1\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8726,"opentitan_soc_top xbar_to_pll1\014 d_ready", false,-1);
        tracep->declBit(c+8727,"opentitan_soc_top pll1_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+8728,"opentitan_soc_top pll1_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8729,"opentitan_soc_top pll1_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8730,"opentitan_soc_top pll1_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8731,"opentitan_soc_top pll1_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8732,"opentitan_soc_top pll1_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8733,"opentitan_soc_top pll1_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8734,"opentitan_soc_top pll1_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+8735,"opentitan_soc_top pll1_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+7094,"opentitan_soc_top xbar_to_tsen1\014 a_valid", false,-1);
        tracep->declBus(c+7095,"opentitan_soc_top xbar_to_tsen1\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7096,"opentitan_soc_top xbar_to_tsen1\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7097,"opentitan_soc_top xbar_to_tsen1\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7098,"opentitan_soc_top xbar_to_tsen1\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7099,"opentitan_soc_top xbar_to_tsen1\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7100,"opentitan_soc_top xbar_to_tsen1\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7101,"opentitan_soc_top xbar_to_tsen1\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7102,"opentitan_soc_top xbar_to_tsen1\014 d_ready", false,-1);
        tracep->declBit(c+7167,"opentitan_soc_top tsen1_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+7168,"opentitan_soc_top tsen1_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7169,"opentitan_soc_top tsen1_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7170,"opentitan_soc_top tsen1_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7171,"opentitan_soc_top tsen1_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7172,"opentitan_soc_top tsen1_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7173,"opentitan_soc_top tsen1_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7174,"opentitan_soc_top tsen1_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+7175,"opentitan_soc_top tsen1_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+8736,"opentitan_soc_top xbar_to_tsen2\014 a_valid", false,-1);
        tracep->declBus(c+8737,"opentitan_soc_top xbar_to_tsen2\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8738,"opentitan_soc_top xbar_to_tsen2\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8739,"opentitan_soc_top xbar_to_tsen2\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8740,"opentitan_soc_top xbar_to_tsen2\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8741,"opentitan_soc_top xbar_to_tsen2\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8742,"opentitan_soc_top xbar_to_tsen2\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8743,"opentitan_soc_top xbar_to_tsen2\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8744,"opentitan_soc_top xbar_to_tsen2\014 d_ready", false,-1);
        tracep->declBit(c+8745,"opentitan_soc_top tsen2_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+8746,"opentitan_soc_top tsen2_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8747,"opentitan_soc_top tsen2_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8748,"opentitan_soc_top tsen2_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8749,"opentitan_soc_top tsen2_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8750,"opentitan_soc_top tsen2_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8751,"opentitan_soc_top tsen2_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8752,"opentitan_soc_top tsen2_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+8753,"opentitan_soc_top tsen2_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+8754,"opentitan_soc_top xbar_to_dap\014 a_valid", false,-1);
        tracep->declBus(c+8755,"opentitan_soc_top xbar_to_dap\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8756,"opentitan_soc_top xbar_to_dap\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8757,"opentitan_soc_top xbar_to_dap\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8758,"opentitan_soc_top xbar_to_dap\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8759,"opentitan_soc_top xbar_to_dap\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8760,"opentitan_soc_top xbar_to_dap\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8761,"opentitan_soc_top xbar_to_dap\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8762,"opentitan_soc_top xbar_to_dap\014 d_ready", false,-1);
        tracep->declBit(c+8763,"opentitan_soc_top dap_to_xbar\014 d_valid", false,-1);
        tracep->declBus(c+8764,"opentitan_soc_top dap_to_xbar\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8765,"opentitan_soc_top dap_to_xbar\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8766,"opentitan_soc_top dap_to_xbar\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8767,"opentitan_soc_top dap_to_xbar\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8768,"opentitan_soc_top dap_to_xbar\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8769,"opentitan_soc_top dap_to_xbar\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8770,"opentitan_soc_top dap_to_xbar\014 d_error", false,-1);
        tracep->declBit(c+8771,"opentitan_soc_top dap_to_xbar\014 a_ready", false,-1);
        tracep->declBit(c+5468,"opentitan_soc_top plic_req\014 a_valid", false,-1);
        tracep->declBus(c+5469,"opentitan_soc_top plic_req\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5470,"opentitan_soc_top plic_req\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5471,"opentitan_soc_top plic_req\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5472,"opentitan_soc_top plic_req\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5473,"opentitan_soc_top plic_req\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5474,"opentitan_soc_top plic_req\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5475,"opentitan_soc_top plic_req\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5476,"opentitan_soc_top plic_req\014 d_ready", false,-1);
        tracep->declBit(c+4587,"opentitan_soc_top plic_resp\014 d_valid", false,-1);
        tracep->declBus(c+4588,"opentitan_soc_top plic_resp\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"opentitan_soc_top plic_resp\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4590,"opentitan_soc_top plic_resp\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4591,"opentitan_soc_top plic_resp\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4592,"opentitan_soc_top plic_resp\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4593,"opentitan_soc_top plic_resp\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4594,"opentitan_soc_top plic_resp\014 d_error", false,-1);
        tracep->declBit(c+4595,"opentitan_soc_top plic_resp\014 a_ready", false,-1);
        tracep->declBit(c+8772,"opentitan_soc_top dbgrom_to_xbar\014 a_valid", false,-1);
        tracep->declBus(c+8773,"opentitan_soc_top dbgrom_to_xbar\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8774,"opentitan_soc_top dbgrom_to_xbar\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8775,"opentitan_soc_top dbgrom_to_xbar\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8776,"opentitan_soc_top dbgrom_to_xbar\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8777,"opentitan_soc_top dbgrom_to_xbar\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8778,"opentitan_soc_top dbgrom_to_xbar\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8779,"opentitan_soc_top dbgrom_to_xbar\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8780,"opentitan_soc_top dbgrom_to_xbar\014 d_ready", false,-1);
        tracep->declBit(c+8303,"opentitan_soc_top xbar_to_dbgrom\014 d_valid", false,-1);
        tracep->declBus(c+8304,"opentitan_soc_top xbar_to_dbgrom\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8305,"opentitan_soc_top xbar_to_dbgrom\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8306,"opentitan_soc_top xbar_to_dbgrom\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8307,"opentitan_soc_top xbar_to_dbgrom\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8308,"opentitan_soc_top xbar_to_dbgrom\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8309,"opentitan_soc_top xbar_to_dbgrom\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8310,"opentitan_soc_top xbar_to_dbgrom\014 d_error", false,-1);
        tracep->declBit(c+8311,"opentitan_soc_top xbar_to_dbgrom\014 a_ready", false,-1);
        tracep->declBit(c+824,"opentitan_soc_top dm_to_xbar\014 a_valid", false,-1);
        tracep->declBus(c+825,"opentitan_soc_top dm_to_xbar\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+826,"opentitan_soc_top dm_to_xbar\014 a_param", false,-1, 2,0);
        tracep->declBus(c+827,"opentitan_soc_top dm_to_xbar\014 a_size", false,-1, 1,0);
        tracep->declBus(c+828,"opentitan_soc_top dm_to_xbar\014 a_source", false,-1, 7,0);
        tracep->declBus(c+829,"opentitan_soc_top dm_to_xbar\014 a_address", false,-1, 31,0);
        tracep->declBus(c+830,"opentitan_soc_top dm_to_xbar\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+831,"opentitan_soc_top dm_to_xbar\014 a_data", false,-1, 31,0);
        tracep->declBit(c+832,"opentitan_soc_top dm_to_xbar\014 d_ready", false,-1);
        tracep->declBit(c+7530,"opentitan_soc_top xbar_to_dm\014 d_valid", false,-1);
        tracep->declBus(c+7531,"opentitan_soc_top xbar_to_dm\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7532,"opentitan_soc_top xbar_to_dm\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7533,"opentitan_soc_top xbar_to_dm\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7534,"opentitan_soc_top xbar_to_dm\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7535,"opentitan_soc_top xbar_to_dm\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7536,"opentitan_soc_top xbar_to_dm\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7537,"opentitan_soc_top xbar_to_dm\014 d_error", false,-1);
        tracep->declBit(c+7538,"opentitan_soc_top xbar_to_dm\014 a_ready", false,-1);
        tracep->declQuad(c+1193,"opentitan_soc_top intr_vector", false,-1, 32,0);
        tracep->declBus(c+1195,"opentitan_soc_top intr_gpio", false,-1, 31,0);
        tracep->declBus(c+8781,"opentitan_soc_top gpio_intr", false,-1, 31,0);
        tracep->declBit(c+729,"opentitan_soc_top jtag_req\014 tck", false,-1);
        tracep->declBit(c+730,"opentitan_soc_top jtag_req\014 tms", false,-1);
        tracep->declBit(c+731,"opentitan_soc_top jtag_req\014 trst_n", false,-1);
        tracep->declBit(c+732,"opentitan_soc_top jtag_req\014 tdi", false,-1);
        tracep->declBit(c+6913,"opentitan_soc_top jtag_rsp\014 tdo", false,-1);
        tracep->declBit(c+6914,"opentitan_soc_top jtag_rsp\014 tdo_oe", false,-1);
        tracep->declBit(c+6915,"opentitan_soc_top unused_jtag_tdo_oe_o", false,-1);
        tracep->declBit(c+4472,"opentitan_soc_top dbg_req", false,-1);
        tracep->declBit(c+737,"opentitan_soc_top dbg_rst", false,-1);
        tracep->declBit(c+8782,"opentitan_soc_top intr_timer", false,-1);
        tracep->declBit(c+990,"opentitan_soc_top intr_req", false,-1);
        tracep->declBit(c+7103,"opentitan_soc_top re_o", false,-1);
        tracep->declBit(c+7104,"opentitan_soc_top we_o", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top addr_o", false,-1);
        tracep->declBit(c+7105,"opentitan_soc_top wdata_o", false,-1);
        tracep->declBit(c+7106,"opentitan_soc_top be_o", false,-1);
        tracep->declBit(c+8784,"opentitan_soc_top rdata_i", false,-1);
        tracep->declBit(c+8785,"opentitan_soc_top error_i", false,-1);
        tracep->declBit(c+8786,"opentitan_soc_top CLK_REF", false,-1);
        tracep->declBit(c+8787,"opentitan_soc_top CLK_LC", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top u_top PMPEnable", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top u_top PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top u_top PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top u_top MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+8790,"opentitan_soc_top u_top MHPMCounterWidth", false,-1, 31,0);
        tracep->declBit(c+8788,"opentitan_soc_top u_top RV32E", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top u_top BranchTargetALU", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top u_top WritebackStage", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top u_top ICache", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top u_top ICacheECC", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top u_top BranchPredictor", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top u_top DbgTriggerEn", false,-1);
        tracep->declBus(c+8792,"opentitan_soc_top u_top DbgHwBreakNum", false,-1, 31,0);
        tracep->declBit(c+8788,"opentitan_soc_top u_top SecureIbex", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top u_top DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top u_top DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top u_top clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top rst_ni", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top u_top ram_cfg_i", false,-1);
        tracep->declBit(c+8793,"opentitan_soc_top u_top scan_rst_ni", false,-1);
        tracep->declBit(c+1228,"opentitan_soc_top u_top crash_dump_o", false,-1);
        tracep->declBit(c+7389,"opentitan_soc_top u_top tl_i_i\014 d_valid", false,-1);
        tracep->declBus(c+7390,"opentitan_soc_top u_top tl_i_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7391,"opentitan_soc_top u_top tl_i_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7392,"opentitan_soc_top u_top tl_i_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7393,"opentitan_soc_top u_top tl_i_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7394,"opentitan_soc_top u_top tl_i_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7395,"opentitan_soc_top u_top tl_i_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7396,"opentitan_soc_top u_top tl_i_i\014 d_error", false,-1);
        tracep->declBit(c+7397,"opentitan_soc_top u_top tl_i_i\014 a_ready", false,-1);
        tracep->declBit(c+7504,"opentitan_soc_top u_top tl_i_o\014 a_valid", false,-1);
        tracep->declBus(c+7505,"opentitan_soc_top u_top tl_i_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7506,"opentitan_soc_top u_top tl_i_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7507,"opentitan_soc_top u_top tl_i_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7508,"opentitan_soc_top u_top tl_i_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7509,"opentitan_soc_top u_top tl_i_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7510,"opentitan_soc_top u_top tl_i_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7511,"opentitan_soc_top u_top tl_i_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7512,"opentitan_soc_top u_top tl_i_o\014 d_ready", false,-1);
        tracep->declBit(c+6075,"opentitan_soc_top u_top tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6076,"opentitan_soc_top u_top tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6077,"opentitan_soc_top u_top tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6078,"opentitan_soc_top u_top tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6079,"opentitan_soc_top u_top tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6080,"opentitan_soc_top u_top tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6081,"opentitan_soc_top u_top tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6082,"opentitan_soc_top u_top tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6083,"opentitan_soc_top u_top tl_d_i\014 a_ready", false,-1);
        tracep->declBit(c+1165,"opentitan_soc_top u_top tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1166,"opentitan_soc_top u_top tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1167,"opentitan_soc_top u_top tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1168,"opentitan_soc_top u_top tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1169,"opentitan_soc_top u_top tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1170,"opentitan_soc_top u_top tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1171,"opentitan_soc_top u_top tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1172,"opentitan_soc_top u_top tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1173,"opentitan_soc_top u_top tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top u_top test_en_i", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top hart_id_i", false,-1, 31,0);
        tracep->declBus(c+8795,"opentitan_soc_top u_top boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top irq_software_i", false,-1);
        tracep->declBit(c+8782,"opentitan_soc_top u_top irq_timer_i", false,-1);
        tracep->declBit(c+990,"opentitan_soc_top u_top irq_external_i", false,-1);
        tracep->declBus(c+8796,"opentitan_soc_top u_top irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top irq_nm_i", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top u_top fetch_enable_i", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top alert_minor_o", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top alert_major_o", false,-1);
        tracep->declBit(c+8384,"opentitan_soc_top u_top core_sleep_o", false,-1);
        tracep->declBit(c+7513,"opentitan_soc_top u_top instr_req", false,-1);
        tracep->declBit(c+7407,"opentitan_soc_top u_top instr_gnt", false,-1);
        tracep->declBit(c+7408,"opentitan_soc_top u_top instr_rvalid", false,-1);
        tracep->declBus(c+7514,"opentitan_soc_top u_top instr_addr", false,-1, 31,0);
        tracep->declBus(c+7409,"opentitan_soc_top u_top instr_rdata", false,-1, 31,0);
        tracep->declBit(c+7410,"opentitan_soc_top u_top instr_err", false,-1);
        tracep->declBit(c+273,"opentitan_soc_top u_top data_req", false,-1);
        tracep->declBit(c+6084,"opentitan_soc_top u_top data_gnt", false,-1);
        tracep->declBit(c+6085,"opentitan_soc_top u_top data_rvalid", false,-1);
        tracep->declBit(c+885,"opentitan_soc_top u_top data_we", false,-1);
        tracep->declBus(c+1141,"opentitan_soc_top u_top data_be", false,-1, 3,0);
        tracep->declBus(c+1142,"opentitan_soc_top u_top data_addr", false,-1, 31,0);
        tracep->declBus(c+1143,"opentitan_soc_top u_top data_wdata", false,-1, 31,0);
        tracep->declBus(c+6086,"opentitan_soc_top u_top data_rdata", false,-1, 31,0);
        tracep->declBit(c+6087,"opentitan_soc_top u_top data_err", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core PMPEnable", false,-1, 0,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+8798,"opentitan_soc_top u_top u_core MHPMCounterWidth", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core RV32E", false,-1, 0,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core RV32M", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core RV32B", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core ibex_pkg_RegFileFF", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core RegFile", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core BranchTargetALU", false,-1, 0,0);
        tracep->declBus(c+8801,"opentitan_soc_top u_top u_core WritebackStage", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core ICache", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core ICacheECC", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core BranchPredictor", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core DbgTriggerEn", false,-1, 0,0);
        tracep->declBus(c+8662,"opentitan_soc_top u_top u_core DbgHwBreakNum", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core SecureIbex", false,-1, 0,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top u_top u_core clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core rst_ni", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top u_top u_core test_en_i", false,-1);
        tracep->declBus(c+8802,"opentitan_soc_top u_top u_core ram_cfg_i", false,-1, 9,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core hart_id_i", false,-1, 31,0);
        tracep->declBus(c+8795,"opentitan_soc_top u_top u_core boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+7513,"opentitan_soc_top u_top u_core instr_req_o", false,-1);
        tracep->declBit(c+7407,"opentitan_soc_top u_top u_core instr_gnt_i", false,-1);
        tracep->declBit(c+7408,"opentitan_soc_top u_top u_core instr_rvalid_i", false,-1);
        tracep->declBus(c+7514,"opentitan_soc_top u_top u_core instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+7409,"opentitan_soc_top u_top u_core instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+7410,"opentitan_soc_top u_top u_core instr_err_i", false,-1);
        tracep->declBit(c+273,"opentitan_soc_top u_top u_core data_req_o", false,-1);
        tracep->declBit(c+6084,"opentitan_soc_top u_top u_core data_gnt_i", false,-1);
        tracep->declBit(c+6085,"opentitan_soc_top u_top u_core data_rvalid_i", false,-1);
        tracep->declBit(c+885,"opentitan_soc_top u_top u_core data_we_o", false,-1);
        tracep->declBus(c+1141,"opentitan_soc_top u_top u_core data_be_o", false,-1, 3,0);
        tracep->declBus(c+1142,"opentitan_soc_top u_top u_core data_addr_o", false,-1, 31,0);
        tracep->declBus(c+1143,"opentitan_soc_top u_top u_core data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+6086,"opentitan_soc_top u_top u_core data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+6087,"opentitan_soc_top u_top u_core data_err_i", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core irq_software_i", false,-1);
        tracep->declBit(c+8782,"opentitan_soc_top u_top u_core irq_timer_i", false,-1);
        tracep->declBit(c+990,"opentitan_soc_top u_top u_core irq_external_i", false,-1);
        tracep->declBus(c+8796,"opentitan_soc_top u_top u_core irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core irq_nm_i", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core debug_req_i", false,-1);
        tracep->declArray(c+1229,"opentitan_soc_top u_top u_core crash_dump_o", false,-1, 127,0);
        tracep->declBit(c+8663,"opentitan_soc_top u_top u_core fetch_enable_i", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core alert_minor_o", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core alert_major_o", false,-1);
        tracep->declBit(c+8384,"opentitan_soc_top u_top u_core core_sleep_o", false,-1);
        tracep->declBit(c+8793,"opentitan_soc_top u_top u_core scan_rst_ni", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core Lockstep", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core DummyInstructions", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core RegFileECC", false,-1, 0,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core RegFileDataWidth", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core ibex_pkg_BUS_SIZE", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core BusSizeECC", false,-1, 31,0);
        tracep->declBus(c+8804,"opentitan_soc_top u_top u_core ibex_pkg_BUS_BYTES", false,-1, 31,0);
        tracep->declBus(c+8805,"opentitan_soc_top u_top u_core ibex_pkg_IC_LINE_SIZE", false,-1, 31,0);
        tracep->declBus(c+8806,"opentitan_soc_top u_top u_core ibex_pkg_IC_LINE_BYTES", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top u_top u_core ibex_pkg_IC_LINE_BEATS", false,-1, 31,0);
        tracep->declBus(c+8805,"opentitan_soc_top u_top u_core LineSizeECC", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core ibex_pkg_ADDR_W", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top u_top u_core ibex_pkg_IC_NUM_WAYS", false,-1, 31,0);
        tracep->declBus(c+8808,"opentitan_soc_top u_top u_core ibex_pkg_IC_SIZE_BYTES", false,-1, 31,0);
        tracep->declBus(c+8809,"opentitan_soc_top u_top u_core ibex_pkg_IC_NUM_LINES", false,-1, 31,0);
        tracep->declBus(c+8806,"opentitan_soc_top u_top u_core ibex_pkg_IC_INDEX_W", false,-1, 31,0);
        tracep->declBus(c+8810,"opentitan_soc_top u_top u_core ibex_pkg_IC_LINE_W", false,-1, 31,0);
        tracep->declBus(c+8811,"opentitan_soc_top u_top u_core ibex_pkg_IC_TAG_SIZE", false,-1, 31,0);
        tracep->declBus(c+8811,"opentitan_soc_top u_top u_core TagSizeECC", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core clk", false,-1);
        tracep->declBit(c+8385,"opentitan_soc_top u_top u_core core_busy_d", false,-1);
        tracep->declBit(c+277,"opentitan_soc_top u_top u_core core_busy_q", false,-1);
        tracep->declBit(c+7066,"opentitan_soc_top u_top u_core fetch_enable_q", false,-1);
        tracep->declBit(c+8386,"opentitan_soc_top u_top u_core clock_en", false,-1);
        tracep->declBit(c+1198,"opentitan_soc_top u_top u_core irq_pending", false,-1);
        tracep->declBit(c+8812,"opentitan_soc_top u_top u_core dummy_instr_id", false,-1);
        tracep->declBus(c+868,"opentitan_soc_top u_top u_core rf_raddr_a", false,-1, 4,0);
        tracep->declBus(c+869,"opentitan_soc_top u_top u_core rf_raddr_b", false,-1, 4,0);
        tracep->declBus(c+849,"opentitan_soc_top u_top u_core rf_waddr_wb", false,-1, 4,0);
        tracep->declBit(c+8387,"opentitan_soc_top u_top u_core rf_we_wb", false,-1);
        tracep->declBus(c+8220,"opentitan_soc_top u_top u_core rf_wdata_wb_ecc", false,-1, 31,0);
        tracep->declBus(c+8388,"opentitan_soc_top u_top u_core rf_rdata_a_ecc", false,-1, 31,0);
        tracep->declBus(c+8389,"opentitan_soc_top u_top u_core rf_rdata_b_ecc", false,-1, 31,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core ic_tag_req", false,-1, 1,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core ic_tag_write", false,-1);
        tracep->declBus(c+8814,"opentitan_soc_top u_top u_core ic_tag_addr", false,-1, 7,0);
        tracep->declBus(c+8815,"opentitan_soc_top u_top u_core ic_tag_wdata", false,-1, 21,0);
        tracep->declQuad(c+8816,"opentitan_soc_top u_top u_core ic_tag_rdata", false,-1, 43,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core ic_data_req", false,-1, 1,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core ic_data_write", false,-1);
        tracep->declBus(c+8814,"opentitan_soc_top u_top u_core ic_data_addr", false,-1, 7,0);
        tracep->declQuad(c+8818,"opentitan_soc_top u_top u_core ic_data_wdata", false,-1, 63,0);
        tracep->declArray(c+8820,"opentitan_soc_top u_top u_core ic_data_rdata", false,-1, 127,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core core_alert_major", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core core_alert_minor", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core lockstep_alert_major", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core lockstep_alert_minor", false,-1);
        tracep->declBus(c+8824,"opentitan_soc_top u_top u_core ibex_pkg_RegFileFPGA", false,-1, 31,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core ibex_pkg_RegFileLatch", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core unused_lockstep_alert_major", false,-1);
        tracep->declBus(c+8802,"opentitan_soc_top u_top u_core gen_norams unused_ram_cfg", false,-1, 9,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core gen_norams unused_ram_inputs", false,-1);
        tracep->declBit(c+8793,"opentitan_soc_top u_top u_core gen_no_lockstep unused_scan", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top u_top u_core core_clock_gate_i clk_i", false,-1);
        tracep->declBit(c+8386,"opentitan_soc_top u_top u_core core_clock_gate_i en_i", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top u_top u_core core_clock_gate_i test_en_i", false,-1);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core core_clock_gate_i clk_o", false,-1);
        tracep->declBit(c+275,"opentitan_soc_top u_top u_core core_clock_gate_i en_latch", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core PMPEnable", false,-1, 0,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+8798,"opentitan_soc_top u_top u_core u_ibex_core MHPMCounterWidth", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core RV32E", false,-1, 0,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core RV32M", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core RV32B", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core BranchTargetALU", false,-1, 0,0);
        tracep->declBus(c+8801,"opentitan_soc_top u_top u_core u_ibex_core WritebackStage", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core ICache", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core ICacheECC", false,-1, 0,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_BUS_SIZE", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core BusSizeECC", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_ADDR_W", false,-1, 31,0);
        tracep->declBus(c+8805,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_LINE_SIZE", false,-1, 31,0);
        tracep->declBus(c+8806,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_LINE_BYTES", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_NUM_WAYS", false,-1, 31,0);
        tracep->declBus(c+8808,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_SIZE_BYTES", false,-1, 31,0);
        tracep->declBus(c+8809,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_NUM_LINES", false,-1, 31,0);
        tracep->declBus(c+8806,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_INDEX_W", false,-1, 31,0);
        tracep->declBus(c+8810,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_LINE_W", false,-1, 31,0);
        tracep->declBus(c+8811,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_IC_TAG_SIZE", false,-1, 31,0);
        tracep->declBus(c+8811,"opentitan_soc_top u_top u_core u_ibex_core TagSizeECC", false,-1, 31,0);
        tracep->declBus(c+8805,"opentitan_soc_top u_top u_core u_ibex_core LineSizeECC", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core BranchPredictor", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core DbgTriggerEn", false,-1, 0,0);
        tracep->declBus(c+8662,"opentitan_soc_top u_top u_core u_ibex_core DbgHwBreakNum", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core SecureIbex", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core DummyInstructions", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core RegFileECC", false,-1, 0,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core RegFileDataWidth", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core DmExceptionAddr", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core rst_ni", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core hart_id_i", false,-1, 31,0);
        tracep->declBus(c+8795,"opentitan_soc_top u_top u_core u_ibex_core boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+7513,"opentitan_soc_top u_top u_core u_ibex_core instr_req_o", false,-1);
        tracep->declBit(c+7407,"opentitan_soc_top u_top u_core u_ibex_core instr_gnt_i", false,-1);
        tracep->declBit(c+7408,"opentitan_soc_top u_top u_core u_ibex_core instr_rvalid_i", false,-1);
        tracep->declBus(c+7514,"opentitan_soc_top u_top u_core u_ibex_core instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+7409,"opentitan_soc_top u_top u_core u_ibex_core instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+7410,"opentitan_soc_top u_top u_core u_ibex_core instr_err_i", false,-1);
        tracep->declBit(c+273,"opentitan_soc_top u_top u_core u_ibex_core data_req_o", false,-1);
        tracep->declBit(c+6084,"opentitan_soc_top u_top u_core u_ibex_core data_gnt_i", false,-1);
        tracep->declBit(c+6085,"opentitan_soc_top u_top u_core u_ibex_core data_rvalid_i", false,-1);
        tracep->declBit(c+885,"opentitan_soc_top u_top u_core u_ibex_core data_we_o", false,-1);
        tracep->declBus(c+1141,"opentitan_soc_top u_top u_core u_ibex_core data_be_o", false,-1, 3,0);
        tracep->declBus(c+1142,"opentitan_soc_top u_top u_core u_ibex_core data_addr_o", false,-1, 31,0);
        tracep->declBus(c+1143,"opentitan_soc_top u_top u_core u_ibex_core data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+6086,"opentitan_soc_top u_top u_core u_ibex_core data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+6087,"opentitan_soc_top u_top u_core u_ibex_core data_err_i", false,-1);
        tracep->declBit(c+8812,"opentitan_soc_top u_top u_core u_ibex_core dummy_instr_id_o", false,-1);
        tracep->declBus(c+868,"opentitan_soc_top u_top u_core u_ibex_core rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+869,"opentitan_soc_top u_top u_core u_ibex_core rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+849,"opentitan_soc_top u_top u_core u_ibex_core rf_waddr_wb_o", false,-1, 4,0);
        tracep->declBit(c+8387,"opentitan_soc_top u_top u_core u_ibex_core rf_we_wb_o", false,-1);
        tracep->declBus(c+8220,"opentitan_soc_top u_top u_core u_ibex_core rf_wdata_wb_ecc_o", false,-1, 31,0);
        tracep->declBus(c+8388,"opentitan_soc_top u_top u_core u_ibex_core rf_rdata_a_ecc_i", false,-1, 31,0);
        tracep->declBus(c+8389,"opentitan_soc_top u_top u_core u_ibex_core rf_rdata_b_ecc_i", false,-1, 31,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core ic_tag_req_o", false,-1, 1,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core ic_tag_write_o", false,-1);
        tracep->declBus(c+8814,"opentitan_soc_top u_top u_core u_ibex_core ic_tag_addr_o", false,-1, 7,0);
        tracep->declBus(c+8815,"opentitan_soc_top u_top u_core u_ibex_core ic_tag_wdata_o", false,-1, 21,0);
        tracep->declQuad(c+8816,"opentitan_soc_top u_top u_core u_ibex_core ic_tag_rdata_i", false,-1, 43,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core ic_data_req_o", false,-1, 1,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core ic_data_write_o", false,-1);
        tracep->declBus(c+8814,"opentitan_soc_top u_top u_core u_ibex_core ic_data_addr_o", false,-1, 7,0);
        tracep->declQuad(c+8818,"opentitan_soc_top u_top u_core u_ibex_core ic_data_wdata_o", false,-1, 63,0);
        tracep->declArray(c+8820,"opentitan_soc_top u_top u_core u_ibex_core ic_data_rdata_i", false,-1, 127,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core irq_software_i", false,-1);
        tracep->declBit(c+8782,"opentitan_soc_top u_top u_core u_ibex_core irq_timer_i", false,-1);
        tracep->declBit(c+990,"opentitan_soc_top u_top u_core u_ibex_core irq_external_i", false,-1);
        tracep->declBus(c+8796,"opentitan_soc_top u_top u_core u_ibex_core irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core irq_nm_i", false,-1);
        tracep->declBit(c+1198,"opentitan_soc_top u_top u_core u_ibex_core irq_pending_o", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core debug_req_i", false,-1);
        tracep->declArray(c+1229,"opentitan_soc_top u_top u_core u_ibex_core crash_dump_o", false,-1, 127,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core alert_minor_o", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core alert_major_o", false,-1);
        tracep->declBit(c+8385,"opentitan_soc_top u_top u_core u_ibex_core core_busy_o", false,-1);
        tracep->declBus(c+8807,"opentitan_soc_top u_top u_core u_ibex_core PMP_NUM_CHAN", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core DataIndTiming", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core PCIncrCheck", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core ShadowCSR", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core SpecBranch", false,-1, 0,0);
        tracep->declBit(c+8812,"opentitan_soc_top u_top u_core u_ibex_core dummy_instr_id", false,-1);
        tracep->declBit(c+855,"opentitan_soc_top u_top u_core u_ibex_core instr_valid_id", false,-1);
        tracep->declBit(c+1176,"opentitan_soc_top u_top u_core u_ibex_core instr_new_id", false,-1);
        tracep->declBus(c+870,"opentitan_soc_top u_top u_core u_ibex_core instr_rdata_id", false,-1, 31,0);
        tracep->declBus(c+285,"opentitan_soc_top u_top u_core u_ibex_core instr_rdata_alu_id", false,-1, 31,0);
        tracep->declBus(c+8390,"opentitan_soc_top u_top u_core u_ibex_core instr_rdata_c_id", false,-1, 15,0);
        tracep->declBit(c+871,"opentitan_soc_top u_top u_core u_ibex_core instr_is_compressed_id", false,-1);
        tracep->declBit(c+8391,"opentitan_soc_top u_top u_core u_ibex_core instr_perf_count_id", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core instr_bp_taken_id", false,-1);
        tracep->declBit(c+8392,"opentitan_soc_top u_top u_core u_ibex_core instr_fetch_err", false,-1);
        tracep->declBit(c+1019,"opentitan_soc_top u_top u_core u_ibex_core instr_fetch_err_plus2", false,-1);
        tracep->declBit(c+286,"opentitan_soc_top u_top u_core u_ibex_core illegal_c_insn_id", false,-1);
        tracep->declBus(c+8393,"opentitan_soc_top u_top u_core u_ibex_core pc_if", false,-1, 31,0);
        tracep->declBus(c+872,"opentitan_soc_top u_top u_core u_ibex_core pc_id", false,-1, 31,0);
        tracep->declBus(c+850,"opentitan_soc_top u_top u_core u_ibex_core pc_wb", false,-1, 31,0);
        tracep->declArray(c+4765,"opentitan_soc_top u_top u_core u_ibex_core imd_val_d_ex", false,-1, 67,0);
        tracep->declArray(c+856,"opentitan_soc_top u_top u_core u_ibex_core imd_val_q_ex", false,-1, 67,0);
        tracep->declBus(c+6799,"opentitan_soc_top u_top u_core u_ibex_core imd_val_we_ex", false,-1, 1,0);
        tracep->declBit(c+1025,"opentitan_soc_top u_top u_core u_ibex_core data_ind_timing", false,-1);
        tracep->declBit(c+1026,"opentitan_soc_top u_top u_core u_ibex_core dummy_instr_en", false,-1);
        tracep->declBus(c+1027,"opentitan_soc_top u_top u_core u_ibex_core dummy_instr_mask", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core dummy_instr_seed_en", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core dummy_instr_seed", false,-1, 31,0);
        tracep->declBit(c+1028,"opentitan_soc_top u_top u_core u_ibex_core icache_enable", false,-1);
        tracep->declBit(c+886,"opentitan_soc_top u_top u_core u_ibex_core icache_inval", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core pc_mismatch_alert", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core csr_shadow_err", false,-1);
        tracep->declBit(c+881,"opentitan_soc_top u_top u_core u_ibex_core instr_first_cycle_id", false,-1);
        tracep->declBit(c+8246,"opentitan_soc_top u_top u_core u_ibex_core instr_valid_clear", false,-1);
        tracep->declBit(c+8394,"opentitan_soc_top u_top u_core u_ibex_core pc_set", false,-1);
        tracep->declBit(c+8395,"opentitan_soc_top u_top u_core u_ibex_core pc_set_spec", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core nt_branch_mispredict", false,-1);
        tracep->declBus(c+1233,"opentitan_soc_top u_top u_core u_ibex_core pc_mux_id", false,-1, 2,0);
        tracep->declBus(c+1202,"opentitan_soc_top u_top u_core u_ibex_core exc_pc_mux_id", false,-1, 1,0);
        tracep->declBus(c+1243,"opentitan_soc_top u_top u_core u_ibex_core exc_cause", false,-1, 5,0);
        tracep->declBit(c+6088,"opentitan_soc_top u_top u_core u_ibex_core lsu_load_err", false,-1);
        tracep->declBit(c+6089,"opentitan_soc_top u_top u_core u_ibex_core lsu_store_err", false,-1);
        tracep->declBit(c+8396,"opentitan_soc_top u_top u_core u_ibex_core lsu_addr_incr_req", false,-1);
        tracep->declBus(c+859,"opentitan_soc_top u_top u_core u_ibex_core lsu_addr_last", false,-1, 31,0);
        tracep->declBus(c+1144,"opentitan_soc_top u_top u_core u_ibex_core branch_target_ex", false,-1, 31,0);
        tracep->declBit(c+1256,"opentitan_soc_top u_top u_core u_ibex_core branch_decision", false,-1);
        tracep->declBit(c+8397,"opentitan_soc_top u_top u_core u_ibex_core ctrl_busy", false,-1);
        tracep->declBit(c+8398,"opentitan_soc_top u_top u_core u_ibex_core if_busy", false,-1);
        tracep->declBit(c+289,"opentitan_soc_top u_top u_core u_ibex_core lsu_busy", false,-1);
        tracep->declBus(c+868,"opentitan_soc_top u_top u_core u_ibex_core rf_raddr_a", false,-1, 4,0);
        tracep->declBus(c+8388,"opentitan_soc_top u_top u_core u_ibex_core rf_rdata_a", false,-1, 31,0);
        tracep->declBus(c+869,"opentitan_soc_top u_top u_core u_ibex_core rf_raddr_b", false,-1, 4,0);
        tracep->declBus(c+8389,"opentitan_soc_top u_top u_core u_ibex_core rf_rdata_b", false,-1, 31,0);
        tracep->declBit(c+8399,"opentitan_soc_top u_top u_core u_ibex_core rf_ren_a", false,-1);
        tracep->declBit(c+8400,"opentitan_soc_top u_top u_core u_ibex_core rf_ren_b", false,-1);
        tracep->declBus(c+849,"opentitan_soc_top u_top u_core u_ibex_core rf_waddr_wb", false,-1, 4,0);
        tracep->declBus(c+8220,"opentitan_soc_top u_top u_core u_ibex_core rf_wdata_wb", false,-1, 31,0);
        tracep->declBus(c+851,"opentitan_soc_top u_top u_core u_ibex_core rf_wdata_fwd_wb", false,-1, 31,0);
        tracep->declBus(c+8221,"opentitan_soc_top u_top u_core u_ibex_core rf_wdata_lsu", false,-1, 31,0);
        tracep->declBit(c+8387,"opentitan_soc_top u_top u_core u_ibex_core rf_we_wb", false,-1);
        tracep->declBit(c+8401,"opentitan_soc_top u_top u_core u_ibex_core rf_we_lsu", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core rf_ecc_err_comb", false,-1);
        tracep->declBus(c+873,"opentitan_soc_top u_top u_core u_ibex_core rf_waddr_id", false,-1, 4,0);
        tracep->declBus(c+8402,"opentitan_soc_top u_top u_core u_ibex_core rf_wdata_id", false,-1, 31,0);
        tracep->declBit(c+8403,"opentitan_soc_top u_top u_core u_ibex_core rf_we_id", false,-1);
        tracep->declBit(c+8404,"opentitan_soc_top u_top u_core u_ibex_core rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+8405,"opentitan_soc_top u_top u_core u_ibex_core rf_rd_b_wb_match", false,-1);
        tracep->declBus(c+887,"opentitan_soc_top u_top u_core u_ibex_core alu_operator_ex", false,-1, 5,0);
        tracep->declBus(c+1145,"opentitan_soc_top u_top u_core u_ibex_core alu_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+1146,"opentitan_soc_top u_top u_core u_ibex_core alu_operand_b_ex", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core bt_a_operand", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core bt_b_operand", false,-1, 31,0);
        tracep->declBus(c+1144,"opentitan_soc_top u_top u_core u_ibex_core alu_adder_result_ex", false,-1, 31,0);
        tracep->declBus(c+4768,"opentitan_soc_top u_top u_core u_ibex_core result_ex", false,-1, 31,0);
        tracep->declBit(c+1223,"opentitan_soc_top u_top u_core u_ibex_core mult_en_ex", false,-1);
        tracep->declBit(c+1224,"opentitan_soc_top u_top u_core u_ibex_core div_en_ex", false,-1);
        tracep->declBit(c+888,"opentitan_soc_top u_top u_core u_ibex_core mult_sel_ex", false,-1);
        tracep->declBit(c+889,"opentitan_soc_top u_top u_core u_ibex_core div_sel_ex", false,-1);
        tracep->declBus(c+890,"opentitan_soc_top u_top u_core u_ibex_core multdiv_operator_ex", false,-1, 1,0);
        tracep->declBus(c+891,"opentitan_soc_top u_top u_core u_ibex_core multdiv_signed_mode_ex", false,-1, 1,0);
        tracep->declBus(c+1147,"opentitan_soc_top u_top u_core u_ibex_core multdiv_operand_a_ex", false,-1, 31,0);
        tracep->declBus(c+1148,"opentitan_soc_top u_top u_core u_ibex_core multdiv_operand_b_ex", false,-1, 31,0);
        tracep->declBit(c+6090,"opentitan_soc_top u_top u_core u_ibex_core multdiv_ready_id", false,-1);
        tracep->declBit(c+892,"opentitan_soc_top u_top u_core u_ibex_core csr_access", false,-1);
        tracep->declBus(c+1209,"opentitan_soc_top u_top u_core u_ibex_core csr_op", false,-1, 1,0);
        tracep->declBit(c+6091,"opentitan_soc_top u_top u_core u_ibex_core csr_op_en", false,-1);
        tracep->declBus(c+1246,"opentitan_soc_top u_top u_core u_ibex_core csr_addr", false,-1, 11,0);
        tracep->declBus(c+1252,"opentitan_soc_top u_top u_core u_ibex_core csr_rdata", false,-1, 31,0);
        tracep->declBus(c+1145,"opentitan_soc_top u_top u_core u_ibex_core csr_wdata", false,-1, 31,0);
        tracep->declBit(c+1266,"opentitan_soc_top u_top u_core u_ibex_core illegal_csr_insn_id", false,-1);
        tracep->declBit(c+885,"opentitan_soc_top u_top u_core u_ibex_core lsu_we", false,-1);
        tracep->declBus(c+893,"opentitan_soc_top u_top u_core u_ibex_core lsu_type", false,-1, 1,0);
        tracep->declBit(c+894,"opentitan_soc_top u_top u_core u_ibex_core lsu_sign_ext", false,-1);
        tracep->declBit(c+6800,"opentitan_soc_top u_top u_core u_ibex_core lsu_req", false,-1);
        tracep->declBus(c+1148,"opentitan_soc_top u_top u_core u_ibex_core lsu_wdata", false,-1, 31,0);
        tracep->declBit(c+6092,"opentitan_soc_top u_top u_core u_ibex_core lsu_req_done", false,-1);
        tracep->declBit(c+6093,"opentitan_soc_top u_top u_core u_ibex_core id_in_ready", false,-1);
        tracep->declBit(c+1234,"opentitan_soc_top u_top u_core u_ibex_core ex_valid", false,-1);
        tracep->declBit(c+6094,"opentitan_soc_top u_top u_core u_ibex_core lsu_resp_valid", false,-1);
        tracep->declBit(c+6095,"opentitan_soc_top u_top u_core u_ibex_core lsu_resp_err", false,-1);
        tracep->declBit(c+1067,"opentitan_soc_top u_top u_core u_ibex_core instr_req_int", false,-1);
        tracep->declBit(c+6096,"opentitan_soc_top u_top u_core u_ibex_core en_wb", false,-1);
        tracep->declBus(c+895,"opentitan_soc_top u_top u_core u_ibex_core instr_type_wb", false,-1, 1,0);
        tracep->declBit(c+6090,"opentitan_soc_top u_top u_core u_ibex_core ready_wb", false,-1);
        tracep->declBit(c+882,"opentitan_soc_top u_top u_core u_ibex_core rf_write_wb", false,-1);
        tracep->declBit(c+1068,"opentitan_soc_top u_top u_core u_ibex_core outstanding_load_wb", false,-1);
        tracep->declBit(c+8406,"opentitan_soc_top u_top u_core u_ibex_core outstanding_store_wb", false,-1);
        tracep->declBit(c+1177,"opentitan_soc_top u_top u_core u_ibex_core nmi_mode", false,-1);
        tracep->declBus(c+1199,"opentitan_soc_top u_top u_core u_ibex_core irqs", false,-1, 17,0);
        tracep->declBit(c+1029,"opentitan_soc_top u_top u_core u_ibex_core csr_mstatus_mie", false,-1);
        tracep->declBus(c+1069,"opentitan_soc_top u_top u_core u_ibex_core csr_mepc", false,-1, 31,0);
        tracep->declBus(c+1030,"opentitan_soc_top u_top u_core u_ibex_core csr_depc", false,-1, 31,0);
        tracep->declBus(c+8826,"opentitan_soc_top u_top u_core u_ibex_core csr_pmp_addr", false,-1, -1,0);
        tracep->declBus(c+8827,"opentitan_soc_top u_top u_core u_ibex_core csr_pmp_cfg", false,-1, -1,0);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core csr_pmp_mseccfg", false,-1, 2,0);
        tracep->declBus(c+1,"opentitan_soc_top u_top u_core u_ibex_core pmp_req_err", false,-1, 1,0);
        tracep->declBit(c+7515,"opentitan_soc_top u_top u_core u_ibex_core instr_req_out", false,-1);
        tracep->declBit(c+276,"opentitan_soc_top u_top u_core u_ibex_core data_req_out", false,-1);
        tracep->declBit(c+8407,"opentitan_soc_top u_top u_core u_ibex_core csr_save_if", false,-1);
        tracep->declBit(c+7049,"opentitan_soc_top u_top u_core u_ibex_core csr_save_id", false,-1);
        tracep->declBit(c+1203,"opentitan_soc_top u_top u_core u_ibex_core csr_save_wb", false,-1);
        tracep->declBit(c+7050,"opentitan_soc_top u_top u_core u_ibex_core csr_restore_mret_id", false,-1);
        tracep->declBit(c+7051,"opentitan_soc_top u_top u_core u_ibex_core csr_restore_dret_id", false,-1);
        tracep->declBit(c+1244,"opentitan_soc_top u_top u_core u_ibex_core csr_save_cause", false,-1);
        tracep->declBit(c+7516,"opentitan_soc_top u_top u_core u_ibex_core csr_mtvec_init", false,-1);
        tracep->declBus(c+1031,"opentitan_soc_top u_top u_core u_ibex_core csr_mtvec", false,-1, 31,0);
        tracep->declBus(c+7052,"opentitan_soc_top u_top u_core u_ibex_core csr_mtval", false,-1, 31,0);
        tracep->declBit(c+1032,"opentitan_soc_top u_top u_core u_ibex_core csr_mstatus_tw", false,-1);
        tracep->declBus(c+1033,"opentitan_soc_top u_top u_core u_ibex_core priv_mode_id", false,-1, 1,0);
        tracep->declBus(c+7055,"opentitan_soc_top u_top u_core u_ibex_core priv_mode_if", false,-1, 1,0);
        tracep->declBus(c+1034,"opentitan_soc_top u_top u_core u_ibex_core priv_mode_lsu", false,-1, 1,0);
        tracep->declBit(c+1035,"opentitan_soc_top u_top u_core u_ibex_core debug_mode", false,-1);
        tracep->declBus(c+1137,"opentitan_soc_top u_top u_core u_ibex_core debug_cause", false,-1, 2,0);
        tracep->declBit(c+1138,"opentitan_soc_top u_top u_core u_ibex_core debug_csr_save", false,-1);
        tracep->declBit(c+1036,"opentitan_soc_top u_top u_core u_ibex_core debug_single_step", false,-1);
        tracep->declBit(c+1037,"opentitan_soc_top u_top u_core u_ibex_core debug_ebreakm", false,-1);
        tracep->declBit(c+1038,"opentitan_soc_top u_top u_core u_ibex_core debug_ebreaku", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core trigger_match", false,-1);
        tracep->declBit(c+6097,"opentitan_soc_top u_top u_core u_ibex_core instr_id_done", false,-1);
        tracep->declBit(c+8408,"opentitan_soc_top u_top u_core u_ibex_core instr_done_wb", false,-1);
        tracep->declBit(c+6098,"opentitan_soc_top u_top u_core u_ibex_core perf_instr_ret_wb", false,-1);
        tracep->declBit(c+8409,"opentitan_soc_top u_top u_core u_ibex_core perf_instr_ret_compressed_wb", false,-1);
        tracep->declBit(c+8410,"opentitan_soc_top u_top u_core u_ibex_core perf_iside_wait", false,-1);
        tracep->declBit(c+8411,"opentitan_soc_top u_top u_core u_ibex_core perf_dside_wait", false,-1);
        tracep->declBit(c+1225,"opentitan_soc_top u_top u_core u_ibex_core perf_mul_wait", false,-1);
        tracep->declBit(c+1226,"opentitan_soc_top u_top u_core u_ibex_core perf_div_wait", false,-1);
        tracep->declBit(c+8412,"opentitan_soc_top u_top u_core u_ibex_core perf_jump", false,-1);
        tracep->declBit(c+8413,"opentitan_soc_top u_top u_core u_ibex_core perf_branch", false,-1);
        tracep->declBit(c+8414,"opentitan_soc_top u_top u_core u_ibex_core perf_tbranch", false,-1);
        tracep->declBit(c+7411,"opentitan_soc_top u_top u_core u_ibex_core perf_load", false,-1);
        tracep->declBit(c+7412,"opentitan_soc_top u_top u_core u_ibex_core perf_store", false,-1);
        tracep->declBit(c+1267,"opentitan_soc_top u_top u_core u_ibex_core illegal_insn_id", false,-1);
        tracep->declBit(c+1267,"opentitan_soc_top u_top u_core u_ibex_core unused_illegal_insn_id", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_PMP_I", false,-1, 31,0);
        tracep->declBus(c+8662,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_PMP_D", false,-1, 31,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_PMP_ACC_EXEC", false,-1, 1,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_PMP_ACC_READ", false,-1, 1,0);
        tracep->declBus(c+8830,"opentitan_soc_top u_top u_core u_ibex_core ibex_pkg_PMP_ACC_WRITE", false,-1, 1,0);
        tracep->declBit(c+1176,"opentitan_soc_top u_top u_core u_ibex_core unused_instr_new_id", false,-1);
        tracep->declBit(c+6097,"opentitan_soc_top u_top u_core u_ibex_core unused_instr_id_done", false,-1);
        tracep->declBit(c+8408,"opentitan_soc_top u_top u_core u_ibex_core unused_instr_done_wb", false,-1);
        tracep->declBit(c+8399,"opentitan_soc_top u_top u_core u_ibex_core gen_no_regfile_ecc unused_rf_ren_a", false,-1);
        tracep->declBit(c+8400,"opentitan_soc_top u_top u_core u_ibex_core gen_no_regfile_ecc unused_rf_ren_b", false,-1);
        tracep->declBit(c+8404,"opentitan_soc_top u_top u_core u_ibex_core gen_no_regfile_ecc unused_rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+8405,"opentitan_soc_top u_top u_core u_ibex_core gen_no_regfile_ecc unused_rf_rd_b_wb_match", false,-1);
        tracep->declBus(c+7055,"opentitan_soc_top u_top u_core u_ibex_core g_no_pmp unused_priv_lvl_if", false,-1, 1,0);
        tracep->declBus(c+1034,"opentitan_soc_top u_top u_core u_ibex_core g_no_pmp unused_priv_lvl_ls", false,-1, 1,0);
        tracep->declBus(c+8826,"opentitan_soc_top u_top u_core u_ibex_core g_no_pmp unused_csr_pmp_addr", false,-1, -1,0);
        tracep->declBus(c+8827,"opentitan_soc_top u_top u_core u_ibex_core g_no_pmp unused_csr_pmp_cfg", false,-1, -1,0);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core g_no_pmp unused_csr_pmp_mseccfg", false,-1, 2,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i DmHaltAddr", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i DmExceptionAddr", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i DummyInstructions", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ICache", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ICacheECC", false,-1, 0,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_BUS_SIZE", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i BusSizeECC", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_ADDR_W", false,-1, 31,0);
        tracep->declBus(c+8805,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_LINE_SIZE", false,-1, 31,0);
        tracep->declBus(c+8806,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_LINE_BYTES", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_NUM_WAYS", false,-1, 31,0);
        tracep->declBus(c+8808,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_SIZE_BYTES", false,-1, 31,0);
        tracep->declBus(c+8809,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_NUM_LINES", false,-1, 31,0);
        tracep->declBus(c+8806,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_INDEX_W", false,-1, 31,0);
        tracep->declBus(c+8810,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_LINE_W", false,-1, 31,0);
        tracep->declBus(c+8811,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_IC_TAG_SIZE", false,-1, 31,0);
        tracep->declBus(c+8811,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i TagSizeECC", false,-1, 31,0);
        tracep->declBus(c+8805,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i LineSizeECC", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i PCIncrCheck", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i BranchPredictor", false,-1, 0,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i rst_ni", false,-1);
        tracep->declBus(c+8795,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+1067,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i req_i", false,-1);
        tracep->declBit(c+7515,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_req_o", false,-1);
        tracep->declBus(c+7514,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_addr_o", false,-1, 31,0);
        tracep->declBit(c+7407,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_gnt_i", false,-1);
        tracep->declBit(c+7408,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_rvalid_i", false,-1);
        tracep->declBus(c+7409,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+7410,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_err_i", false,-1);
        tracep->declBit(c+2,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_pmp_err_i", false,-1);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_tag_req_o", false,-1, 1,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_tag_write_o", false,-1);
        tracep->declBus(c+8814,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_tag_addr_o", false,-1, 7,0);
        tracep->declBus(c+8815,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_tag_wdata_o", false,-1, 21,0);
        tracep->declQuad(c+8816,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_tag_rdata_i", false,-1, 43,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_data_req_o", false,-1, 1,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_data_write_o", false,-1);
        tracep->declBus(c+8814,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_data_addr_o", false,-1, 7,0);
        tracep->declQuad(c+8818,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_data_wdata_o", false,-1, 63,0);
        tracep->declArray(c+8820,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ic_data_rdata_i", false,-1, 127,0);
        tracep->declBit(c+855,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_valid_id_o", false,-1);
        tracep->declBit(c+1176,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_new_id_o", false,-1);
        tracep->declBus(c+870,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_rdata_id_o", false,-1, 31,0);
        tracep->declBus(c+285,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_rdata_alu_id_o", false,-1, 31,0);
        tracep->declBus(c+8390,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_rdata_c_id_o", false,-1, 15,0);
        tracep->declBit(c+871,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_is_compressed_id_o", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_bp_taken_o", false,-1);
        tracep->declBit(c+8392,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_fetch_err_o", false,-1);
        tracep->declBit(c+1019,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_fetch_err_plus2_o", false,-1);
        tracep->declBit(c+286,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i illegal_c_insn_id_o", false,-1);
        tracep->declBit(c+8812,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_id_o", false,-1);
        tracep->declBus(c+8393,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_if_o", false,-1, 31,0);
        tracep->declBus(c+872,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_id_o", false,-1, 31,0);
        tracep->declBit(c+8246,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_valid_clear_i", false,-1);
        tracep->declBit(c+8394,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_set_i", false,-1);
        tracep->declBit(c+8395,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_set_spec_i", false,-1);
        tracep->declBus(c+1233,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_mux_i", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i nt_branch_mispredict_i", false,-1);
        tracep->declBus(c+1202,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i exc_pc_mux_i", false,-1, 1,0);
        tracep->declBus(c+1243,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i exc_cause", false,-1, 5,0);
        tracep->declBit(c+1026,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_en_i", false,-1);
        tracep->declBus(c+1027,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_mask_i", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_seed_en_i", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i dummy_instr_seed_i", false,-1, 31,0);
        tracep->declBit(c+1028,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i icache_enable_i", false,-1);
        tracep->declBit(c+886,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i icache_inval_i", false,-1);
        tracep->declBus(c+1144,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i branch_target_ex_i", false,-1, 31,0);
        tracep->declBus(c+1069,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i csr_mepc_i", false,-1, 31,0);
        tracep->declBus(c+1030,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i csr_depc_i", false,-1, 31,0);
        tracep->declBus(c+1031,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i csr_mtvec_i", false,-1, 31,0);
        tracep->declBit(c+7516,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i csr_mtvec_init_o", false,-1);
        tracep->declBit(c+6093,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i id_in_ready_i", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_mismatch_alert_o", false,-1);
        tracep->declBit(c+8398,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i if_busy_o", false,-1);
        tracep->declBit(c+8415,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_valid_id_d", false,-1);
        tracep->declBit(c+855,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_valid_id_q", false,-1);
        tracep->declBit(c+8247,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_new_id_d", false,-1);
        tracep->declBit(c+1176,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_new_id_q", false,-1);
        tracep->declBit(c+8398,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i prefetch_busy", false,-1);
        tracep->declBit(c+8394,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i branch_req", false,-1);
        tracep->declBit(c+8395,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i branch_spec", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i predicted_branch", false,-1);
        tracep->declBus(c+1253,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_addr_n", false,-1, 31,0);
        tracep->declBit(c+1254,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i unused_fetch_addr_n0", false,-1);
        tracep->declBit(c+7413,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_valid", false,-1);
        tracep->declBit(c+6093,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_ready", false,-1);
        tracep->declBus(c+7414,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_rdata", false,-1, 31,0);
        tracep->declBus(c+8393,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_addr", false,-1, 31,0);
        tracep->declBit(c+7415,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_err", false,-1);
        tracep->declBit(c+8416,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i fetch_err_plus2", false,-1);
        tracep->declBit(c+7413,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i if_instr_valid", false,-1);
        tracep->declBus(c+7414,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i if_instr_rdata", false,-1, 31,0);
        tracep->declBus(c+8393,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i if_instr_addr", false,-1, 31,0);
        tracep->declBit(c+7415,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i if_instr_err", false,-1);
        tracep->declBus(c+8417,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i exc_pc", false,-1, 31,0);
        tracep->declBus(c+1243,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i irq_id", false,-1, 5,0);
        tracep->declBit(c+1245,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i unused_irq_bit", false,-1);
        tracep->declBit(c+8247,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i if_id_pipe_reg_we", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i stall_dummy_instr", false,-1);
        tracep->declBus(c+7416,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_out", false,-1, 31,0);
        tracep->declBit(c+7417,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_is_compressed_out", false,-1);
        tracep->declBit(c+7418,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i illegal_c_instr_out", false,-1);
        tracep->declBit(c+7415,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_err_out", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i predict_branch_taken", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i predict_branch_pc", false,-1, 31,0);
        tracep->declBus(c+1233,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i pc_mux_internal", false,-1, 2,0);
        tracep->declBus(c+8814,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+1039,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i unused_csr_mtvec", false,-1, 7,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_EXC_PC_DBD", false,-1, 1,0);
        tracep->declBus(c+8831,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_EXC_PC_DBG_EXC", false,-1, 1,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_EXC_PC_EXC", false,-1, 1,0);
        tracep->declBus(c+8830,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_EXC_PC_IRQ", false,-1, 1,0);
        tracep->declBus(c+8832,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_BP", false,-1, 2,0);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_BOOT", false,-1, 2,0);
        tracep->declBus(c+8833,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_DRET", false,-1, 2,0);
        tracep->declBus(c+8834,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_ERET", false,-1, 2,0);
        tracep->declBus(c+8835,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_EXC", false,-1, 2,0);
        tracep->declBus(c+8836,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i ibex_pkg_PC_JUMP", false,-1, 2,0);
        tracep->declBus(c+7416,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_decompressed", false,-1, 31,0);
        tracep->declBit(c+7418,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i illegal_c_insn", false,-1);
        tracep->declBit(c+7417,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i instr_is_compressed", false,-1);
        tracep->declBit(c+1028,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer unused_icen", false,-1);
        tracep->declBit(c+886,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer unused_icinv", false,-1);
        tracep->declQuad(c+8816,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer unused_tag_ram_input", false,-1, 43,0);
        tracep->declArray(c+8820,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer unused_data_ram_input", false,-1, 127,0);
        tracep->declBit(c+1026,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr unused_dummy_en", false,-1);
        tracep->declBus(c+1027,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr unused_dummy_seed_en", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr unused_dummy_seed", false,-1, 31,0);
        tracep->declBus(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_no_dummy_instr sv2v_tmp_253B9", false,-1, 1,1);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i rst_ni", false,-1);
        tracep->declBit(c+7419,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i valid_i", false,-1);
        tracep->declBus(c+7414,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i instr_i", false,-1, 31,0);
        tracep->declBus(c+7416,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i instr_o", false,-1, 31,0);
        tracep->declBit(c+7417,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i is_compressed_o", false,-1);
        tracep->declBit(c+7418,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i illegal_instr_o", false,-1);
        tracep->declBit(c+7419,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i unused_valid", false,-1);
        tracep->declBus(c+8837,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_BRANCH", false,-1, 6,0);
        tracep->declBus(c+8838,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_JAL", false,-1, 6,0);
        tracep->declBus(c+8839,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_JALR", false,-1, 6,0);
        tracep->declBus(c+8840,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_LOAD", false,-1, 6,0);
        tracep->declBus(c+8841,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_LUI", false,-1, 6,0);
        tracep->declBus(c+8842,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_OP", false,-1, 6,0);
        tracep->declBus(c+8843,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_OP_IMM", false,-1, 6,0);
        tracep->declBus(c+8844,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i compressed_decoder_i ibex_pkg_OPCODE_STORE", false,-1, 6,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i BranchPredictor", false,-1, 0,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rst_ni", false,-1);
        tracep->declBit(c+1067,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i req_i", false,-1);
        tracep->declBit(c+8394,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_i", false,-1);
        tracep->declBit(c+8395,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_spec_i", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i predicted_branch_i", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_mispredict_i", false,-1);
        tracep->declBus(c+1255,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i addr_i", false,-1, 31,0);
        tracep->declBit(c+6093,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i ready_i", false,-1);
        tracep->declBit(c+7413,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_o", false,-1);
        tracep->declBus(c+7414,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_o", false,-1, 31,0);
        tracep->declBus(c+8393,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i addr_o", false,-1, 31,0);
        tracep->declBit(c+7415,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i err_o", false,-1);
        tracep->declBit(c+8416,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i err_plus2_o", false,-1);
        tracep->declBit(c+7515,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_req_o", false,-1);
        tracep->declBit(c+7407,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_gnt_i", false,-1);
        tracep->declBus(c+7514,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_addr_o", false,-1, 31,0);
        tracep->declBus(c+7409,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_rdata_i", false,-1, 31,0);
        tracep->declBit(c+7410,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_err_i", false,-1);
        tracep->declBit(c+2,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_pmp_err_i", false,-1);
        tracep->declBit(c+7408,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_rvalid_i", false,-1);
        tracep->declBit(c+8398,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i busy_o", false,-1);
        tracep->declBus(c+8807,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+8418,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_suppress", false,-1);
        tracep->declBit(c+7517,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_new_req", false,-1);
        tracep->declBit(c+7515,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_req", false,-1);
        tracep->declBit(c+8419,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_req_d", false,-1);
        tracep->declBit(c+1064,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_req_q", false,-1);
        tracep->declBit(c+7518,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i discard_req_d", false,-1);
        tracep->declBit(c+1040,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i discard_req_q", false,-1);
        tracep->declBit(c+7420,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i gnt_or_pmp_err", false,-1);
        tracep->declBit(c+7421,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rvalid_or_pmp_err", false,-1);
        tracep->declBus(c+7422,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_outstanding_n", false,-1, 1,0);
        tracep->declBus(c+7423,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_outstanding_s", false,-1, 1,0);
        tracep->declBus(c+1178,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_outstanding_q", false,-1, 1,0);
        tracep->declBus(c+7424,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_discard_n", false,-1, 1,0);
        tracep->declBus(c+7425,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_discard_s", false,-1, 1,0);
        tracep->declBus(c+1179,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_discard_q", false,-1, 1,0);
        tracep->declBus(c+7519,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_pmp_err_n", false,-1, 1,0);
        tracep->declBus(c+8420,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_pmp_err_s", false,-1, 1,0);
        tracep->declBus(c+1180,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_pmp_err_q", false,-1, 1,0);
        tracep->declBus(c+1204,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i rdata_outstanding_rev", false,-1, 1,0);
        tracep->declBus(c+7520,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i stored_addr_d", false,-1, 31,0);
        tracep->declBus(c+1020,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i stored_addr_q", false,-1, 31,0);
        tracep->declBit(c+8421,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i stored_addr_en", false,-1);
        tracep->declBus(c+8422,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fetch_addr_d", false,-1, 31,0);
        tracep->declBus(c+1021,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fetch_addr_q", false,-1, 31,0);
        tracep->declBit(c+8423,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fetch_addr_en", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_mispredict_addr", false,-1, 31,0);
        tracep->declBus(c+7520,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_addr", false,-1, 31,0);
        tracep->declBus(c+7514,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_addr_w_aligned", false,-1, 31,0);
        tracep->declBit(c+7426,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i instr_or_pmp_err", false,-1);
        tracep->declBit(c+7427,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_valid", false,-1);
        tracep->declBus(c+8424,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_addr", false,-1, 31,0);
        tracep->declBit(c+8425,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_ready", false,-1);
        tracep->declBit(c+8394,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_clear", false,-1);
        tracep->declBus(c+1065,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_busy", false,-1, 1,0);
        tracep->declBit(c+7413,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i valid_raw", false,-1);
        tracep->declBus(c+8426,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i addr_next", false,-1, 31,0);
        tracep->declBit(c+8394,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i branch_or_mispredict", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i g_no_branch_predictor unused_predicted_branch", false,-1);
        tracep->declBus(c+8426,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i g_no_branch_predictor unused_addr_next", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i NUM_REQS", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rst_ni", false,-1);
        tracep->declBit(c+8394,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i clear_i", false,-1);
        tracep->declBus(c+1065,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i busy_o", false,-1, 1,0);
        tracep->declBit(c+7427,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i in_valid_i", false,-1);
        tracep->declBus(c+8424,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i in_addr_i", false,-1, 31,0);
        tracep->declBus(c+7409,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i in_rdata_i", false,-1, 31,0);
        tracep->declBit(c+7426,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i in_err_i", false,-1);
        tracep->declBit(c+7413,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_valid_o", false,-1);
        tracep->declBit(c+6093,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_ready_i", false,-1);
        tracep->declBus(c+8393,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_addr_o", false,-1, 31,0);
        tracep->declBus(c+8426,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_addr_next_o", false,-1, 31,0);
        tracep->declBus(c+7414,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_rdata_o", false,-1, 31,0);
        tracep->declBit(c+7415,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_err_o", false,-1);
        tracep->declBit(c+8416,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i out_err_plus2_o", false,-1);
        tracep->declBus(c+8810,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i DEPTH", false,-1, 31,0);
        tracep->declArray(c+7428,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rdata_d", false,-1, 95,0);
        tracep->declArray(c+1022,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rdata_q", false,-1, 95,0);
        tracep->declBus(c+7431,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err_d", false,-1, 2,0);
        tracep->declBus(c+8427,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err_q", false,-1, 2,0);
        tracep->declBus(c+8248,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_d", false,-1, 2,0);
        tracep->declBus(c+1066,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_q", false,-1, 2,0);
        tracep->declBus(c+1139,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i lowest_free_entry", false,-1, 2,0);
        tracep->declBus(c+7432,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_pushed", false,-1, 2,0);
        tracep->declBus(c+8249,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_popped", false,-1, 2,0);
        tracep->declBus(c+8428,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i entry_en", false,-1, 2,0);
        tracep->declBit(c+8250,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i pop_fifo", false,-1);
        tracep->declBus(c+7433,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rdata", false,-1, 31,0);
        tracep->declBus(c+8429,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i rdata_unaligned", false,-1, 31,0);
        tracep->declBit(c+7434,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err", false,-1);
        tracep->declBit(c+8430,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err_unaligned", false,-1);
        tracep->declBit(c+8431,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i err_plus2", false,-1);
        tracep->declBit(c+7435,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid", false,-1);
        tracep->declBit(c+8432,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i valid_unaligned", false,-1);
        tracep->declBit(c+7436,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i aligned_is_compressed", false,-1);
        tracep->declBit(c+7437,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i unaligned_is_compressed", false,-1);
        tracep->declBit(c+7438,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i addr_incr_two", false,-1);
        tracep->declBus(c+8433,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i instr_addr_next", false,-1, 31,1);
        tracep->declBus(c+8434,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i instr_addr_d", false,-1, 31,1);
        tracep->declBus(c+8435,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i instr_addr_q", false,-1, 31,1);
        tracep->declBit(c+8436,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i instr_addr_en", false,-1);
        tracep->declBit(c+8437,"opentitan_soc_top u_top u_core u_ibex_core if_stage_i gen_prefetch_buffer prefetch_buffer_i fifo_i unused_addr_in", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i RV32E", false,-1, 0,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i RV32M", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i RV32B", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i DataIndTiming", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i BranchTargetALU", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i SpecBranch", false,-1, 0,0);
        tracep->declBus(c+8801,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i WritebackStage", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i BranchPredictor", false,-1, 0,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rst_ni", false,-1);
        tracep->declBit(c+8397,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ctrl_busy_o", false,-1);
        tracep->declBit(c+1267,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i illegal_insn_o", false,-1);
        tracep->declBit(c+855,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_valid_i", false,-1);
        tracep->declBus(c+870,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+285,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBus(c+8390,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_rdata_c_i", false,-1, 15,0);
        tracep->declBit(c+871,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+1067,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_req_o", false,-1);
        tracep->declBit(c+881,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_first_cycle_id_o", false,-1);
        tracep->declBit(c+8246,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+6093,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i id_in_ready_o", false,-1);
        tracep->declBit(c+886,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i icache_inval_o", false,-1);
        tracep->declBit(c+1256,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_decision_i", false,-1);
        tracep->declBit(c+8394,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i pc_set_o", false,-1);
        tracep->declBit(c+8395,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i pc_set_spec_o", false,-1);
        tracep->declBus(c+1233,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+1202,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+1243,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i exc_cause_o", false,-1, 5,0);
        tracep->declBit(c+286,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+8392,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+1019,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+872,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+1234,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ex_valid_i", false,-1);
        tracep->declBit(c+6094,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBus(c+887,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_operator_ex_o", false,-1, 5,0);
        tracep->declBus(c+1145,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+1146,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_operand_b_ex_o", false,-1, 31,0);
        tracep->declBus(c+6799,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imd_val_we_ex_i", false,-1, 1,0);
        tracep->declArray(c+4765,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imd_val_d_ex_i", false,-1, 67,0);
        tracep->declArray(c+856,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imd_val_q_ex_o", false,-1, 67,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i bt_a_operand_o", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i bt_b_operand_o", false,-1, 31,0);
        tracep->declBit(c+1223,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i mult_en_ex_o", false,-1);
        tracep->declBit(c+1224,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i div_en_ex_o", false,-1);
        tracep->declBit(c+888,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i mult_sel_ex_o", false,-1);
        tracep->declBit(c+889,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i div_sel_ex_o", false,-1);
        tracep->declBus(c+890,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_operator_ex_o", false,-1, 1,0);
        tracep->declBus(c+891,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_signed_mode_ex_o", false,-1, 1,0);
        tracep->declBus(c+1147,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_operand_a_ex_o", false,-1, 31,0);
        tracep->declBus(c+1148,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_operand_b_ex_o", false,-1, 31,0);
        tracep->declBit(c+6090,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_ready_id_o", false,-1);
        tracep->declBit(c+892,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_access_o", false,-1);
        tracep->declBus(c+1209,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+6091,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_op_en_o", false,-1);
        tracep->declBit(c+8407,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_save_if_o", false,-1);
        tracep->declBit(c+7049,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_save_id_o", false,-1);
        tracep->declBit(c+1203,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_save_wb_o", false,-1);
        tracep->declBit(c+7050,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+7051,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+1244,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_save_cause_o", false,-1);
        tracep->declBus(c+7052,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+1033,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+1032,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+1266,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i illegal_csr_insn_i", false,-1);
        tracep->declBit(c+1025,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i data_ind_timing_i", false,-1);
        tracep->declBit(c+6800,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_req_o", false,-1);
        tracep->declBit(c+885,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_we_o", false,-1);
        tracep->declBus(c+893,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_type_o", false,-1, 1,0);
        tracep->declBit(c+894,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_sign_ext_o", false,-1);
        tracep->declBus(c+1148,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_wdata_o", false,-1, 31,0);
        tracep->declBit(c+6092,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_req_done_i", false,-1);
        tracep->declBit(c+8396,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_addr_incr_req_i", false,-1);
        tracep->declBus(c+859,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+1029,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+1198,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i irq_pending_i", false,-1);
        tracep->declBus(c+1199,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i irqs_i", false,-1, 17,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i irq_nm_i", false,-1);
        tracep->declBit(c+1177,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i nmi_mode_o", false,-1);
        tracep->declBit(c+6088,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_load_err_i", false,-1);
        tracep->declBit(c+6089,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_store_err_i", false,-1);
        tracep->declBit(c+1035,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_mode_o", false,-1);
        tracep->declBus(c+1137,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+1138,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_csr_save_o", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_req_i", false,-1);
        tracep->declBit(c+1036,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_single_step_i", false,-1);
        tracep->declBit(c+1037,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+1038,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i trigger_match_i", false,-1);
        tracep->declBus(c+4768,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i result_ex_i", false,-1, 31,0);
        tracep->declBus(c+1252,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+868,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+8388,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_rdata_a_i", false,-1, 31,0);
        tracep->declBus(c+869,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+8389,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_rdata_b_i", false,-1, 31,0);
        tracep->declBit(c+8399,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_ren_a_o", false,-1);
        tracep->declBit(c+8400,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_ren_b_o", false,-1);
        tracep->declBus(c+873,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_waddr_id_o", false,-1, 4,0);
        tracep->declBus(c+8402,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_wdata_id_o", false,-1, 31,0);
        tracep->declBit(c+8403,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_we_id_o", false,-1);
        tracep->declBit(c+8404,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_rd_a_wb_match_o", false,-1);
        tracep->declBit(c+8405,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_rd_b_wb_match_o", false,-1);
        tracep->declBus(c+849,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_waddr_wb_i", false,-1, 4,0);
        tracep->declBus(c+851,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_wdata_fwd_wb_i", false,-1, 31,0);
        tracep->declBit(c+882,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_write_wb_i", false,-1);
        tracep->declBit(c+6096,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i en_wb_o", false,-1);
        tracep->declBus(c+895,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_type_wb_o", false,-1, 1,0);
        tracep->declBit(c+8391,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_perf_count_id_o", false,-1);
        tracep->declBit(c+6090,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ready_wb_i", false,-1);
        tracep->declBit(c+1068,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i outstanding_load_wb_i", false,-1);
        tracep->declBit(c+8406,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i outstanding_store_wb_i", false,-1);
        tracep->declBit(c+8412,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i perf_jump_o", false,-1);
        tracep->declBit(c+8413,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i perf_branch_o", false,-1);
        tracep->declBit(c+8414,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i perf_tbranch_o", false,-1);
        tracep->declBit(c+8411,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i perf_dside_wait_o", false,-1);
        tracep->declBit(c+1225,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i perf_mul_wait_o", false,-1);
        tracep->declBit(c+1226,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i perf_div_wait_o", false,-1);
        tracep->declBit(c+6097,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_id_done_o", false,-1);
        tracep->declBit(c+896,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i illegal_insn_dec", false,-1);
        tracep->declBit(c+897,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ebrk_insn", false,-1);
        tracep->declBit(c+898,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i mret_insn_dec", false,-1);
        tracep->declBit(c+899,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i dret_insn_dec", false,-1);
        tracep->declBit(c+900,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ecall_insn_dec", false,-1);
        tracep->declBit(c+901,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i wfi_insn_dec", false,-1);
        tracep->declBit(c+6099,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i wb_exception", false,-1);
        tracep->declBit(c+902,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_in_dec", false,-1);
        tracep->declBit(c+7063,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_spec", false,-1);
        tracep->declBit(c+1181,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_set_spec", false,-1);
        tracep->declBit(c+1182,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_set_raw_spec", false,-1);
        tracep->declBit(c+1205,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_set", false,-1);
        tracep->declBit(c+1182,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_set_raw", false,-1);
        tracep->declBit(c+7064,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_set_raw_d", false,-1);
        tracep->declBit(c+1183,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_jump_set_done_q", false,-1);
        tracep->declBit(c+8438,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_jump_set_done_d", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_not_set", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i branch_taken", false,-1);
        tracep->declBit(c+903,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i jump_in_dec", false,-1);
        tracep->declBit(c+904,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i jump_set_dec", false,-1);
        tracep->declBit(c+1268,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i jump_set", false,-1);
        tracep->declBit(c+1269,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i jump_set_raw", false,-1);
        tracep->declBit(c+881,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_first_cycle", false,-1);
        tracep->declBit(c+1270,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_executing_spec", false,-1);
        tracep->declBit(c+6100,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_executing", false,-1);
        tracep->declBit(c+6096,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i instr_done", false,-1);
        tracep->declBit(c+1070,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_run", false,-1);
        tracep->declBit(c+1271,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_ld_hz", false,-1);
        tracep->declBit(c+6101,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_mem", false,-1);
        tracep->declBit(c+6102,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_multdiv", false,-1);
        tracep->declBit(c+6103,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_branch", false,-1);
        tracep->declBit(c+6104,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_jump", false,-1);
        tracep->declBit(c+6105,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_id", false,-1);
        tracep->declBit(c+6106,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_wb", false,-1);
        tracep->declBit(c+1247,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i flush_id", false,-1);
        tracep->declBit(c+6107,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multicycle_done", false,-1);
        tracep->declBus(c+874,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_i_type", false,-1, 31,0);
        tracep->declBus(c+875,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_s_type", false,-1, 31,0);
        tracep->declBus(c+876,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_b_type", false,-1, 31,0);
        tracep->declBus(c+877,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_u_type", false,-1, 31,0);
        tracep->declBus(c+878,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_j_type", false,-1, 31,0);
        tracep->declBus(c+879,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i zimm_rs1_type", false,-1, 31,0);
        tracep->declBus(c+8439,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_a", false,-1, 31,0);
        tracep->declBus(c+922,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_b", false,-1, 31,0);
        tracep->declBit(c+905,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_wdata_sel", false,-1);
        tracep->declBit(c+906,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_we_dec", false,-1);
        tracep->declBit(c+7065,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_we_raw", false,-1);
        tracep->declBit(c+8399,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_ren_a", false,-1);
        tracep->declBit(c+8400,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_ren_b", false,-1);
        tracep->declBit(c+907,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_ren_a_dec", false,-1);
        tracep->declBit(c+908,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_ren_b_dec", false,-1);
        tracep->declBus(c+1147,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_rdata_a_fwd", false,-1, 31,0);
        tracep->declBus(c+1148,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i rf_rdata_b_fwd", false,-1, 31,0);
        tracep->declBus(c+887,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_operator", false,-1, 5,0);
        tracep->declBus(c+923,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_op_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+909,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_op_a_mux_sel_dec", false,-1, 1,0);
        tracep->declBit(c+8440,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_op_b_mux_sel", false,-1);
        tracep->declBit(c+910,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_op_b_mux_sel_dec", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_multicycle_dec", false,-1);
        tracep->declBit(c+3,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i stall_alu", false,-1);
        tracep->declArray(c+856,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imd_val_q", false,-1, 67,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i bt_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i bt_b_mux_sel", false,-1, 2,0);
        tracep->declBit(c+911,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_a_mux_sel", false,-1);
        tracep->declBus(c+924,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_b_mux_sel", false,-1, 2,0);
        tracep->declBus(c+912,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i imm_b_mux_sel_dec", false,-1, 2,0);
        tracep->declBit(c+1223,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i mult_en_id", false,-1);
        tracep->declBit(c+1210,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i mult_en_dec", false,-1);
        tracep->declBit(c+1224,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i div_en_id", false,-1);
        tracep->declBit(c+1211,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i div_en_dec", false,-1);
        tracep->declBit(c+1235,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_en_dec", false,-1);
        tracep->declBus(c+890,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_operator", false,-1, 1,0);
        tracep->declBus(c+891,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i multdiv_signed_mode", false,-1, 1,0);
        tracep->declBit(c+885,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_we", false,-1);
        tracep->declBus(c+893,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_type", false,-1, 1,0);
        tracep->declBit(c+894,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_sign_ext", false,-1);
        tracep->declBit(c+6800,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_req", false,-1);
        tracep->declBit(c+913,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i lsu_req_dec", false,-1);
        tracep->declBit(c+6108,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i data_req_allowed", false,-1);
        tracep->declBit(c+6109,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i csr_pipe_flush", false,-1);
        tracep->declBus(c+1145,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_operand_a", false,-1, 31,0);
        tracep->declBus(c+1146,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i alu_operand_b", false,-1, 31,0);
        tracep->declBus(c+8830,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_A_FWD", false,-1, 1,0);
        tracep->declBus(c+8801,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_B_IMM", false,-1, 0,0);
        tracep->declBus(c+8845,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_INCR_ADDR", false,-1, 2,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_A_Z", false,-1, 0,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_A_CURRPC", false,-1, 1,0);
        tracep->declBus(c+8831,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_A_IMM", false,-1, 1,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_OP_A_REG_A", false,-1, 1,0);
        tracep->declBus(c+8835,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_B", false,-1, 2,0);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_I", false,-1, 2,0);
        tracep->declBus(c+8832,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_INCR_PC", false,-1, 2,0);
        tracep->declBus(c+8833,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_J", false,-1, 2,0);
        tracep->declBus(c+8836,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_S", false,-1, 2,0);
        tracep->declBus(c+8834,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_IMM_B_U", false,-1, 2,0);
        tracep->declBus(c+8801,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_RF_WD_CSR", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_RF_WD_EX", false,-1, 0,0);
        tracep->declBus(c+8846,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_DCSR", false,-1, 11,0);
        tracep->declBus(c+8847,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_DPC", false,-1, 11,0);
        tracep->declBus(c+8848,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_DSCRATCH0", false,-1, 11,0);
        tracep->declBus(c+8849,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_DSCRATCH1", false,-1, 11,0);
        tracep->declBus(c+8850,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_MIE", false,-1, 11,0);
        tracep->declBus(c+8851,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_MSTATUS", false,-1, 11,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_OP_READ", false,-1, 1,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_OP_SET", false,-1, 1,0);
        tracep->declBus(c+8830,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_CSR_OP_WRITE", false,-1, 1,0);
        tracep->declBit(c+860,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i id_fsm_q", false,-1);
        tracep->declBit(c+6110,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i id_fsm_d", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i FIRST_CYCLE", false,-1, 0,0);
        tracep->declBus(c+8801,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i MULTI_CYCLE", false,-1, 0,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_WB_INSTR_LOAD", false,-1, 1,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_WB_INSTR_OTHER", false,-1, 1,0);
        tracep->declBus(c+8830,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i ibex_pkg_WB_INSTR_STORE", false,-1, 1,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i g_nobtalu unused_a_mux_sel", false,-1, 1,0);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i g_nobtalu unused_b_mux_sel", false,-1, 2,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i g_nobtalu sv2v_tmp_456A8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i g_nobtalu sv2v_tmp_EDBFD", false,-1, 32,1);
        tracep->declBit(c+1182,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i g_branch_set_flop branch_set_raw_q", false,-1);
        tracep->declBit(c+8404,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i gen_stall_mem rf_rd_a_wb_match", false,-1);
        tracep->declBit(c+8405,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i gen_stall_mem rf_rd_b_wb_match", false,-1);
        tracep->declBit(c+8441,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i gen_stall_mem rf_rd_a_hz", false,-1);
        tracep->declBit(c+8442,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i gen_stall_mem rf_rd_b_hz", false,-1);
        tracep->declBit(c+6111,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i gen_stall_mem outstanding_memory_access", false,-1);
        tracep->declBit(c+6112,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i gen_stall_mem instr_kill", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i RV32E", false,-1, 0,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i RV32M", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i RV32B", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i BranchTargetALU", false,-1, 0,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rst_ni", false,-1);
        tracep->declBit(c+896,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i illegal_insn_o", false,-1);
        tracep->declBit(c+897,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ebrk_insn_o", false,-1);
        tracep->declBit(c+898,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i mret_insn_o", false,-1);
        tracep->declBit(c+899,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i dret_insn_o", false,-1);
        tracep->declBit(c+900,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ecall_insn_o", false,-1);
        tracep->declBit(c+901,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i wfi_insn_o", false,-1);
        tracep->declBit(c+904,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i jump_set_o", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i branch_taken_i", false,-1);
        tracep->declBit(c+886,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i icache_inval_o", false,-1);
        tracep->declBit(c+881,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_first_cycle_i", false,-1);
        tracep->declBus(c+870,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rdata_i", false,-1, 31,0);
        tracep->declBus(c+285,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rdata_alu_i", false,-1, 31,0);
        tracep->declBit(c+286,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i illegal_c_insn_i", false,-1);
        tracep->declBit(c+911,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_a_mux_sel_o", false,-1);
        tracep->declBus(c+912,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i bt_a_mux_sel_o", false,-1, 1,0);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i bt_b_mux_sel_o", false,-1, 2,0);
        tracep->declBus(c+874,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_i_type_o", false,-1, 31,0);
        tracep->declBus(c+875,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_s_type_o", false,-1, 31,0);
        tracep->declBus(c+876,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_b_type_o", false,-1, 31,0);
        tracep->declBus(c+877,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_u_type_o", false,-1, 31,0);
        tracep->declBus(c+878,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i imm_j_type_o", false,-1, 31,0);
        tracep->declBus(c+879,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i zimm_rs1_type_o", false,-1, 31,0);
        tracep->declBit(c+905,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_wdata_sel_o", false,-1);
        tracep->declBit(c+906,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_we_o", false,-1);
        tracep->declBus(c+868,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_raddr_a_o", false,-1, 4,0);
        tracep->declBus(c+869,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_raddr_b_o", false,-1, 4,0);
        tracep->declBus(c+873,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_waddr_o", false,-1, 4,0);
        tracep->declBit(c+907,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_ren_a_o", false,-1);
        tracep->declBit(c+908,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_ren_b_o", false,-1);
        tracep->declBus(c+887,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i alu_operator_o", false,-1, 5,0);
        tracep->declBus(c+909,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i alu_op_a_mux_sel_o", false,-1, 1,0);
        tracep->declBit(c+910,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i alu_op_b_mux_sel_o", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i alu_multicycle_o", false,-1);
        tracep->declBit(c+1210,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i mult_en_o", false,-1);
        tracep->declBit(c+1211,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i div_en_o", false,-1);
        tracep->declBit(c+888,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i mult_sel_o", false,-1);
        tracep->declBit(c+889,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i div_sel_o", false,-1);
        tracep->declBus(c+890,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i multdiv_operator_o", false,-1, 1,0);
        tracep->declBus(c+891,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i multdiv_signed_mode_o", false,-1, 1,0);
        tracep->declBit(c+892,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i csr_access_o", false,-1);
        tracep->declBus(c+1209,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i csr_op_o", false,-1, 1,0);
        tracep->declBit(c+913,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i data_req_o", false,-1);
        tracep->declBit(c+885,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i data_we_o", false,-1);
        tracep->declBus(c+893,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i data_type_o", false,-1, 1,0);
        tracep->declBit(c+894,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i data_sign_extension_o", false,-1);
        tracep->declBit(c+903,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i jump_in_dec_o", false,-1);
        tracep->declBit(c+902,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i branch_in_dec_o", false,-1);
        tracep->declBit(c+896,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i illegal_insn", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i illegal_reg_rv32e", false,-1);
        tracep->declBit(c+914,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i csr_illegal", false,-1);
        tracep->declBit(c+906,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i rf_we", false,-1);
        tracep->declBus(c+870,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr", false,-1, 31,0);
        tracep->declBus(c+285,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_alu", false,-1, 31,0);
        tracep->declBus(c+287,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i unused_instr_alu", false,-1, 9,0);
        tracep->declBus(c+868,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rs1", false,-1, 4,0);
        tracep->declBus(c+869,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rs2", false,-1, 4,0);
        tracep->declBus(c+880,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rs3", false,-1, 4,0);
        tracep->declBus(c+873,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i instr_rd", false,-1, 4,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i use_rs3_d", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i use_rs3_q", false,-1);
        tracep->declBus(c+915,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i csr_op", false,-1, 1,0);
        tracep->declBus(c+916,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i opcode", false,-1, 6,0);
        tracep->declBus(c+917,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i opcode_alu", false,-1, 6,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_A_REG_A", false,-1, 1,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_B_REG_B", false,-1, 0,0);
        tracep->declBus(c+8831,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_CSR_OP_CLEAR", false,-1, 1,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_CSR_OP_READ", false,-1, 1,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_CSR_OP_SET", false,-1, 1,0);
        tracep->declBus(c+8830,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_CSR_OP_WRITE", false,-1, 1,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_MD_OP_DIV", false,-1, 1,0);
        tracep->declBus(c+8830,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_MD_OP_MULH", false,-1, 1,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_MD_OP_MULL", false,-1, 1,0);
        tracep->declBus(c+8831,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_MD_OP_REM", false,-1, 1,0);
        tracep->declBus(c+8852,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_AUIPC", false,-1, 6,0);
        tracep->declBus(c+8837,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_BRANCH", false,-1, 6,0);
        tracep->declBus(c+8838,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_JAL", false,-1, 6,0);
        tracep->declBus(c+8839,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_JALR", false,-1, 6,0);
        tracep->declBus(c+8840,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_LOAD", false,-1, 6,0);
        tracep->declBus(c+8841,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_LUI", false,-1, 6,0);
        tracep->declBus(c+8853,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_MISC_MEM", false,-1, 6,0);
        tracep->declBus(c+8842,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_OP", false,-1, 6,0);
        tracep->declBus(c+8843,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_OP_IMM", false,-1, 6,0);
        tracep->declBus(c+8844,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_STORE", false,-1, 6,0);
        tracep->declBus(c+8854,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OPCODE_SYSTEM", false,-1, 6,0);
        tracep->declBus(c+8801,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RF_WD_CSR", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RF_WD_EX", false,-1, 0,0);
        tracep->declBus(c+8824,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32BBalanced", false,-1, 31,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32BFull", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_RV32MNone", false,-1, 31,0);
        tracep->declBus(c+8855,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ADD", false,-1, 5,0);
        tracep->declBus(c+8856,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_AND", false,-1, 5,0);
        tracep->declBus(c+8857,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ANDN", false,-1, 5,0);
        tracep->declBus(c+8858,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_BDEP", false,-1, 5,0);
        tracep->declBus(c+8859,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_BEXT", false,-1, 5,0);
        tracep->declBus(c+8860,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_BFP", false,-1, 5,0);
        tracep->declBus(c+8861,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CLMUL", false,-1, 5,0);
        tracep->declBus(c+8862,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CLMULH", false,-1, 5,0);
        tracep->declBus(c+8863,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CLMULR", false,-1, 5,0);
        tracep->declBus(c+8864,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CLZ", false,-1, 5,0);
        tracep->declBus(c+8865,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CMIX", false,-1, 5,0);
        tracep->declBus(c+8866,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CMOV", false,-1, 5,0);
        tracep->declBus(c+8867,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32C_B", false,-1, 5,0);
        tracep->declBus(c+8868,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32C_H", false,-1, 5,0);
        tracep->declBus(c+8869,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32C_W", false,-1, 5,0);
        tracep->declBus(c+8870,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32_B", false,-1, 5,0);
        tracep->declBus(c+8871,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32_H", false,-1, 5,0);
        tracep->declBus(c+8872,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CRC32_W", false,-1, 5,0);
        tracep->declBus(c+8873,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_CTZ", false,-1, 5,0);
        tracep->declBus(c+8874,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_EQ", false,-1, 5,0);
        tracep->declBus(c+8875,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_FSL", false,-1, 5,0);
        tracep->declBus(c+8876,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_FSR", false,-1, 5,0);
        tracep->declBus(c+8877,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_GE", false,-1, 5,0);
        tracep->declBus(c+8878,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_GEU", false,-1, 5,0);
        tracep->declBus(c+8879,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_GORC", false,-1, 5,0);
        tracep->declBus(c+8880,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_GREV", false,-1, 5,0);
        tracep->declBus(c+8881,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_LT", false,-1, 5,0);
        tracep->declBus(c+8882,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_LTU", false,-1, 5,0);
        tracep->declBus(c+8883,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_MAX", false,-1, 5,0);
        tracep->declBus(c+8884,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_MAXU", false,-1, 5,0);
        tracep->declBus(c+8885,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_MIN", false,-1, 5,0);
        tracep->declBus(c+8886,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_MINU", false,-1, 5,0);
        tracep->declBus(c+8887,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_NE", false,-1, 5,0);
        tracep->declBus(c+8888,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_OR", false,-1, 5,0);
        tracep->declBus(c+8889,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ORN", false,-1, 5,0);
        tracep->declBus(c+8890,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_PACK", false,-1, 5,0);
        tracep->declBus(c+8891,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_PACKH", false,-1, 5,0);
        tracep->declBus(c+8892,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_PACKU", false,-1, 5,0);
        tracep->declBus(c+8893,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_PCNT", false,-1, 5,0);
        tracep->declBus(c+8894,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ROL", false,-1, 5,0);
        tracep->declBus(c+8895,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_ROR", false,-1, 5,0);
        tracep->declBus(c+8896,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SBCLR", false,-1, 5,0);
        tracep->declBus(c+8897,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SBEXT", false,-1, 5,0);
        tracep->declBus(c+8898,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SBINV", false,-1, 5,0);
        tracep->declBus(c+8899,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SBSET", false,-1, 5,0);
        tracep->declBus(c+8900,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SEXTB", false,-1, 5,0);
        tracep->declBus(c+8901,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SEXTH", false,-1, 5,0);
        tracep->declBus(c+8902,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SHFL", false,-1, 5,0);
        tracep->declBus(c+8903,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SLL", false,-1, 5,0);
        tracep->declBus(c+8904,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SLO", false,-1, 5,0);
        tracep->declBus(c+8905,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SLT", false,-1, 5,0);
        tracep->declBus(c+8906,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SLTU", false,-1, 5,0);
        tracep->declBus(c+8907,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SRA", false,-1, 5,0);
        tracep->declBus(c+8908,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SRL", false,-1, 5,0);
        tracep->declBus(c+8909,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SRO", false,-1, 5,0);
        tracep->declBus(c+8910,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_SUB", false,-1, 5,0);
        tracep->declBus(c+8911,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_UNSHFL", false,-1, 5,0);
        tracep->declBus(c+8912,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_XNOR", false,-1, 5,0);
        tracep->declBus(c+8913,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_ALU_XOR", false,-1, 5,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_A_Z", false,-1, 0,0);
        tracep->declBus(c+8801,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_A_ZERO", false,-1, 0,0);
        tracep->declBus(c+8835,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_B", false,-1, 2,0);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_I", false,-1, 2,0);
        tracep->declBus(c+8832,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_INCR_PC", false,-1, 2,0);
        tracep->declBus(c+8833,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_J", false,-1, 2,0);
        tracep->declBus(c+8836,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_S", false,-1, 2,0);
        tracep->declBus(c+8834,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_IMM_B_U", false,-1, 2,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_A_CURRPC", false,-1, 1,0);
        tracep->declBus(c+8831,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_A_IMM", false,-1, 1,0);
        tracep->declBus(c+8801,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i ibex_pkg_OP_B_IMM", false,-1, 0,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i gen_no_rs3_flop unused_clk", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i gen_no_rs3_flop unused_rst_n", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i decoder_i gen_no_rs3_flop sv2v_tmp_66FD5", false,-1, 1,1);
        tracep->declBus(c+8801,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i WritebackStage", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i BranchPredictor", false,-1, 0,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i rst_ni", false,-1);
        tracep->declBit(c+8397,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ctrl_busy_o", false,-1);
        tracep->declBit(c+1267,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_insn_i", false,-1);
        tracep->declBit(c+900,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ecall_insn_i", false,-1);
        tracep->declBit(c+898,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i mret_insn_i", false,-1);
        tracep->declBit(c+899,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i dret_insn_i", false,-1);
        tracep->declBit(c+901,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i wfi_insn_i", false,-1);
        tracep->declBit(c+897,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ebrk_insn_i", false,-1);
        tracep->declBit(c+6109,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_pipe_flush_i", false,-1);
        tracep->declBit(c+855,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_valid_i", false,-1);
        tracep->declBus(c+870,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_i", false,-1, 31,0);
        tracep->declBus(c+8390,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_compressed_i", false,-1, 15,0);
        tracep->declBit(c+871,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_is_compressed_i", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_bp_taken_i", false,-1);
        tracep->declBit(c+8392,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_fetch_err_i", false,-1);
        tracep->declBit(c+1019,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_fetch_err_plus2_i", false,-1);
        tracep->declBus(c+872,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+8246,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_valid_clear_o", false,-1);
        tracep->declBit(c+6093,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i id_in_ready_o", false,-1);
        tracep->declBit(c+1070,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i controller_run_o", false,-1);
        tracep->declBit(c+1067,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_req_o", false,-1);
        tracep->declBit(c+8394,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i pc_set_o", false,-1);
        tracep->declBit(c+8395,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i pc_set_spec_o", false,-1);
        tracep->declBus(c+1233,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i pc_mux_o", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i nt_branch_mispredict_o", false,-1);
        tracep->declBus(c+1202,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_pc_mux_o", false,-1, 1,0);
        tracep->declBus(c+1243,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_cause_o", false,-1, 5,0);
        tracep->declBus(c+859,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i lsu_addr_last_i", false,-1, 31,0);
        tracep->declBit(c+6088,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i load_err_i", false,-1);
        tracep->declBit(c+6089,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i store_err_i", false,-1);
        tracep->declBit(c+6099,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i wb_exception_o", false,-1);
        tracep->declBit(c+1205,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i branch_set_i", false,-1);
        tracep->declBit(c+1181,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i branch_set_spec_i", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i branch_not_set_i", false,-1);
        tracep->declBit(c+1268,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i jump_set_i", false,-1);
        tracep->declBit(c+1029,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_mstatus_mie_i", false,-1);
        tracep->declBit(c+1198,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i irq_pending_i", false,-1);
        tracep->declBus(c+1199,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i irqs_i", false,-1, 17,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i irq_nm_i", false,-1);
        tracep->declBit(c+1177,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i nmi_mode_o", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_req_i", false,-1);
        tracep->declBus(c+1137,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_cause_o", false,-1, 2,0);
        tracep->declBit(c+1138,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_csr_save_o", false,-1);
        tracep->declBit(c+1035,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_mode_o", false,-1);
        tracep->declBit(c+1036,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_single_step_i", false,-1);
        tracep->declBit(c+1037,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_ebreakm_i", false,-1);
        tracep->declBit(c+1038,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_ebreaku_i", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i trigger_match_i", false,-1);
        tracep->declBit(c+8407,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_save_if_o", false,-1);
        tracep->declBit(c+7049,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_save_id_o", false,-1);
        tracep->declBit(c+1203,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_save_wb_o", false,-1);
        tracep->declBit(c+7050,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_restore_mret_id_o", false,-1);
        tracep->declBit(c+7051,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_restore_dret_id_o", false,-1);
        tracep->declBit(c+1244,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_save_cause_o", false,-1);
        tracep->declBus(c+7052,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_mtval_o", false,-1, 31,0);
        tracep->declBus(c+1033,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i priv_mode_i", false,-1, 1,0);
        tracep->declBit(c+1032,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_mstatus_tw_i", false,-1);
        tracep->declBit(c+6105,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i stall_id_i", false,-1);
        tracep->declBit(c+6106,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i stall_wb_i", false,-1);
        tracep->declBit(c+1247,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i flush_id_o", false,-1);
        tracep->declBit(c+6090,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ready_wb_i", false,-1);
        tracep->declBit(c+8412,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i perf_jump_o", false,-1);
        tracep->declBit(c+8414,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i perf_tbranch_o", false,-1);
        tracep->declBus(c+1041,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ctrl_fsm_cs", false,-1, 3,0);
        tracep->declBus(c+8251,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ctrl_fsm_ns", false,-1, 3,0);
        tracep->declBit(c+1177,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i nmi_mode_q", false,-1);
        tracep->declBit(c+7053,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i nmi_mode_d", false,-1);
        tracep->declBit(c+1035,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_mode_q", false,-1);
        tracep->declBit(c+7054,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i debug_mode_d", false,-1);
        tracep->declBit(c+1042,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i load_err_q", false,-1);
        tracep->declBit(c+6088,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i load_err_d", false,-1);
        tracep->declBit(c+1043,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i store_err_q", false,-1);
        tracep->declBit(c+6089,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i store_err_d", false,-1);
        tracep->declBit(c+1044,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_req_q", false,-1);
        tracep->declBit(c+1272,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_req_d", false,-1);
        tracep->declBit(c+1045,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_insn_q", false,-1);
        tracep->declBit(c+1273,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_insn_d", false,-1);
        tracep->declBit(c+1236,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_fetch_err_prio", false,-1);
        tracep->declBit(c+1237,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_insn_prio", false,-1);
        tracep->declBit(c+1238,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ecall_insn_prio", false,-1);
        tracep->declBit(c+1239,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ebrk_insn_prio", false,-1);
        tracep->declBit(c+1240,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i store_err_prio", false,-1);
        tracep->declBit(c+1241,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i load_err_prio", false,-1);
        tracep->declBit(c+6113,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i stall", false,-1);
        tracep->declBit(c+6114,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i halt_if", false,-1);
        tracep->declBit(c+6115,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i retain_id", false,-1);
        tracep->declBit(c+1247,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i flush_id", false,-1);
        tracep->declBit(c+8443,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_dret", false,-1);
        tracep->declBit(c+8444,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i illegal_umode", false,-1);
        tracep->declBit(c+6116,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i exc_req_lsu", false,-1);
        tracep->declBit(c+6117,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i special_req", false,-1);
        tracep->declBit(c+8445,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i special_req_pc_change", false,-1);
        tracep->declBit(c+1227,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i special_req_flush_only", false,-1);
        tracep->declBit(c+1206,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i do_single_step_d", false,-1);
        tracep->declBit(c+1184,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i do_single_step_q", false,-1);
        tracep->declBit(c+8446,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i enter_debug_mode_prio_d", false,-1);
        tracep->declBit(c+1185,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i enter_debug_mode_prio_q", false,-1);
        tracep->declBit(c+8446,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i enter_debug_mode", false,-1);
        tracep->declBit(c+1071,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ebreak_into_debug", false,-1);
        tracep->declBit(c+8447,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i handle_irq", false,-1);
        tracep->declBit(c+6118,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i id_wb_pending", false,-1);
        tracep->declBus(c+1200,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i mfip_id", false,-1, 3,0);
        tracep->declBit(c+1201,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i unused_irq_timer", false,-1);
        tracep->declBit(c+1212,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ecall_insn", false,-1);
        tracep->declBit(c+1213,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i mret_insn", false,-1);
        tracep->declBit(c+1214,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i dret_insn", false,-1);
        tracep->declBit(c+1215,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i wfi_insn", false,-1);
        tracep->declBit(c+1216,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ebrk_insn", false,-1);
        tracep->declBit(c+6119,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i csr_pipe_flush", false,-1);
        tracep->declBit(c+1140,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i instr_fetch_err", false,-1);
        tracep->declBus(c+8831,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PRIV_LVL_M", false,-1, 1,0);
        tracep->declBus(c+8914,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i FLUSH", false,-1, 3,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PRIV_LVL_U", false,-1, 1,0);
        tracep->declBus(c+8915,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i BOOT_SET", false,-1, 3,0);
        tracep->declBus(c+8916,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i DBG_TAKEN_ID", false,-1, 3,0);
        tracep->declBus(c+8917,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i DBG_TAKEN_IF", false,-1, 3,0);
        tracep->declBus(c+8918,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i DECODE", false,-1, 3,0);
        tracep->declBus(c+8919,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i FIRST_FETCH", false,-1, 3,0);
        tracep->declBus(c+8920,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i IRQ_TAKEN", false,-1, 3,0);
        tracep->declBus(c+8921,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i RESET", false,-1, 3,0);
        tracep->declBus(c+8922,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i SLEEP", false,-1, 3,0);
        tracep->declBus(c+8923,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i WAIT_SLEEP", false,-1, 3,0);
        tracep->declBus(c+8836,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_DBG_CAUSE_EBREAK", false,-1, 2,0);
        tracep->declBus(c+8834,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_DBG_CAUSE_HALTREQ", false,-1, 2,0);
        tracep->declBus(c+8833,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_DBG_CAUSE_STEP", false,-1, 2,0);
        tracep->declBus(c+8835,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_DBG_CAUSE_TRIGGER", false,-1, 2,0);
        tracep->declBus(c+8888,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_BREAKPOINT", false,-1, 5,0);
        tracep->declBus(c+8909,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_ECALL_MMODE", false,-1, 5,0);
        tracep->declBus(c+8907,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_ECALL_UMODE", false,-1, 5,0);
        tracep->declBus(c+8913,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_ILLEGAL_INSN", false,-1, 5,0);
        tracep->declBus(c+8855,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_INSN_ADDR_MISA", false,-1, 5,0);
        tracep->declBus(c+8910,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_INSTR_ACCESS_FAULT", false,-1, 5,0);
        tracep->declBus(c+8899,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_IRQ_EXTERNAL_M", false,-1, 5,0);
        tracep->declBus(c+8924,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_IRQ_NM", false,-1, 5,0);
        tracep->declBus(c+8873,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_IRQ_SOFTWARE_M", false,-1, 5,0);
        tracep->declBus(c+8866,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_IRQ_TIMER_M", false,-1, 5,0);
        tracep->declBus(c+8912,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_LOAD_ACCESS_FAULT", false,-1, 5,0);
        tracep->declBus(c+8857,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_CAUSE_STORE_ACCESS_FAULT", false,-1, 5,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_PC_DBD", false,-1, 1,0);
        tracep->declBus(c+8831,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_PC_DBG_EXC", false,-1, 1,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_PC_EXC", false,-1, 1,0);
        tracep->declBus(c+8830,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_EXC_PC_IRQ", false,-1, 1,0);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_BOOT", false,-1, 2,0);
        tracep->declBus(c+8833,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_DRET", false,-1, 2,0);
        tracep->declBus(c+8834,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_ERET", false,-1, 2,0);
        tracep->declBus(c+8835,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_EXC", false,-1, 2,0);
        tracep->declBus(c+8836,"opentitan_soc_top u_top u_core u_ibex_core id_stage_i controller_i ibex_pkg_PC_JUMP", false,-1, 2,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i RV32M", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i RV32B", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i BranchTargetALU", false,-1, 0,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i rst_ni", false,-1);
        tracep->declBus(c+887,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_operator_i", false,-1, 5,0);
        tracep->declBus(c+1145,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+1146,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+881,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_instr_first_cycle_i", false,-1);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i bt_a_operand_i", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i bt_b_operand_i", false,-1, 31,0);
        tracep->declBus(c+890,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_operator_i", false,-1, 1,0);
        tracep->declBit(c+1223,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i mult_en_i", false,-1);
        tracep->declBit(c+1224,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i div_en_i", false,-1);
        tracep->declBit(c+888,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i mult_sel_i", false,-1);
        tracep->declBit(c+889,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i div_sel_i", false,-1);
        tracep->declBus(c+891,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+1147,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_operand_a_i", false,-1, 31,0);
        tracep->declBus(c+1148,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_operand_b_i", false,-1, 31,0);
        tracep->declBit(c+6090,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_ready_id_i", false,-1);
        tracep->declBit(c+1025,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i data_ind_timing_i", false,-1);
        tracep->declBus(c+6799,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i imd_val_we_o", false,-1, 1,0);
        tracep->declArray(c+4765,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i imd_val_d_o", false,-1, 67,0);
        tracep->declArray(c+856,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i imd_val_q_i", false,-1, 67,0);
        tracep->declBus(c+1144,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_adder_result_ex_o", false,-1, 31,0);
        tracep->declBus(c+4768,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i result_ex_o", false,-1, 31,0);
        tracep->declBus(c+1144,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i branch_target_o", false,-1, 31,0);
        tracep->declBit(c+1256,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i branch_decision_o", false,-1);
        tracep->declBit(c+1234,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i ex_valid_o", false,-1);
        tracep->declBus(c+4769,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_result", false,-1, 31,0);
        tracep->declBus(c+8448,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_result", false,-1, 31,0);
        tracep->declQuad(c+1149,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_alu_operand_b", false,-1, 32,0);
        tracep->declQuad(c+883,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_alu_operand_a", false,-1, 32,0);
        tracep->declQuad(c+1151,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_adder_result_ext", false,-1, 33,0);
        tracep->declBit(c+1256,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_cmp_result", false,-1);
        tracep->declBit(c+1153,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_is_equal_result", false,-1);
        tracep->declBit(c+8449,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_valid", false,-1);
        tracep->declBit(c+925,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_sel", false,-1);
        tracep->declQuad(c+861,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_imd_val_q", false,-1, 63,0);
        tracep->declQuad(c+8925,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_imd_val_d", false,-1, 63,0);
        tracep->declBus(c+8927,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_imd_val_we", false,-1, 1,0);
        tracep->declArray(c+4770,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_imd_val_d", false,-1, 67,0);
        tracep->declBus(c+6801,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i multdiv_imd_val_we", false,-1, 1,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32MNone", false,-1, 31,0);
        tracep->declBus(c+8928,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32MSingleCycle", false,-1, 31,0);
        tracep->declBus(c+8824,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i ibex_pkg_RV32MSlow", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i g_no_branch_target_alu unused_bt_a_operand", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i g_no_branch_target_alu unused_bt_b_operand", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i RV32B", false,-1, 31,0);
        tracep->declBus(c+887,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i operator_i", false,-1, 5,0);
        tracep->declBus(c+1145,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i operand_a_i", false,-1, 31,0);
        tracep->declBus(c+1146,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i operand_b_i", false,-1, 31,0);
        tracep->declBit(c+881,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i instr_first_cycle_i", false,-1);
        tracep->declQuad(c+883,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i multdiv_operand_a_i", false,-1, 32,0);
        tracep->declQuad(c+1149,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i multdiv_operand_b_i", false,-1, 32,0);
        tracep->declBit(c+925,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i multdiv_sel_i", false,-1);
        tracep->declQuad(c+861,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i imd_val_q_i", false,-1, 63,0);
        tracep->declQuad(c+8925,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i imd_val_d_o", false,-1, 63,0);
        tracep->declBus(c+8927,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i imd_val_we_o", false,-1, 1,0);
        tracep->declBus(c+1144,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_result_o", false,-1, 31,0);
        tracep->declQuad(c+1151,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_result_ext_o", false,-1, 33,0);
        tracep->declBus(c+4769,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i result_o", false,-1, 31,0);
        tracep->declBit(c+1256,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i comparison_result_o", false,-1);
        tracep->declBit(c+1153,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i is_equal_result_o", false,-1);
        tracep->declBus(c+4773,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i operand_a_rev", false,-1, 31,0);
        tracep->declQuad(c+1154,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i operand_b_neg", false,-1, 32,0);
        tracep->declBit(c+926,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_op_b_negate", false,-1);
        tracep->declQuad(c+8450,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_in_a", false,-1, 32,0);
        tracep->declQuad(c+8452,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_in_b", false,-1, 32,0);
        tracep->declBus(c+1144,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i adder_result", false,-1, 31,0);
        tracep->declBus(c+8874,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_EQ", false,-1, 5,0);
        tracep->declBus(c+8877,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_GE", false,-1, 5,0);
        tracep->declBus(c+8878,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_GEU", false,-1, 5,0);
        tracep->declBus(c+8881,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_LT", false,-1, 5,0);
        tracep->declBus(c+8882,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_LTU", false,-1, 5,0);
        tracep->declBus(c+8883,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_MAX", false,-1, 5,0);
        tracep->declBus(c+8884,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_MAXU", false,-1, 5,0);
        tracep->declBus(c+8885,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_MIN", false,-1, 5,0);
        tracep->declBus(c+8886,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_MINU", false,-1, 5,0);
        tracep->declBus(c+8887,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_NE", false,-1, 5,0);
        tracep->declBus(c+8905,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SLT", false,-1, 5,0);
        tracep->declBus(c+8906,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SLTU", false,-1, 5,0);
        tracep->declBus(c+8910,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SUB", false,-1, 5,0);
        tracep->declBit(c+1153,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i is_equal", false,-1);
        tracep->declBit(c+8454,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i is_greater_equal", false,-1);
        tracep->declBit(c+1217,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i cmp_signed", false,-1);
        tracep->declBit(c+1256,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i cmp_result", false,-1);
        tracep->declBit(c+1218,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_left", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_ones", false,-1);
        tracep->declBit(c+918,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_arith", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_funnel", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_sbmode", false,-1);
        tracep->declBus(c+1248,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_amt", false,-1, 5,0);
        tracep->declBus(c+1156,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_amt_compl", false,-1, 5,0);
        tracep->declBus(c+4774,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_operand", false,-1, 31,0);
        tracep->declQuad(c+4775,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_result_ext_signed", false,-1, 32,0);
        tracep->declQuad(c+4777,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_result_ext", false,-1, 32,0);
        tracep->declBit(c+4779,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i unused_shift_result_ext", false,-1);
        tracep->declBus(c+4780,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_result", false,-1, 31,0);
        tracep->declBus(c+4781,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shift_result_rev", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_op", false,-1);
        tracep->declBus(c+1157,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_len", false,-1, 4,0);
        tracep->declBus(c+1158,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_off", false,-1, 4,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_mask", false,-1, 31,0);
        tracep->declBus(c+4,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_mask_rev", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bfp_result", false,-1, 31,0);
        tracep->declBus(c+8860,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_BFP", false,-1, 5,0);
        tracep->declBus(c+8812,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i sv2v_tmp_86907", false,-1, 1,1);
        tracep->declBus(c+8896,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SBCLR", false,-1, 5,0);
        tracep->declBus(c+8898,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SBINV", false,-1, 5,0);
        tracep->declBus(c+8899,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SBSET", false,-1, 5,0);
        tracep->declBus(c+8875,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_FSL", false,-1, 5,0);
        tracep->declBus(c+8876,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_FSR", false,-1, 5,0);
        tracep->declBus(c+8894,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ROL", false,-1, 5,0);
        tracep->declBus(c+8895,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ROR", false,-1, 5,0);
        tracep->declBus(c+8903,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SLL", false,-1, 5,0);
        tracep->declBus(c+8904,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SLO", false,-1, 5,0);
        tracep->declBus(c+8907,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SRA", false,-1, 5,0);
        tracep->declBus(c+8909,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SRO", false,-1, 5,0);
        tracep->declBit(c+919,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_or", false,-1);
        tracep->declBit(c+920,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_and", false,-1);
        tracep->declBus(c+1146,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_operand_b", false,-1, 31,0);
        tracep->declBus(c+1159,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_or_result", false,-1, 31,0);
        tracep->declBus(c+1160,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_and_result", false,-1, 31,0);
        tracep->declBus(c+1161,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_xor_result", false,-1, 31,0);
        tracep->declBus(c+1249,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_result", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bwlogic_op_b_negate", false,-1);
        tracep->declBus(c+8857,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ANDN", false,-1, 5,0);
        tracep->declBus(c+8865,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CMIX", false,-1, 5,0);
        tracep->declBus(c+8889,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ORN", false,-1, 5,0);
        tracep->declBus(c+8912,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_XNOR", false,-1, 5,0);
        tracep->declBus(c+8888,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_OR", false,-1, 5,0);
        tracep->declBus(c+8856,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_AND", false,-1, 5,0);
        tracep->declBus(c+8855,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i bitcnt_result", false,-1, 5,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i minmax_result", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i pack_result", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i sext_result", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i singlebit_result", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i rev_result", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i shuffle_result", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i butterfly_result", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i invbutterfly_result", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i clmul_result", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i multicycle_result", false,-1, 31,0);
        tracep->declBus(c+8858,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_BDEP", false,-1, 5,0);
        tracep->declBus(c+8859,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_BEXT", false,-1, 5,0);
        tracep->declBus(c+8862,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CLMULH", false,-1, 5,0);
        tracep->declBus(c+8863,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CLMULR", false,-1, 5,0);
        tracep->declBus(c+8864,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CLZ", false,-1, 5,0);
        tracep->declBus(c+8866,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CMOV", false,-1, 5,0);
        tracep->declBus(c+8867,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32C_B", false,-1, 5,0);
        tracep->declBus(c+8868,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32C_H", false,-1, 5,0);
        tracep->declBus(c+8869,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32C_W", false,-1, 5,0);
        tracep->declBus(c+8870,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32_B", false,-1, 5,0);
        tracep->declBus(c+8871,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32_H", false,-1, 5,0);
        tracep->declBus(c+8872,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CRC32_W", false,-1, 5,0);
        tracep->declBus(c+8873,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CTZ", false,-1, 5,0);
        tracep->declBus(c+8879,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_GORC", false,-1, 5,0);
        tracep->declBus(c+8891,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_PACKH", false,-1, 5,0);
        tracep->declBus(c+8892,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_PACKU", false,-1, 5,0);
        tracep->declBus(c+8900,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SEXTB", false,-1, 5,0);
        tracep->declBus(c+8911,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_UNSHFL", false,-1, 5,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_RV32BFull", false,-1, 31,0);
        tracep->declBus(c+8855,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_ADD", false,-1, 5,0);
        tracep->declBus(c+8861,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_CLMUL", false,-1, 5,0);
        tracep->declBus(c+8880,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_GREV", false,-1, 5,0);
        tracep->declBus(c+8890,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_PACK", false,-1, 5,0);
        tracep->declBus(c+8893,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_PCNT", false,-1, 5,0);
        tracep->declBus(c+8897,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SBEXT", false,-1, 5,0);
        tracep->declBus(c+8901,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SEXTH", false,-1, 5,0);
        tracep->declBus(c+8902,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SHFL", false,-1, 5,0);
        tracep->declBus(c+8908,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_SRL", false,-1, 5,0);
        tracep->declBus(c+8913,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i ibex_pkg_ALU_XOR", false,-1, 5,0);
        tracep->declBit(c+1162,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i unused_shift_amt_compl", false,-1);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i sv2v_autoblock_6 i", false,-1, 31,0);
        tracep->declQuad(c+861,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb unused_imd_val_q", false,-1, 63,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb unused_butterfly_result", false,-1, 31,0);
        tracep->declBus(c+8825,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb unused_invbutterfly_result", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_68181", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_D756E", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_BAAB3", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_8C42B", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_B0AD4", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_AFC2C", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_3A741", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_172E8", false,-1, 32,1);
        tracep->declQuad(c+8818,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_CAB3F", false,-1, 64,1);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i alu_i g_no_alu_rvb sv2v_tmp_B65CC", false,-1, 2,1);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i RV32M", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i rst_ni", false,-1);
        tracep->declBit(c+1223,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_en_i", false,-1);
        tracep->declBit(c+1224,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_en_i", false,-1);
        tracep->declBit(c+888,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_sel_i", false,-1);
        tracep->declBit(c+889,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_sel_i", false,-1);
        tracep->declBus(c+890,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i operator_i", false,-1, 1,0);
        tracep->declBus(c+891,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i signed_mode_i", false,-1, 1,0);
        tracep->declBus(c+1147,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_a_i", false,-1, 31,0);
        tracep->declBus(c+1148,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_b_i", false,-1, 31,0);
        tracep->declQuad(c+1151,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_ext_i", false,-1, 33,0);
        tracep->declBus(c+1144,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i alu_adder_i", false,-1, 31,0);
        tracep->declBit(c+1153,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i equal_to_zero_i", false,-1);
        tracep->declBit(c+1025,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i data_ind_timing_i", false,-1);
        tracep->declQuad(c+883,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_a_o", false,-1, 32,0);
        tracep->declQuad(c+1149,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i alu_operand_b_o", false,-1, 32,0);
        tracep->declArray(c+856,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i imd_val_q_i", false,-1, 67,0);
        tracep->declArray(c+4770,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i imd_val_d_o", false,-1, 67,0);
        tracep->declBus(c+6801,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i imd_val_we_o", false,-1, 1,0);
        tracep->declBit(c+6090,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i multdiv_ready_id_i", false,-1);
        tracep->declBus(c+8448,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i multdiv_result_o", false,-1, 31,0);
        tracep->declBit(c+8449,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i valid_o", false,-1);
        tracep->declQuad(c+8455,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mac_res_signed", false,-1, 34,0);
        tracep->declQuad(c+8455,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mac_res_ext", false,-1, 34,0);
        tracep->declQuad(c+1219,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i accum", false,-1, 33,0);
        tracep->declBit(c+4782,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i sign_a", false,-1);
        tracep->declBit(c+4783,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i sign_b", false,-1);
        tracep->declBit(c+1221,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_valid", false,-1);
        tracep->declBit(c+921,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i signed_mult", false,-1);
        tracep->declQuad(c+4784,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mac_res_d", false,-1, 33,0);
        tracep->declQuad(c+4786,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_remainder_d", false,-1, 33,0);
        tracep->declQuad(c+8457,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mac_res", false,-1, 33,0);
        tracep->declBit(c+4788,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_sign_a", false,-1);
        tracep->declBit(c+4789,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_sign_b", false,-1);
        tracep->declBit(c+1257,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i is_greater_equal", false,-1);
        tracep->declBit(c+8459,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_change_sign", false,-1);
        tracep->declBit(c+4788,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i rem_change_sign", false,-1);
        tracep->declBus(c+1186,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i one_shift", false,-1, 31,0);
        tracep->declBus(c+863,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_q", false,-1, 31,0);
        tracep->declBus(c+1187,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_q", false,-1, 31,0);
        tracep->declBus(c+1188,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_q", false,-1, 31,0);
        tracep->declBus(c+4790,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_denominator_d", false,-1, 31,0);
        tracep->declBus(c+4791,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_numerator_d", false,-1, 31,0);
        tracep->declBus(c+4792,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i op_quotient_d", false,-1, 31,0);
        tracep->declBus(c+1274,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i next_remainder", false,-1, 31,0);
        tracep->declQuad(c+1275,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i next_quotient", false,-1, 32,0);
        tracep->declBus(c+1144,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i res_adder_h", false,-1, 31,0);
        tracep->declBit(c+1207,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_valid", false,-1);
        tracep->declBus(c+1189,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_counter_q", false,-1, 4,0);
        tracep->declBus(c+4793,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_counter_d", false,-1, 4,0);
        tracep->declBit(c+6802,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i multdiv_en", false,-1);
        tracep->declBit(c+6803,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_hold", false,-1);
        tracep->declBit(c+6804,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_hold", false,-1);
        tracep->declBit(c+4794,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_d", false,-1);
        tracep->declBit(c+1190,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_by_zero_q", false,-1);
        tracep->declBit(c+6805,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i mult_en_internal", false,-1);
        tracep->declBit(c+6806,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i div_en_internal", false,-1);
        tracep->declBus(c+864,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i md_state_q", false,-1, 2,0);
        tracep->declBus(c+4795,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i md_state_d", false,-1, 2,0);
        tracep->declBit(c+888,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i unused_mult_sel_i", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_IDLE", false,-1, 2,0);
        tracep->declBus(c+865,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i unused_imd_val", false,-1, 1,0);
        tracep->declBit(c+8460,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i unused_mac_res_ext", false,-1);
        tracep->declBus(c+8831,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i AHBH", false,-1, 1,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i AHBL", false,-1, 1,0);
        tracep->declBus(c+8830,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ALBH", false,-1, 1,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ALBL", false,-1, 1,0);
        tracep->declBus(c+8801,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MULH", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MULL", false,-1, 0,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ibex_pkg_MD_OP_MULL", false,-1, 1,0);
        tracep->declBus(c+8928,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ibex_pkg_RV32MSingleCycle", false,-1, 31,0);
        tracep->declBus(c+1163,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i unused_alu_adder_ext", false,-1, 1,0);
        tracep->declBus(c+8836,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_ABS_A", false,-1, 2,0);
        tracep->declBus(c+8835,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_ABS_B", false,-1, 2,0);
        tracep->declBus(c+8832,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_CHANGE_SIGN", false,-1, 2,0);
        tracep->declBus(c+8834,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_COMP", false,-1, 2,0);
        tracep->declBus(c+8845,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_FINISH", false,-1, 2,0);
        tracep->declBus(c+8833,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i MD_LAST", false,-1, 2,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i ibex_pkg_MD_OP_DIV", false,-1, 1,0);
        tracep->declBus(c+4796,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_a", false,-1, 15,0);
        tracep->declBus(c+4797,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_op_b", false,-1, 15,0);
        tracep->declBus(c+1046,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_q", false,-1, 1,0);
        tracep->declBus(c+1222,"opentitan_soc_top u_top u_core u_ibex_core ex_block_i gen_multdiv_fast multdiv_i gen_mult_fast mult_state_d", false,-1, 1,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rst_ni", false,-1);
        tracep->declBit(c+276,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_req_o", false,-1);
        tracep->declBit(c+6084,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_gnt_i", false,-1);
        tracep->declBit(c+6085,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_rvalid_i", false,-1);
        tracep->declBit(c+6087,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_err_i", false,-1);
        tracep->declBit(c+5,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_pmp_err_i", false,-1);
        tracep->declBus(c+1142,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_addr_o", false,-1, 31,0);
        tracep->declBit(c+885,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_we_o", false,-1);
        tracep->declBus(c+1141,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_be_o", false,-1, 3,0);
        tracep->declBus(c+1143,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_wdata_o", false,-1, 31,0);
        tracep->declBus(c+6086,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_rdata_i", false,-1, 31,0);
        tracep->declBit(c+885,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_we_i", false,-1);
        tracep->declBus(c+893,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_type_i", false,-1, 1,0);
        tracep->declBus(c+1148,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_wdata_i", false,-1, 31,0);
        tracep->declBit(c+894,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_sign_ext_i", false,-1);
        tracep->declBus(c+8221,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_rdata_o", false,-1, 31,0);
        tracep->declBit(c+8401,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_rdata_valid_o", false,-1);
        tracep->declBit(c+6800,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_req_i", false,-1);
        tracep->declBus(c+1144,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i adder_result_ex_i", false,-1, 31,0);
        tracep->declBit(c+8396,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i addr_incr_req_o", false,-1);
        tracep->declBus(c+859,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i addr_last_o", false,-1, 31,0);
        tracep->declBit(c+6092,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_req_done_o", false,-1);
        tracep->declBit(c+6094,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_resp_valid_o", false,-1);
        tracep->declBit(c+6088,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i load_err_o", false,-1);
        tracep->declBit(c+6089,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i store_err_o", false,-1);
        tracep->declBit(c+289,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i busy_o", false,-1);
        tracep->declBit(c+7411,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i perf_load_o", false,-1);
        tracep->declBit(c+7412,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i perf_store_o", false,-1);
        tracep->declBus(c+1144,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_addr", false,-1, 31,0);
        tracep->declBus(c+1142,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_addr_w_aligned", false,-1, 31,0);
        tracep->declBus(c+859,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i addr_last_q", false,-1, 31,0);
        tracep->declBit(c+6807,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i addr_update", false,-1);
        tracep->declBit(c+6808,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i ctrl_update", false,-1);
        tracep->declBit(c+6809,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rdata_update", false,-1);
        tracep->declBus(c+1047,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rdata_q", false,-1, 31,8);
        tracep->declBus(c+866,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rdata_offset_q", false,-1, 1,0);
        tracep->declBus(c+290,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_type_q", false,-1, 1,0);
        tracep->declBit(c+291,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_sign_ext_q", false,-1);
        tracep->declBit(c+292,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_we_q", false,-1);
        tracep->declBus(c+1164,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_offset", false,-1, 1,0);
        tracep->declBus(c+1141,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_be", false,-1, 3,0);
        tracep->declBus(c+1143,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_wdata", false,-1, 31,0);
        tracep->declBus(c+8221,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_rdata_ext", false,-1, 31,0);
        tracep->declBus(c+8461,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rdata_w_ext", false,-1, 31,0);
        tracep->declBus(c+8462,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rdata_h_ext", false,-1, 31,0);
        tracep->declBus(c+8463,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i rdata_b_ext", false,-1, 31,0);
        tracep->declBit(c+1258,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i split_misaligned_access", false,-1);
        tracep->declBit(c+293,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i handle_misaligned_q", false,-1);
        tracep->declBit(c+6120,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i handle_misaligned_d", false,-1);
        tracep->declBit(c+1048,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i pmp_err_q", false,-1);
        tracep->declBit(c+6810,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i pmp_err_d", false,-1);
        tracep->declBit(c+8464,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_err_q", false,-1);
        tracep->declBit(c+6811,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i lsu_err_d", false,-1);
        tracep->declBit(c+6121,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i data_or_pmp_err", false,-1);
        tracep->declBus(c+294,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i ls_fsm_cs", false,-1, 2,0);
        tracep->declBus(c+6122,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i ls_fsm_ns", false,-1, 2,0);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i IDLE", false,-1, 2,0);
        tracep->declBus(c+8834,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i WAIT_GNT", false,-1, 2,0);
        tracep->declBus(c+8836,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i WAIT_GNT_MIS", false,-1, 2,0);
        tracep->declBus(c+8835,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i WAIT_RVALID_MIS", false,-1, 2,0);
        tracep->declBus(c+8833,"opentitan_soc_top u_top u_core u_ibex_core load_store_unit_i WAIT_RVALID_MIS_GNTS_DONE", false,-1, 2,0);
        tracep->declBus(c+8801,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i WritebackStage", false,-1, 0,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rst_ni", false,-1);
        tracep->declBit(c+6096,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i en_wb_i", false,-1);
        tracep->declBus(c+895,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i instr_type_wb_i", false,-1, 1,0);
        tracep->declBus(c+872,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i pc_id_i", false,-1, 31,0);
        tracep->declBit(c+871,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i instr_is_compressed_id_i", false,-1);
        tracep->declBit(c+8391,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i instr_perf_count_id_i", false,-1);
        tracep->declBit(c+6090,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i ready_wb_o", false,-1);
        tracep->declBit(c+882,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_write_wb_o", false,-1);
        tracep->declBit(c+1068,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i outstanding_load_wb_o", false,-1);
        tracep->declBit(c+8406,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i outstanding_store_wb_o", false,-1);
        tracep->declBus(c+850,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i pc_wb_o", false,-1, 31,0);
        tracep->declBit(c+6098,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i perf_instr_ret_wb_o", false,-1);
        tracep->declBit(c+8409,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i perf_instr_ret_compressed_wb_o", false,-1);
        tracep->declBus(c+873,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_waddr_id_i", false,-1, 4,0);
        tracep->declBus(c+8402,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_id_i", false,-1, 31,0);
        tracep->declBit(c+8403,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_we_id_i", false,-1);
        tracep->declBus(c+8221,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_lsu_i", false,-1, 31,0);
        tracep->declBit(c+8401,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_we_lsu_i", false,-1);
        tracep->declBus(c+851,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_fwd_wb_o", false,-1, 31,0);
        tracep->declBus(c+849,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_waddr_wb_o", false,-1, 4,0);
        tracep->declBus(c+8220,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_wb_o", false,-1, 31,0);
        tracep->declBit(c+8387,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_we_wb_o", false,-1);
        tracep->declBit(c+6094,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i lsu_resp_valid_i", false,-1);
        tracep->declBit(c+6095,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i lsu_resp_err_i", false,-1);
        tracep->declBit(c+8408,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i instr_done_wb_o", false,-1);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+8465+i*1,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_wb_mux", true,(i+0), 31,0);}}
        tracep->declBus(c+8467,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i rf_wdata_wb_mux_we", false,-1, 1,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i ibex_pkg_WB_INSTR_LOAD", false,-1, 1,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i ibex_pkg_WB_INSTR_OTHER", false,-1, 1,0);
        tracep->declBus(c+8830,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i ibex_pkg_WB_INSTR_STORE", false,-1, 1,0);
        tracep->declBus(c+851,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage rf_wdata_wb_q", false,-1, 31,0);
        tracep->declBit(c+852,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage rf_we_wb_q", false,-1);
        tracep->declBus(c+849,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage rf_waddr_wb_q", false,-1, 4,0);
        tracep->declBit(c+6123,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_done", false,-1);
        tracep->declBit(c+867,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_valid_q", false,-1);
        tracep->declBus(c+850,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_pc_q", false,-1, 31,0);
        tracep->declBit(c+853,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_compressed_q", false,-1);
        tracep->declBit(c+288,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_count_q", false,-1);
        tracep->declBus(c+854,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_instr_type_q", false,-1, 1,0);
        tracep->declBit(c+8468,"opentitan_soc_top u_top u_core u_ibex_core wb_stage_i g_writeback_stage wb_valid_d", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i DbgTriggerEn", false,-1, 0,0);
        tracep->declBus(c+8662,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i DbgHwBreakNum", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i DataIndTiming", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i DummyInstructions", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ShadowCSR", false,-1, 0,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ICache", false,-1, 0,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i MHPMCounterNum", false,-1, 31,0);
        tracep->declBus(c+8798,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i MHPMCounterWidth", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i PMPEnable", false,-1, 0,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i PMPGranularity", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i PMPNumRegions", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i RV32E", false,-1, 0,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_RV32MFast", false,-1, 31,0);
        tracep->declBus(c+8799,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i RV32M", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_RV32BNone", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i RV32B", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i rst_ni", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i hart_id_i", false,-1, 31,0);
        tracep->declBus(c+1033,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i priv_mode_id_o", false,-1, 1,0);
        tracep->declBus(c+7055,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i priv_mode_if_o", false,-1, 1,0);
        tracep->declBus(c+1034,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i priv_mode_lsu_o", false,-1, 1,0);
        tracep->declBit(c+1032,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mstatus_tw_o", false,-1);
        tracep->declBus(c+1031,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mtvec_o", false,-1, 31,0);
        tracep->declBit(c+7516,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mtvec_init_i", false,-1);
        tracep->declBus(c+8795,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i boot_addr_i", false,-1, 31,0);
        tracep->declBit(c+892,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_access_i", false,-1);
        tracep->declBus(c+1246,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_addr_i", false,-1, 11,0);
        tracep->declBus(c+1145,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_wdata_i", false,-1, 31,0);
        tracep->declBus(c+1209,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_op_i", false,-1, 1,0);
        tracep->declBit(c+6091,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_op_en_i", false,-1);
        tracep->declBus(c+1252,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_rdata_o", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i irq_software_i", false,-1);
        tracep->declBit(c+8782,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i irq_timer_i", false,-1);
        tracep->declBit(c+990,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i irq_external_i", false,-1);
        tracep->declBus(c+8796,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i irq_fast_i", false,-1, 14,0);
        tracep->declBit(c+1177,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i nmi_mode_i", false,-1);
        tracep->declBit(c+1198,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i irq_pending_o", false,-1);
        tracep->declBus(c+1199,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i irqs_o", false,-1, 17,0);
        tracep->declBit(c+1029,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mstatus_mie_o", false,-1);
        tracep->declBus(c+1069,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mepc_o", false,-1, 31,0);
        tracep->declBus(c+8827,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_pmp_cfg_o", false,-1, -1,0);
        tracep->declBus(c+8826,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_pmp_addr_o", false,-1, -1,0);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_pmp_mseccfg_o", false,-1, 2,0);
        tracep->declBit(c+1035,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i debug_mode_i", false,-1);
        tracep->declBus(c+1137,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i debug_cause_i", false,-1, 2,0);
        tracep->declBit(c+1138,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i debug_csr_save_i", false,-1);
        tracep->declBus(c+1030,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_depc_o", false,-1, 31,0);
        tracep->declBit(c+1036,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i debug_single_step_o", false,-1);
        tracep->declBit(c+1037,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i debug_ebreakm_o", false,-1);
        tracep->declBit(c+1038,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i debug_ebreaku_o", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i trigger_match_o", false,-1);
        tracep->declBus(c+8393,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pc_if_i", false,-1, 31,0);
        tracep->declBus(c+872,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pc_id_i", false,-1, 31,0);
        tracep->declBus(c+850,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pc_wb_i", false,-1, 31,0);
        tracep->declBit(c+1025,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i data_ind_timing_o", false,-1);
        tracep->declBit(c+1026,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dummy_instr_en_o", false,-1);
        tracep->declBus(c+1027,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dummy_instr_mask_o", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dummy_instr_seed_en_o", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dummy_instr_seed_o", false,-1, 31,0);
        tracep->declBit(c+1028,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i icache_enable_o", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_shadow_err_o", false,-1);
        tracep->declBit(c+8407,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_save_if_i", false,-1);
        tracep->declBit(c+7049,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_save_id_i", false,-1);
        tracep->declBit(c+1203,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_save_wb_i", false,-1);
        tracep->declBit(c+7050,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_restore_mret_i", false,-1);
        tracep->declBit(c+7051,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_restore_dret_i", false,-1);
        tracep->declBit(c+1244,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_save_cause_i", false,-1);
        tracep->declBus(c+1243,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mcause_i", false,-1, 5,0);
        tracep->declBus(c+7052,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_mtval_i", false,-1, 31,0);
        tracep->declBit(c+1266,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i illegal_csr_insn_o", false,-1);
        tracep->declBit(c+6098,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i instr_ret_i", false,-1);
        tracep->declBit(c+8409,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i instr_ret_compressed_i", false,-1);
        tracep->declBit(c+8410,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i iside_wait_i", false,-1);
        tracep->declBit(c+8412,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i jump_i", false,-1);
        tracep->declBit(c+8413,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i branch_i", false,-1);
        tracep->declBit(c+8414,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i branch_taken_i", false,-1);
        tracep->declBit(c+7411,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mem_load_i", false,-1);
        tracep->declBit(c+7412,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mem_store_i", false,-1);
        tracep->declBit(c+8411,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dside_wait_i", false,-1);
        tracep->declBit(c+1225,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mul_wait_i", false,-1);
        tracep->declBit(c+1226,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i div_wait_i", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i RV32BEnabled", false,-1, 31,0);
        tracep->declBus(c+8800,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_RV32MNone", false,-1, 31,0);
        tracep->declBus(c+8662,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i RV32MEnabled", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i PMPAddrWidth", false,-1, 31,0);
        tracep->declBus(c+8830,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MISA_MXL", false,-1, 1,0);
        tracep->declBus(c+8929,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i MISA_VALUE", false,-1, 31,0);
        tracep->declBus(c+7056,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i exception_pc", false,-1, 31,0);
        tracep->declBus(c+1033,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i priv_lvl_q", false,-1, 1,0);
        tracep->declBus(c+7055,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i priv_lvl_d", false,-1, 1,0);
        tracep->declBus(c+1049,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstatus_q", false,-1, 5,0);
        tracep->declBus(c+8222,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstatus_d", false,-1, 5,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstatus_err", false,-1);
        tracep->declBit(c+8252,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstatus_en", false,-1);
        tracep->declBus(c+1191,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mie_q", false,-1, 17,0);
        tracep->declBus(c+7057,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mie_d", false,-1, 17,0);
        tracep->declBit(c+8238,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mie_en", false,-1);
        tracep->declBus(c+1050,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mscratch_q", false,-1, 31,0);
        tracep->declBit(c+8253,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mscratch_en", false,-1);
        tracep->declBus(c+1069,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mepc_q", false,-1, 31,0);
        tracep->declBus(c+7058,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mepc_d", false,-1, 31,0);
        tracep->declBit(c+8239,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mepc_en", false,-1);
        tracep->declBus(c+1072,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcause_q", false,-1, 5,0);
        tracep->declBus(c+7059,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcause_d", false,-1, 5,0);
        tracep->declBit(c+8240,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcause_en", false,-1);
        tracep->declBus(c+1051,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtval_q", false,-1, 31,0);
        tracep->declBus(c+7060,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtval_d", false,-1, 31,0);
        tracep->declBit(c+8241,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtval_en", false,-1);
        tracep->declBus(c+1031,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtvec_q", false,-1, 31,0);
        tracep->declBus(c+8469,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtvec_d", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtvec_err", false,-1);
        tracep->declBit(c+8242,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mtvec_en", false,-1);
        tracep->declBus(c+1196,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mip", false,-1, 17,0);
        tracep->declBus(c+1052,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dcsr_q", false,-1, 31,0);
        tracep->declBus(c+6812,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dcsr_d", false,-1, 31,0);
        tracep->declBit(c+8243,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dcsr_en", false,-1);
        tracep->declBus(c+1030,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i depc_q", false,-1, 31,0);
        tracep->declBus(c+7061,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i depc_d", false,-1, 31,0);
        tracep->declBit(c+8244,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i depc_en", false,-1);
        tracep->declBus(c+1053,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dscratch0_q", false,-1, 31,0);
        tracep->declBus(c+1054,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dscratch1_q", false,-1, 31,0);
        tracep->declBit(c+6813,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dscratch0_en", false,-1);
        tracep->declBit(c+6814,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i dscratch1_en", false,-1);
        tracep->declBus(c+1192,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_q", false,-1, 2,0);
        tracep->declBus(c+1208,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_d", false,-1, 2,0);
        tracep->declBit(c+7062,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_en", false,-1);
        tracep->declBus(c+1055,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_epc_q", false,-1, 31,0);
        tracep->declBus(c+1069,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_epc_d", false,-1, 31,0);
        tracep->declBus(c+1056,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_cause_q", false,-1, 5,0);
        tracep->declBus(c+1072,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mstack_cause_d", false,-1, 5,0);
        tracep->declBus(c+8930,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MAX_REGIONS", false,-1, 31,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+6+i*1,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pmp_addr_rdata", true,(i+0), 31,0);}}
        tracep->declBus(c+8806,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_CFG_W", false,-1, 31,0);
        {int i; for (i=0; i<16; i++) {
                tracep->declBus(c+22+i*1,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pmp_cfg_rdata", true,(i+0), 7,0);}}
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pmp_csr_err", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i pmp_mseccfg", false,-1, 2,0);
        tracep->declBus(c+1057,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcountinhibit", false,-1, 31,0);
        tracep->declBus(c+8470,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcountinhibit_d", false,-1, 2,0);
        tracep->declBus(c+1058,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcountinhibit_q", false,-1, 2,0);
        tracep->declBit(c+8245,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcountinhibit_we", false,-1);
        {int i; for (i=0; i<32; i++) {
                tracep->declQuad(c+1073+i*2,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounter", true,(i+0), 63,0);}}
        tracep->declBus(c+8254,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounter_we", false,-1, 31,0);
        tracep->declBus(c+8255,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounterh_we", false,-1, 31,0);
        tracep->declBus(c+8256,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounter_incr", false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+38+i*1,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mhpmevent", true,(i+0), 31,0);}}
        tracep->declBus(c+1250,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mhpmcounter_idx", false,-1, 4,0);
        tracep->declBit(c+8257,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i unused_mhpmcounter_we_1", false,-1);
        tracep->declBit(c+8258,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i unused_mhpmcounterh_we_1", false,-1);
        tracep->declBit(c+8259,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i unused_mhpmcounter_incr_1", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i tselect_rdata", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i tmatch_control_rdata", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i tmatch_value_rdata", false,-1, 31,0);
        tracep->declBus(c+1059,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_q", false,-1, 5,0);
        tracep->declBus(c+70,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_d", false,-1, 5,0);
        tracep->declBus(c+1260,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_wdata", false,-1, 5,0);
        tracep->declBit(c+8260,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_we", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i cpuctrl_err", false,-1);
        tracep->declBus(c+1261,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_wdata_int", false,-1, 31,0);
        tracep->declBus(c+1252,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_rdata_int", false,-1, 31,0);
        tracep->declBit(c+6124,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_we_int", false,-1);
        tracep->declBit(c+1242,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_wr", false,-1);
        tracep->declBit(c+1259,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i illegal_csr", false,-1);
        tracep->declBit(c+8471,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i illegal_csr_priv", false,-1);
        tracep->declBit(c+8472,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i illegal_csr_write", false,-1);
        tracep->declBus(c+8814,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i unused_boot_addr", false,-1, 7,0);
        tracep->declBus(c+1251,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i unused_csr_addr", false,-1, 2,0);
        tracep->declBus(c+1246,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i csr_addr", false,-1, 11,0);
        tracep->declBus(c+8931,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MEIX_BIT", false,-1, 31,0);
        tracep->declBus(c+8932,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MFIX_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+8930,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MFIX_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFG_MML_BIT", false,-1, 31,0);
        tracep->declBus(c+8662,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFG_MMWP_BIT", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFG_RLB_BIT", false,-1, 31,0);
        tracep->declBus(c+8810,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSIX_BIT", false,-1, 31,0);
        tracep->declBus(c+8810,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MIE_BIT", false,-1, 31,0);
        tracep->declBus(c+8933,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MPIE_BIT", false,-1, 31,0);
        tracep->declBus(c+8934,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MPP_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+8931,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MPP_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+8935,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_MPRV_BIT", false,-1, 31,0);
        tracep->declBus(c+8936,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS_TW_BIT", false,-1, 31,0);
        tracep->declBus(c+8933,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MTIX_BIT", false,-1, 31,0);
        tracep->declBus(c+8937,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_CPUCTRL", false,-1, 11,0);
        tracep->declBus(c+8846,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_DCSR", false,-1, 11,0);
        tracep->declBus(c+8847,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_DPC", false,-1, 11,0);
        tracep->declBus(c+8848,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_DSCRATCH0", false,-1, 11,0);
        tracep->declBus(c+8849,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_DSCRATCH1", false,-1, 11,0);
        tracep->declBus(c+8938,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCAUSE", false,-1, 11,0);
        tracep->declBus(c+8939,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCONTEXT", false,-1, 11,0);
        tracep->declBus(c+8940,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCOUNTEREN", false,-1, 11,0);
        tracep->declBus(c+8941,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCOUNTINHIBIT", false,-1, 11,0);
        tracep->declBus(c+8942,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCYCLE", false,-1, 11,0);
        tracep->declBus(c+8943,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MCYCLEH", false,-1, 11,0);
        tracep->declBus(c+8944,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MEPC", false,-1, 11,0);
        tracep->declBus(c+8945,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHARTID", false,-1, 11,0);
        tracep->declBus(c+8946,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER10", false,-1, 11,0);
        tracep->declBus(c+8947,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER10H", false,-1, 11,0);
        tracep->declBus(c+8948,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER11", false,-1, 11,0);
        tracep->declBus(c+8949,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER11H", false,-1, 11,0);
        tracep->declBus(c+8950,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER12", false,-1, 11,0);
        tracep->declBus(c+8951,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER12H", false,-1, 11,0);
        tracep->declBus(c+8952,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER13", false,-1, 11,0);
        tracep->declBus(c+8953,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER13H", false,-1, 11,0);
        tracep->declBus(c+8954,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER14", false,-1, 11,0);
        tracep->declBus(c+8955,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER14H", false,-1, 11,0);
        tracep->declBus(c+8956,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER15", false,-1, 11,0);
        tracep->declBus(c+8957,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER15H", false,-1, 11,0);
        tracep->declBus(c+8958,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER16", false,-1, 11,0);
        tracep->declBus(c+8959,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER16H", false,-1, 11,0);
        tracep->declBus(c+8960,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER17", false,-1, 11,0);
        tracep->declBus(c+8961,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER17H", false,-1, 11,0);
        tracep->declBus(c+8962,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER18", false,-1, 11,0);
        tracep->declBus(c+8963,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER18H", false,-1, 11,0);
        tracep->declBus(c+8964,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER19", false,-1, 11,0);
        tracep->declBus(c+8965,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER19H", false,-1, 11,0);
        tracep->declBus(c+8966,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER20", false,-1, 11,0);
        tracep->declBus(c+8967,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER20H", false,-1, 11,0);
        tracep->declBus(c+8968,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER21", false,-1, 11,0);
        tracep->declBus(c+8969,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER21H", false,-1, 11,0);
        tracep->declBus(c+8970,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER22", false,-1, 11,0);
        tracep->declBus(c+8971,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER22H", false,-1, 11,0);
        tracep->declBus(c+8972,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER23", false,-1, 11,0);
        tracep->declBus(c+8973,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER23H", false,-1, 11,0);
        tracep->declBus(c+8974,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER24", false,-1, 11,0);
        tracep->declBus(c+8975,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER24H", false,-1, 11,0);
        tracep->declBus(c+8976,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER25", false,-1, 11,0);
        tracep->declBus(c+8977,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER25H", false,-1, 11,0);
        tracep->declBus(c+8978,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER26", false,-1, 11,0);
        tracep->declBus(c+8979,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER26H", false,-1, 11,0);
        tracep->declBus(c+8980,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER27", false,-1, 11,0);
        tracep->declBus(c+8981,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER27H", false,-1, 11,0);
        tracep->declBus(c+8982,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER28", false,-1, 11,0);
        tracep->declBus(c+8983,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER28H", false,-1, 11,0);
        tracep->declBus(c+8984,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER29", false,-1, 11,0);
        tracep->declBus(c+8985,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER29H", false,-1, 11,0);
        tracep->declBus(c+8986,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER3", false,-1, 11,0);
        tracep->declBus(c+8987,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER30", false,-1, 11,0);
        tracep->declBus(c+8988,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER30H", false,-1, 11,0);
        tracep->declBus(c+8989,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER31", false,-1, 11,0);
        tracep->declBus(c+8990,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER31H", false,-1, 11,0);
        tracep->declBus(c+8991,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER3H", false,-1, 11,0);
        tracep->declBus(c+8992,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER4", false,-1, 11,0);
        tracep->declBus(c+8993,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER4H", false,-1, 11,0);
        tracep->declBus(c+8994,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER5", false,-1, 11,0);
        tracep->declBus(c+8995,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER5H", false,-1, 11,0);
        tracep->declBus(c+8996,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER6", false,-1, 11,0);
        tracep->declBus(c+8997,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER6H", false,-1, 11,0);
        tracep->declBus(c+8998,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER7", false,-1, 11,0);
        tracep->declBus(c+8999,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER7H", false,-1, 11,0);
        tracep->declBus(c+9000,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER8", false,-1, 11,0);
        tracep->declBus(c+9001,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER8H", false,-1, 11,0);
        tracep->declBus(c+9002,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER9", false,-1, 11,0);
        tracep->declBus(c+9003,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMCOUNTER9H", false,-1, 11,0);
        tracep->declBus(c+9004,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT10", false,-1, 11,0);
        tracep->declBus(c+9005,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT11", false,-1, 11,0);
        tracep->declBus(c+9006,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT12", false,-1, 11,0);
        tracep->declBus(c+9007,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT13", false,-1, 11,0);
        tracep->declBus(c+9008,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT14", false,-1, 11,0);
        tracep->declBus(c+9009,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT15", false,-1, 11,0);
        tracep->declBus(c+9010,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT16", false,-1, 11,0);
        tracep->declBus(c+9011,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT17", false,-1, 11,0);
        tracep->declBus(c+9012,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT18", false,-1, 11,0);
        tracep->declBus(c+9013,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT19", false,-1, 11,0);
        tracep->declBus(c+9014,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT20", false,-1, 11,0);
        tracep->declBus(c+9015,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT21", false,-1, 11,0);
        tracep->declBus(c+9016,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT22", false,-1, 11,0);
        tracep->declBus(c+9017,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT23", false,-1, 11,0);
        tracep->declBus(c+9018,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT24", false,-1, 11,0);
        tracep->declBus(c+9019,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT25", false,-1, 11,0);
        tracep->declBus(c+9020,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT26", false,-1, 11,0);
        tracep->declBus(c+9021,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT27", false,-1, 11,0);
        tracep->declBus(c+9022,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT28", false,-1, 11,0);
        tracep->declBus(c+9023,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT29", false,-1, 11,0);
        tracep->declBus(c+9024,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT3", false,-1, 11,0);
        tracep->declBus(c+9025,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT30", false,-1, 11,0);
        tracep->declBus(c+9026,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT31", false,-1, 11,0);
        tracep->declBus(c+9027,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT4", false,-1, 11,0);
        tracep->declBus(c+9028,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT5", false,-1, 11,0);
        tracep->declBus(c+9029,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT6", false,-1, 11,0);
        tracep->declBus(c+9030,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT7", false,-1, 11,0);
        tracep->declBus(c+9031,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT8", false,-1, 11,0);
        tracep->declBus(c+9032,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MHPMEVENT9", false,-1, 11,0);
        tracep->declBus(c+8850,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MIE", false,-1, 11,0);
        tracep->declBus(c+9033,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MINSTRET", false,-1, 11,0);
        tracep->declBus(c+9034,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MINSTRETH", false,-1, 11,0);
        tracep->declBus(c+9035,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MIP", false,-1, 11,0);
        tracep->declBus(c+9036,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MISA", false,-1, 11,0);
        tracep->declBus(c+9037,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSCRATCH", false,-1, 11,0);
        tracep->declBus(c+9038,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFG", false,-1, 11,0);
        tracep->declBus(c+9039,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSECCFGH", false,-1, 11,0);
        tracep->declBus(c+8851,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MSTATUS", false,-1, 11,0);
        tracep->declBus(c+9040,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MTVAL", false,-1, 11,0);
        tracep->declBus(c+9041,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_MTVEC", false,-1, 11,0);
        tracep->declBus(c+9042,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR0", false,-1, 11,0);
        tracep->declBus(c+9043,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR1", false,-1, 11,0);
        tracep->declBus(c+9044,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR10", false,-1, 11,0);
        tracep->declBus(c+9045,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR11", false,-1, 11,0);
        tracep->declBus(c+9046,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR12", false,-1, 11,0);
        tracep->declBus(c+9047,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR13", false,-1, 11,0);
        tracep->declBus(c+9048,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR14", false,-1, 11,0);
        tracep->declBus(c+9049,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR15", false,-1, 11,0);
        tracep->declBus(c+9050,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR2", false,-1, 11,0);
        tracep->declBus(c+9051,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR3", false,-1, 11,0);
        tracep->declBus(c+9052,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR4", false,-1, 11,0);
        tracep->declBus(c+9053,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR5", false,-1, 11,0);
        tracep->declBus(c+9054,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR6", false,-1, 11,0);
        tracep->declBus(c+9055,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR7", false,-1, 11,0);
        tracep->declBus(c+9056,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR8", false,-1, 11,0);
        tracep->declBus(c+9057,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPADDR9", false,-1, 11,0);
        tracep->declBus(c+9058,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPCFG0", false,-1, 11,0);
        tracep->declBus(c+9059,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPCFG1", false,-1, 11,0);
        tracep->declBus(c+9060,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPCFG2", false,-1, 11,0);
        tracep->declBus(c+9061,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_PMPCFG3", false,-1, 11,0);
        tracep->declBus(c+9062,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_SCONTEXT", false,-1, 11,0);
        tracep->declBus(c+9063,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_SECURESEED", false,-1, 11,0);
        tracep->declBus(c+9064,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_TDATA1", false,-1, 11,0);
        tracep->declBus(c+9065,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_TDATA2", false,-1, 11,0);
        tracep->declBus(c+9066,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_TDATA3", false,-1, 11,0);
        tracep->declBus(c+9067,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_TSELECT", false,-1, 11,0);
        tracep->declBus(c+8831,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PRIV_LVL_M", false,-1, 1,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PRIV_LVL_U", false,-1, 1,0);
        tracep->declBus(c+8919,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_XDEBUGVER_STD", false,-1, 3,0);
        tracep->declBus(c+8831,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OP_CLEAR", false,-1, 1,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OP_READ", false,-1, 1,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OP_SET", false,-1, 1,0);
        tracep->declBus(c+8830,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OP_WRITE", false,-1, 1,0);
        tracep->declBus(c+8879,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i MSTATUS_RST_VAL", false,-1, 5,0);
        tracep->declBus(c+8828,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_DBG_CAUSE_NONE", false,-1, 2,0);
        tracep->declBus(c+9068,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i DCSR_RESET_VAL", false,-1, 31,0);
        tracep->declBus(c+8833,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i MSTACK_RESET_VAL", false,-1, 2,0);
        tracep->declBus(c+9042,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OFF_PMP_ADDR", false,-1, 11,0);
        tracep->declBus(c+9058,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_CSR_OFF_PMP_CFG", false,-1, 11,0);
        tracep->declBus(c+8829,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MODE_NA4", false,-1, 1,0);
        tracep->declBus(c+8831,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MODE_NAPOT", false,-1, 1,0);
        tracep->declBus(c+8813,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MODE_OFF", false,-1, 1,0);
        tracep->declBus(c+8830,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i ibex_pkg_PMP_MODE_TOR", false,-1, 1,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[0] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[1] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[2] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[3] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[4] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[5] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[6] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[7] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[8] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[9] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[10] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[11] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[12] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[13] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[14] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_no_pmp_tieoffs g_rdata[15] sv2v_tmp_313D8", false,-1, 32,1);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_mhpmcounter_incr sv2v_autoblock_7 i", false,-1, 31,0);
        tracep->declBus(c+9069,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_mhpmevent sv2v_autoblock_8 i", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_mhpmevent sv2v_autoblock_9 i", false,-1, 31,0);
        tracep->declBus(c+8261,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_we", false,-1, 28,0);
        tracep->declBus(c+8262,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounterh_we", false,-1, 28,0);
        tracep->declBus(c+8263,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i g_mcountinhibit_reduced unused_mhphcounter_incr", false,-1, 28,0);
        tracep->declBit(c+1262,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_no_dit unused_dit", false,-1);
        tracep->declBit(c+1263,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_no_dummy unused_dummy_en", false,-1);
        tracep->declBus(c+1264,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_no_dummy unused_dummy_mask", false,-1, 2,0);
        tracep->declBit(c+1265,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i gen_no_icache unused_icen", false,-1);
        tracep->declBus(c+9070,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+8879,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr rst_ni", false,-1);
        tracep->declBus(c+8222,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+8252,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr wr_en_i", false,-1);
        tracep->declBus(c+1049,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr rd_error_o", false,-1);
        tracep->declBus(c+1049,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstatus_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr rst_ni", false,-1);
        tracep->declBus(c+7058,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+8239,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr wr_en_i", false,-1);
        tracep->declBus(c+1069,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr rd_error_o", false,-1);
        tracep->declBus(c+1069,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mepc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+9071,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+9072,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr ResetValue", false,-1, 17,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr rst_ni", false,-1);
        tracep->declBus(c+7057,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr wr_data_i", false,-1, 17,0);
        tracep->declBit(c+8238,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr wr_en_i", false,-1);
        tracep->declBus(c+1191,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr rd_data_o", false,-1, 17,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr rd_error_o", false,-1);
        tracep->declBus(c+1191,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mie_csr rdata_q", false,-1, 17,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr rst_ni", false,-1);
        tracep->declBus(c+1261,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+8253,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr wr_en_i", false,-1);
        tracep->declBus(c+1050,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr rd_error_o", false,-1);
        tracep->declBus(c+1050,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mscratch_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+9070,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+8855,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr rst_ni", false,-1);
        tracep->declBus(c+7059,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+8240,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr wr_en_i", false,-1);
        tracep->declBus(c+1072,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr rd_error_o", false,-1);
        tracep->declBus(c+1072,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mcause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr rst_ni", false,-1);
        tracep->declBus(c+7060,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+8241,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr wr_en_i", false,-1);
        tracep->declBus(c+1051,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr rd_error_o", false,-1);
        tracep->declBus(c+1051,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtval_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+8662,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr rst_ni", false,-1);
        tracep->declBus(c+8469,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+8242,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr wr_en_i", false,-1);
        tracep->declBus(c+1031,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr rd_error_o", false,-1);
        tracep->declBus(c+1031,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mtvec_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+9068,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr rst_ni", false,-1);
        tracep->declBus(c+6812,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+8243,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr wr_en_i", false,-1);
        tracep->declBus(c+1052,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr rd_error_o", false,-1);
        tracep->declBus(c+1052,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dcsr_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr rst_ni", false,-1);
        tracep->declBus(c+7061,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+8244,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr wr_en_i", false,-1);
        tracep->declBus(c+1030,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr rd_error_o", false,-1);
        tracep->declBus(c+1030,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_depc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr rst_ni", false,-1);
        tracep->declBus(c+1261,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+6813,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr wr_en_i", false,-1);
        tracep->declBus(c+1053,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr rd_error_o", false,-1);
        tracep->declBus(c+1053,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch0_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr rst_ni", false,-1);
        tracep->declBus(c+1261,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+6814,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr wr_en_i", false,-1);
        tracep->declBus(c+1054,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr rd_error_o", false,-1);
        tracep->declBus(c+1054,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_dscratch1_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+8810,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+8833,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr ResetValue", false,-1, 2,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr rst_ni", false,-1);
        tracep->declBus(c+1208,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr wr_data_i", false,-1, 2,0);
        tracep->declBit(c+7062,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr wr_en_i", false,-1);
        tracep->declBus(c+1192,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr rd_data_o", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr rd_error_o", false,-1);
        tracep->declBus(c+1192,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_csr rdata_q", false,-1, 2,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+8794,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr ResetValue", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr rst_ni", false,-1);
        tracep->declBus(c+1069,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr wr_data_i", false,-1, 31,0);
        tracep->declBit(c+7062,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr wr_en_i", false,-1);
        tracep->declBus(c+1055,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr rd_data_o", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr rd_error_o", false,-1);
        tracep->declBus(c+1055,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_epc_csr rdata_q", false,-1, 31,0);
        tracep->declBus(c+9070,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+8855,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr rst_ni", false,-1);
        tracep->declBus(c+1072,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+7062,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr wr_en_i", false,-1);
        tracep->declBus(c+1056,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr rd_error_o", false,-1);
        tracep->declBus(c+1056,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_mstack_cause_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+9073,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i rst_ni", false,-1);
        tracep->declBit(c+8473,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+8264,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+8265,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_we_i", false,-1);
        tracep->declBus(c+1261,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+1060,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+1060,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+8266,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+8268,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+8270,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i we", false,-1);
        tracep->declQuad(c+8271,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+1060,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i mcycle_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+9073,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i CounterWidth", false,-1, 31,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i rst_ni", false,-1);
        tracep->declBit(c+8474,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_inc_i", false,-1);
        tracep->declBit(c+8273,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counterh_we_i", false,-1);
        tracep->declBit(c+8274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_we_i", false,-1);
        tracep->declBus(c+1261,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_val_i", false,-1, 31,0);
        tracep->declQuad(c+1062,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_val_o", false,-1, 63,0);
        tracep->declQuad(c+1062,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter", false,-1, 63,0);
        tracep->declQuad(c+8275,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_upd", false,-1, 63,0);
        tracep->declQuad(c+8277,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_load", false,-1, 63,0);
        tracep->declBit(c+8279,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i we", false,-1);
        tracep->declQuad(c+8280,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_d", false,-1, 63,0);
        tracep->declQuad(c+1062,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i minstret_counter_i counter_q", false,-1, 63,0);
        tracep->declBus(c+9070,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr Width", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr ShadowCopy", false,-1, 0,0);
        tracep->declBus(c+8855,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr ResetValue", false,-1, 5,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr rst_ni", false,-1);
        tracep->declBus(c+70,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr wr_data_i", false,-1, 5,0);
        tracep->declBit(c+8260,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr wr_en_i", false,-1);
        tracep->declBus(c+1059,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr rd_data_o", false,-1, 5,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr rd_error_o", false,-1);
        tracep->declBus(c+1059,"opentitan_soc_top u_top u_core u_ibex_core cs_registers_i u_cpuctrl_csr rdata_q", false,-1, 5,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i RV32E", false,-1, 0,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i DataWidth", false,-1, 31,0);
        tracep->declBus(c+8797,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i DummyInstructions", false,-1, 0,0);
        tracep->declBit(c+274,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i rst_ni", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i test_en_i", false,-1);
        tracep->declBit(c+8812,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i dummy_instr_id_i", false,-1);
        tracep->declBus(c+868,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i raddr_a_i", false,-1, 4,0);
        tracep->declBus(c+8388,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i rdata_a_o", false,-1, 31,0);
        tracep->declBus(c+869,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i raddr_b_i", false,-1, 4,0);
        tracep->declBus(c+8389,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i rdata_b_o", false,-1, 31,0);
        tracep->declBus(c+849,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i waddr_a_i", false,-1, 4,0);
        tracep->declBus(c+8220,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i wdata_a_i", false,-1, 31,0);
        tracep->declBit(c+8387,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i we_a_i", false,-1);
        tracep->declBus(c+9074,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i NUM_WORDS", false,-1, 31,0);
        tracep->declArray(c+927,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i rf_reg", false,-1, 1023,0);
        tracep->declArray(c+959,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i rf_reg_q", false,-1, 1023,32);
        tracep->declBus(c+8223,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i we_a_dec", false,-1, 31,1);
        tracep->declBit(c+8663,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i unused_test_en", false,-1);
        tracep->declBus(c+8803,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i we_a_decoder sv2v_autoblock_2 i", false,-1, 31,0);
        tracep->declBit(c+8812,"opentitan_soc_top u_top u_core gen_regfile_ff register_file_i g_normal_r0 unused_dummy_instr_id", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top u_top intr_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top u_top intr_interface clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top intr_interface rst_ni", false,-1);
        tracep->declBit(c+7513,"opentitan_soc_top u_top intr_interface req_i", false,-1);
        tracep->declBit(c+7407,"opentitan_soc_top u_top intr_interface gnt_o", false,-1);
        tracep->declBus(c+7514,"opentitan_soc_top u_top intr_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top u_top intr_interface we_i", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top u_top intr_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top u_top intr_interface be_i", false,-1, 3,0);
        tracep->declBit(c+7408,"opentitan_soc_top u_top intr_interface valid_o", false,-1);
        tracep->declBus(c+7409,"opentitan_soc_top u_top intr_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+7410,"opentitan_soc_top u_top intr_interface err_o", false,-1);
        tracep->declBit(c+7504,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_valid", false,-1);
        tracep->declBus(c+7505,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7506,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7507,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7508,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7509,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7510,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7511,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7512,"opentitan_soc_top u_top intr_interface tl_h_c_a\014 d_ready", false,-1);
        tracep->declBit(c+7389,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_valid", false,-1);
        tracep->declBus(c+7390,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7391,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7392,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7393,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7394,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7395,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7396,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 d_error", false,-1);
        tracep->declBit(c+7397,"opentitan_soc_top u_top intr_interface tl_h_c_d\014 a_ready", false,-1);
        tracep->declBus(c+9077,"opentitan_soc_top u_top intr_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+596,"opentitan_soc_top u_top intr_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+9076,"opentitan_soc_top u_top intr_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+7409,"opentitan_soc_top u_top intr_interface rddata", false,-1, 31,0);
        tracep->declBus(c+9078,"opentitan_soc_top u_top intr_interface genblk1 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+7439,"opentitan_soc_top u_top intr_interface genblk1 source_d", false,-1, 0,0);
        tracep->declBus(c+597,"opentitan_soc_top u_top intr_interface genblk1 source_q", false,-1, 0,0);
        tracep->declBus(c+9075,"opentitan_soc_top u_top data_interface MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top u_top data_interface clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_top data_interface rst_ni", false,-1);
        tracep->declBit(c+273,"opentitan_soc_top u_top data_interface req_i", false,-1);
        tracep->declBit(c+6084,"opentitan_soc_top u_top data_interface gnt_o", false,-1);
        tracep->declBus(c+1142,"opentitan_soc_top u_top data_interface addr_i", false,-1, 31,0);
        tracep->declBit(c+885,"opentitan_soc_top u_top data_interface we_i", false,-1);
        tracep->declBus(c+1143,"opentitan_soc_top u_top data_interface wdata_i", false,-1, 31,0);
        tracep->declBus(c+1141,"opentitan_soc_top u_top data_interface be_i", false,-1, 3,0);
        tracep->declBit(c+6085,"opentitan_soc_top u_top data_interface valid_o", false,-1);
        tracep->declBus(c+6086,"opentitan_soc_top u_top data_interface rdata_o", false,-1, 31,0);
        tracep->declBit(c+6087,"opentitan_soc_top u_top data_interface err_o", false,-1);
        tracep->declBit(c+1165,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_valid", false,-1);
        tracep->declBus(c+1166,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1167,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1168,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1169,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1170,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1171,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1172,"opentitan_soc_top u_top data_interface tl_h_c_a\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1173,"opentitan_soc_top u_top data_interface tl_h_c_a\014 d_ready", false,-1);
        tracep->declBit(c+6075,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_valid", false,-1);
        tracep->declBus(c+6076,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6077,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6078,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6079,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6080,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6081,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6082,"opentitan_soc_top u_top data_interface tl_h_c_d\014 d_error", false,-1);
        tracep->declBit(c+6083,"opentitan_soc_top u_top data_interface tl_h_c_d\014 a_ready", false,-1);
        tracep->declBus(c+9077,"opentitan_soc_top u_top data_interface WordSize", false,-1, 31,0);
        tracep->declBus(c+8475,"opentitan_soc_top u_top data_interface tl_source", false,-1, 7,0);
        tracep->declBus(c+8476,"opentitan_soc_top u_top data_interface tl_be", false,-1, 3,0);
        tracep->declBus(c+6086,"opentitan_soc_top u_top data_interface rddata", false,-1, 31,0);
        tracep->declBus(c+9078,"opentitan_soc_top u_top data_interface genblk1 ReqNumW", false,-1, 31,0);
        tracep->declBus(c+6125,"opentitan_soc_top u_top data_interface genblk1 source_d", false,-1, 0,0);
        tracep->declBus(c+8477,"opentitan_soc_top u_top data_interface genblk1 source_q", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch rst_ni", false,-1);
        tracep->declBit(c+7504,"opentitan_soc_top periph_switch tl_if_i\014 a_valid", false,-1);
        tracep->declBus(c+7505,"opentitan_soc_top periph_switch tl_if_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7506,"opentitan_soc_top periph_switch tl_if_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7507,"opentitan_soc_top periph_switch tl_if_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7508,"opentitan_soc_top periph_switch tl_if_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7509,"opentitan_soc_top periph_switch tl_if_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7510,"opentitan_soc_top periph_switch tl_if_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7511,"opentitan_soc_top periph_switch tl_if_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7512,"opentitan_soc_top periph_switch tl_if_i\014 d_ready", false,-1);
        tracep->declBit(c+7389,"opentitan_soc_top periph_switch tl_if_o\014 d_valid", false,-1);
        tracep->declBus(c+7390,"opentitan_soc_top periph_switch tl_if_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7391,"opentitan_soc_top periph_switch tl_if_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7392,"opentitan_soc_top periph_switch tl_if_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7393,"opentitan_soc_top periph_switch tl_if_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7394,"opentitan_soc_top periph_switch tl_if_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7395,"opentitan_soc_top periph_switch tl_if_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7396,"opentitan_soc_top periph_switch tl_if_o\014 d_error", false,-1);
        tracep->declBit(c+7397,"opentitan_soc_top periph_switch tl_if_o\014 a_ready", false,-1);
        tracep->declBit(c+1165,"opentitan_soc_top periph_switch tl_lsu_i\014 a_valid", false,-1);
        tracep->declBus(c+1166,"opentitan_soc_top periph_switch tl_lsu_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1167,"opentitan_soc_top periph_switch tl_lsu_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1168,"opentitan_soc_top periph_switch tl_lsu_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1169,"opentitan_soc_top periph_switch tl_lsu_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1170,"opentitan_soc_top periph_switch tl_lsu_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1171,"opentitan_soc_top periph_switch tl_lsu_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1172,"opentitan_soc_top periph_switch tl_lsu_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1173,"opentitan_soc_top periph_switch tl_lsu_i\014 d_ready", false,-1);
        tracep->declBit(c+6075,"opentitan_soc_top periph_switch tl_lsu_o\014 d_valid", false,-1);
        tracep->declBus(c+6076,"opentitan_soc_top periph_switch tl_lsu_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6077,"opentitan_soc_top periph_switch tl_lsu_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6078,"opentitan_soc_top periph_switch tl_lsu_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6079,"opentitan_soc_top periph_switch tl_lsu_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6080,"opentitan_soc_top periph_switch tl_lsu_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6081,"opentitan_soc_top periph_switch tl_lsu_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6082,"opentitan_soc_top periph_switch tl_lsu_o\014 d_error", false,-1);
        tracep->declBit(c+6083,"opentitan_soc_top periph_switch tl_lsu_o\014 a_ready", false,-1);
        tracep->declBit(c+824,"opentitan_soc_top periph_switch tl_dm_sba_i\014 a_valid", false,-1);
        tracep->declBus(c+825,"opentitan_soc_top periph_switch tl_dm_sba_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+826,"opentitan_soc_top periph_switch tl_dm_sba_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+827,"opentitan_soc_top periph_switch tl_dm_sba_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+828,"opentitan_soc_top periph_switch tl_dm_sba_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+829,"opentitan_soc_top periph_switch tl_dm_sba_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+830,"opentitan_soc_top periph_switch tl_dm_sba_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+831,"opentitan_soc_top periph_switch tl_dm_sba_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+832,"opentitan_soc_top periph_switch tl_dm_sba_i\014 d_ready", false,-1);
        tracep->declBit(c+7530,"opentitan_soc_top periph_switch tl_dm_sba_o\014 d_valid", false,-1);
        tracep->declBus(c+7531,"opentitan_soc_top periph_switch tl_dm_sba_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7532,"opentitan_soc_top periph_switch tl_dm_sba_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7533,"opentitan_soc_top periph_switch tl_dm_sba_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7534,"opentitan_soc_top periph_switch tl_dm_sba_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7535,"opentitan_soc_top periph_switch tl_dm_sba_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7536,"opentitan_soc_top periph_switch tl_dm_sba_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7537,"opentitan_soc_top periph_switch tl_dm_sba_o\014 d_error", false,-1);
        tracep->declBit(c+7538,"opentitan_soc_top periph_switch tl_dm_sba_o\014 a_ready", false,-1);
        tracep->declBit(c+541,"opentitan_soc_top periph_switch tl_iccm_o\014 a_valid", false,-1);
        tracep->declBus(c+542,"opentitan_soc_top periph_switch tl_iccm_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+543,"opentitan_soc_top periph_switch tl_iccm_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+544,"opentitan_soc_top periph_switch tl_iccm_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+545,"opentitan_soc_top periph_switch tl_iccm_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+546,"opentitan_soc_top periph_switch tl_iccm_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+547,"opentitan_soc_top periph_switch tl_iccm_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+548,"opentitan_soc_top periph_switch tl_iccm_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+549,"opentitan_soc_top periph_switch tl_iccm_o\014 d_ready", false,-1);
        tracep->declBit(c+295,"opentitan_soc_top periph_switch tl_iccm_i\014 d_valid", false,-1);
        tracep->declBus(c+296,"opentitan_soc_top periph_switch tl_iccm_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+297,"opentitan_soc_top periph_switch tl_iccm_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+298,"opentitan_soc_top periph_switch tl_iccm_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+299,"opentitan_soc_top periph_switch tl_iccm_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+300,"opentitan_soc_top periph_switch tl_iccm_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+301,"opentitan_soc_top periph_switch tl_iccm_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+302,"opentitan_soc_top periph_switch tl_iccm_i\014 d_error", false,-1);
        tracep->declBit(c+303,"opentitan_soc_top periph_switch tl_iccm_i\014 a_ready", false,-1);
        tracep->declBit(c+7398,"opentitan_soc_top periph_switch tl_dccm_o\014 a_valid", false,-1);
        tracep->declBus(c+7399,"opentitan_soc_top periph_switch tl_dccm_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7400,"opentitan_soc_top periph_switch tl_dccm_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7401,"opentitan_soc_top periph_switch tl_dccm_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7402,"opentitan_soc_top periph_switch tl_dccm_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7403,"opentitan_soc_top periph_switch tl_dccm_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7404,"opentitan_soc_top periph_switch tl_dccm_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7405,"opentitan_soc_top periph_switch tl_dccm_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7406,"opentitan_soc_top periph_switch tl_dccm_o\014 d_ready", false,-1);
        tracep->declBit(c+705,"opentitan_soc_top periph_switch tl_dccm_i\014 d_valid", false,-1);
        tracep->declBus(c+706,"opentitan_soc_top periph_switch tl_dccm_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+707,"opentitan_soc_top periph_switch tl_dccm_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+708,"opentitan_soc_top periph_switch tl_dccm_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+709,"opentitan_soc_top periph_switch tl_dccm_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+710,"opentitan_soc_top periph_switch tl_dccm_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+711,"opentitan_soc_top periph_switch tl_dccm_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+712,"opentitan_soc_top periph_switch tl_dccm_i\014 d_error", false,-1);
        tracep->declBit(c+713,"opentitan_soc_top periph_switch tl_dccm_i\014 a_ready", false,-1);
        tracep->declBit(c+5687,"opentitan_soc_top periph_switch tl_gpio_o\014 a_valid", false,-1);
        tracep->declBus(c+5688,"opentitan_soc_top periph_switch tl_gpio_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5689,"opentitan_soc_top periph_switch tl_gpio_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5690,"opentitan_soc_top periph_switch tl_gpio_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5691,"opentitan_soc_top periph_switch tl_gpio_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5692,"opentitan_soc_top periph_switch tl_gpio_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5693,"opentitan_soc_top periph_switch tl_gpio_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5694,"opentitan_soc_top periph_switch tl_gpio_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5695,"opentitan_soc_top periph_switch tl_gpio_o\014 d_ready", false,-1);
        tracep->declBit(c+4923,"opentitan_soc_top periph_switch tl_gpio_i\014 d_valid", false,-1);
        tracep->declBus(c+4924,"opentitan_soc_top periph_switch tl_gpio_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4925,"opentitan_soc_top periph_switch tl_gpio_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4926,"opentitan_soc_top periph_switch tl_gpio_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4927,"opentitan_soc_top periph_switch tl_gpio_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4928,"opentitan_soc_top periph_switch tl_gpio_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4929,"opentitan_soc_top periph_switch tl_gpio_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4930,"opentitan_soc_top periph_switch tl_gpio_i\014 d_error", false,-1);
        tracep->declBit(c+4931,"opentitan_soc_top periph_switch tl_gpio_i\014 a_ready", false,-1);
        tracep->declBit(c+2526,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_valid", false,-1);
        tracep->declBus(c+2527,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2528,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2529,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2530,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2531,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2532,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2533,"opentitan_soc_top periph_switch tl_ldo1_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2534,"opentitan_soc_top periph_switch tl_ldo1_o\014 d_ready", false,-1);
        tracep->declBit(c+9079,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_valid", false,-1);
        tracep->declBus(c+9080,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9081,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9082,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9083,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9084,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9085,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9086,"opentitan_soc_top periph_switch tl_ldo1_i\014 d_error", false,-1);
        tracep->declBit(c+9087,"opentitan_soc_top periph_switch tl_ldo1_i\014 a_ready", false,-1);
        tracep->declBit(c+2535,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_valid", false,-1);
        tracep->declBus(c+2536,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2537,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2538,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2539,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2540,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2541,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2542,"opentitan_soc_top periph_switch tl_ldo2_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2543,"opentitan_soc_top periph_switch tl_ldo2_o\014 d_ready", false,-1);
        tracep->declBit(c+9088,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_valid", false,-1);
        tracep->declBus(c+9089,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9090,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9091,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9092,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9093,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9094,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9095,"opentitan_soc_top periph_switch tl_ldo2_i\014 d_error", false,-1);
        tracep->declBit(c+9096,"opentitan_soc_top periph_switch tl_ldo2_i\014 a_ready", false,-1);
        tracep->declBit(c+3964,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_valid", false,-1);
        tracep->declBus(c+3965,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3966,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3967,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3968,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3969,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3970,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3971,"opentitan_soc_top periph_switch tl_dcdc_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3972,"opentitan_soc_top periph_switch tl_dcdc_o\014 d_ready", false,-1);
        tracep->declBit(c+9097,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_valid", false,-1);
        tracep->declBus(c+9098,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9099,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9100,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9101,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9102,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9103,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9104,"opentitan_soc_top periph_switch tl_dcdc_i\014 d_error", false,-1);
        tracep->declBit(c+9105,"opentitan_soc_top periph_switch tl_dcdc_i\014 a_ready", false,-1);
        tracep->declBit(c+3034,"opentitan_soc_top periph_switch tl_pll1_o\014 a_valid", false,-1);
        tracep->declBus(c+3035,"opentitan_soc_top periph_switch tl_pll1_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3036,"opentitan_soc_top periph_switch tl_pll1_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3037,"opentitan_soc_top periph_switch tl_pll1_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3038,"opentitan_soc_top periph_switch tl_pll1_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3039,"opentitan_soc_top periph_switch tl_pll1_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3040,"opentitan_soc_top periph_switch tl_pll1_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3041,"opentitan_soc_top periph_switch tl_pll1_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3042,"opentitan_soc_top periph_switch tl_pll1_o\014 d_ready", false,-1);
        tracep->declBit(c+9106,"opentitan_soc_top periph_switch tl_pll1_i\014 d_valid", false,-1);
        tracep->declBus(c+9107,"opentitan_soc_top periph_switch tl_pll1_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9108,"opentitan_soc_top periph_switch tl_pll1_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9109,"opentitan_soc_top periph_switch tl_pll1_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9110,"opentitan_soc_top periph_switch tl_pll1_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9111,"opentitan_soc_top periph_switch tl_pll1_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9112,"opentitan_soc_top periph_switch tl_pll1_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9113,"opentitan_soc_top periph_switch tl_pll1_i\014 d_error", false,-1);
        tracep->declBit(c+9114,"opentitan_soc_top periph_switch tl_pll1_i\014 a_ready", false,-1);
        tracep->declBit(c+7094,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_valid", false,-1);
        tracep->declBus(c+7095,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7096,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7097,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7098,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7099,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7100,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7101,"opentitan_soc_top periph_switch tl_tsen1_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7102,"opentitan_soc_top periph_switch tl_tsen1_o\014 d_ready", false,-1);
        tracep->declBit(c+7167,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_valid", false,-1);
        tracep->declBus(c+7168,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7169,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7170,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7171,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7172,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7173,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7174,"opentitan_soc_top periph_switch tl_tsen1_i\014 d_error", false,-1);
        tracep->declBit(c+7175,"opentitan_soc_top periph_switch tl_tsen1_i\014 a_ready", false,-1);
        tracep->declBit(c+3043,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_valid", false,-1);
        tracep->declBus(c+3044,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3045,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3046,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3047,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3048,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3049,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3050,"opentitan_soc_top periph_switch tl_tsen2_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3051,"opentitan_soc_top periph_switch tl_tsen2_o\014 d_ready", false,-1);
        tracep->declBit(c+9115,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_valid", false,-1);
        tracep->declBus(c+9116,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9117,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9118,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9119,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9120,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9121,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9122,"opentitan_soc_top periph_switch tl_tsen2_i\014 d_error", false,-1);
        tracep->declBit(c+9123,"opentitan_soc_top periph_switch tl_tsen2_i\014 a_ready", false,-1);
        tracep->declBit(c+3973,"opentitan_soc_top periph_switch tl_dap_o\014 a_valid", false,-1);
        tracep->declBus(c+3974,"opentitan_soc_top periph_switch tl_dap_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3975,"opentitan_soc_top periph_switch tl_dap_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3976,"opentitan_soc_top periph_switch tl_dap_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3977,"opentitan_soc_top periph_switch tl_dap_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3978,"opentitan_soc_top periph_switch tl_dap_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3979,"opentitan_soc_top periph_switch tl_dap_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3980,"opentitan_soc_top periph_switch tl_dap_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3981,"opentitan_soc_top periph_switch tl_dap_o\014 d_ready", false,-1);
        tracep->declBit(c+9124,"opentitan_soc_top periph_switch tl_dap_i\014 d_valid", false,-1);
        tracep->declBus(c+9125,"opentitan_soc_top periph_switch tl_dap_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9126,"opentitan_soc_top periph_switch tl_dap_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9127,"opentitan_soc_top periph_switch tl_dap_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9128,"opentitan_soc_top periph_switch tl_dap_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9129,"opentitan_soc_top periph_switch tl_dap_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9130,"opentitan_soc_top periph_switch tl_dap_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9131,"opentitan_soc_top periph_switch tl_dap_i\014 d_error", false,-1);
        tracep->declBit(c+9132,"opentitan_soc_top periph_switch tl_dap_i\014 a_ready", false,-1);
        tracep->declBit(c+5468,"opentitan_soc_top periph_switch tl_plic_o\014 a_valid", false,-1);
        tracep->declBus(c+5469,"opentitan_soc_top periph_switch tl_plic_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5470,"opentitan_soc_top periph_switch tl_plic_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5471,"opentitan_soc_top periph_switch tl_plic_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5472,"opentitan_soc_top periph_switch tl_plic_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5473,"opentitan_soc_top periph_switch tl_plic_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5474,"opentitan_soc_top periph_switch tl_plic_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5475,"opentitan_soc_top periph_switch tl_plic_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5476,"opentitan_soc_top periph_switch tl_plic_o\014 d_ready", false,-1);
        tracep->declBit(c+4587,"opentitan_soc_top periph_switch tl_plic_i\014 d_valid", false,-1);
        tracep->declBus(c+4588,"opentitan_soc_top periph_switch tl_plic_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"opentitan_soc_top periph_switch tl_plic_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4590,"opentitan_soc_top periph_switch tl_plic_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4591,"opentitan_soc_top periph_switch tl_plic_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4592,"opentitan_soc_top periph_switch tl_plic_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4593,"opentitan_soc_top periph_switch tl_plic_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4594,"opentitan_soc_top periph_switch tl_plic_i\014 d_error", false,-1);
        tracep->declBit(c+4595,"opentitan_soc_top periph_switch tl_plic_i\014 a_ready", false,-1);
        tracep->declBit(c+8313,"opentitan_soc_top periph_switch tl_debug_rom_o\014 a_valid", false,-1);
        tracep->declBus(c+8314,"opentitan_soc_top periph_switch tl_debug_rom_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8315,"opentitan_soc_top periph_switch tl_debug_rom_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8316,"opentitan_soc_top periph_switch tl_debug_rom_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8317,"opentitan_soc_top periph_switch tl_debug_rom_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8318,"opentitan_soc_top periph_switch tl_debug_rom_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8319,"opentitan_soc_top periph_switch tl_debug_rom_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8320,"opentitan_soc_top periph_switch tl_debug_rom_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8321,"opentitan_soc_top periph_switch tl_debug_rom_o\014 d_ready", false,-1);
        tracep->declBit(c+9133,"opentitan_soc_top periph_switch tl_debug_rom_i\014 d_valid", false,-1);
        tracep->declBus(c+9134,"opentitan_soc_top periph_switch tl_debug_rom_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9135,"opentitan_soc_top periph_switch tl_debug_rom_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9136,"opentitan_soc_top periph_switch tl_debug_rom_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9137,"opentitan_soc_top periph_switch tl_debug_rom_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9138,"opentitan_soc_top periph_switch tl_debug_rom_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9139,"opentitan_soc_top periph_switch tl_debug_rom_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9140,"opentitan_soc_top periph_switch tl_debug_rom_i\014 d_error", false,-1);
        tracep->declBit(c+9141,"opentitan_soc_top periph_switch tl_debug_rom_i\014 a_ready", false,-1);
        tracep->declBit(c+1165,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_valid", false,-1);
        tracep->declBus(c+1166,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1167,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1168,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1169,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1170,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1171,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1172,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1173,"opentitan_soc_top periph_switch tl_s1n_10_us_h2d\014 d_ready", false,-1);
        tracep->declBit(c+6075,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_valid", false,-1);
        tracep->declBus(c+6076,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6077,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6078,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6079,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6080,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6081,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6082,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 d_error", false,-1);
        tracep->declBit(c+6083,"opentitan_soc_top periph_switch tl_s1n_10_us_d2h\014 a_ready", false,-1);
        tracep->declBit(c+824,"opentitan_soc_top periph_switch tl_s1n_11_us_h2d\014 a_valid", false,-1);
        tracep->declBus(c+825,"opentitan_soc_top periph_switch tl_s1n_11_us_h2d\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+826,"opentitan_soc_top periph_switch tl_s1n_11_us_h2d\014 a_param", false,-1, 2,0);
        tracep->declBus(c+827,"opentitan_soc_top periph_switch tl_s1n_11_us_h2d\014 a_size", false,-1, 1,0);
        tracep->declBus(c+828,"opentitan_soc_top periph_switch tl_s1n_11_us_h2d\014 a_source", false,-1, 7,0);
        tracep->declBus(c+829,"opentitan_soc_top periph_switch tl_s1n_11_us_h2d\014 a_address", false,-1, 31,0);
        tracep->declBus(c+830,"opentitan_soc_top periph_switch tl_s1n_11_us_h2d\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+831,"opentitan_soc_top periph_switch tl_s1n_11_us_h2d\014 a_data", false,-1, 31,0);
        tracep->declBit(c+832,"opentitan_soc_top periph_switch tl_s1n_11_us_h2d\014 d_ready", false,-1);
        tracep->declBit(c+7530,"opentitan_soc_top periph_switch tl_s1n_11_us_d2h\014 d_valid", false,-1);
        tracep->declBus(c+7531,"opentitan_soc_top periph_switch tl_s1n_11_us_d2h\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7532,"opentitan_soc_top periph_switch tl_s1n_11_us_d2h\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7533,"opentitan_soc_top periph_switch tl_s1n_11_us_d2h\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7534,"opentitan_soc_top periph_switch tl_s1n_11_us_d2h\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7535,"opentitan_soc_top periph_switch tl_s1n_11_us_d2h\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7536,"opentitan_soc_top periph_switch tl_s1n_11_us_d2h\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7537,"opentitan_soc_top periph_switch tl_s1n_11_us_d2h\014 d_error", false,-1);
        tracep->declBit(c+7538,"opentitan_soc_top periph_switch tl_s1n_11_us_d2h\014 a_ready", false,-1);
        tracep->declBit(c+1283,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_valid", false,-1);
        tracep->declBus(c+1284,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1285,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1286,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1287,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1288,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1289,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1290,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1291,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(0)\014 d_ready", false,-1);
        tracep->declBit(c+1292,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_valid", false,-1);
        tracep->declBus(c+1293,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1294,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1295,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1296,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1297,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1298,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1299,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1300,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(1)\014 d_ready", false,-1);
        tracep->declBit(c+1301,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_valid", false,-1);
        tracep->declBus(c+1302,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1303,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1304,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1305,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1306,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1307,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1308,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1309,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(2)\014 d_ready", false,-1);
        tracep->declBit(c+1310,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_valid", false,-1);
        tracep->declBus(c+1311,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1312,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1313,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1314,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1315,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1316,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1317,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1318,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(3)\014 d_ready", false,-1);
        tracep->declBit(c+1319,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_valid", false,-1);
        tracep->declBus(c+1320,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1321,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1322,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1323,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1324,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1325,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1326,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1327,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(4)\014 d_ready", false,-1);
        tracep->declBit(c+1328,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_valid", false,-1);
        tracep->declBus(c+1329,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1330,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1331,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1332,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1333,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1334,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1335,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1336,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(5)\014 d_ready", false,-1);
        tracep->declBit(c+1337,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_valid", false,-1);
        tracep->declBus(c+1338,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1339,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1340,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1341,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1342,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1343,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1344,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1345,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(6)\014 d_ready", false,-1);
        tracep->declBit(c+1346,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_valid", false,-1);
        tracep->declBus(c+1347,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1348,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1349,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1350,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1351,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1352,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1353,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1354,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(7)\014 d_ready", false,-1);
        tracep->declBit(c+1355,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_valid", false,-1);
        tracep->declBus(c+1356,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1357,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1358,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1359,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1360,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1361,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1362,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1363,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(8)\014 d_ready", false,-1);
        tracep->declBit(c+1364,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_valid", false,-1);
        tracep->declBus(c+1365,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1366,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1367,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1368,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1369,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1370,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1371,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1372,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(9)\014 d_ready", false,-1);
        tracep->declBit(c+1373,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_valid", false,-1);
        tracep->declBus(c+1374,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1375,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1376,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1377,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1378,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1379,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1380,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1381,"opentitan_soc_top periph_switch tl_s1n_10_ds_h2d(10)\014 d_ready", false,-1);
        tracep->declBit(c+6126,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_valid", false,-1);
        tracep->declBus(c+6127,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6128,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6129,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6130,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6131,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6132,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6133,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 d_error", false,-1);
        tracep->declBit(c+6134,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(0)\014 a_ready", false,-1);
        tracep->declBit(c+6135,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_valid", false,-1);
        tracep->declBus(c+6136,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6137,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6138,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6139,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6140,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6141,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6142,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 d_error", false,-1);
        tracep->declBit(c+6143,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(1)\014 a_ready", false,-1);
        tracep->declBit(c+6144,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_valid", false,-1);
        tracep->declBus(c+6145,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6146,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6147,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6148,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6149,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6150,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6151,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 d_error", false,-1);
        tracep->declBit(c+6152,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(2)\014 a_ready", false,-1);
        tracep->declBit(c+6153,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_valid", false,-1);
        tracep->declBus(c+6154,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6155,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6156,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6157,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6158,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6159,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6160,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 d_error", false,-1);
        tracep->declBit(c+6161,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(3)\014 a_ready", false,-1);
        tracep->declBit(c+6162,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_valid", false,-1);
        tracep->declBus(c+6163,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6164,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6165,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6166,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6167,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6168,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6169,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 d_error", false,-1);
        tracep->declBit(c+6170,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(4)\014 a_ready", false,-1);
        tracep->declBit(c+6171,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_valid", false,-1);
        tracep->declBus(c+6172,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6173,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6174,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6175,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6176,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6177,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6178,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 d_error", false,-1);
        tracep->declBit(c+6179,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(5)\014 a_ready", false,-1);
        tracep->declBit(c+6180,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_valid", false,-1);
        tracep->declBus(c+6181,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6182,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6183,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6184,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6185,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6186,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6187,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 d_error", false,-1);
        tracep->declBit(c+6188,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(6)\014 a_ready", false,-1);
        tracep->declBit(c+6189,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_valid", false,-1);
        tracep->declBus(c+6190,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6191,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6192,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6193,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6194,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6195,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6196,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 d_error", false,-1);
        tracep->declBit(c+6197,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(7)\014 a_ready", false,-1);
        tracep->declBit(c+6198,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_valid", false,-1);
        tracep->declBus(c+6199,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6200,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6201,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6202,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6203,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6204,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6205,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 d_error", false,-1);
        tracep->declBit(c+6206,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(8)\014 a_ready", false,-1);
        tracep->declBit(c+6207,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_valid", false,-1);
        tracep->declBus(c+6208,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6209,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6210,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6211,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6212,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6213,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6214,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 d_error", false,-1);
        tracep->declBit(c+6215,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(9)\014 a_ready", false,-1);
        tracep->declBit(c+6216,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_valid", false,-1);
        tracep->declBus(c+6217,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6218,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6219,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6220,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6221,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6222,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6223,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 d_error", false,-1);
        tracep->declBit(c+6224,"opentitan_soc_top periph_switch tl_s1n_10_ds_d2h(10)\014 a_ready", false,-1);
        tracep->declBit(c+1866,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(0)\014 a_valid", false,-1);
        tracep->declBus(c+1867,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1868,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1869,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1870,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1871,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1872,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1873,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1874,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(0)\014 d_ready", false,-1);
        tracep->declBit(c+1875,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(1)\014 a_valid", false,-1);
        tracep->declBus(c+1876,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1877,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1878,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1879,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1880,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1881,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1882,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1883,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(1)\014 d_ready", false,-1);
        tracep->declBit(c+1884,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(2)\014 a_valid", false,-1);
        tracep->declBus(c+1885,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(2)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1886,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(2)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1887,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(2)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1888,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(2)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1889,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(2)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1890,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(2)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1891,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(2)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1892,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(2)\014 d_ready", false,-1);
        tracep->declBit(c+1893,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(3)\014 a_valid", false,-1);
        tracep->declBus(c+1894,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(3)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1895,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(3)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1896,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(3)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1897,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(3)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1898,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(3)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1899,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(3)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1900,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(3)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1901,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(3)\014 d_ready", false,-1);
        tracep->declBit(c+1902,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(4)\014 a_valid", false,-1);
        tracep->declBus(c+1903,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(4)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1904,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(4)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1905,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(4)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1906,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(4)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1907,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(4)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1908,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(4)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1909,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(4)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1910,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(4)\014 d_ready", false,-1);
        tracep->declBit(c+1911,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(5)\014 a_valid", false,-1);
        tracep->declBus(c+1912,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(5)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1913,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(5)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1914,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(5)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1915,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(5)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1916,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(5)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1917,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(5)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1918,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(5)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1919,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(5)\014 d_ready", false,-1);
        tracep->declBit(c+1920,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(6)\014 a_valid", false,-1);
        tracep->declBus(c+1921,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(6)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1922,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(6)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1923,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(6)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1924,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(6)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1925,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(6)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1926,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(6)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1927,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(6)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1928,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(6)\014 d_ready", false,-1);
        tracep->declBit(c+1929,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(7)\014 a_valid", false,-1);
        tracep->declBus(c+1930,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(7)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1931,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(7)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1932,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(7)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1933,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(7)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1934,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(7)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1935,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(7)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1936,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(7)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1937,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(7)\014 d_ready", false,-1);
        tracep->declBit(c+1938,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(8)\014 a_valid", false,-1);
        tracep->declBus(c+1939,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(8)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1940,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(8)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1941,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(8)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1942,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(8)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1943,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(8)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1944,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(8)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1945,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(8)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1946,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(8)\014 d_ready", false,-1);
        tracep->declBit(c+1947,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(9)\014 a_valid", false,-1);
        tracep->declBus(c+1948,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(9)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1949,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(9)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1950,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(9)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1951,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(9)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1952,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(9)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1953,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(9)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1954,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(9)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1955,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(9)\014 d_ready", false,-1);
        tracep->declBit(c+1956,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(10)\014 a_valid", false,-1);
        tracep->declBus(c+1957,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(10)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1958,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(10)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1959,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(10)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1960,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(10)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1961,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(10)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1962,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(10)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1963,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(10)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1964,"opentitan_soc_top periph_switch tl_s1n_11_ds_h2d(10)\014 d_ready", false,-1);
        tracep->declBit(c+7539,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(0)\014 d_valid", false,-1);
        tracep->declBus(c+7540,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7541,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7542,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7543,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7544,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7545,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7546,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(0)\014 d_error", false,-1);
        tracep->declBit(c+7547,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(0)\014 a_ready", false,-1);
        tracep->declBit(c+7548,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(1)\014 d_valid", false,-1);
        tracep->declBus(c+7549,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7550,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7551,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7552,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7553,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7554,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7555,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(1)\014 d_error", false,-1);
        tracep->declBit(c+7556,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(1)\014 a_ready", false,-1);
        tracep->declBit(c+7557,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(2)\014 d_valid", false,-1);
        tracep->declBus(c+7558,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(2)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7559,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(2)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7560,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(2)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7561,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(2)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7562,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(2)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7563,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(2)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7564,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(2)\014 d_error", false,-1);
        tracep->declBit(c+7565,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(2)\014 a_ready", false,-1);
        tracep->declBit(c+7566,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(3)\014 d_valid", false,-1);
        tracep->declBus(c+7567,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(3)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7568,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(3)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7569,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(3)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7570,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(3)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7571,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(3)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7572,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(3)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7573,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(3)\014 d_error", false,-1);
        tracep->declBit(c+7574,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(3)\014 a_ready", false,-1);
        tracep->declBit(c+7575,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(4)\014 d_valid", false,-1);
        tracep->declBus(c+7576,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(4)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7577,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(4)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7578,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(4)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7579,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(4)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7580,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(4)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7581,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(4)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7582,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(4)\014 d_error", false,-1);
        tracep->declBit(c+7583,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(4)\014 a_ready", false,-1);
        tracep->declBit(c+7584,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(5)\014 d_valid", false,-1);
        tracep->declBus(c+7585,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(5)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7586,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(5)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7587,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(5)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7588,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(5)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7589,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(5)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7590,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(5)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7591,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(5)\014 d_error", false,-1);
        tracep->declBit(c+7592,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(5)\014 a_ready", false,-1);
        tracep->declBit(c+7593,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(6)\014 d_valid", false,-1);
        tracep->declBus(c+7594,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(6)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7595,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(6)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7596,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(6)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7597,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(6)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7598,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(6)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7599,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(6)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7600,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(6)\014 d_error", false,-1);
        tracep->declBit(c+7601,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(6)\014 a_ready", false,-1);
        tracep->declBit(c+7602,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(7)\014 d_valid", false,-1);
        tracep->declBus(c+7603,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(7)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7604,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(7)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7605,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(7)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7606,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(7)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7607,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(7)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7608,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(7)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7609,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(7)\014 d_error", false,-1);
        tracep->declBit(c+7610,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(7)\014 a_ready", false,-1);
        tracep->declBit(c+7611,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(8)\014 d_valid", false,-1);
        tracep->declBus(c+7612,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(8)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7613,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(8)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7614,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(8)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7615,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(8)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7616,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(8)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7617,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(8)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7618,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(8)\014 d_error", false,-1);
        tracep->declBit(c+7619,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(8)\014 a_ready", false,-1);
        tracep->declBit(c+7620,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(9)\014 d_valid", false,-1);
        tracep->declBus(c+7621,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(9)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7622,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(9)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7623,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(9)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7624,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(9)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7625,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(9)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7626,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(9)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7627,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(9)\014 d_error", false,-1);
        tracep->declBit(c+7628,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(9)\014 a_ready", false,-1);
        tracep->declBit(c+7629,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(10)\014 d_valid", false,-1);
        tracep->declBus(c+7630,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(10)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7631,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(10)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7632,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(10)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7633,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(10)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7634,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(10)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7635,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(10)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7636,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(10)\014 d_error", false,-1);
        tracep->declBit(c+7637,"opentitan_soc_top periph_switch tl_s1n_11_ds_d2h(10)\014 a_ready", false,-1);
        tracep->declBus(c+1382,"opentitan_soc_top periph_switch dev_sel_s1n_10", false,-1, 3,0);
        tracep->declBus(c+1965,"opentitan_soc_top periph_switch dev_sel_s1n_11", false,-1, 3,0);
        tracep->declBit(c+9142,"opentitan_soc_top periph_switch s1n_sm1_1(0)\014 a_valid", false,-1);
        tracep->declBus(c+9143,"opentitan_soc_top periph_switch s1n_sm1_1(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+9144,"opentitan_soc_top periph_switch s1n_sm1_1(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+9145,"opentitan_soc_top periph_switch s1n_sm1_1(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+9146,"opentitan_soc_top periph_switch s1n_sm1_1(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+9147,"opentitan_soc_top periph_switch s1n_sm1_1(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+9148,"opentitan_soc_top periph_switch s1n_sm1_1(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+9149,"opentitan_soc_top periph_switch s1n_sm1_1(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+9150,"opentitan_soc_top periph_switch s1n_sm1_1(0)\014 d_ready", false,-1);
        tracep->declBit(c+9151,"opentitan_soc_top periph_switch s1n_sm1_1(1)\014 a_valid", false,-1);
        tracep->declBus(c+9152,"opentitan_soc_top periph_switch s1n_sm1_1(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+9153,"opentitan_soc_top periph_switch s1n_sm1_1(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+9154,"opentitan_soc_top periph_switch s1n_sm1_1(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+9155,"opentitan_soc_top periph_switch s1n_sm1_1(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+9156,"opentitan_soc_top periph_switch s1n_sm1_1(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+9157,"opentitan_soc_top periph_switch s1n_sm1_1(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+9158,"opentitan_soc_top periph_switch s1n_sm1_1(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+9159,"opentitan_soc_top periph_switch s1n_sm1_1(1)\014 d_ready", false,-1);
        tracep->declBit(c+304,"opentitan_soc_top periph_switch sm1_s1n_1(0)\014 d_valid", false,-1);
        tracep->declBus(c+305,"opentitan_soc_top periph_switch sm1_s1n_1(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+306,"opentitan_soc_top periph_switch sm1_s1n_1(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+307,"opentitan_soc_top periph_switch sm1_s1n_1(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+308,"opentitan_soc_top periph_switch sm1_s1n_1(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+309,"opentitan_soc_top periph_switch sm1_s1n_1(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+310,"opentitan_soc_top periph_switch sm1_s1n_1(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+311,"opentitan_soc_top periph_switch sm1_s1n_1(0)\014 d_error", false,-1);
        tracep->declBit(c+312,"opentitan_soc_top periph_switch sm1_s1n_1(0)\014 a_ready", false,-1);
        tracep->declBit(c+313,"opentitan_soc_top periph_switch sm1_s1n_1(1)\014 d_valid", false,-1);
        tracep->declBus(c+314,"opentitan_soc_top periph_switch sm1_s1n_1(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+315,"opentitan_soc_top periph_switch sm1_s1n_1(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+316,"opentitan_soc_top periph_switch sm1_s1n_1(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+317,"opentitan_soc_top periph_switch sm1_s1n_1(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+318,"opentitan_soc_top periph_switch sm1_s1n_1(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+319,"opentitan_soc_top periph_switch sm1_s1n_1(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+320,"opentitan_soc_top periph_switch sm1_s1n_1(1)\014 d_error", false,-1);
        tracep->declBit(c+321,"opentitan_soc_top periph_switch sm1_s1n_1(1)\014 a_ready", false,-1);
        tracep->declBit(c+5035,"opentitan_soc_top periph_switch s1n_sm1_2(0)\014 a_valid", false,-1);
        tracep->declBus(c+5036,"opentitan_soc_top periph_switch s1n_sm1_2(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5037,"opentitan_soc_top periph_switch s1n_sm1_2(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5038,"opentitan_soc_top periph_switch s1n_sm1_2(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5039,"opentitan_soc_top periph_switch s1n_sm1_2(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5040,"opentitan_soc_top periph_switch s1n_sm1_2(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5041,"opentitan_soc_top periph_switch s1n_sm1_2(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5042,"opentitan_soc_top periph_switch s1n_sm1_2(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5043,"opentitan_soc_top periph_switch s1n_sm1_2(0)\014 d_ready", false,-1);
        tracep->declBit(c+5044,"opentitan_soc_top periph_switch s1n_sm1_2(1)\014 a_valid", false,-1);
        tracep->declBus(c+5045,"opentitan_soc_top periph_switch s1n_sm1_2(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5046,"opentitan_soc_top periph_switch s1n_sm1_2(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5047,"opentitan_soc_top periph_switch s1n_sm1_2(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5048,"opentitan_soc_top periph_switch s1n_sm1_2(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5049,"opentitan_soc_top periph_switch s1n_sm1_2(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5050,"opentitan_soc_top periph_switch s1n_sm1_2(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5051,"opentitan_soc_top periph_switch s1n_sm1_2(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5052,"opentitan_soc_top periph_switch s1n_sm1_2(1)\014 d_ready", false,-1);
        tracep->declBit(c+5053,"opentitan_soc_top periph_switch sm1_s1n_2(0)\014 d_valid", false,-1);
        tracep->declBus(c+5054,"opentitan_soc_top periph_switch sm1_s1n_2(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5055,"opentitan_soc_top periph_switch sm1_s1n_2(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5056,"opentitan_soc_top periph_switch sm1_s1n_2(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5057,"opentitan_soc_top periph_switch sm1_s1n_2(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5058,"opentitan_soc_top periph_switch sm1_s1n_2(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5059,"opentitan_soc_top periph_switch sm1_s1n_2(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5060,"opentitan_soc_top periph_switch sm1_s1n_2(0)\014 d_error", false,-1);
        tracep->declBit(c+5061,"opentitan_soc_top periph_switch sm1_s1n_2(0)\014 a_ready", false,-1);
        tracep->declBit(c+5062,"opentitan_soc_top periph_switch sm1_s1n_2(1)\014 d_valid", false,-1);
        tracep->declBus(c+5063,"opentitan_soc_top periph_switch sm1_s1n_2(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5064,"opentitan_soc_top periph_switch sm1_s1n_2(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5065,"opentitan_soc_top periph_switch sm1_s1n_2(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5066,"opentitan_soc_top periph_switch sm1_s1n_2(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5067,"opentitan_soc_top periph_switch sm1_s1n_2(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5068,"opentitan_soc_top periph_switch sm1_s1n_2(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5069,"opentitan_soc_top periph_switch sm1_s1n_2(1)\014 d_error", false,-1);
        tracep->declBit(c+5070,"opentitan_soc_top periph_switch sm1_s1n_2(1)\014 a_ready", false,-1);
        tracep->declBit(c+5071,"opentitan_soc_top periph_switch s1n_sm1_3(0)\014 a_valid", false,-1);
        tracep->declBus(c+5072,"opentitan_soc_top periph_switch s1n_sm1_3(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5073,"opentitan_soc_top periph_switch s1n_sm1_3(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5074,"opentitan_soc_top periph_switch s1n_sm1_3(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5075,"opentitan_soc_top periph_switch s1n_sm1_3(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5076,"opentitan_soc_top periph_switch s1n_sm1_3(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5077,"opentitan_soc_top periph_switch s1n_sm1_3(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5078,"opentitan_soc_top periph_switch s1n_sm1_3(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5079,"opentitan_soc_top periph_switch s1n_sm1_3(0)\014 d_ready", false,-1);
        tracep->declBit(c+5080,"opentitan_soc_top periph_switch s1n_sm1_3(1)\014 a_valid", false,-1);
        tracep->declBus(c+5081,"opentitan_soc_top periph_switch s1n_sm1_3(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5082,"opentitan_soc_top periph_switch s1n_sm1_3(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5083,"opentitan_soc_top periph_switch s1n_sm1_3(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5084,"opentitan_soc_top periph_switch s1n_sm1_3(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5085,"opentitan_soc_top periph_switch s1n_sm1_3(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5086,"opentitan_soc_top periph_switch s1n_sm1_3(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5087,"opentitan_soc_top periph_switch s1n_sm1_3(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5088,"opentitan_soc_top periph_switch s1n_sm1_3(1)\014 d_ready", false,-1);
        tracep->declBit(c+5089,"opentitan_soc_top periph_switch sm1_s1n_3(0)\014 d_valid", false,-1);
        tracep->declBus(c+5090,"opentitan_soc_top periph_switch sm1_s1n_3(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5091,"opentitan_soc_top periph_switch sm1_s1n_3(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5092,"opentitan_soc_top periph_switch sm1_s1n_3(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5093,"opentitan_soc_top periph_switch sm1_s1n_3(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5094,"opentitan_soc_top periph_switch sm1_s1n_3(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5095,"opentitan_soc_top periph_switch sm1_s1n_3(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5096,"opentitan_soc_top periph_switch sm1_s1n_3(0)\014 d_error", false,-1);
        tracep->declBit(c+5097,"opentitan_soc_top periph_switch sm1_s1n_3(0)\014 a_ready", false,-1);
        tracep->declBit(c+5098,"opentitan_soc_top periph_switch sm1_s1n_3(1)\014 d_valid", false,-1);
        tracep->declBus(c+5099,"opentitan_soc_top periph_switch sm1_s1n_3(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5100,"opentitan_soc_top periph_switch sm1_s1n_3(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5101,"opentitan_soc_top periph_switch sm1_s1n_3(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5102,"opentitan_soc_top periph_switch sm1_s1n_3(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5103,"opentitan_soc_top periph_switch sm1_s1n_3(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5104,"opentitan_soc_top periph_switch sm1_s1n_3(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5105,"opentitan_soc_top periph_switch sm1_s1n_3(1)\014 d_error", false,-1);
        tracep->declBit(c+5106,"opentitan_soc_top periph_switch sm1_s1n_3(1)\014 a_ready", false,-1);
        tracep->declBit(c+2544,"opentitan_soc_top periph_switch s1n_sm1_4(0)\014 a_valid", false,-1);
        tracep->declBus(c+2545,"opentitan_soc_top periph_switch s1n_sm1_4(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2546,"opentitan_soc_top periph_switch s1n_sm1_4(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2547,"opentitan_soc_top periph_switch s1n_sm1_4(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2548,"opentitan_soc_top periph_switch s1n_sm1_4(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2549,"opentitan_soc_top periph_switch s1n_sm1_4(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2550,"opentitan_soc_top periph_switch s1n_sm1_4(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2551,"opentitan_soc_top periph_switch s1n_sm1_4(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2552,"opentitan_soc_top periph_switch s1n_sm1_4(0)\014 d_ready", false,-1);
        tracep->declBit(c+2553,"opentitan_soc_top periph_switch s1n_sm1_4(1)\014 a_valid", false,-1);
        tracep->declBus(c+2554,"opentitan_soc_top periph_switch s1n_sm1_4(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2555,"opentitan_soc_top periph_switch s1n_sm1_4(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2556,"opentitan_soc_top periph_switch s1n_sm1_4(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2557,"opentitan_soc_top periph_switch s1n_sm1_4(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2558,"opentitan_soc_top periph_switch s1n_sm1_4(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2559,"opentitan_soc_top periph_switch s1n_sm1_4(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2560,"opentitan_soc_top periph_switch s1n_sm1_4(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2561,"opentitan_soc_top periph_switch s1n_sm1_4(1)\014 d_ready", false,-1);
        tracep->declBit(c+2562,"opentitan_soc_top periph_switch sm1_s1n_4(0)\014 d_valid", false,-1);
        tracep->declBus(c+2563,"opentitan_soc_top periph_switch sm1_s1n_4(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2564,"opentitan_soc_top periph_switch sm1_s1n_4(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2565,"opentitan_soc_top periph_switch sm1_s1n_4(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2566,"opentitan_soc_top periph_switch sm1_s1n_4(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2567,"opentitan_soc_top periph_switch sm1_s1n_4(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2568,"opentitan_soc_top periph_switch sm1_s1n_4(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2569,"opentitan_soc_top periph_switch sm1_s1n_4(0)\014 d_error", false,-1);
        tracep->declBit(c+2570,"opentitan_soc_top periph_switch sm1_s1n_4(0)\014 a_ready", false,-1);
        tracep->declBit(c+2571,"opentitan_soc_top periph_switch sm1_s1n_4(1)\014 d_valid", false,-1);
        tracep->declBus(c+2572,"opentitan_soc_top periph_switch sm1_s1n_4(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2573,"opentitan_soc_top periph_switch sm1_s1n_4(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2574,"opentitan_soc_top periph_switch sm1_s1n_4(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2575,"opentitan_soc_top periph_switch sm1_s1n_4(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2576,"opentitan_soc_top periph_switch sm1_s1n_4(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2577,"opentitan_soc_top periph_switch sm1_s1n_4(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2578,"opentitan_soc_top periph_switch sm1_s1n_4(1)\014 d_error", false,-1);
        tracep->declBit(c+2579,"opentitan_soc_top periph_switch sm1_s1n_4(1)\014 a_ready", false,-1);
        tracep->declBit(c+2580,"opentitan_soc_top periph_switch s1n_sm1_5(0)\014 a_valid", false,-1);
        tracep->declBus(c+2581,"opentitan_soc_top periph_switch s1n_sm1_5(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2582,"opentitan_soc_top periph_switch s1n_sm1_5(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2583,"opentitan_soc_top periph_switch s1n_sm1_5(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2584,"opentitan_soc_top periph_switch s1n_sm1_5(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2585,"opentitan_soc_top periph_switch s1n_sm1_5(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2586,"opentitan_soc_top periph_switch s1n_sm1_5(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2587,"opentitan_soc_top periph_switch s1n_sm1_5(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2588,"opentitan_soc_top periph_switch s1n_sm1_5(0)\014 d_ready", false,-1);
        tracep->declBit(c+2589,"opentitan_soc_top periph_switch s1n_sm1_5(1)\014 a_valid", false,-1);
        tracep->declBus(c+2590,"opentitan_soc_top periph_switch s1n_sm1_5(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2591,"opentitan_soc_top periph_switch s1n_sm1_5(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2592,"opentitan_soc_top periph_switch s1n_sm1_5(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2593,"opentitan_soc_top periph_switch s1n_sm1_5(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2594,"opentitan_soc_top periph_switch s1n_sm1_5(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2595,"opentitan_soc_top periph_switch s1n_sm1_5(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2596,"opentitan_soc_top periph_switch s1n_sm1_5(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2597,"opentitan_soc_top periph_switch s1n_sm1_5(1)\014 d_ready", false,-1);
        tracep->declBit(c+2598,"opentitan_soc_top periph_switch sm1_s1n_5(0)\014 d_valid", false,-1);
        tracep->declBus(c+2599,"opentitan_soc_top periph_switch sm1_s1n_5(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2600,"opentitan_soc_top periph_switch sm1_s1n_5(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2601,"opentitan_soc_top periph_switch sm1_s1n_5(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2602,"opentitan_soc_top periph_switch sm1_s1n_5(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2603,"opentitan_soc_top periph_switch sm1_s1n_5(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2604,"opentitan_soc_top periph_switch sm1_s1n_5(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2605,"opentitan_soc_top periph_switch sm1_s1n_5(0)\014 d_error", false,-1);
        tracep->declBit(c+2606,"opentitan_soc_top periph_switch sm1_s1n_5(0)\014 a_ready", false,-1);
        tracep->declBit(c+2607,"opentitan_soc_top periph_switch sm1_s1n_5(1)\014 d_valid", false,-1);
        tracep->declBus(c+2608,"opentitan_soc_top periph_switch sm1_s1n_5(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2609,"opentitan_soc_top periph_switch sm1_s1n_5(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2610,"opentitan_soc_top periph_switch sm1_s1n_5(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2611,"opentitan_soc_top periph_switch sm1_s1n_5(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2612,"opentitan_soc_top periph_switch sm1_s1n_5(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2613,"opentitan_soc_top periph_switch sm1_s1n_5(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2614,"opentitan_soc_top periph_switch sm1_s1n_5(1)\014 d_error", false,-1);
        tracep->declBit(c+2615,"opentitan_soc_top periph_switch sm1_s1n_5(1)\014 a_ready", false,-1);
        tracep->declBit(c+3982,"opentitan_soc_top periph_switch s1n_sm1_6(0)\014 a_valid", false,-1);
        tracep->declBus(c+3983,"opentitan_soc_top periph_switch s1n_sm1_6(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3984,"opentitan_soc_top periph_switch s1n_sm1_6(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3985,"opentitan_soc_top periph_switch s1n_sm1_6(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3986,"opentitan_soc_top periph_switch s1n_sm1_6(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3987,"opentitan_soc_top periph_switch s1n_sm1_6(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3988,"opentitan_soc_top periph_switch s1n_sm1_6(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3989,"opentitan_soc_top periph_switch s1n_sm1_6(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3990,"opentitan_soc_top periph_switch s1n_sm1_6(0)\014 d_ready", false,-1);
        tracep->declBit(c+3991,"opentitan_soc_top periph_switch s1n_sm1_6(1)\014 a_valid", false,-1);
        tracep->declBus(c+3992,"opentitan_soc_top periph_switch s1n_sm1_6(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3993,"opentitan_soc_top periph_switch s1n_sm1_6(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3994,"opentitan_soc_top periph_switch s1n_sm1_6(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3995,"opentitan_soc_top periph_switch s1n_sm1_6(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3996,"opentitan_soc_top periph_switch s1n_sm1_6(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3997,"opentitan_soc_top periph_switch s1n_sm1_6(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3998,"opentitan_soc_top periph_switch s1n_sm1_6(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3999,"opentitan_soc_top periph_switch s1n_sm1_6(1)\014 d_ready", false,-1);
        tracep->declBit(c+4000,"opentitan_soc_top periph_switch sm1_s1n_6(0)\014 d_valid", false,-1);
        tracep->declBus(c+4001,"opentitan_soc_top periph_switch sm1_s1n_6(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4002,"opentitan_soc_top periph_switch sm1_s1n_6(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4003,"opentitan_soc_top periph_switch sm1_s1n_6(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4004,"opentitan_soc_top periph_switch sm1_s1n_6(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4005,"opentitan_soc_top periph_switch sm1_s1n_6(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4006,"opentitan_soc_top periph_switch sm1_s1n_6(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4007,"opentitan_soc_top periph_switch sm1_s1n_6(0)\014 d_error", false,-1);
        tracep->declBit(c+4008,"opentitan_soc_top periph_switch sm1_s1n_6(0)\014 a_ready", false,-1);
        tracep->declBit(c+4009,"opentitan_soc_top periph_switch sm1_s1n_6(1)\014 d_valid", false,-1);
        tracep->declBus(c+4010,"opentitan_soc_top periph_switch sm1_s1n_6(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4011,"opentitan_soc_top periph_switch sm1_s1n_6(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4012,"opentitan_soc_top periph_switch sm1_s1n_6(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4013,"opentitan_soc_top periph_switch sm1_s1n_6(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4014,"opentitan_soc_top periph_switch sm1_s1n_6(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4015,"opentitan_soc_top periph_switch sm1_s1n_6(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4016,"opentitan_soc_top periph_switch sm1_s1n_6(1)\014 d_error", false,-1);
        tracep->declBit(c+4017,"opentitan_soc_top periph_switch sm1_s1n_6(1)\014 a_ready", false,-1);
        tracep->declBit(c+3052,"opentitan_soc_top periph_switch s1n_sm1_7(0)\014 a_valid", false,-1);
        tracep->declBus(c+3053,"opentitan_soc_top periph_switch s1n_sm1_7(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3054,"opentitan_soc_top periph_switch s1n_sm1_7(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3055,"opentitan_soc_top periph_switch s1n_sm1_7(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3056,"opentitan_soc_top periph_switch s1n_sm1_7(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3057,"opentitan_soc_top periph_switch s1n_sm1_7(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3058,"opentitan_soc_top periph_switch s1n_sm1_7(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3059,"opentitan_soc_top periph_switch s1n_sm1_7(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3060,"opentitan_soc_top periph_switch s1n_sm1_7(0)\014 d_ready", false,-1);
        tracep->declBit(c+3061,"opentitan_soc_top periph_switch s1n_sm1_7(1)\014 a_valid", false,-1);
        tracep->declBus(c+3062,"opentitan_soc_top periph_switch s1n_sm1_7(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3063,"opentitan_soc_top periph_switch s1n_sm1_7(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3064,"opentitan_soc_top periph_switch s1n_sm1_7(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3065,"opentitan_soc_top periph_switch s1n_sm1_7(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3066,"opentitan_soc_top periph_switch s1n_sm1_7(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3067,"opentitan_soc_top periph_switch s1n_sm1_7(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3068,"opentitan_soc_top periph_switch s1n_sm1_7(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3069,"opentitan_soc_top periph_switch s1n_sm1_7(1)\014 d_ready", false,-1);
        tracep->declBit(c+3070,"opentitan_soc_top periph_switch sm1_s1n_7(0)\014 d_valid", false,-1);
        tracep->declBus(c+3071,"opentitan_soc_top periph_switch sm1_s1n_7(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3072,"opentitan_soc_top periph_switch sm1_s1n_7(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3073,"opentitan_soc_top periph_switch sm1_s1n_7(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3074,"opentitan_soc_top periph_switch sm1_s1n_7(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3075,"opentitan_soc_top periph_switch sm1_s1n_7(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3076,"opentitan_soc_top periph_switch sm1_s1n_7(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3077,"opentitan_soc_top periph_switch sm1_s1n_7(0)\014 d_error", false,-1);
        tracep->declBit(c+3078,"opentitan_soc_top periph_switch sm1_s1n_7(0)\014 a_ready", false,-1);
        tracep->declBit(c+3079,"opentitan_soc_top periph_switch sm1_s1n_7(1)\014 d_valid", false,-1);
        tracep->declBus(c+3080,"opentitan_soc_top periph_switch sm1_s1n_7(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3081,"opentitan_soc_top periph_switch sm1_s1n_7(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3082,"opentitan_soc_top periph_switch sm1_s1n_7(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3083,"opentitan_soc_top periph_switch sm1_s1n_7(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3084,"opentitan_soc_top periph_switch sm1_s1n_7(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3085,"opentitan_soc_top periph_switch sm1_s1n_7(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3086,"opentitan_soc_top periph_switch sm1_s1n_7(1)\014 d_error", false,-1);
        tracep->declBit(c+3087,"opentitan_soc_top periph_switch sm1_s1n_7(1)\014 a_ready", false,-1);
        tracep->declBit(c+3542,"opentitan_soc_top periph_switch s1n_sm1_8(0)\014 a_valid", false,-1);
        tracep->declBus(c+3543,"opentitan_soc_top periph_switch s1n_sm1_8(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3544,"opentitan_soc_top periph_switch s1n_sm1_8(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3545,"opentitan_soc_top periph_switch s1n_sm1_8(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3546,"opentitan_soc_top periph_switch s1n_sm1_8(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3547,"opentitan_soc_top periph_switch s1n_sm1_8(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3548,"opentitan_soc_top periph_switch s1n_sm1_8(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3549,"opentitan_soc_top periph_switch s1n_sm1_8(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3550,"opentitan_soc_top periph_switch s1n_sm1_8(0)\014 d_ready", false,-1);
        tracep->declBit(c+3551,"opentitan_soc_top periph_switch s1n_sm1_8(1)\014 a_valid", false,-1);
        tracep->declBus(c+3552,"opentitan_soc_top periph_switch s1n_sm1_8(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3553,"opentitan_soc_top periph_switch s1n_sm1_8(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3554,"opentitan_soc_top periph_switch s1n_sm1_8(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3555,"opentitan_soc_top periph_switch s1n_sm1_8(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3556,"opentitan_soc_top periph_switch s1n_sm1_8(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3557,"opentitan_soc_top periph_switch s1n_sm1_8(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3558,"opentitan_soc_top periph_switch s1n_sm1_8(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3559,"opentitan_soc_top periph_switch s1n_sm1_8(1)\014 d_ready", false,-1);
        tracep->declBit(c+3560,"opentitan_soc_top periph_switch sm1_s1n_8(0)\014 d_valid", false,-1);
        tracep->declBus(c+3561,"opentitan_soc_top periph_switch sm1_s1n_8(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3562,"opentitan_soc_top periph_switch sm1_s1n_8(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3563,"opentitan_soc_top periph_switch sm1_s1n_8(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3564,"opentitan_soc_top periph_switch sm1_s1n_8(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3565,"opentitan_soc_top periph_switch sm1_s1n_8(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3566,"opentitan_soc_top periph_switch sm1_s1n_8(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3567,"opentitan_soc_top periph_switch sm1_s1n_8(0)\014 d_error", false,-1);
        tracep->declBit(c+3568,"opentitan_soc_top periph_switch sm1_s1n_8(0)\014 a_ready", false,-1);
        tracep->declBit(c+3569,"opentitan_soc_top periph_switch sm1_s1n_8(1)\014 d_valid", false,-1);
        tracep->declBus(c+3570,"opentitan_soc_top periph_switch sm1_s1n_8(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3571,"opentitan_soc_top periph_switch sm1_s1n_8(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3572,"opentitan_soc_top periph_switch sm1_s1n_8(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3573,"opentitan_soc_top periph_switch sm1_s1n_8(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3574,"opentitan_soc_top periph_switch sm1_s1n_8(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3575,"opentitan_soc_top periph_switch sm1_s1n_8(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3576,"opentitan_soc_top periph_switch sm1_s1n_8(1)\014 d_error", false,-1);
        tracep->declBit(c+3577,"opentitan_soc_top periph_switch sm1_s1n_8(1)\014 a_ready", false,-1);
        tracep->declBit(c+3088,"opentitan_soc_top periph_switch s1n_sm1_9(0)\014 a_valid", false,-1);
        tracep->declBus(c+3089,"opentitan_soc_top periph_switch s1n_sm1_9(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3090,"opentitan_soc_top periph_switch s1n_sm1_9(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3091,"opentitan_soc_top periph_switch s1n_sm1_9(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3092,"opentitan_soc_top periph_switch s1n_sm1_9(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3093,"opentitan_soc_top periph_switch s1n_sm1_9(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3094,"opentitan_soc_top periph_switch s1n_sm1_9(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3095,"opentitan_soc_top periph_switch s1n_sm1_9(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3096,"opentitan_soc_top periph_switch s1n_sm1_9(0)\014 d_ready", false,-1);
        tracep->declBit(c+3097,"opentitan_soc_top periph_switch s1n_sm1_9(1)\014 a_valid", false,-1);
        tracep->declBus(c+3098,"opentitan_soc_top periph_switch s1n_sm1_9(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3099,"opentitan_soc_top periph_switch s1n_sm1_9(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3100,"opentitan_soc_top periph_switch s1n_sm1_9(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3101,"opentitan_soc_top periph_switch s1n_sm1_9(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3102,"opentitan_soc_top periph_switch s1n_sm1_9(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3103,"opentitan_soc_top periph_switch s1n_sm1_9(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3104,"opentitan_soc_top periph_switch s1n_sm1_9(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3105,"opentitan_soc_top periph_switch s1n_sm1_9(1)\014 d_ready", false,-1);
        tracep->declBit(c+3106,"opentitan_soc_top periph_switch sm1_s1n_9(0)\014 d_valid", false,-1);
        tracep->declBus(c+3107,"opentitan_soc_top periph_switch sm1_s1n_9(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3108,"opentitan_soc_top periph_switch sm1_s1n_9(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3109,"opentitan_soc_top periph_switch sm1_s1n_9(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3110,"opentitan_soc_top periph_switch sm1_s1n_9(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3111,"opentitan_soc_top periph_switch sm1_s1n_9(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3112,"opentitan_soc_top periph_switch sm1_s1n_9(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3113,"opentitan_soc_top periph_switch sm1_s1n_9(0)\014 d_error", false,-1);
        tracep->declBit(c+3114,"opentitan_soc_top periph_switch sm1_s1n_9(0)\014 a_ready", false,-1);
        tracep->declBit(c+3115,"opentitan_soc_top periph_switch sm1_s1n_9(1)\014 d_valid", false,-1);
        tracep->declBus(c+3116,"opentitan_soc_top periph_switch sm1_s1n_9(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3117,"opentitan_soc_top periph_switch sm1_s1n_9(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3118,"opentitan_soc_top periph_switch sm1_s1n_9(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3119,"opentitan_soc_top periph_switch sm1_s1n_9(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3120,"opentitan_soc_top periph_switch sm1_s1n_9(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3121,"opentitan_soc_top periph_switch sm1_s1n_9(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3122,"opentitan_soc_top periph_switch sm1_s1n_9(1)\014 d_error", false,-1);
        tracep->declBit(c+3123,"opentitan_soc_top periph_switch sm1_s1n_9(1)\014 a_ready", false,-1);
        tracep->declBit(c+4018,"opentitan_soc_top periph_switch s1n_sm1_10(0)\014 a_valid", false,-1);
        tracep->declBus(c+4019,"opentitan_soc_top periph_switch s1n_sm1_10(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4020,"opentitan_soc_top periph_switch s1n_sm1_10(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4021,"opentitan_soc_top periph_switch s1n_sm1_10(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4022,"opentitan_soc_top periph_switch s1n_sm1_10(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4023,"opentitan_soc_top periph_switch s1n_sm1_10(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4024,"opentitan_soc_top periph_switch s1n_sm1_10(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4025,"opentitan_soc_top periph_switch s1n_sm1_10(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4026,"opentitan_soc_top periph_switch s1n_sm1_10(0)\014 d_ready", false,-1);
        tracep->declBit(c+4027,"opentitan_soc_top periph_switch s1n_sm1_10(1)\014 a_valid", false,-1);
        tracep->declBus(c+4028,"opentitan_soc_top periph_switch s1n_sm1_10(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4029,"opentitan_soc_top periph_switch s1n_sm1_10(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4030,"opentitan_soc_top periph_switch s1n_sm1_10(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4031,"opentitan_soc_top periph_switch s1n_sm1_10(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4032,"opentitan_soc_top periph_switch s1n_sm1_10(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4033,"opentitan_soc_top periph_switch s1n_sm1_10(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4034,"opentitan_soc_top periph_switch s1n_sm1_10(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4035,"opentitan_soc_top periph_switch s1n_sm1_10(1)\014 d_ready", false,-1);
        tracep->declBit(c+4036,"opentitan_soc_top periph_switch sm1_s1n_10(0)\014 d_valid", false,-1);
        tracep->declBus(c+4037,"opentitan_soc_top periph_switch sm1_s1n_10(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4038,"opentitan_soc_top periph_switch sm1_s1n_10(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4039,"opentitan_soc_top periph_switch sm1_s1n_10(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4040,"opentitan_soc_top periph_switch sm1_s1n_10(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4041,"opentitan_soc_top periph_switch sm1_s1n_10(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4042,"opentitan_soc_top periph_switch sm1_s1n_10(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4043,"opentitan_soc_top periph_switch sm1_s1n_10(0)\014 d_error", false,-1);
        tracep->declBit(c+4044,"opentitan_soc_top periph_switch sm1_s1n_10(0)\014 a_ready", false,-1);
        tracep->declBit(c+4045,"opentitan_soc_top periph_switch sm1_s1n_10(1)\014 d_valid", false,-1);
        tracep->declBus(c+4046,"opentitan_soc_top periph_switch sm1_s1n_10(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4047,"opentitan_soc_top periph_switch sm1_s1n_10(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4048,"opentitan_soc_top periph_switch sm1_s1n_10(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4049,"opentitan_soc_top periph_switch sm1_s1n_10(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4050,"opentitan_soc_top periph_switch sm1_s1n_10(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4051,"opentitan_soc_top periph_switch sm1_s1n_10(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4052,"opentitan_soc_top periph_switch sm1_s1n_10(1)\014 d_error", false,-1);
        tracep->declBit(c+4053,"opentitan_soc_top periph_switch sm1_s1n_10(1)\014 a_ready", false,-1);
        tracep->declBit(c+2440,"opentitan_soc_top periph_switch s1n_sm1_11(0)\014 a_valid", false,-1);
        tracep->declBus(c+2441,"opentitan_soc_top periph_switch s1n_sm1_11(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2442,"opentitan_soc_top periph_switch s1n_sm1_11(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2443,"opentitan_soc_top periph_switch s1n_sm1_11(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2444,"opentitan_soc_top periph_switch s1n_sm1_11(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2445,"opentitan_soc_top periph_switch s1n_sm1_11(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2446,"opentitan_soc_top periph_switch s1n_sm1_11(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2447,"opentitan_soc_top periph_switch s1n_sm1_11(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2448,"opentitan_soc_top periph_switch s1n_sm1_11(0)\014 d_ready", false,-1);
        tracep->declBit(c+2449,"opentitan_soc_top periph_switch s1n_sm1_11(1)\014 a_valid", false,-1);
        tracep->declBus(c+2450,"opentitan_soc_top periph_switch s1n_sm1_11(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2451,"opentitan_soc_top periph_switch s1n_sm1_11(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2452,"opentitan_soc_top periph_switch s1n_sm1_11(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2453,"opentitan_soc_top periph_switch s1n_sm1_11(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2454,"opentitan_soc_top periph_switch s1n_sm1_11(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2455,"opentitan_soc_top periph_switch s1n_sm1_11(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2456,"opentitan_soc_top periph_switch s1n_sm1_11(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2457,"opentitan_soc_top periph_switch s1n_sm1_11(1)\014 d_ready", false,-1);
        tracep->declBit(c+6225,"opentitan_soc_top periph_switch sm1_s1n_11(0)\014 d_valid", false,-1);
        tracep->declBus(c+6226,"opentitan_soc_top periph_switch sm1_s1n_11(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6227,"opentitan_soc_top periph_switch sm1_s1n_11(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6228,"opentitan_soc_top periph_switch sm1_s1n_11(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6229,"opentitan_soc_top periph_switch sm1_s1n_11(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6230,"opentitan_soc_top periph_switch sm1_s1n_11(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6231,"opentitan_soc_top periph_switch sm1_s1n_11(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6232,"opentitan_soc_top periph_switch sm1_s1n_11(0)\014 d_error", false,-1);
        tracep->declBit(c+6233,"opentitan_soc_top periph_switch sm1_s1n_11(0)\014 a_ready", false,-1);
        tracep->declBit(c+6234,"opentitan_soc_top periph_switch sm1_s1n_11(1)\014 d_valid", false,-1);
        tracep->declBus(c+6235,"opentitan_soc_top periph_switch sm1_s1n_11(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6236,"opentitan_soc_top periph_switch sm1_s1n_11(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6237,"opentitan_soc_top periph_switch sm1_s1n_11(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6238,"opentitan_soc_top periph_switch sm1_s1n_11(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6239,"opentitan_soc_top periph_switch sm1_s1n_11(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6240,"opentitan_soc_top periph_switch sm1_s1n_11(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6241,"opentitan_soc_top periph_switch sm1_s1n_11(1)\014 d_error", false,-1);
        tracep->declBit(c+6242,"opentitan_soc_top periph_switch sm1_s1n_11(1)\014 a_ready", false,-1);
        tracep->declBit(c+3578,"opentitan_soc_top periph_switch s1n_sm1_12(0)\014 a_valid", false,-1);
        tracep->declBus(c+3579,"opentitan_soc_top periph_switch s1n_sm1_12(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3580,"opentitan_soc_top periph_switch s1n_sm1_12(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3581,"opentitan_soc_top periph_switch s1n_sm1_12(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3582,"opentitan_soc_top periph_switch s1n_sm1_12(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3583,"opentitan_soc_top periph_switch s1n_sm1_12(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3584,"opentitan_soc_top periph_switch s1n_sm1_12(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3585,"opentitan_soc_top periph_switch s1n_sm1_12(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3586,"opentitan_soc_top periph_switch s1n_sm1_12(0)\014 d_ready", false,-1);
        tracep->declBit(c+3587,"opentitan_soc_top periph_switch s1n_sm1_12(1)\014 a_valid", false,-1);
        tracep->declBus(c+3588,"opentitan_soc_top periph_switch s1n_sm1_12(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3589,"opentitan_soc_top periph_switch s1n_sm1_12(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3590,"opentitan_soc_top periph_switch s1n_sm1_12(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3591,"opentitan_soc_top periph_switch s1n_sm1_12(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3592,"opentitan_soc_top periph_switch s1n_sm1_12(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3593,"opentitan_soc_top periph_switch s1n_sm1_12(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3594,"opentitan_soc_top periph_switch s1n_sm1_12(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3595,"opentitan_soc_top periph_switch s1n_sm1_12(1)\014 d_ready", false,-1);
        tracep->declBit(c+3596,"opentitan_soc_top periph_switch sm1_s1n_12(0)\014 d_valid", false,-1);
        tracep->declBus(c+3597,"opentitan_soc_top periph_switch sm1_s1n_12(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3598,"opentitan_soc_top periph_switch sm1_s1n_12(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3599,"opentitan_soc_top periph_switch sm1_s1n_12(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3600,"opentitan_soc_top periph_switch sm1_s1n_12(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3601,"opentitan_soc_top periph_switch sm1_s1n_12(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3602,"opentitan_soc_top periph_switch sm1_s1n_12(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3603,"opentitan_soc_top periph_switch sm1_s1n_12(0)\014 d_error", false,-1);
        tracep->declBit(c+3604,"opentitan_soc_top periph_switch sm1_s1n_12(0)\014 a_ready", false,-1);
        tracep->declBit(c+3605,"opentitan_soc_top periph_switch sm1_s1n_12(1)\014 d_valid", false,-1);
        tracep->declBus(c+3606,"opentitan_soc_top periph_switch sm1_s1n_12(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3607,"opentitan_soc_top periph_switch sm1_s1n_12(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3608,"opentitan_soc_top periph_switch sm1_s1n_12(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3609,"opentitan_soc_top periph_switch sm1_s1n_12(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3610,"opentitan_soc_top periph_switch sm1_s1n_12(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3611,"opentitan_soc_top periph_switch sm1_s1n_12(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3612,"opentitan_soc_top periph_switch sm1_s1n_12(1)\014 d_error", false,-1);
        tracep->declBit(c+3613,"opentitan_soc_top periph_switch sm1_s1n_12(1)\014 a_ready", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 rst_ni", false,-1);
        tracep->declBit(c+5687,"opentitan_soc_top gpio_32 tl_i\014 a_valid", false,-1);
        tracep->declBus(c+5688,"opentitan_soc_top gpio_32 tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5689,"opentitan_soc_top gpio_32 tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5690,"opentitan_soc_top gpio_32 tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5691,"opentitan_soc_top gpio_32 tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5692,"opentitan_soc_top gpio_32 tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5693,"opentitan_soc_top gpio_32 tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5694,"opentitan_soc_top gpio_32 tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5695,"opentitan_soc_top gpio_32 tl_i\014 d_ready", false,-1);
        tracep->declBit(c+4923,"opentitan_soc_top gpio_32 tl_o\014 d_valid", false,-1);
        tracep->declBus(c+4924,"opentitan_soc_top gpio_32 tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4925,"opentitan_soc_top gpio_32 tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4926,"opentitan_soc_top gpio_32 tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4928,"opentitan_soc_top gpio_32 tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4930,"opentitan_soc_top gpio_32 tl_o\014 d_error", false,-1);
        tracep->declBit(c+4931,"opentitan_soc_top gpio_32 tl_o\014 a_ready", false,-1);
        tracep->declBus(c+8478,"opentitan_soc_top gpio_32 cio_gpio_i", false,-1, 31,0);
        tracep->declBus(c+6950,"opentitan_soc_top gpio_32 cio_gpio_o", false,-1, 31,0);
        tracep->declBus(c+6951,"opentitan_soc_top gpio_32 cio_gpio_en_o", false,-1, 31,0);
        tracep->declBus(c+1195,"opentitan_soc_top gpio_32 intr_gpio_o", false,-1, 31,0);
        tracep->declBus(c+5696,"opentitan_soc_top gpio_32 reg2hw\014 intr_state\014 q", false,-1, 31,0);
        tracep->declBus(c+5697,"opentitan_soc_top gpio_32 reg2hw\014 intr_enable\014 q", false,-1, 31,0);
        tracep->declBus(c+5698,"opentitan_soc_top gpio_32 reg2hw\014 intr_test\014 q", false,-1, 31,0);
        tracep->declBit(c+5699,"opentitan_soc_top gpio_32 reg2hw\014 intr_test\014 qe", false,-1);
        tracep->declBus(c+5700,"opentitan_soc_top gpio_32 reg2hw\014 direct_out\014 q", false,-1, 31,0);
        tracep->declBit(c+5701,"opentitan_soc_top gpio_32 reg2hw\014 direct_out\014 qe", false,-1);
        tracep->declBus(c+5702,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_lower\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+5703,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_lower\014 data\014 qe", false,-1);
        tracep->declBus(c+5704,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_lower\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+5705,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_lower\014 mask\014 qe", false,-1);
        tracep->declBus(c+5706,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_upper\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+5707,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_upper\014 data\014 qe", false,-1);
        tracep->declBus(c+5708,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_upper\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+5709,"opentitan_soc_top gpio_32 reg2hw\014 masked_out_upper\014 mask\014 qe", false,-1);
        tracep->declBus(c+5710,"opentitan_soc_top gpio_32 reg2hw\014 direct_oe\014 q", false,-1, 31,0);
        tracep->declBit(c+5711,"opentitan_soc_top gpio_32 reg2hw\014 direct_oe\014 qe", false,-1);
        tracep->declBus(c+5712,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_lower\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+5713,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_lower\014 data\014 qe", false,-1);
        tracep->declBus(c+5714,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_lower\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+5715,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_lower\014 mask\014 qe", false,-1);
        tracep->declBus(c+5716,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_upper\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+5717,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_upper\014 data\014 qe", false,-1);
        tracep->declBus(c+5718,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_upper\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+5719,"opentitan_soc_top gpio_32 reg2hw\014 masked_oe_upper\014 mask\014 qe", false,-1);
        tracep->declBus(c+5720,"opentitan_soc_top gpio_32 reg2hw\014 intr_ctrl_en_rising\014 q", false,-1, 31,0);
        tracep->declBus(c+5721,"opentitan_soc_top gpio_32 reg2hw\014 intr_ctrl_en_falling\014 q", false,-1, 31,0);
        tracep->declBus(c+5722,"opentitan_soc_top gpio_32 reg2hw\014 intr_ctrl_en_lvlhigh\014 q", false,-1, 31,0);
        tracep->declBus(c+5723,"opentitan_soc_top gpio_32 reg2hw\014 intr_ctrl_en_lvllow\014 q", false,-1, 31,0);
        tracep->declBus(c+5724,"opentitan_soc_top gpio_32 reg2hw\014 ctrl_en_input_filter\014 q", false,-1, 31,0);
        tracep->declBus(c+7023,"opentitan_soc_top gpio_32 hw2reg\014 intr_state\014 d", false,-1, 31,0);
        tracep->declBit(c+7024,"opentitan_soc_top gpio_32 hw2reg\014 intr_state\014 de", false,-1);
        tracep->declBus(c+7025,"opentitan_soc_top gpio_32 hw2reg\014 data_in\014 d", false,-1, 31,0);
        tracep->declBit(c+7026,"opentitan_soc_top gpio_32 hw2reg\014 data_in\014 de", false,-1);
        tracep->declBus(c+7027,"opentitan_soc_top gpio_32 hw2reg\014 direct_out\014 d", false,-1, 31,0);
        tracep->declBus(c+7028,"opentitan_soc_top gpio_32 hw2reg\014 masked_out_lower\014 data\014 d", false,-1, 9,0);
        tracep->declBus(c+7029,"opentitan_soc_top gpio_32 hw2reg\014 masked_out_lower\014 mask\014 d", false,-1, 9,0);
        tracep->declBus(c+7030,"opentitan_soc_top gpio_32 hw2reg\014 masked_out_upper\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+7031,"opentitan_soc_top gpio_32 hw2reg\014 masked_out_upper\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+7032,"opentitan_soc_top gpio_32 hw2reg\014 direct_oe\014 d", false,-1, 31,0);
        tracep->declBus(c+7033,"opentitan_soc_top gpio_32 hw2reg\014 masked_oe_lower\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+7034,"opentitan_soc_top gpio_32 hw2reg\014 masked_oe_lower\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+7035,"opentitan_soc_top gpio_32 hw2reg\014 masked_oe_upper\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+7036,"opentitan_soc_top gpio_32 hw2reg\014 masked_oe_upper\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+6950,"opentitan_soc_top gpio_32 cio_gpio_q", false,-1, 31,0);
        tracep->declBus(c+6951,"opentitan_soc_top gpio_32 cio_gpio_en_q", false,-1, 31,0);
        tracep->declBus(c+5725,"opentitan_soc_top gpio_32 data_in_d", false,-1, 31,0);
        tracep->declBus(c+8479,"opentitan_soc_top gpio_32 data_in_q", false,-1, 31,0);
        tracep->declBus(c+8480,"opentitan_soc_top gpio_32 event_intr_rise", false,-1, 31,0);
        tracep->declBus(c+8481,"opentitan_soc_top gpio_32 event_intr_fall", false,-1, 31,0);
        tracep->declBus(c+5726,"opentitan_soc_top gpio_32 event_intr_actlow", false,-1, 31,0);
        tracep->declBus(c+5727,"opentitan_soc_top gpio_32 event_intr_acthigh", false,-1, 31,0);
        tracep->declBus(c+8482,"opentitan_soc_top gpio_32 event_intr_combined", false,-1, 31,0);
        tracep->declBus(c+9160,"opentitan_soc_top gpio_32 intr_hw Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top gpio_32 intr_hw FlopOutput", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 intr_hw clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 intr_hw rst_ni", false,-1);
        tracep->declBus(c+8482,"opentitan_soc_top gpio_32 intr_hw event_intr_i", false,-1, 31,0);
        tracep->declBus(c+5728,"opentitan_soc_top gpio_32 intr_hw reg2hw_intr_enable_q_i", false,-1, 31,0);
        tracep->declBus(c+5698,"opentitan_soc_top gpio_32 intr_hw reg2hw_intr_test_q_i", false,-1, 31,0);
        tracep->declBit(c+5699,"opentitan_soc_top gpio_32 intr_hw reg2hw_intr_test_qe_i", false,-1);
        tracep->declBus(c+5729,"opentitan_soc_top gpio_32 intr_hw reg2hw_intr_state_q_i", false,-1, 31,0);
        tracep->declBit(c+8224,"opentitan_soc_top gpio_32 intr_hw hw2reg_intr_state_de_o", false,-1);
        tracep->declBus(c+5838,"opentitan_soc_top gpio_32 intr_hw hw2reg_intr_state_d_o", false,-1, 31,0);
        tracep->declBus(c+1195,"opentitan_soc_top gpio_32 intr_hw intr_o", false,-1, 31,0);
        tracep->declBus(c+8225,"opentitan_soc_top gpio_32 intr_hw new_event", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 u_reg clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 u_reg rst_ni", false,-1);
        tracep->declBit(c+5687,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_valid", false,-1);
        tracep->declBus(c+5688,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5689,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5690,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5691,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5692,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5693,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5694,"opentitan_soc_top gpio_32 u_reg tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5695,"opentitan_soc_top gpio_32 u_reg tl_i\014 d_ready", false,-1);
        tracep->declBit(c+4923,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_valid", false,-1);
        tracep->declBus(c+4924,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4925,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4926,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4928,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4930,"opentitan_soc_top gpio_32 u_reg tl_o\014 d_error", false,-1);
        tracep->declBit(c+4931,"opentitan_soc_top gpio_32 u_reg tl_o\014 a_ready", false,-1);
        tracep->declBus(c+5696,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_state\014 q", false,-1, 31,0);
        tracep->declBus(c+5697,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_enable\014 q", false,-1, 31,0);
        tracep->declBus(c+5698,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_test\014 q", false,-1, 31,0);
        tracep->declBit(c+5699,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_test\014 qe", false,-1);
        tracep->declBus(c+5700,"opentitan_soc_top gpio_32 u_reg reg2hw\014 direct_out\014 q", false,-1, 31,0);
        tracep->declBit(c+5701,"opentitan_soc_top gpio_32 u_reg reg2hw\014 direct_out\014 qe", false,-1);
        tracep->declBus(c+5702,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_lower\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+5703,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_lower\014 data\014 qe", false,-1);
        tracep->declBus(c+5704,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_lower\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+5705,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_lower\014 mask\014 qe", false,-1);
        tracep->declBus(c+5706,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_upper\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+5707,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_upper\014 data\014 qe", false,-1);
        tracep->declBus(c+5708,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_upper\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+5709,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_out_upper\014 mask\014 qe", false,-1);
        tracep->declBus(c+5710,"opentitan_soc_top gpio_32 u_reg reg2hw\014 direct_oe\014 q", false,-1, 31,0);
        tracep->declBit(c+5711,"opentitan_soc_top gpio_32 u_reg reg2hw\014 direct_oe\014 qe", false,-1);
        tracep->declBus(c+5712,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_lower\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+5713,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_lower\014 data\014 qe", false,-1);
        tracep->declBus(c+5714,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_lower\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+5715,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_lower\014 mask\014 qe", false,-1);
        tracep->declBus(c+5716,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_upper\014 data\014 q", false,-1, 15,0);
        tracep->declBit(c+5717,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_upper\014 data\014 qe", false,-1);
        tracep->declBus(c+5718,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_upper\014 mask\014 q", false,-1, 15,0);
        tracep->declBit(c+5719,"opentitan_soc_top gpio_32 u_reg reg2hw\014 masked_oe_upper\014 mask\014 qe", false,-1);
        tracep->declBus(c+5720,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_ctrl_en_rising\014 q", false,-1, 31,0);
        tracep->declBus(c+5721,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_ctrl_en_falling\014 q", false,-1, 31,0);
        tracep->declBus(c+5722,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_ctrl_en_lvlhigh\014 q", false,-1, 31,0);
        tracep->declBus(c+5723,"opentitan_soc_top gpio_32 u_reg reg2hw\014 intr_ctrl_en_lvllow\014 q", false,-1, 31,0);
        tracep->declBus(c+5724,"opentitan_soc_top gpio_32 u_reg reg2hw\014 ctrl_en_input_filter\014 q", false,-1, 31,0);
        tracep->declBus(c+7023,"opentitan_soc_top gpio_32 u_reg hw2reg\014 intr_state\014 d", false,-1, 31,0);
        tracep->declBit(c+7024,"opentitan_soc_top gpio_32 u_reg hw2reg\014 intr_state\014 de", false,-1);
        tracep->declBus(c+7025,"opentitan_soc_top gpio_32 u_reg hw2reg\014 data_in\014 d", false,-1, 31,0);
        tracep->declBit(c+7026,"opentitan_soc_top gpio_32 u_reg hw2reg\014 data_in\014 de", false,-1);
        tracep->declBus(c+7027,"opentitan_soc_top gpio_32 u_reg hw2reg\014 direct_out\014 d", false,-1, 31,0);
        tracep->declBus(c+7028,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_out_lower\014 data\014 d", false,-1, 9,0);
        tracep->declBus(c+7029,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_out_lower\014 mask\014 d", false,-1, 9,0);
        tracep->declBus(c+7030,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_out_upper\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+7031,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_out_upper\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+7032,"opentitan_soc_top gpio_32 u_reg hw2reg\014 direct_oe\014 d", false,-1, 31,0);
        tracep->declBus(c+7033,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_oe_lower\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+7034,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_oe_lower\014 mask\014 d", false,-1, 15,0);
        tracep->declBus(c+7035,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_oe_upper\014 data\014 d", false,-1, 15,0);
        tracep->declBus(c+7036,"opentitan_soc_top gpio_32 u_reg hw2reg\014 masked_oe_upper\014 mask\014 d", false,-1, 15,0);
        tracep->declBit(c+8663,"opentitan_soc_top gpio_32 u_reg devmode_i", false,-1);
        tracep->declBus(c+9161,"opentitan_soc_top gpio_32 u_reg AW", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg DW", false,-1, 31,0);
        tracep->declBus(c+9163,"opentitan_soc_top gpio_32 u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+5730,"opentitan_soc_top gpio_32 u_reg reg_we", false,-1);
        tracep->declBit(c+5731,"opentitan_soc_top gpio_32 u_reg reg_re", false,-1);
        tracep->declBus(c+5732,"opentitan_soc_top gpio_32 u_reg reg_addr", false,-1, 5,0);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+5734,"opentitan_soc_top gpio_32 u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+8226,"opentitan_soc_top gpio_32 u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+5735,"opentitan_soc_top gpio_32 u_reg reg_error", false,-1);
        tracep->declBit(c+5736,"opentitan_soc_top gpio_32 u_reg addrmiss", false,-1);
        tracep->declBit(c+5737,"opentitan_soc_top gpio_32 u_reg wr_err", false,-1);
        tracep->declBus(c+8226,"opentitan_soc_top gpio_32 u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+5687,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_valid", false,-1);
        tracep->declBus(c+5688,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5689,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5690,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5691,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5692,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5693,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5694,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5695,"opentitan_soc_top gpio_32 u_reg tl_reg_h2d\014 d_ready", false,-1);
        tracep->declBit(c+4923,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_valid", false,-1);
        tracep->declBus(c+4924,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4925,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4926,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4928,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4930,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 d_error", false,-1);
        tracep->declBit(c+4931,"opentitan_soc_top gpio_32 u_reg tl_reg_d2h\014 a_ready", false,-1);
        tracep->declBus(c+4877,"opentitan_soc_top gpio_32 u_reg intr_state_qs", false,-1, 31,0);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg intr_state_wd", false,-1, 31,0);
        tracep->declBit(c+8227,"opentitan_soc_top gpio_32 u_reg intr_state_we", false,-1);
        tracep->declBus(c+4878,"opentitan_soc_top gpio_32 u_reg intr_enable_qs", false,-1, 31,0);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg intr_enable_wd", false,-1, 31,0);
        tracep->declBit(c+8228,"opentitan_soc_top gpio_32 u_reg intr_enable_we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg intr_test_wd", false,-1, 31,0);
        tracep->declBit(c+5738,"opentitan_soc_top gpio_32 u_reg intr_test_we", false,-1);
        tracep->declBus(c+6952,"opentitan_soc_top gpio_32 u_reg data_in_qs", false,-1, 31,0);
        tracep->declBus(c+7037,"opentitan_soc_top gpio_32 u_reg direct_out_qs", false,-1, 31,0);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg direct_out_wd", false,-1, 31,0);
        tracep->declBit(c+5739,"opentitan_soc_top gpio_32 u_reg direct_out_we", false,-1);
        tracep->declBit(c+5740,"opentitan_soc_top gpio_32 u_reg direct_out_re", false,-1);
        tracep->declBus(c+7038,"opentitan_soc_top gpio_32 u_reg masked_out_lower_data_qs", false,-1, 9,0);
        tracep->declBus(c+5741,"opentitan_soc_top gpio_32 u_reg masked_out_lower_data_wd", false,-1, 9,0);
        tracep->declBit(c+5742,"opentitan_soc_top gpio_32 u_reg masked_out_lower_data_we", false,-1);
        tracep->declBit(c+5743,"opentitan_soc_top gpio_32 u_reg masked_out_lower_data_re", false,-1);
        tracep->declBus(c+5744,"opentitan_soc_top gpio_32 u_reg masked_out_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+5742,"opentitan_soc_top gpio_32 u_reg masked_out_lower_mask_we", false,-1);
        tracep->declBus(c+7039,"opentitan_soc_top gpio_32 u_reg masked_out_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+5745,"opentitan_soc_top gpio_32 u_reg masked_out_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+5746,"opentitan_soc_top gpio_32 u_reg masked_out_upper_data_we", false,-1);
        tracep->declBit(c+5747,"opentitan_soc_top gpio_32 u_reg masked_out_upper_data_re", false,-1);
        tracep->declBus(c+5748,"opentitan_soc_top gpio_32 u_reg masked_out_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+5746,"opentitan_soc_top gpio_32 u_reg masked_out_upper_mask_we", false,-1);
        tracep->declBus(c+7040,"opentitan_soc_top gpio_32 u_reg direct_oe_qs", false,-1, 31,0);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg direct_oe_wd", false,-1, 31,0);
        tracep->declBit(c+5749,"opentitan_soc_top gpio_32 u_reg direct_oe_we", false,-1);
        tracep->declBit(c+5750,"opentitan_soc_top gpio_32 u_reg direct_oe_re", false,-1);
        tracep->declBus(c+7041,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_data_qs", false,-1, 15,0);
        tracep->declBus(c+5745,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_data_wd", false,-1, 15,0);
        tracep->declBit(c+5751,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_data_we", false,-1);
        tracep->declBit(c+5752,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_data_re", false,-1);
        tracep->declBus(c+7042,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_mask_qs", false,-1, 15,0);
        tracep->declBus(c+5748,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_mask_wd", false,-1, 15,0);
        tracep->declBit(c+5751,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_mask_we", false,-1);
        tracep->declBit(c+5752,"opentitan_soc_top gpio_32 u_reg masked_oe_lower_mask_re", false,-1);
        tracep->declBus(c+7043,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_data_qs", false,-1, 15,0);
        tracep->declBus(c+5745,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_data_wd", false,-1, 15,0);
        tracep->declBit(c+5753,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_data_we", false,-1);
        tracep->declBit(c+5754,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_data_re", false,-1);
        tracep->declBus(c+7044,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_mask_qs", false,-1, 15,0);
        tracep->declBus(c+5748,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_mask_wd", false,-1, 15,0);
        tracep->declBit(c+5753,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_mask_we", false,-1);
        tracep->declBit(c+5754,"opentitan_soc_top gpio_32 u_reg masked_oe_upper_mask_re", false,-1);
        tracep->declBus(c+4879,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_rising_qs", false,-1, 31,0);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_rising_wd", false,-1, 31,0);
        tracep->declBit(c+8229,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_rising_we", false,-1);
        tracep->declBus(c+4880,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_falling_qs", false,-1, 31,0);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_falling_wd", false,-1, 31,0);
        tracep->declBit(c+8230,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_falling_we", false,-1);
        tracep->declBus(c+4881,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_lvlhigh_qs", false,-1, 31,0);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_lvlhigh_wd", false,-1, 31,0);
        tracep->declBit(c+8231,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_lvlhigh_we", false,-1);
        tracep->declBus(c+4882,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_lvllow_qs", false,-1, 31,0);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_lvllow_wd", false,-1, 31,0);
        tracep->declBit(c+8232,"opentitan_soc_top gpio_32 u_reg intr_ctrl_en_lvllow_we", false,-1);
        tracep->declBus(c+4883,"opentitan_soc_top gpio_32 u_reg ctrl_en_input_filter_qs", false,-1, 31,0);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg ctrl_en_input_filter_wd", false,-1, 31,0);
        tracep->declBit(c+8233,"opentitan_soc_top gpio_32 u_reg ctrl_en_input_filter_we", false,-1);
        tracep->declBus(c+5755,"opentitan_soc_top gpio_32 u_reg addr_hit", false,-1, 14,0);
        tracep->declBus(c+9161,"opentitan_soc_top gpio_32 u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+9163,"opentitan_soc_top gpio_32 u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+5687,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_valid", false,-1);
        tracep->declBus(c+5688,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5689,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5690,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5691,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5692,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5693,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5694,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5695,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_i\014 d_ready", false,-1);
        tracep->declBit(c+4923,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_valid", false,-1);
        tracep->declBus(c+4924,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4925,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4926,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4927,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4928,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4929,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4930,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 d_error", false,-1);
        tracep->declBit(c+4931,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_o\014 a_ready", false,-1);
        tracep->declBit(c+5731,"opentitan_soc_top gpio_32 u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+5730,"opentitan_soc_top gpio_32 u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+5732,"opentitan_soc_top gpio_32 u_reg u_reg_if addr_o", false,-1, 5,0);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+5734,"opentitan_soc_top gpio_32 u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+8226,"opentitan_soc_top gpio_32 u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+5735,"opentitan_soc_top gpio_32 u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+9164,"opentitan_soc_top gpio_32 u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top gpio_32 u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+4884,"opentitan_soc_top gpio_32 u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+5756,"opentitan_soc_top gpio_32 u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+8483,"opentitan_soc_top gpio_32 u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+4885,"opentitan_soc_top gpio_32 u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+4886,"opentitan_soc_top gpio_32 u_reg u_reg_if error", false,-1);
        tracep->declBit(c+5757,"opentitan_soc_top gpio_32 u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+5758,"opentitan_soc_top gpio_32 u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+5759,"opentitan_soc_top gpio_32 u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+4887,"opentitan_soc_top gpio_32 u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+4888,"opentitan_soc_top gpio_32 u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+4889,"opentitan_soc_top gpio_32 u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+5760,"opentitan_soc_top gpio_32 u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+5761,"opentitan_soc_top gpio_32 u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+5687,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+5688,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5689,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5690,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5691,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5692,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5693,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5694,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5695,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+5759,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+9164,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+9163,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+5762,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+5763,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+5764,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+5765,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+5766,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+5767,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+5768,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+5769,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+5770,"opentitan_soc_top gpio_32 u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_intr_state DW", false,-1, 31,0);
        tracep->declBus(c+9165,"opentitan_soc_top gpio_32 u_reg u_intr_state SWACCESS", false,-1, 23,0);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_state RESVAL", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 u_reg u_intr_state clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 u_reg u_intr_state rst_ni", false,-1);
        tracep->declBit(c+8227,"opentitan_soc_top gpio_32 u_reg u_intr_state we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_state wd", false,-1, 31,0);
        tracep->declBit(c+7024,"opentitan_soc_top gpio_32 u_reg u_intr_state de", false,-1);
        tracep->declBus(c+7023,"opentitan_soc_top gpio_32 u_reg u_intr_state d", false,-1, 31,0);
        tracep->declBit(c+6953,"opentitan_soc_top gpio_32 u_reg u_intr_state qe", false,-1);
        tracep->declBus(c+4877,"opentitan_soc_top gpio_32 u_reg u_intr_state q", false,-1, 31,0);
        tracep->declBus(c+4877,"opentitan_soc_top gpio_32 u_reg u_intr_state qs", false,-1, 31,0);
        tracep->declBit(c+7045,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en", false,-1);
        tracep->declBus(c+8484,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_data", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9165,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb SWACCESS", false,-1, 23,0);
        tracep->declBit(c+8227,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+7024,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb de", false,-1);
        tracep->declBus(c+7023,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+4877,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+7045,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8484,"opentitan_soc_top gpio_32 u_reg u_intr_state wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_intr_enable DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top gpio_32 u_reg u_intr_enable SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_enable RESVAL", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 u_reg u_intr_enable clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 u_reg u_intr_enable rst_ni", false,-1);
        tracep->declBit(c+8228,"opentitan_soc_top gpio_32 u_reg u_intr_enable we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_enable wd", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_intr_enable de", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_enable d", false,-1, 31,0);
        tracep->declBit(c+4890,"opentitan_soc_top gpio_32 u_reg u_intr_enable qe", false,-1);
        tracep->declBus(c+4878,"opentitan_soc_top gpio_32 u_reg u_intr_enable q", false,-1, 31,0);
        tracep->declBus(c+4878,"opentitan_soc_top gpio_32 u_reg u_intr_enable qs", false,-1, 31,0);
        tracep->declBit(c+8228,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en", false,-1);
        tracep->declBus(c+5839,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_data", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8228,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb de", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+4878,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+8228,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5839,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+4878,"opentitan_soc_top gpio_32 u_reg u_intr_enable wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+9160,"opentitan_soc_top gpio_32 u_reg u_intr_test DW", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_intr_test re", false,-1);
        tracep->declBit(c+5738,"opentitan_soc_top gpio_32 u_reg u_intr_test we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_test wd", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_test d", false,-1, 31,0);
        tracep->declBit(c+5738,"opentitan_soc_top gpio_32 u_reg u_intr_test qe", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_intr_test qre", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_test q", false,-1, 31,0);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_test qs", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_data_in DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top gpio_32 u_reg u_data_in SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_data_in RESVAL", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 u_reg u_data_in clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 u_reg u_data_in rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_data_in we", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_data_in wd", false,-1, 31,0);
        tracep->declBit(c+7026,"opentitan_soc_top gpio_32 u_reg u_data_in de", false,-1);
        tracep->declBus(c+7025,"opentitan_soc_top gpio_32 u_reg u_data_in d", false,-1, 31,0);
        tracep->declBit(c+278,"opentitan_soc_top gpio_32 u_reg u_data_in qe", false,-1);
        tracep->declBus(c+6952,"opentitan_soc_top gpio_32 u_reg u_data_in q", false,-1, 31,0);
        tracep->declBus(c+6952,"opentitan_soc_top gpio_32 u_reg u_data_in qs", false,-1, 31,0);
        tracep->declBit(c+7026,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en", false,-1);
        tracep->declBus(c+7025,"opentitan_soc_top gpio_32 u_reg u_data_in wr_data", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb we", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+7026,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb de", false,-1);
        tracep->declBus(c+7025,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+6952,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+7026,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7025,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb gen_ro unused_wd", false,-1, 31,0);
        tracep->declBus(c+6952,"opentitan_soc_top gpio_32 u_reg u_data_in wr_en_data_arb gen_ro unused_q", false,-1, 31,0);
        tracep->declBus(c+9160,"opentitan_soc_top gpio_32 u_reg u_direct_out DW", false,-1, 31,0);
        tracep->declBit(c+5740,"opentitan_soc_top gpio_32 u_reg u_direct_out re", false,-1);
        tracep->declBit(c+5739,"opentitan_soc_top gpio_32 u_reg u_direct_out we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_direct_out wd", false,-1, 31,0);
        tracep->declBus(c+7037,"opentitan_soc_top gpio_32 u_reg u_direct_out d", false,-1, 31,0);
        tracep->declBit(c+5739,"opentitan_soc_top gpio_32 u_reg u_direct_out qe", false,-1);
        tracep->declBit(c+5740,"opentitan_soc_top gpio_32 u_reg u_direct_out qre", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_direct_out q", false,-1, 31,0);
        tracep->declBus(c+7037,"opentitan_soc_top gpio_32 u_reg u_direct_out qs", false,-1, 31,0);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+5743,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data re", false,-1);
        tracep->declBit(c+5742,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data we", false,-1);
        tracep->declBus(c+5771,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+7046,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data d", false,-1, 15,0);
        tracep->declBit(c+5742,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data qe", false,-1);
        tracep->declBit(c+5743,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data qre", false,-1);
        tracep->declBus(c+5771,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data q", false,-1, 15,0);
        tracep->declBus(c+7046,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask re", false,-1);
        tracep->declBit(c+5742,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask we", false,-1);
        tracep->declBus(c+5744,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+7047,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+5742,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask qe", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask qre", false,-1);
        tracep->declBus(c+5744,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+7047,"opentitan_soc_top gpio_32 u_reg u_masked_out_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+5747,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data re", false,-1);
        tracep->declBit(c+5746,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data we", false,-1);
        tracep->declBus(c+5745,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+7039,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data d", false,-1, 15,0);
        tracep->declBit(c+5746,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data qe", false,-1);
        tracep->declBit(c+5747,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data qre", false,-1);
        tracep->declBus(c+5745,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data q", false,-1, 15,0);
        tracep->declBus(c+7039,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask re", false,-1);
        tracep->declBit(c+5746,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask we", false,-1);
        tracep->declBus(c+5748,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+7048,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+5746,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask qe", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask qre", false,-1);
        tracep->declBus(c+5748,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+7048,"opentitan_soc_top gpio_32 u_reg u_masked_out_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+9160,"opentitan_soc_top gpio_32 u_reg u_direct_oe DW", false,-1, 31,0);
        tracep->declBit(c+5750,"opentitan_soc_top gpio_32 u_reg u_direct_oe re", false,-1);
        tracep->declBit(c+5749,"opentitan_soc_top gpio_32 u_reg u_direct_oe we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_direct_oe wd", false,-1, 31,0);
        tracep->declBus(c+7040,"opentitan_soc_top gpio_32 u_reg u_direct_oe d", false,-1, 31,0);
        tracep->declBit(c+5749,"opentitan_soc_top gpio_32 u_reg u_direct_oe qe", false,-1);
        tracep->declBit(c+5750,"opentitan_soc_top gpio_32 u_reg u_direct_oe qre", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_direct_oe q", false,-1, 31,0);
        tracep->declBus(c+7040,"opentitan_soc_top gpio_32 u_reg u_direct_oe qs", false,-1, 31,0);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data DW", false,-1, 31,0);
        tracep->declBit(c+5752,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data re", false,-1);
        tracep->declBit(c+5751,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data we", false,-1);
        tracep->declBus(c+5745,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data wd", false,-1, 15,0);
        tracep->declBus(c+7041,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data d", false,-1, 15,0);
        tracep->declBit(c+5751,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data qe", false,-1);
        tracep->declBit(c+5752,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data qre", false,-1);
        tracep->declBus(c+5745,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data q", false,-1, 15,0);
        tracep->declBus(c+7041,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_data qs", false,-1, 15,0);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask DW", false,-1, 31,0);
        tracep->declBit(c+5752,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask re", false,-1);
        tracep->declBit(c+5751,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask we", false,-1);
        tracep->declBus(c+5748,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask wd", false,-1, 15,0);
        tracep->declBus(c+7042,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask d", false,-1, 15,0);
        tracep->declBit(c+5751,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask qe", false,-1);
        tracep->declBit(c+5752,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask qre", false,-1);
        tracep->declBus(c+5748,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask q", false,-1, 15,0);
        tracep->declBus(c+7042,"opentitan_soc_top gpio_32 u_reg u_masked_oe_lower_mask qs", false,-1, 15,0);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data DW", false,-1, 31,0);
        tracep->declBit(c+5754,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data re", false,-1);
        tracep->declBit(c+5753,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data we", false,-1);
        tracep->declBus(c+5745,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data wd", false,-1, 15,0);
        tracep->declBus(c+7043,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data d", false,-1, 15,0);
        tracep->declBit(c+5753,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data qe", false,-1);
        tracep->declBit(c+5754,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data qre", false,-1);
        tracep->declBus(c+5745,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data q", false,-1, 15,0);
        tracep->declBus(c+7043,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_data qs", false,-1, 15,0);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask DW", false,-1, 31,0);
        tracep->declBit(c+5754,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask re", false,-1);
        tracep->declBit(c+5753,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask we", false,-1);
        tracep->declBus(c+5748,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask wd", false,-1, 15,0);
        tracep->declBus(c+7044,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask d", false,-1, 15,0);
        tracep->declBit(c+5753,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask qe", false,-1);
        tracep->declBit(c+5754,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask qre", false,-1);
        tracep->declBus(c+5748,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask q", false,-1, 15,0);
        tracep->declBus(c+7044,"opentitan_soc_top gpio_32 u_reg u_masked_oe_upper_mask qs", false,-1, 15,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising RESVAL", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising rst_ni", false,-1);
        tracep->declBit(c+8229,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wd", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising de", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising d", false,-1, 31,0);
        tracep->declBit(c+4891,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising qe", false,-1);
        tracep->declBus(c+4879,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising q", false,-1, 31,0);
        tracep->declBus(c+4879,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising qs", false,-1, 31,0);
        tracep->declBit(c+8229,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en", false,-1);
        tracep->declBus(c+5840,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_data", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8229,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb de", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+4879,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+8229,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5840,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+4879,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_rising wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling RESVAL", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling rst_ni", false,-1);
        tracep->declBit(c+8230,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wd", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling de", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling d", false,-1, 31,0);
        tracep->declBit(c+4892,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling qe", false,-1);
        tracep->declBus(c+4880,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling q", false,-1, 31,0);
        tracep->declBus(c+4880,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling qs", false,-1, 31,0);
        tracep->declBit(c+8230,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en", false,-1);
        tracep->declBus(c+5841,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_data", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8230,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb de", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+4880,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+8230,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5841,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+4880,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_falling wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh RESVAL", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh rst_ni", false,-1);
        tracep->declBit(c+8231,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wd", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh de", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh d", false,-1, 31,0);
        tracep->declBit(c+6954,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh qe", false,-1);
        tracep->declBus(c+4881,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh q", false,-1, 31,0);
        tracep->declBus(c+4881,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh qs", false,-1, 31,0);
        tracep->declBit(c+8231,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en", false,-1);
        tracep->declBus(c+5842,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_data", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8231,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb de", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+4881,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+8231,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5842,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+4881,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvlhigh wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow RESVAL", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow rst_ni", false,-1);
        tracep->declBit(c+8232,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wd", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow de", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow d", false,-1, 31,0);
        tracep->declBit(c+6955,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow qe", false,-1);
        tracep->declBus(c+4882,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow q", false,-1, 31,0);
        tracep->declBus(c+4882,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow qs", false,-1, 31,0);
        tracep->declBit(c+8232,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en", false,-1);
        tracep->declBus(c+5843,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_data", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8232,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb de", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+4882,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+8232,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5843,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+4882,"opentitan_soc_top gpio_32 u_reg u_intr_ctrl_en_lvllow wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter RESVAL", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter rst_ni", false,-1);
        tracep->declBit(c+8233,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wd", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter de", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter d", false,-1, 31,0);
        tracep->declBit(c+6956,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter qe", false,-1);
        tracep->declBus(c+4883,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter q", false,-1, 31,0);
        tracep->declBus(c+4883,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter qs", false,-1, 31,0);
        tracep->declBit(c+8233,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en", false,-1);
        tracep->declBus(c+5844,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_data", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8233,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb we", false,-1);
        tracep->declBus(c+5733,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb wd", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb de", false,-1);
        tracep->declBus(c+8794,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb d", false,-1, 31,0);
        tracep->declBus(c+4883,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb q", false,-1, 31,0);
        tracep->declBit(c+8233,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5844,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb wr_data", false,-1, 31,0);
        tracep->declBus(c+4883,"opentitan_soc_top gpio_32 u_reg u_ctrl_en_input_filter wr_en_data_arb gen_w unused_q", false,-1, 31,0);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[0] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[0] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[0] filter rst_ni", false,-1);
        tracep->declBit(c+5772,"opentitan_soc_top gpio_32 gen_filter[0] filter enable_i", false,-1);
        tracep->declBit(c+8485,"opentitan_soc_top gpio_32 gen_filter[0] filter filter_i", false,-1);
        tracep->declBit(c+8486,"opentitan_soc_top gpio_32 gen_filter[0] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[0] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[0] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+6815,"opentitan_soc_top gpio_32 gen_filter[0] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+6842,"opentitan_soc_top gpio_32 gen_filter[0] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+6816,"opentitan_soc_top gpio_32 gen_filter[0] filter filter_q", false,-1);
        tracep->declBit(c+5457,"opentitan_soc_top gpio_32 gen_filter[0] filter stored_value_q", false,-1);
        tracep->declBit(c+6843,"opentitan_soc_top gpio_32 gen_filter[0] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[1] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[1] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[1] filter rst_ni", false,-1);
        tracep->declBit(c+5773,"opentitan_soc_top gpio_32 gen_filter[1] filter enable_i", false,-1);
        tracep->declBit(c+8487,"opentitan_soc_top gpio_32 gen_filter[1] filter filter_i", false,-1);
        tracep->declBit(c+8488,"opentitan_soc_top gpio_32 gen_filter[1] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[1] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[1] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+6817,"opentitan_soc_top gpio_32 gen_filter[1] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+6844,"opentitan_soc_top gpio_32 gen_filter[1] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+6818,"opentitan_soc_top gpio_32 gen_filter[1] filter filter_q", false,-1);
        tracep->declBit(c+4893,"opentitan_soc_top gpio_32 gen_filter[1] filter stored_value_q", false,-1);
        tracep->declBit(c+6845,"opentitan_soc_top gpio_32 gen_filter[1] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[2] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[2] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[2] filter rst_ni", false,-1);
        tracep->declBit(c+5774,"opentitan_soc_top gpio_32 gen_filter[2] filter enable_i", false,-1);
        tracep->declBit(c+8489,"opentitan_soc_top gpio_32 gen_filter[2] filter filter_i", false,-1);
        tracep->declBit(c+8490,"opentitan_soc_top gpio_32 gen_filter[2] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[2] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[2] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4798,"opentitan_soc_top gpio_32 gen_filter[2] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4851,"opentitan_soc_top gpio_32 gen_filter[2] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4799,"opentitan_soc_top gpio_32 gen_filter[2] filter filter_q", false,-1);
        tracep->declBit(c+4800,"opentitan_soc_top gpio_32 gen_filter[2] filter stored_value_q", false,-1);
        tracep->declBit(c+4852,"opentitan_soc_top gpio_32 gen_filter[2] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[3] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[3] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[3] filter rst_ni", false,-1);
        tracep->declBit(c+5775,"opentitan_soc_top gpio_32 gen_filter[3] filter enable_i", false,-1);
        tracep->declBit(c+8491,"opentitan_soc_top gpio_32 gen_filter[3] filter filter_i", false,-1);
        tracep->declBit(c+8492,"opentitan_soc_top gpio_32 gen_filter[3] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[3] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[3] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4801,"opentitan_soc_top gpio_32 gen_filter[3] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4853,"opentitan_soc_top gpio_32 gen_filter[3] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4802,"opentitan_soc_top gpio_32 gen_filter[3] filter filter_q", false,-1);
        tracep->declBit(c+4803,"opentitan_soc_top gpio_32 gen_filter[3] filter stored_value_q", false,-1);
        tracep->declBit(c+4854,"opentitan_soc_top gpio_32 gen_filter[3] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[4] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[4] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[4] filter rst_ni", false,-1);
        tracep->declBit(c+5776,"opentitan_soc_top gpio_32 gen_filter[4] filter enable_i", false,-1);
        tracep->declBit(c+8493,"opentitan_soc_top gpio_32 gen_filter[4] filter filter_i", false,-1);
        tracep->declBit(c+8494,"opentitan_soc_top gpio_32 gen_filter[4] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[4] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[4] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7067,"opentitan_soc_top gpio_32 gen_filter[4] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7107,"opentitan_soc_top gpio_32 gen_filter[4] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7068,"opentitan_soc_top gpio_32 gen_filter[4] filter filter_q", false,-1);
        tracep->declBit(c+4804,"opentitan_soc_top gpio_32 gen_filter[4] filter stored_value_q", false,-1);
        tracep->declBit(c+7108,"opentitan_soc_top gpio_32 gen_filter[4] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[5] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[5] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[5] filter rst_ni", false,-1);
        tracep->declBit(c+5777,"opentitan_soc_top gpio_32 gen_filter[5] filter enable_i", false,-1);
        tracep->declBit(c+8495,"opentitan_soc_top gpio_32 gen_filter[5] filter filter_i", false,-1);
        tracep->declBit(c+8496,"opentitan_soc_top gpio_32 gen_filter[5] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[5] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[5] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7069,"opentitan_soc_top gpio_32 gen_filter[5] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7109,"opentitan_soc_top gpio_32 gen_filter[5] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7070,"opentitan_soc_top gpio_32 gen_filter[5] filter filter_q", false,-1);
        tracep->declBit(c+4805,"opentitan_soc_top gpio_32 gen_filter[5] filter stored_value_q", false,-1);
        tracep->declBit(c+7110,"opentitan_soc_top gpio_32 gen_filter[5] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[6] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[6] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[6] filter rst_ni", false,-1);
        tracep->declBit(c+5778,"opentitan_soc_top gpio_32 gen_filter[6] filter enable_i", false,-1);
        tracep->declBit(c+8497,"opentitan_soc_top gpio_32 gen_filter[6] filter filter_i", false,-1);
        tracep->declBit(c+8498,"opentitan_soc_top gpio_32 gen_filter[6] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[6] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[6] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+6819,"opentitan_soc_top gpio_32 gen_filter[6] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+6846,"opentitan_soc_top gpio_32 gen_filter[6] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+6820,"opentitan_soc_top gpio_32 gen_filter[6] filter filter_q", false,-1);
        tracep->declBit(c+4894,"opentitan_soc_top gpio_32 gen_filter[6] filter stored_value_q", false,-1);
        tracep->declBit(c+6847,"opentitan_soc_top gpio_32 gen_filter[6] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[7] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[7] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[7] filter rst_ni", false,-1);
        tracep->declBit(c+5779,"opentitan_soc_top gpio_32 gen_filter[7] filter enable_i", false,-1);
        tracep->declBit(c+8499,"opentitan_soc_top gpio_32 gen_filter[7] filter filter_i", false,-1);
        tracep->declBit(c+8500,"opentitan_soc_top gpio_32 gen_filter[7] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[7] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[7] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7071,"opentitan_soc_top gpio_32 gen_filter[7] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7111,"opentitan_soc_top gpio_32 gen_filter[7] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7072,"opentitan_soc_top gpio_32 gen_filter[7] filter filter_q", false,-1);
        tracep->declBit(c+4806,"opentitan_soc_top gpio_32 gen_filter[7] filter stored_value_q", false,-1);
        tracep->declBit(c+7112,"opentitan_soc_top gpio_32 gen_filter[7] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[8] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[8] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[8] filter rst_ni", false,-1);
        tracep->declBit(c+5780,"opentitan_soc_top gpio_32 gen_filter[8] filter enable_i", false,-1);
        tracep->declBit(c+8501,"opentitan_soc_top gpio_32 gen_filter[8] filter filter_i", false,-1);
        tracep->declBit(c+8502,"opentitan_soc_top gpio_32 gen_filter[8] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[8] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[8] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+7073,"opentitan_soc_top gpio_32 gen_filter[8] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7113,"opentitan_soc_top gpio_32 gen_filter[8] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+7074,"opentitan_soc_top gpio_32 gen_filter[8] filter filter_q", false,-1);
        tracep->declBit(c+4807,"opentitan_soc_top gpio_32 gen_filter[8] filter stored_value_q", false,-1);
        tracep->declBit(c+7114,"opentitan_soc_top gpio_32 gen_filter[8] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[9] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[9] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[9] filter rst_ni", false,-1);
        tracep->declBit(c+5781,"opentitan_soc_top gpio_32 gen_filter[9] filter enable_i", false,-1);
        tracep->declBit(c+8503,"opentitan_soc_top gpio_32 gen_filter[9] filter filter_i", false,-1);
        tracep->declBit(c+8504,"opentitan_soc_top gpio_32 gen_filter[9] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[9] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[9] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4808,"opentitan_soc_top gpio_32 gen_filter[9] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4855,"opentitan_soc_top gpio_32 gen_filter[9] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4809,"opentitan_soc_top gpio_32 gen_filter[9] filter filter_q", false,-1);
        tracep->declBit(c+4810,"opentitan_soc_top gpio_32 gen_filter[9] filter stored_value_q", false,-1);
        tracep->declBit(c+4856,"opentitan_soc_top gpio_32 gen_filter[9] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[10] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[10] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[10] filter rst_ni", false,-1);
        tracep->declBit(c+5782,"opentitan_soc_top gpio_32 gen_filter[10] filter enable_i", false,-1);
        tracep->declBit(c+8505,"opentitan_soc_top gpio_32 gen_filter[10] filter filter_i", false,-1);
        tracep->declBit(c+8506,"opentitan_soc_top gpio_32 gen_filter[10] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[10] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[10] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4811,"opentitan_soc_top gpio_32 gen_filter[10] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4857,"opentitan_soc_top gpio_32 gen_filter[10] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4812,"opentitan_soc_top gpio_32 gen_filter[10] filter filter_q", false,-1);
        tracep->declBit(c+4813,"opentitan_soc_top gpio_32 gen_filter[10] filter stored_value_q", false,-1);
        tracep->declBit(c+4858,"opentitan_soc_top gpio_32 gen_filter[10] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[11] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[11] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[11] filter rst_ni", false,-1);
        tracep->declBit(c+5783,"opentitan_soc_top gpio_32 gen_filter[11] filter enable_i", false,-1);
        tracep->declBit(c+8507,"opentitan_soc_top gpio_32 gen_filter[11] filter filter_i", false,-1);
        tracep->declBit(c+8508,"opentitan_soc_top gpio_32 gen_filter[11] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[11] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[11] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4814,"opentitan_soc_top gpio_32 gen_filter[11] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4859,"opentitan_soc_top gpio_32 gen_filter[11] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4815,"opentitan_soc_top gpio_32 gen_filter[11] filter filter_q", false,-1);
        tracep->declBit(c+4816,"opentitan_soc_top gpio_32 gen_filter[11] filter stored_value_q", false,-1);
        tracep->declBit(c+4860,"opentitan_soc_top gpio_32 gen_filter[11] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[12] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[12] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[12] filter rst_ni", false,-1);
        tracep->declBit(c+5784,"opentitan_soc_top gpio_32 gen_filter[12] filter enable_i", false,-1);
        tracep->declBit(c+8509,"opentitan_soc_top gpio_32 gen_filter[12] filter filter_i", false,-1);
        tracep->declBit(c+8510,"opentitan_soc_top gpio_32 gen_filter[12] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[12] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[12] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4817,"opentitan_soc_top gpio_32 gen_filter[12] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4861,"opentitan_soc_top gpio_32 gen_filter[12] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4818,"opentitan_soc_top gpio_32 gen_filter[12] filter filter_q", false,-1);
        tracep->declBit(c+4819,"opentitan_soc_top gpio_32 gen_filter[12] filter stored_value_q", false,-1);
        tracep->declBit(c+4862,"opentitan_soc_top gpio_32 gen_filter[12] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[13] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[13] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[13] filter rst_ni", false,-1);
        tracep->declBit(c+5785,"opentitan_soc_top gpio_32 gen_filter[13] filter enable_i", false,-1);
        tracep->declBit(c+8511,"opentitan_soc_top gpio_32 gen_filter[13] filter filter_i", false,-1);
        tracep->declBit(c+8512,"opentitan_soc_top gpio_32 gen_filter[13] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[13] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[13] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4820,"opentitan_soc_top gpio_32 gen_filter[13] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4863,"opentitan_soc_top gpio_32 gen_filter[13] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4821,"opentitan_soc_top gpio_32 gen_filter[13] filter filter_q", false,-1);
        tracep->declBit(c+4822,"opentitan_soc_top gpio_32 gen_filter[13] filter stored_value_q", false,-1);
        tracep->declBit(c+4864,"opentitan_soc_top gpio_32 gen_filter[13] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[14] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[14] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[14] filter rst_ni", false,-1);
        tracep->declBit(c+5786,"opentitan_soc_top gpio_32 gen_filter[14] filter enable_i", false,-1);
        tracep->declBit(c+8513,"opentitan_soc_top gpio_32 gen_filter[14] filter filter_i", false,-1);
        tracep->declBit(c+8514,"opentitan_soc_top gpio_32 gen_filter[14] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[14] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[14] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4823,"opentitan_soc_top gpio_32 gen_filter[14] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4865,"opentitan_soc_top gpio_32 gen_filter[14] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4824,"opentitan_soc_top gpio_32 gen_filter[14] filter filter_q", false,-1);
        tracep->declBit(c+4825,"opentitan_soc_top gpio_32 gen_filter[14] filter stored_value_q", false,-1);
        tracep->declBit(c+4866,"opentitan_soc_top gpio_32 gen_filter[14] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[15] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[15] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[15] filter rst_ni", false,-1);
        tracep->declBit(c+5787,"opentitan_soc_top gpio_32 gen_filter[15] filter enable_i", false,-1);
        tracep->declBit(c+8515,"opentitan_soc_top gpio_32 gen_filter[15] filter filter_i", false,-1);
        tracep->declBit(c+8516,"opentitan_soc_top gpio_32 gen_filter[15] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[15] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[15] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4826,"opentitan_soc_top gpio_32 gen_filter[15] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4867,"opentitan_soc_top gpio_32 gen_filter[15] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4827,"opentitan_soc_top gpio_32 gen_filter[15] filter filter_q", false,-1);
        tracep->declBit(c+4828,"opentitan_soc_top gpio_32 gen_filter[15] filter stored_value_q", false,-1);
        tracep->declBit(c+4868,"opentitan_soc_top gpio_32 gen_filter[15] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[16] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[16] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[16] filter rst_ni", false,-1);
        tracep->declBit(c+5788,"opentitan_soc_top gpio_32 gen_filter[16] filter enable_i", false,-1);
        tracep->declBit(c+8517,"opentitan_soc_top gpio_32 gen_filter[16] filter filter_i", false,-1);
        tracep->declBit(c+8518,"opentitan_soc_top gpio_32 gen_filter[16] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[16] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[16] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4829,"opentitan_soc_top gpio_32 gen_filter[16] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4869,"opentitan_soc_top gpio_32 gen_filter[16] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4830,"opentitan_soc_top gpio_32 gen_filter[16] filter filter_q", false,-1);
        tracep->declBit(c+4831,"opentitan_soc_top gpio_32 gen_filter[16] filter stored_value_q", false,-1);
        tracep->declBit(c+4870,"opentitan_soc_top gpio_32 gen_filter[16] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[17] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[17] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[17] filter rst_ni", false,-1);
        tracep->declBit(c+5789,"opentitan_soc_top gpio_32 gen_filter[17] filter enable_i", false,-1);
        tracep->declBit(c+8519,"opentitan_soc_top gpio_32 gen_filter[17] filter filter_i", false,-1);
        tracep->declBit(c+8520,"opentitan_soc_top gpio_32 gen_filter[17] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[17] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[17] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4948,"opentitan_soc_top gpio_32 gen_filter[17] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4992,"opentitan_soc_top gpio_32 gen_filter[17] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4949,"opentitan_soc_top gpio_32 gen_filter[17] filter filter_q", false,-1);
        tracep->declBit(c+4950,"opentitan_soc_top gpio_32 gen_filter[17] filter stored_value_q", false,-1);
        tracep->declBit(c+4993,"opentitan_soc_top gpio_32 gen_filter[17] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[18] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[18] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[18] filter rst_ni", false,-1);
        tracep->declBit(c+5790,"opentitan_soc_top gpio_32 gen_filter[18] filter enable_i", false,-1);
        tracep->declBit(c+8521,"opentitan_soc_top gpio_32 gen_filter[18] filter filter_i", false,-1);
        tracep->declBit(c+8522,"opentitan_soc_top gpio_32 gen_filter[18] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[18] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[18] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4951,"opentitan_soc_top gpio_32 gen_filter[18] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4994,"opentitan_soc_top gpio_32 gen_filter[18] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4952,"opentitan_soc_top gpio_32 gen_filter[18] filter filter_q", false,-1);
        tracep->declBit(c+4953,"opentitan_soc_top gpio_32 gen_filter[18] filter stored_value_q", false,-1);
        tracep->declBit(c+4995,"opentitan_soc_top gpio_32 gen_filter[18] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[19] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[19] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[19] filter rst_ni", false,-1);
        tracep->declBit(c+5791,"opentitan_soc_top gpio_32 gen_filter[19] filter enable_i", false,-1);
        tracep->declBit(c+8523,"opentitan_soc_top gpio_32 gen_filter[19] filter filter_i", false,-1);
        tracep->declBit(c+8524,"opentitan_soc_top gpio_32 gen_filter[19] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[19] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[19] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+6821,"opentitan_soc_top gpio_32 gen_filter[19] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+6848,"opentitan_soc_top gpio_32 gen_filter[19] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+6822,"opentitan_soc_top gpio_32 gen_filter[19] filter filter_q", false,-1);
        tracep->declBit(c+4895,"opentitan_soc_top gpio_32 gen_filter[19] filter stored_value_q", false,-1);
        tracep->declBit(c+6849,"opentitan_soc_top gpio_32 gen_filter[19] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[20] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[20] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[20] filter rst_ni", false,-1);
        tracep->declBit(c+5792,"opentitan_soc_top gpio_32 gen_filter[20] filter enable_i", false,-1);
        tracep->declBit(c+8525,"opentitan_soc_top gpio_32 gen_filter[20] filter filter_i", false,-1);
        tracep->declBit(c+8526,"opentitan_soc_top gpio_32 gen_filter[20] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[20] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[20] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4896,"opentitan_soc_top gpio_32 gen_filter[20] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4919,"opentitan_soc_top gpio_32 gen_filter[20] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4897,"opentitan_soc_top gpio_32 gen_filter[20] filter filter_q", false,-1);
        tracep->declBit(c+4898,"opentitan_soc_top gpio_32 gen_filter[20] filter stored_value_q", false,-1);
        tracep->declBit(c+4920,"opentitan_soc_top gpio_32 gen_filter[20] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[21] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[21] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[21] filter rst_ni", false,-1);
        tracep->declBit(c+5793,"opentitan_soc_top gpio_32 gen_filter[21] filter enable_i", false,-1);
        tracep->declBit(c+8527,"opentitan_soc_top gpio_32 gen_filter[21] filter filter_i", false,-1);
        tracep->declBit(c+8528,"opentitan_soc_top gpio_32 gen_filter[21] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[21] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[21] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+6957,"opentitan_soc_top gpio_32 gen_filter[21] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7009,"opentitan_soc_top gpio_32 gen_filter[21] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+6958,"opentitan_soc_top gpio_32 gen_filter[21] filter filter_q", false,-1);
        tracep->declBit(c+4899,"opentitan_soc_top gpio_32 gen_filter[21] filter stored_value_q", false,-1);
        tracep->declBit(c+7010,"opentitan_soc_top gpio_32 gen_filter[21] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[22] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[22] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[22] filter rst_ni", false,-1);
        tracep->declBit(c+5794,"opentitan_soc_top gpio_32 gen_filter[22] filter enable_i", false,-1);
        tracep->declBit(c+8529,"opentitan_soc_top gpio_32 gen_filter[22] filter filter_i", false,-1);
        tracep->declBit(c+8530,"opentitan_soc_top gpio_32 gen_filter[22] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[22] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[22] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+6959,"opentitan_soc_top gpio_32 gen_filter[22] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7011,"opentitan_soc_top gpio_32 gen_filter[22] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+6960,"opentitan_soc_top gpio_32 gen_filter[22] filter filter_q", false,-1);
        tracep->declBit(c+4900,"opentitan_soc_top gpio_32 gen_filter[22] filter stored_value_q", false,-1);
        tracep->declBit(c+7012,"opentitan_soc_top gpio_32 gen_filter[22] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[23] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[23] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[23] filter rst_ni", false,-1);
        tracep->declBit(c+5795,"opentitan_soc_top gpio_32 gen_filter[23] filter enable_i", false,-1);
        tracep->declBit(c+8531,"opentitan_soc_top gpio_32 gen_filter[23] filter filter_i", false,-1);
        tracep->declBit(c+8532,"opentitan_soc_top gpio_32 gen_filter[23] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[23] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[23] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+6961,"opentitan_soc_top gpio_32 gen_filter[23] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7013,"opentitan_soc_top gpio_32 gen_filter[23] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+6962,"opentitan_soc_top gpio_32 gen_filter[23] filter filter_q", false,-1);
        tracep->declBit(c+4901,"opentitan_soc_top gpio_32 gen_filter[23] filter stored_value_q", false,-1);
        tracep->declBit(c+7014,"opentitan_soc_top gpio_32 gen_filter[23] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[24] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[24] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[24] filter rst_ni", false,-1);
        tracep->declBit(c+5796,"opentitan_soc_top gpio_32 gen_filter[24] filter enable_i", false,-1);
        tracep->declBit(c+8533,"opentitan_soc_top gpio_32 gen_filter[24] filter filter_i", false,-1);
        tracep->declBit(c+8534,"opentitan_soc_top gpio_32 gen_filter[24] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[24] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[24] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+6963,"opentitan_soc_top gpio_32 gen_filter[24] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7015,"opentitan_soc_top gpio_32 gen_filter[24] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+6964,"opentitan_soc_top gpio_32 gen_filter[24] filter filter_q", false,-1);
        tracep->declBit(c+4902,"opentitan_soc_top gpio_32 gen_filter[24] filter stored_value_q", false,-1);
        tracep->declBit(c+7016,"opentitan_soc_top gpio_32 gen_filter[24] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[25] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[25] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[25] filter rst_ni", false,-1);
        tracep->declBit(c+5797,"opentitan_soc_top gpio_32 gen_filter[25] filter enable_i", false,-1);
        tracep->declBit(c+8535,"opentitan_soc_top gpio_32 gen_filter[25] filter filter_i", false,-1);
        tracep->declBit(c+8536,"opentitan_soc_top gpio_32 gen_filter[25] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[25] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[25] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4903,"opentitan_soc_top gpio_32 gen_filter[25] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4921,"opentitan_soc_top gpio_32 gen_filter[25] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4904,"opentitan_soc_top gpio_32 gen_filter[25] filter filter_q", false,-1);
        tracep->declBit(c+4905,"opentitan_soc_top gpio_32 gen_filter[25] filter stored_value_q", false,-1);
        tracep->declBit(c+4922,"opentitan_soc_top gpio_32 gen_filter[25] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[26] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[26] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[26] filter rst_ni", false,-1);
        tracep->declBit(c+5798,"opentitan_soc_top gpio_32 gen_filter[26] filter enable_i", false,-1);
        tracep->declBit(c+8537,"opentitan_soc_top gpio_32 gen_filter[26] filter filter_i", false,-1);
        tracep->declBit(c+8538,"opentitan_soc_top gpio_32 gen_filter[26] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[26] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[26] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+6965,"opentitan_soc_top gpio_32 gen_filter[26] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7017,"opentitan_soc_top gpio_32 gen_filter[26] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+6966,"opentitan_soc_top gpio_32 gen_filter[26] filter filter_q", false,-1);
        tracep->declBit(c+4906,"opentitan_soc_top gpio_32 gen_filter[26] filter stored_value_q", false,-1);
        tracep->declBit(c+7018,"opentitan_soc_top gpio_32 gen_filter[26] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[27] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[27] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[27] filter rst_ni", false,-1);
        tracep->declBit(c+5799,"opentitan_soc_top gpio_32 gen_filter[27] filter enable_i", false,-1);
        tracep->declBit(c+8539,"opentitan_soc_top gpio_32 gen_filter[27] filter filter_i", false,-1);
        tracep->declBit(c+8540,"opentitan_soc_top gpio_32 gen_filter[27] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[27] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[27] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+6967,"opentitan_soc_top gpio_32 gen_filter[27] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7019,"opentitan_soc_top gpio_32 gen_filter[27] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+6968,"opentitan_soc_top gpio_32 gen_filter[27] filter filter_q", false,-1);
        tracep->declBit(c+4907,"opentitan_soc_top gpio_32 gen_filter[27] filter stored_value_q", false,-1);
        tracep->declBit(c+7020,"opentitan_soc_top gpio_32 gen_filter[27] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[28] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[28] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[28] filter rst_ni", false,-1);
        tracep->declBit(c+5800,"opentitan_soc_top gpio_32 gen_filter[28] filter enable_i", false,-1);
        tracep->declBit(c+8541,"opentitan_soc_top gpio_32 gen_filter[28] filter filter_i", false,-1);
        tracep->declBit(c+8542,"opentitan_soc_top gpio_32 gen_filter[28] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[28] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[28] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+6969,"opentitan_soc_top gpio_32 gen_filter[28] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+7021,"opentitan_soc_top gpio_32 gen_filter[28] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+6970,"opentitan_soc_top gpio_32 gen_filter[28] filter filter_q", false,-1);
        tracep->declBit(c+4908,"opentitan_soc_top gpio_32 gen_filter[28] filter stored_value_q", false,-1);
        tracep->declBit(c+7022,"opentitan_soc_top gpio_32 gen_filter[28] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[29] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[29] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[29] filter rst_ni", false,-1);
        tracep->declBit(c+5801,"opentitan_soc_top gpio_32 gen_filter[29] filter enable_i", false,-1);
        tracep->declBit(c+8543,"opentitan_soc_top gpio_32 gen_filter[29] filter filter_i", false,-1);
        tracep->declBit(c+8544,"opentitan_soc_top gpio_32 gen_filter[29] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[29] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[29] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4954,"opentitan_soc_top gpio_32 gen_filter[29] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4996,"opentitan_soc_top gpio_32 gen_filter[29] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4955,"opentitan_soc_top gpio_32 gen_filter[29] filter filter_q", false,-1);
        tracep->declBit(c+4956,"opentitan_soc_top gpio_32 gen_filter[29] filter stored_value_q", false,-1);
        tracep->declBit(c+4997,"opentitan_soc_top gpio_32 gen_filter[29] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[30] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[30] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[30] filter rst_ni", false,-1);
        tracep->declBit(c+5802,"opentitan_soc_top gpio_32 gen_filter[30] filter enable_i", false,-1);
        tracep->declBit(c+8545,"opentitan_soc_top gpio_32 gen_filter[30] filter filter_i", false,-1);
        tracep->declBit(c+8546,"opentitan_soc_top gpio_32 gen_filter[30] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[30] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[30] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4957,"opentitan_soc_top gpio_32 gen_filter[30] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+4998,"opentitan_soc_top gpio_32 gen_filter[30] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4958,"opentitan_soc_top gpio_32 gen_filter[30] filter filter_q", false,-1);
        tracep->declBit(c+4959,"opentitan_soc_top gpio_32 gen_filter[30] filter stored_value_q", false,-1);
        tracep->declBit(c+4999,"opentitan_soc_top gpio_32 gen_filter[30] filter update_stored_value", false,-1);
        tracep->declBus(c+9168,"opentitan_soc_top gpio_32 gen_filter[31] filter Cycles", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top gpio_32 gen_filter[31] filter clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top gpio_32 gen_filter[31] filter rst_ni", false,-1);
        tracep->declBit(c+5803,"opentitan_soc_top gpio_32 gen_filter[31] filter enable_i", false,-1);
        tracep->declBit(c+8547,"opentitan_soc_top gpio_32 gen_filter[31] filter filter_i", false,-1);
        tracep->declBit(c+8548,"opentitan_soc_top gpio_32 gen_filter[31] filter filter_o", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top gpio_32 gen_filter[31] filter CTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top gpio_32 gen_filter[31] filter CYCLESM1", false,-1, 3,0);
        tracep->declBus(c+4960,"opentitan_soc_top gpio_32 gen_filter[31] filter diff_ctr_q", false,-1, 3,0);
        tracep->declBus(c+5000,"opentitan_soc_top gpio_32 gen_filter[31] filter diff_ctr_d", false,-1, 3,0);
        tracep->declBit(c+4961,"opentitan_soc_top gpio_32 gen_filter[31] filter filter_q", false,-1);
        tracep->declBit(c+4962,"opentitan_soc_top gpio_32 gen_filter[31] filter stored_value_q", false,-1);
        tracep->declBit(c+5001,"opentitan_soc_top gpio_32 gen_filter[31] filter update_stored_value", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top iccm clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top iccm rst_ni", false,-1);
        tracep->declBit(c+541,"opentitan_soc_top iccm tl_d_i\014 a_valid", false,-1);
        tracep->declBus(c+542,"opentitan_soc_top iccm tl_d_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+543,"opentitan_soc_top iccm tl_d_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+544,"opentitan_soc_top iccm tl_d_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+545,"opentitan_soc_top iccm tl_d_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+546,"opentitan_soc_top iccm tl_d_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+547,"opentitan_soc_top iccm tl_d_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+548,"opentitan_soc_top iccm tl_d_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+549,"opentitan_soc_top iccm tl_d_i\014 d_ready", false,-1);
        tracep->declBit(c+295,"opentitan_soc_top iccm tl_d_o\014 d_valid", false,-1);
        tracep->declBus(c+296,"opentitan_soc_top iccm tl_d_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+297,"opentitan_soc_top iccm tl_d_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+298,"opentitan_soc_top iccm tl_d_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+299,"opentitan_soc_top iccm tl_d_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+300,"opentitan_soc_top iccm tl_d_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+301,"opentitan_soc_top iccm tl_d_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+302,"opentitan_soc_top iccm tl_d_o\014 d_error", false,-1);
        tracep->declBit(c+303,"opentitan_soc_top iccm tl_d_o\014 a_ready", false,-1);
        tracep->declBit(c+9170,"opentitan_soc_top iccm we", false,-1);
        tracep->declBit(c+8322,"opentitan_soc_top iccm req", false,-1);
        tracep->declBus(c+8323,"opentitan_soc_top iccm addr", false,-1, 11,0);
        tracep->declBus(c+9171,"opentitan_soc_top iccm wdata", false,-1, 31,0);
        tracep->declBus(c+9172,"opentitan_soc_top iccm wmask", false,-1, 31,0);
        tracep->declBus(c+8549,"opentitan_soc_top iccm rdata", false,-1, 31,0);
        tracep->declBit(c+9173,"opentitan_soc_top iccm rvalid", false,-1);
        tracep->declBit(c+598,"opentitan_soc_top iccm instr_valid", false,-1);
        tracep->declBus(c+9174,"opentitan_soc_top iccm data_we", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top iccm inst_memory CLK", false,-1);
        tracep->declBit(c+8322,"opentitan_soc_top iccm inst_memory EN", false,-1);
        tracep->declBus(c+9175,"opentitan_soc_top iccm inst_memory WE", false,-1, 3,0);
        tracep->declBus(c+9171,"opentitan_soc_top iccm inst_memory DI", false,-1, 31,0);
        tracep->declBus(c+8549,"opentitan_soc_top iccm inst_memory DO", false,-1, 31,0);
        tracep->declBus(c+8323,"opentitan_soc_top iccm inst_memory A", false,-1, 11,0);
        tracep->declBus(c+9176,"opentitan_soc_top iccm inst_memory DEPTH", false,-1, 31,0);
        tracep->declBus(c+9177,"opentitan_soc_top iccm inst_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top iccm inst_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top iccm inst_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top iccm inst_mem ByteAccess", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top iccm inst_mem ErrOnWrite", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top iccm inst_mem ErrOnRead", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top iccm inst_mem clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top iccm inst_mem rst_ni", false,-1);
        tracep->declBit(c+541,"opentitan_soc_top iccm inst_mem tl_i\014 a_valid", false,-1);
        tracep->declBus(c+542,"opentitan_soc_top iccm inst_mem tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+543,"opentitan_soc_top iccm inst_mem tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+544,"opentitan_soc_top iccm inst_mem tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+545,"opentitan_soc_top iccm inst_mem tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+546,"opentitan_soc_top iccm inst_mem tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+547,"opentitan_soc_top iccm inst_mem tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+548,"opentitan_soc_top iccm inst_mem tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+549,"opentitan_soc_top iccm inst_mem tl_i\014 d_ready", false,-1);
        tracep->declBit(c+295,"opentitan_soc_top iccm inst_mem tl_o\014 d_valid", false,-1);
        tracep->declBus(c+296,"opentitan_soc_top iccm inst_mem tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+297,"opentitan_soc_top iccm inst_mem tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+298,"opentitan_soc_top iccm inst_mem tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+299,"opentitan_soc_top iccm inst_mem tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+300,"opentitan_soc_top iccm inst_mem tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+301,"opentitan_soc_top iccm inst_mem tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+302,"opentitan_soc_top iccm inst_mem tl_o\014 d_error", false,-1);
        tracep->declBit(c+303,"opentitan_soc_top iccm inst_mem tl_o\014 a_ready", false,-1);
        tracep->declBit(c+8322,"opentitan_soc_top iccm inst_mem req_o", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top iccm inst_mem gnt_i", false,-1);
        tracep->declBit(c+8324,"opentitan_soc_top iccm inst_mem we_o", false,-1);
        tracep->declBus(c+8323,"opentitan_soc_top iccm inst_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+8325,"opentitan_soc_top iccm inst_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+8326,"opentitan_soc_top iccm inst_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+8550,"opentitan_soc_top iccm inst_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+598,"opentitan_soc_top iccm inst_mem rvalid_i", false,-1);
        tracep->declBus(c+8813,"opentitan_soc_top iccm inst_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+9163,"opentitan_soc_top iccm inst_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top iccm inst_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+9078,"opentitan_soc_top iccm inst_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+9078,"opentitan_soc_top iccm inst_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+9178,"opentitan_soc_top iccm inst_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+9179,"opentitan_soc_top iccm inst_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+9180,"opentitan_soc_top iccm inst_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+550,"opentitan_soc_top iccm inst_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+643,"opentitan_soc_top iccm inst_mem reqfifo_wready", false,-1);
        tracep->declBit(c+644,"opentitan_soc_top iccm inst_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+8327,"opentitan_soc_top iccm inst_mem reqfifo_rready", false,-1);
        tracep->declBus(c+551,"opentitan_soc_top iccm inst_mem reqfifo_wdata\014 op", false,-1, 1,0);
        tracep->declBit(c+8328,"opentitan_soc_top iccm inst_mem reqfifo_wdata\014 error", false,-1);
        tracep->declBus(c+552,"opentitan_soc_top iccm inst_mem reqfifo_wdata\014 size", false,-1, 1,0);
        tracep->declBus(c+553,"opentitan_soc_top iccm inst_mem reqfifo_wdata\014 source", false,-1, 7,0);
        tracep->declBus(c+667,"opentitan_soc_top iccm inst_mem reqfifo_rdata\014 op", false,-1, 1,0);
        tracep->declBit(c+668,"opentitan_soc_top iccm inst_mem reqfifo_rdata\014 error", false,-1);
        tracep->declBus(c+669,"opentitan_soc_top iccm inst_mem reqfifo_rdata\014 size", false,-1, 1,0);
        tracep->declBus(c+670,"opentitan_soc_top iccm inst_mem reqfifo_rdata\014 source", false,-1, 7,0);
        tracep->declBit(c+8329,"opentitan_soc_top iccm inst_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+645,"opentitan_soc_top iccm inst_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+671,"opentitan_soc_top iccm inst_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+554,"opentitan_soc_top iccm inst_mem sramreqfifo_wdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+8783,"opentitan_soc_top iccm inst_mem sramreqfifo_wdata\014 woffset", false,-1, 0,0);
        tracep->declBus(c+672,"opentitan_soc_top iccm inst_mem sramreqfifo_rdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+673,"opentitan_soc_top iccm inst_mem sramreqfifo_rdata\014 woffset", false,-1, 0,0);
        tracep->declBit(c+671,"opentitan_soc_top iccm inst_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+646,"opentitan_soc_top iccm inst_mem rspfifo_wready", false,-1);
        tracep->declBit(c+687,"opentitan_soc_top iccm inst_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+8551,"opentitan_soc_top iccm inst_mem rspfifo_rready", false,-1);
        tracep->declBus(c+322,"opentitan_soc_top iccm inst_mem rspfifo_wdata\014 data", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top iccm inst_mem rspfifo_wdata\014 error", false,-1);
        tracep->declBus(c+323,"opentitan_soc_top iccm inst_mem rspfifo_rdata\014 data", false,-1, 31,0);
        tracep->declBit(c+324,"opentitan_soc_top iccm inst_mem rspfifo_rdata\014 error", false,-1);
        tracep->declBit(c+8328,"opentitan_soc_top iccm inst_mem error_internal", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top iccm inst_mem wr_attr_error", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top iccm inst_mem wr_vld_error", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top iccm inst_mem rd_vld_error", false,-1);
        tracep->declBit(c+8328,"opentitan_soc_top iccm inst_mem tlul_error", false,-1);
        tracep->declBit(c+550,"opentitan_soc_top iccm inst_mem a_ack", false,-1);
        tracep->declBit(c+8327,"opentitan_soc_top iccm inst_mem d_ack", false,-1);
        tracep->declBit(c+8322,"opentitan_soc_top iccm inst_mem sram_ack", false,-1);
        tracep->declBit(c+696,"opentitan_soc_top iccm inst_mem d_valid", false,-1);
        tracep->declBit(c+8552,"opentitan_soc_top iccm inst_mem d_error", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top iccm inst_mem woffset", false,-1, 0,0);
        tracep->declBus(c+8330,"opentitan_soc_top iccm inst_mem wmask_int(0)", false,-1, 31,0);
        tracep->declBus(c+8331,"opentitan_soc_top iccm inst_mem wdata_int(0)", false,-1, 31,0);
        tracep->declBus(c+8553,"opentitan_soc_top iccm inst_mem rdata(0)", false,-1, 31,0);
        tracep->declBus(c+688,"opentitan_soc_top iccm inst_mem rmask(0)", false,-1, 31,0);
        tracep->declBus(c+322,"opentitan_soc_top iccm inst_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top iccm inst_mem unused_rerror", false,-1);
        tracep->declBus(c+8332,"opentitan_soc_top iccm inst_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8804,"opentitan_soc_top iccm inst_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top iccm inst_mem u_err clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top iccm inst_mem u_err rst_ni", false,-1);
        tracep->declBit(c+541,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+542,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+543,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+544,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+545,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+546,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+547,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+548,"opentitan_soc_top iccm inst_mem u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+549,"opentitan_soc_top iccm inst_mem u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+8328,"opentitan_soc_top iccm inst_mem u_err err_o", false,-1);
        tracep->declBus(c+9164,"opentitan_soc_top iccm inst_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top iccm inst_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top iccm inst_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+9163,"opentitan_soc_top iccm inst_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top iccm inst_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+555,"opentitan_soc_top iccm inst_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+8554,"opentitan_soc_top iccm inst_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+556,"opentitan_soc_top iccm inst_mem u_err op_full", false,-1);
        tracep->declBit(c+557,"opentitan_soc_top iccm inst_mem u_err op_partial", false,-1);
        tracep->declBit(c+558,"opentitan_soc_top iccm inst_mem u_err op_get", false,-1);
        tracep->declBit(c+8333,"opentitan_soc_top iccm inst_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+8334,"opentitan_soc_top iccm inst_mem u_err mask_chk", false,-1);
        tracep->declBit(c+8335,"opentitan_soc_top iccm inst_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+559,"opentitan_soc_top iccm inst_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+9181,"opentitan_soc_top iccm inst_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8788,"opentitan_soc_top iccm inst_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top iccm inst_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top iccm inst_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9077,"opentitan_soc_top iccm inst_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top iccm inst_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top iccm inst_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top iccm inst_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+550,"opentitan_soc_top iccm inst_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+643,"opentitan_soc_top iccm inst_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+8555,"opentitan_soc_top iccm inst_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+644,"opentitan_soc_top iccm inst_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8327,"opentitan_soc_top iccm inst_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+674,"opentitan_soc_top iccm inst_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+8556,"opentitan_soc_top iccm inst_mem u_reqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+8792,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+625,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+561,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+8336,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+8557,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+647,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+648,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+647,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+626,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+562,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+627,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+563,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+599,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+600,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo storage(1)", false,-1, 12,0);
        tracep->declBus(c+588,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+588,"opentitan_soc_top iccm inst_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+9182,"opentitan_soc_top iccm inst_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8788,"opentitan_soc_top iccm inst_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top iccm inst_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top iccm inst_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9077,"opentitan_soc_top iccm inst_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top iccm inst_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top iccm inst_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top iccm inst_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+8329,"opentitan_soc_top iccm inst_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+645,"opentitan_soc_top iccm inst_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+560,"opentitan_soc_top iccm inst_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+649,"opentitan_soc_top iccm inst_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+671,"opentitan_soc_top iccm inst_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+675,"opentitan_soc_top iccm inst_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+8558,"opentitan_soc_top iccm inst_mem u_sramreqfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+8792,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+628,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+564,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+8337,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+8559,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+650,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+651,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+650,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+629,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+565,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+630,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+566,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+601,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo storage(0)", false,-1, 4,0);
        tracep->declBus(c+602,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo storage(1)", false,-1, 4,0);
        tracep->declBus(c+589,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+589,"opentitan_soc_top iccm inst_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+9183,"opentitan_soc_top iccm inst_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top iccm inst_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top iccm inst_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top iccm inst_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9077,"opentitan_soc_top iccm inst_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top iccm inst_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top iccm inst_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top iccm inst_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+671,"opentitan_soc_top iccm inst_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+646,"opentitan_soc_top iccm inst_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+325,"opentitan_soc_top iccm inst_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+687,"opentitan_soc_top iccm inst_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+8551,"opentitan_soc_top iccm inst_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+327,"opentitan_soc_top iccm inst_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+8560,"opentitan_soc_top iccm inst_mem u_rspfifo depth_o", false,-1, 1,0);
        tracep->declBus(c+8792,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+631,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+567,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+689,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+8561,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+652,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+653,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+690,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+632,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+568,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+633,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+569,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declQuad(c+603,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo storage(0)", false,-1, 32,0);
        tracep->declQuad(c+605,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo storage(1)", false,-1, 32,0);
        tracep->declQuad(c+590,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+8562,"opentitan_soc_top iccm inst_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+8375,"opentitan_soc_top dccm clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top dccm rst_ni", false,-1);
        tracep->declBit(c+7398,"opentitan_soc_top dccm tl_d_i\014 a_valid", false,-1);
        tracep->declBus(c+7399,"opentitan_soc_top dccm tl_d_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7400,"opentitan_soc_top dccm tl_d_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7401,"opentitan_soc_top dccm tl_d_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7402,"opentitan_soc_top dccm tl_d_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7403,"opentitan_soc_top dccm tl_d_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7404,"opentitan_soc_top dccm tl_d_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7405,"opentitan_soc_top dccm tl_d_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7406,"opentitan_soc_top dccm tl_d_i\014 d_ready", false,-1);
        tracep->declBit(c+705,"opentitan_soc_top dccm tl_d_o\014 d_valid", false,-1);
        tracep->declBus(c+706,"opentitan_soc_top dccm tl_d_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+707,"opentitan_soc_top dccm tl_d_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+708,"opentitan_soc_top dccm tl_d_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+709,"opentitan_soc_top dccm tl_d_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+710,"opentitan_soc_top dccm tl_d_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+711,"opentitan_soc_top dccm tl_d_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+712,"opentitan_soc_top dccm tl_d_o\014 d_error", false,-1);
        tracep->declBit(c+713,"opentitan_soc_top dccm tl_d_o\014 a_ready", false,-1);
        tracep->declBit(c+7440,"opentitan_soc_top dccm we", false,-1);
        tracep->declBit(c+7441,"opentitan_soc_top dccm req", false,-1);
        tracep->declBus(c+7442,"opentitan_soc_top dccm addr", false,-1, 11,0);
        tracep->declBus(c+7443,"opentitan_soc_top dccm wdata", false,-1, 31,0);
        tracep->declBus(c+7444,"opentitan_soc_top dccm wmask", false,-1, 31,0);
        tracep->declBus(c+8564,"opentitan_soc_top dccm rdata", false,-1, 31,0);
        tracep->declBit(c+607,"opentitan_soc_top dccm rvalid", false,-1);
        tracep->declBus(c+7445,"opentitan_soc_top dccm data_we", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top dccm dccm CLK", false,-1);
        tracep->declBit(c+7441,"opentitan_soc_top dccm dccm EN", false,-1);
        tracep->declBus(c+7446,"opentitan_soc_top dccm dccm WE", false,-1, 3,0);
        tracep->declBus(c+7443,"opentitan_soc_top dccm dccm DI", false,-1, 31,0);
        tracep->declBus(c+8564,"opentitan_soc_top dccm dccm DO", false,-1, 31,0);
        tracep->declBus(c+7442,"opentitan_soc_top dccm dccm A", false,-1, 11,0);
        tracep->declBus(c+9176,"opentitan_soc_top dccm dccm DEPTH", false,-1, 31,0);
        tracep->declBus(c+9177,"opentitan_soc_top dccm data_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top dccm data_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+9163,"opentitan_soc_top dccm data_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top dccm data_mem ByteAccess", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top dccm data_mem ErrOnWrite", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top dccm data_mem ErrOnRead", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top dccm data_mem clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top dccm data_mem rst_ni", false,-1);
        tracep->declBit(c+7398,"opentitan_soc_top dccm data_mem tl_i\014 a_valid", false,-1);
        tracep->declBus(c+7399,"opentitan_soc_top dccm data_mem tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7400,"opentitan_soc_top dccm data_mem tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7401,"opentitan_soc_top dccm data_mem tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7402,"opentitan_soc_top dccm data_mem tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7403,"opentitan_soc_top dccm data_mem tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7404,"opentitan_soc_top dccm data_mem tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7405,"opentitan_soc_top dccm data_mem tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7406,"opentitan_soc_top dccm data_mem tl_i\014 d_ready", false,-1);
        tracep->declBit(c+705,"opentitan_soc_top dccm data_mem tl_o\014 d_valid", false,-1);
        tracep->declBus(c+706,"opentitan_soc_top dccm data_mem tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+707,"opentitan_soc_top dccm data_mem tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+708,"opentitan_soc_top dccm data_mem tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+709,"opentitan_soc_top dccm data_mem tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+710,"opentitan_soc_top dccm data_mem tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+711,"opentitan_soc_top dccm data_mem tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+712,"opentitan_soc_top dccm data_mem tl_o\014 d_error", false,-1);
        tracep->declBit(c+713,"opentitan_soc_top dccm data_mem tl_o\014 a_ready", false,-1);
        tracep->declBit(c+7441,"opentitan_soc_top dccm data_mem req_o", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top dccm data_mem gnt_i", false,-1);
        tracep->declBit(c+7440,"opentitan_soc_top dccm data_mem we_o", false,-1);
        tracep->declBus(c+7442,"opentitan_soc_top dccm data_mem addr_o", false,-1, 11,0);
        tracep->declBus(c+7443,"opentitan_soc_top dccm data_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+7444,"opentitan_soc_top dccm data_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+8564,"opentitan_soc_top dccm data_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+607,"opentitan_soc_top dccm data_mem rvalid_i", false,-1);
        tracep->declBus(c+8813,"opentitan_soc_top dccm data_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+9163,"opentitan_soc_top dccm data_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top dccm data_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+9078,"opentitan_soc_top dccm data_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+9078,"opentitan_soc_top dccm data_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+9178,"opentitan_soc_top dccm data_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+9179,"opentitan_soc_top dccm data_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+9180,"opentitan_soc_top dccm data_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+8565,"opentitan_soc_top dccm data_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+654,"opentitan_soc_top dccm data_mem reqfifo_wready", false,-1);
        tracep->declBit(c+655,"opentitan_soc_top dccm data_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+7447,"opentitan_soc_top dccm data_mem reqfifo_rready", false,-1);
        tracep->declBus(c+7448,"opentitan_soc_top dccm data_mem reqfifo_wdata\014 op", false,-1, 1,0);
        tracep->declBit(c+7449,"opentitan_soc_top dccm data_mem reqfifo_wdata\014 error", false,-1);
        tracep->declBus(c+7450,"opentitan_soc_top dccm data_mem reqfifo_wdata\014 size", false,-1, 1,0);
        tracep->declBus(c+7451,"opentitan_soc_top dccm data_mem reqfifo_wdata\014 source", false,-1, 7,0);
        tracep->declBus(c+676,"opentitan_soc_top dccm data_mem reqfifo_rdata\014 op", false,-1, 1,0);
        tracep->declBit(c+677,"opentitan_soc_top dccm data_mem reqfifo_rdata\014 error", false,-1);
        tracep->declBus(c+678,"opentitan_soc_top dccm data_mem reqfifo_rdata\014 size", false,-1, 1,0);
        tracep->declBus(c+679,"opentitan_soc_top dccm data_mem reqfifo_rdata\014 source", false,-1, 7,0);
        tracep->declBit(c+7452,"opentitan_soc_top dccm data_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+656,"opentitan_soc_top dccm data_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+680,"opentitan_soc_top dccm data_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+7453,"opentitan_soc_top dccm data_mem sramreqfifo_wdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+8783,"opentitan_soc_top dccm data_mem sramreqfifo_wdata\014 woffset", false,-1, 0,0);
        tracep->declBus(c+681,"opentitan_soc_top dccm data_mem sramreqfifo_rdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+682,"opentitan_soc_top dccm data_mem sramreqfifo_rdata\014 woffset", false,-1, 0,0);
        tracep->declBit(c+680,"opentitan_soc_top dccm data_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+657,"opentitan_soc_top dccm data_mem rspfifo_wready", false,-1);
        tracep->declBit(c+691,"opentitan_soc_top dccm data_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+8566,"opentitan_soc_top dccm data_mem rspfifo_rready", false,-1);
        tracep->declBus(c+697,"opentitan_soc_top dccm data_mem rspfifo_wdata\014 data", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top dccm data_mem rspfifo_wdata\014 error", false,-1);
        tracep->declBus(c+701,"opentitan_soc_top dccm data_mem rspfifo_rdata\014 data", false,-1, 31,0);
        tracep->declBit(c+702,"opentitan_soc_top dccm data_mem rspfifo_rdata\014 error", false,-1);
        tracep->declBit(c+7449,"opentitan_soc_top dccm data_mem error_internal", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top dccm data_mem wr_attr_error", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top dccm data_mem wr_vld_error", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top dccm data_mem rd_vld_error", false,-1);
        tracep->declBit(c+7449,"opentitan_soc_top dccm data_mem tlul_error", false,-1);
        tracep->declBit(c+8565,"opentitan_soc_top dccm data_mem a_ack", false,-1);
        tracep->declBit(c+7447,"opentitan_soc_top dccm data_mem d_ack", false,-1);
        tracep->declBit(c+7441,"opentitan_soc_top dccm data_mem sram_ack", false,-1);
        tracep->declBit(c+698,"opentitan_soc_top dccm data_mem d_valid", false,-1);
        tracep->declBit(c+8567,"opentitan_soc_top dccm data_mem d_error", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top dccm data_mem woffset", false,-1, 0,0);
        tracep->declBus(c+7454,"opentitan_soc_top dccm data_mem wmask_int(0)", false,-1, 31,0);
        tracep->declBus(c+7455,"opentitan_soc_top dccm data_mem wdata_int(0)", false,-1, 31,0);
        tracep->declBus(c+8568,"opentitan_soc_top dccm data_mem rdata(0)", false,-1, 31,0);
        tracep->declBus(c+692,"opentitan_soc_top dccm data_mem rmask(0)", false,-1, 31,0);
        tracep->declBus(c+697,"opentitan_soc_top dccm data_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top dccm data_mem unused_rerror", false,-1);
        tracep->declBus(c+7456,"opentitan_soc_top dccm data_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8804,"opentitan_soc_top dccm data_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top dccm data_mem u_err clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top dccm data_mem u_err rst_ni", false,-1);
        tracep->declBit(c+7398,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+7399,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7400,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7401,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7402,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7403,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7404,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7405,"opentitan_soc_top dccm data_mem u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7406,"opentitan_soc_top dccm data_mem u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+7449,"opentitan_soc_top dccm data_mem u_err err_o", false,-1);
        tracep->declBus(c+9164,"opentitan_soc_top dccm data_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top dccm data_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top dccm data_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+9163,"opentitan_soc_top dccm data_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top dccm data_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+7457,"opentitan_soc_top dccm data_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+7458,"opentitan_soc_top dccm data_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+7459,"opentitan_soc_top dccm data_mem u_err op_full", false,-1);
        tracep->declBit(c+7460,"opentitan_soc_top dccm data_mem u_err op_partial", false,-1);
        tracep->declBit(c+7461,"opentitan_soc_top dccm data_mem u_err op_get", false,-1);
        tracep->declBit(c+7462,"opentitan_soc_top dccm data_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+7463,"opentitan_soc_top dccm data_mem u_err mask_chk", false,-1);
        tracep->declBit(c+7464,"opentitan_soc_top dccm data_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+7465,"opentitan_soc_top dccm data_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+9181,"opentitan_soc_top dccm data_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8788,"opentitan_soc_top dccm data_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top dccm data_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top dccm data_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9184,"opentitan_soc_top dccm data_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top dccm data_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top dccm data_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top dccm data_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+8565,"opentitan_soc_top dccm data_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+654,"opentitan_soc_top dccm data_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+7466,"opentitan_soc_top dccm data_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+655,"opentitan_soc_top dccm data_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+7447,"opentitan_soc_top dccm data_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+683,"opentitan_soc_top dccm data_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+8569,"opentitan_soc_top dccm data_mem u_reqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+9075,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+9185,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+634,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+570,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+7467,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+8570,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+658,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+659,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+658,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+635,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+571,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+636,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+572,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declBus(c+608,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+609,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo storage(1)", false,-1, 12,0);
        tracep->declBus(c+610,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo storage(2)", false,-1, 12,0);
        tracep->declBus(c+611,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo storage(3)", false,-1, 12,0);
        tracep->declBus(c+592,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+592,"opentitan_soc_top dccm data_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+9182,"opentitan_soc_top dccm data_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8788,"opentitan_soc_top dccm data_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top dccm data_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top dccm data_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9184,"opentitan_soc_top dccm data_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top dccm data_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top dccm data_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top dccm data_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+7452,"opentitan_soc_top dccm data_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+656,"opentitan_soc_top dccm data_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+7468,"opentitan_soc_top dccm data_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+660,"opentitan_soc_top dccm data_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+680,"opentitan_soc_top dccm data_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+684,"opentitan_soc_top dccm data_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+8571,"opentitan_soc_top dccm data_mem u_sramreqfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+9075,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+9185,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+637,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+573,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+7469,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+8572,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+661,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+662,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+661,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+638,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+574,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+639,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+575,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declBus(c+612,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage(0)", false,-1, 4,0);
        tracep->declBus(c+613,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage(1)", false,-1, 4,0);
        tracep->declBus(c+614,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage(2)", false,-1, 4,0);
        tracep->declBus(c+615,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage(3)", false,-1, 4,0);
        tracep->declBus(c+593,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+593,"opentitan_soc_top dccm data_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+9183,"opentitan_soc_top dccm data_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top dccm data_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+9169,"opentitan_soc_top dccm data_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top dccm data_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9184,"opentitan_soc_top dccm data_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top dccm data_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top dccm data_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top dccm data_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+680,"opentitan_soc_top dccm data_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+657,"opentitan_soc_top dccm data_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+699,"opentitan_soc_top dccm data_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+691,"opentitan_soc_top dccm data_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+8566,"opentitan_soc_top dccm data_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+703,"opentitan_soc_top dccm data_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+8573,"opentitan_soc_top dccm data_mem u_rspfifo depth_o", false,-1, 2,0);
        tracep->declBus(c+9075,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+9185,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+640,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+576,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 2,0);
        tracep->declBit(c+693,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+8574,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+663,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+664,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+694,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+641,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+577,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+642,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 1,0);
        tracep->declBus(c+578,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 1,0);
        tracep->declQuad(c+616,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo storage(0)", false,-1, 32,0);
        tracep->declQuad(c+618,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo storage(1)", false,-1, 32,0);
        tracep->declQuad(c+620,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo storage(2)", false,-1, 32,0);
        tracep->declQuad(c+622,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo storage(3)", false,-1, 32,0);
        tracep->declQuad(c+594,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+8575,"opentitan_soc_top dccm data_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBus(c+9178,"opentitan_soc_top intr_controller SRCW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller rst_ni", false,-1);
        tracep->declBit(c+5468,"opentitan_soc_top intr_controller tl_i\014 a_valid", false,-1);
        tracep->declBus(c+5469,"opentitan_soc_top intr_controller tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5470,"opentitan_soc_top intr_controller tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5471,"opentitan_soc_top intr_controller tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5472,"opentitan_soc_top intr_controller tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5473,"opentitan_soc_top intr_controller tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5474,"opentitan_soc_top intr_controller tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5475,"opentitan_soc_top intr_controller tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5476,"opentitan_soc_top intr_controller tl_i\014 d_ready", false,-1);
        tracep->declBit(c+4587,"opentitan_soc_top intr_controller tl_o\014 d_valid", false,-1);
        tracep->declBus(c+4588,"opentitan_soc_top intr_controller tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"opentitan_soc_top intr_controller tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4590,"opentitan_soc_top intr_controller tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4591,"opentitan_soc_top intr_controller tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4592,"opentitan_soc_top intr_controller tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4593,"opentitan_soc_top intr_controller tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4594,"opentitan_soc_top intr_controller tl_o\014 d_error", false,-1);
        tracep->declBit(c+4595,"opentitan_soc_top intr_controller tl_o\014 a_ready", false,-1);
        tracep->declBus(c+1197,"opentitan_soc_top intr_controller intr_src_i", false,-1, 31,0);
        tracep->declBus(c+990,"opentitan_soc_top intr_controller irq_o", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7243+i*1,"opentitan_soc_top intr_controller irq_id_o", true,(i+0), 4,0);}}
        tracep->declBus(c+4663,"opentitan_soc_top intr_controller msip_o", false,-1, 0,0);
        tracep->declBit(c+4664,"opentitan_soc_top intr_controller reg2hw\014 le(0)\014 q", false,-1);
        tracep->declBit(c+4665,"opentitan_soc_top intr_controller reg2hw\014 le(1)\014 q", false,-1);
        tracep->declBit(c+4666,"opentitan_soc_top intr_controller reg2hw\014 le(2)\014 q", false,-1);
        tracep->declBit(c+4667,"opentitan_soc_top intr_controller reg2hw\014 le(3)\014 q", false,-1);
        tracep->declBit(c+4668,"opentitan_soc_top intr_controller reg2hw\014 le(4)\014 q", false,-1);
        tracep->declBit(c+4669,"opentitan_soc_top intr_controller reg2hw\014 le(5)\014 q", false,-1);
        tracep->declBit(c+4670,"opentitan_soc_top intr_controller reg2hw\014 le(6)\014 q", false,-1);
        tracep->declBit(c+4671,"opentitan_soc_top intr_controller reg2hw\014 le(7)\014 q", false,-1);
        tracep->declBit(c+4672,"opentitan_soc_top intr_controller reg2hw\014 le(8)\014 q", false,-1);
        tracep->declBit(c+4673,"opentitan_soc_top intr_controller reg2hw\014 le(9)\014 q", false,-1);
        tracep->declBit(c+4674,"opentitan_soc_top intr_controller reg2hw\014 le(10)\014 q", false,-1);
        tracep->declBit(c+4675,"opentitan_soc_top intr_controller reg2hw\014 le(11)\014 q", false,-1);
        tracep->declBit(c+4676,"opentitan_soc_top intr_controller reg2hw\014 le(12)\014 q", false,-1);
        tracep->declBit(c+4677,"opentitan_soc_top intr_controller reg2hw\014 le(13)\014 q", false,-1);
        tracep->declBit(c+4678,"opentitan_soc_top intr_controller reg2hw\014 le(14)\014 q", false,-1);
        tracep->declBit(c+4679,"opentitan_soc_top intr_controller reg2hw\014 le(15)\014 q", false,-1);
        tracep->declBit(c+4680,"opentitan_soc_top intr_controller reg2hw\014 le(16)\014 q", false,-1);
        tracep->declBit(c+4681,"opentitan_soc_top intr_controller reg2hw\014 le(17)\014 q", false,-1);
        tracep->declBit(c+4682,"opentitan_soc_top intr_controller reg2hw\014 le(18)\014 q", false,-1);
        tracep->declBit(c+4683,"opentitan_soc_top intr_controller reg2hw\014 le(19)\014 q", false,-1);
        tracep->declBit(c+4684,"opentitan_soc_top intr_controller reg2hw\014 le(20)\014 q", false,-1);
        tracep->declBit(c+4685,"opentitan_soc_top intr_controller reg2hw\014 le(21)\014 q", false,-1);
        tracep->declBit(c+4686,"opentitan_soc_top intr_controller reg2hw\014 le(22)\014 q", false,-1);
        tracep->declBit(c+4687,"opentitan_soc_top intr_controller reg2hw\014 le(23)\014 q", false,-1);
        tracep->declBit(c+4688,"opentitan_soc_top intr_controller reg2hw\014 le(24)\014 q", false,-1);
        tracep->declBit(c+4689,"opentitan_soc_top intr_controller reg2hw\014 le(25)\014 q", false,-1);
        tracep->declBit(c+4690,"opentitan_soc_top intr_controller reg2hw\014 le(26)\014 q", false,-1);
        tracep->declBit(c+4691,"opentitan_soc_top intr_controller reg2hw\014 le(27)\014 q", false,-1);
        tracep->declBit(c+4692,"opentitan_soc_top intr_controller reg2hw\014 le(28)\014 q", false,-1);
        tracep->declBit(c+4693,"opentitan_soc_top intr_controller reg2hw\014 le(29)\014 q", false,-1);
        tracep->declBit(c+4694,"opentitan_soc_top intr_controller reg2hw\014 le(30)\014 q", false,-1);
        tracep->declBit(c+4695,"opentitan_soc_top intr_controller reg2hw\014 le(31)\014 q", false,-1);
        tracep->declBus(c+4696,"opentitan_soc_top intr_controller reg2hw\014 prio0\014 q", false,-1, 2,0);
        tracep->declBus(c+4697,"opentitan_soc_top intr_controller reg2hw\014 prio1\014 q", false,-1, 2,0);
        tracep->declBus(c+4698,"opentitan_soc_top intr_controller reg2hw\014 prio2\014 q", false,-1, 2,0);
        tracep->declBus(c+4699,"opentitan_soc_top intr_controller reg2hw\014 prio3\014 q", false,-1, 2,0);
        tracep->declBus(c+4700,"opentitan_soc_top intr_controller reg2hw\014 prio4\014 q", false,-1, 2,0);
        tracep->declBus(c+4701,"opentitan_soc_top intr_controller reg2hw\014 prio5\014 q", false,-1, 2,0);
        tracep->declBus(c+4702,"opentitan_soc_top intr_controller reg2hw\014 prio6\014 q", false,-1, 2,0);
        tracep->declBus(c+4703,"opentitan_soc_top intr_controller reg2hw\014 prio7\014 q", false,-1, 2,0);
        tracep->declBus(c+4704,"opentitan_soc_top intr_controller reg2hw\014 prio8\014 q", false,-1, 2,0);
        tracep->declBus(c+4705,"opentitan_soc_top intr_controller reg2hw\014 prio9\014 q", false,-1, 2,0);
        tracep->declBus(c+4706,"opentitan_soc_top intr_controller reg2hw\014 prio10\014 q", false,-1, 2,0);
        tracep->declBus(c+4707,"opentitan_soc_top intr_controller reg2hw\014 prio11\014 q", false,-1, 2,0);
        tracep->declBus(c+4708,"opentitan_soc_top intr_controller reg2hw\014 prio12\014 q", false,-1, 2,0);
        tracep->declBus(c+4709,"opentitan_soc_top intr_controller reg2hw\014 prio13\014 q", false,-1, 2,0);
        tracep->declBus(c+4710,"opentitan_soc_top intr_controller reg2hw\014 prio14\014 q", false,-1, 2,0);
        tracep->declBus(c+4711,"opentitan_soc_top intr_controller reg2hw\014 prio15\014 q", false,-1, 2,0);
        tracep->declBus(c+4712,"opentitan_soc_top intr_controller reg2hw\014 prio16\014 q", false,-1, 2,0);
        tracep->declBus(c+4713,"opentitan_soc_top intr_controller reg2hw\014 prio17\014 q", false,-1, 2,0);
        tracep->declBus(c+4714,"opentitan_soc_top intr_controller reg2hw\014 prio18\014 q", false,-1, 2,0);
        tracep->declBus(c+4715,"opentitan_soc_top intr_controller reg2hw\014 prio19\014 q", false,-1, 2,0);
        tracep->declBus(c+4716,"opentitan_soc_top intr_controller reg2hw\014 prio20\014 q", false,-1, 2,0);
        tracep->declBus(c+4717,"opentitan_soc_top intr_controller reg2hw\014 prio21\014 q", false,-1, 2,0);
        tracep->declBus(c+4718,"opentitan_soc_top intr_controller reg2hw\014 prio22\014 q", false,-1, 2,0);
        tracep->declBus(c+4719,"opentitan_soc_top intr_controller reg2hw\014 prio23\014 q", false,-1, 2,0);
        tracep->declBus(c+4720,"opentitan_soc_top intr_controller reg2hw\014 prio24\014 q", false,-1, 2,0);
        tracep->declBus(c+4721,"opentitan_soc_top intr_controller reg2hw\014 prio25\014 q", false,-1, 2,0);
        tracep->declBus(c+4722,"opentitan_soc_top intr_controller reg2hw\014 prio26\014 q", false,-1, 2,0);
        tracep->declBus(c+4723,"opentitan_soc_top intr_controller reg2hw\014 prio27\014 q", false,-1, 2,0);
        tracep->declBus(c+4724,"opentitan_soc_top intr_controller reg2hw\014 prio28\014 q", false,-1, 2,0);
        tracep->declBus(c+4725,"opentitan_soc_top intr_controller reg2hw\014 prio29\014 q", false,-1, 2,0);
        tracep->declBus(c+4726,"opentitan_soc_top intr_controller reg2hw\014 prio30\014 q", false,-1, 2,0);
        tracep->declBus(c+4727,"opentitan_soc_top intr_controller reg2hw\014 prio31\014 q", false,-1, 2,0);
        tracep->declBit(c+4728,"opentitan_soc_top intr_controller reg2hw\014 ie0(0)\014 q", false,-1);
        tracep->declBit(c+4729,"opentitan_soc_top intr_controller reg2hw\014 ie0(1)\014 q", false,-1);
        tracep->declBit(c+4730,"opentitan_soc_top intr_controller reg2hw\014 ie0(2)\014 q", false,-1);
        tracep->declBit(c+4731,"opentitan_soc_top intr_controller reg2hw\014 ie0(3)\014 q", false,-1);
        tracep->declBit(c+4732,"opentitan_soc_top intr_controller reg2hw\014 ie0(4)\014 q", false,-1);
        tracep->declBit(c+4733,"opentitan_soc_top intr_controller reg2hw\014 ie0(5)\014 q", false,-1);
        tracep->declBit(c+4734,"opentitan_soc_top intr_controller reg2hw\014 ie0(6)\014 q", false,-1);
        tracep->declBit(c+4735,"opentitan_soc_top intr_controller reg2hw\014 ie0(7)\014 q", false,-1);
        tracep->declBit(c+4736,"opentitan_soc_top intr_controller reg2hw\014 ie0(8)\014 q", false,-1);
        tracep->declBit(c+4737,"opentitan_soc_top intr_controller reg2hw\014 ie0(9)\014 q", false,-1);
        tracep->declBit(c+4738,"opentitan_soc_top intr_controller reg2hw\014 ie0(10)\014 q", false,-1);
        tracep->declBit(c+4739,"opentitan_soc_top intr_controller reg2hw\014 ie0(11)\014 q", false,-1);
        tracep->declBit(c+4740,"opentitan_soc_top intr_controller reg2hw\014 ie0(12)\014 q", false,-1);
        tracep->declBit(c+4741,"opentitan_soc_top intr_controller reg2hw\014 ie0(13)\014 q", false,-1);
        tracep->declBit(c+4742,"opentitan_soc_top intr_controller reg2hw\014 ie0(14)\014 q", false,-1);
        tracep->declBit(c+4743,"opentitan_soc_top intr_controller reg2hw\014 ie0(15)\014 q", false,-1);
        tracep->declBit(c+4744,"opentitan_soc_top intr_controller reg2hw\014 ie0(16)\014 q", false,-1);
        tracep->declBit(c+4745,"opentitan_soc_top intr_controller reg2hw\014 ie0(17)\014 q", false,-1);
        tracep->declBit(c+4746,"opentitan_soc_top intr_controller reg2hw\014 ie0(18)\014 q", false,-1);
        tracep->declBit(c+4747,"opentitan_soc_top intr_controller reg2hw\014 ie0(19)\014 q", false,-1);
        tracep->declBit(c+4748,"opentitan_soc_top intr_controller reg2hw\014 ie0(20)\014 q", false,-1);
        tracep->declBit(c+4749,"opentitan_soc_top intr_controller reg2hw\014 ie0(21)\014 q", false,-1);
        tracep->declBit(c+4750,"opentitan_soc_top intr_controller reg2hw\014 ie0(22)\014 q", false,-1);
        tracep->declBit(c+4751,"opentitan_soc_top intr_controller reg2hw\014 ie0(23)\014 q", false,-1);
        tracep->declBit(c+4752,"opentitan_soc_top intr_controller reg2hw\014 ie0(24)\014 q", false,-1);
        tracep->declBit(c+4753,"opentitan_soc_top intr_controller reg2hw\014 ie0(25)\014 q", false,-1);
        tracep->declBit(c+4754,"opentitan_soc_top intr_controller reg2hw\014 ie0(26)\014 q", false,-1);
        tracep->declBit(c+4755,"opentitan_soc_top intr_controller reg2hw\014 ie0(27)\014 q", false,-1);
        tracep->declBit(c+4756,"opentitan_soc_top intr_controller reg2hw\014 ie0(28)\014 q", false,-1);
        tracep->declBit(c+4757,"opentitan_soc_top intr_controller reg2hw\014 ie0(29)\014 q", false,-1);
        tracep->declBit(c+4758,"opentitan_soc_top intr_controller reg2hw\014 ie0(30)\014 q", false,-1);
        tracep->declBit(c+4759,"opentitan_soc_top intr_controller reg2hw\014 ie0(31)\014 q", false,-1);
        tracep->declBus(c+4760,"opentitan_soc_top intr_controller reg2hw\014 threshold0\014 q", false,-1, 2,0);
        tracep->declBus(c+4761,"opentitan_soc_top intr_controller reg2hw\014 cc0\014 q", false,-1, 5,0);
        tracep->declBit(c+4762,"opentitan_soc_top intr_controller reg2hw\014 cc0\014 qe", false,-1);
        tracep->declBit(c+4763,"opentitan_soc_top intr_controller reg2hw\014 cc0\014 re", false,-1);
        tracep->declBit(c+4764,"opentitan_soc_top intr_controller reg2hw\014 msip0\014 q", false,-1);
        tracep->declBit(c+7253,"opentitan_soc_top intr_controller hw2reg\014 ip(0)\014 d", false,-1);
        tracep->declBit(c+7254,"opentitan_soc_top intr_controller hw2reg\014 ip(0)\014 de", false,-1);
        tracep->declBit(c+7255,"opentitan_soc_top intr_controller hw2reg\014 ip(1)\014 d", false,-1);
        tracep->declBit(c+7256,"opentitan_soc_top intr_controller hw2reg\014 ip(1)\014 de", false,-1);
        tracep->declBit(c+7257,"opentitan_soc_top intr_controller hw2reg\014 ip(2)\014 d", false,-1);
        tracep->declBit(c+7258,"opentitan_soc_top intr_controller hw2reg\014 ip(2)\014 de", false,-1);
        tracep->declBit(c+7259,"opentitan_soc_top intr_controller hw2reg\014 ip(3)\014 d", false,-1);
        tracep->declBit(c+7260,"opentitan_soc_top intr_controller hw2reg\014 ip(3)\014 de", false,-1);
        tracep->declBit(c+7261,"opentitan_soc_top intr_controller hw2reg\014 ip(4)\014 d", false,-1);
        tracep->declBit(c+7262,"opentitan_soc_top intr_controller hw2reg\014 ip(4)\014 de", false,-1);
        tracep->declBit(c+7263,"opentitan_soc_top intr_controller hw2reg\014 ip(5)\014 d", false,-1);
        tracep->declBit(c+7264,"opentitan_soc_top intr_controller hw2reg\014 ip(5)\014 de", false,-1);
        tracep->declBit(c+7265,"opentitan_soc_top intr_controller hw2reg\014 ip(6)\014 d", false,-1);
        tracep->declBit(c+7266,"opentitan_soc_top intr_controller hw2reg\014 ip(6)\014 de", false,-1);
        tracep->declBit(c+7267,"opentitan_soc_top intr_controller hw2reg\014 ip(7)\014 d", false,-1);
        tracep->declBit(c+7268,"opentitan_soc_top intr_controller hw2reg\014 ip(7)\014 de", false,-1);
        tracep->declBit(c+7269,"opentitan_soc_top intr_controller hw2reg\014 ip(8)\014 d", false,-1);
        tracep->declBit(c+7270,"opentitan_soc_top intr_controller hw2reg\014 ip(8)\014 de", false,-1);
        tracep->declBit(c+7271,"opentitan_soc_top intr_controller hw2reg\014 ip(9)\014 d", false,-1);
        tracep->declBit(c+7272,"opentitan_soc_top intr_controller hw2reg\014 ip(9)\014 de", false,-1);
        tracep->declBit(c+7273,"opentitan_soc_top intr_controller hw2reg\014 ip(10)\014 d", false,-1);
        tracep->declBit(c+7274,"opentitan_soc_top intr_controller hw2reg\014 ip(10)\014 de", false,-1);
        tracep->declBit(c+7275,"opentitan_soc_top intr_controller hw2reg\014 ip(11)\014 d", false,-1);
        tracep->declBit(c+7276,"opentitan_soc_top intr_controller hw2reg\014 ip(11)\014 de", false,-1);
        tracep->declBit(c+7277,"opentitan_soc_top intr_controller hw2reg\014 ip(12)\014 d", false,-1);
        tracep->declBit(c+7278,"opentitan_soc_top intr_controller hw2reg\014 ip(12)\014 de", false,-1);
        tracep->declBit(c+7279,"opentitan_soc_top intr_controller hw2reg\014 ip(13)\014 d", false,-1);
        tracep->declBit(c+7280,"opentitan_soc_top intr_controller hw2reg\014 ip(13)\014 de", false,-1);
        tracep->declBit(c+7281,"opentitan_soc_top intr_controller hw2reg\014 ip(14)\014 d", false,-1);
        tracep->declBit(c+7282,"opentitan_soc_top intr_controller hw2reg\014 ip(14)\014 de", false,-1);
        tracep->declBit(c+7283,"opentitan_soc_top intr_controller hw2reg\014 ip(15)\014 d", false,-1);
        tracep->declBit(c+7284,"opentitan_soc_top intr_controller hw2reg\014 ip(15)\014 de", false,-1);
        tracep->declBit(c+7285,"opentitan_soc_top intr_controller hw2reg\014 ip(16)\014 d", false,-1);
        tracep->declBit(c+7286,"opentitan_soc_top intr_controller hw2reg\014 ip(16)\014 de", false,-1);
        tracep->declBit(c+7287,"opentitan_soc_top intr_controller hw2reg\014 ip(17)\014 d", false,-1);
        tracep->declBit(c+7288,"opentitan_soc_top intr_controller hw2reg\014 ip(17)\014 de", false,-1);
        tracep->declBit(c+7289,"opentitan_soc_top intr_controller hw2reg\014 ip(18)\014 d", false,-1);
        tracep->declBit(c+7290,"opentitan_soc_top intr_controller hw2reg\014 ip(18)\014 de", false,-1);
        tracep->declBit(c+7291,"opentitan_soc_top intr_controller hw2reg\014 ip(19)\014 d", false,-1);
        tracep->declBit(c+7292,"opentitan_soc_top intr_controller hw2reg\014 ip(19)\014 de", false,-1);
        tracep->declBit(c+7293,"opentitan_soc_top intr_controller hw2reg\014 ip(20)\014 d", false,-1);
        tracep->declBit(c+7294,"opentitan_soc_top intr_controller hw2reg\014 ip(20)\014 de", false,-1);
        tracep->declBit(c+7295,"opentitan_soc_top intr_controller hw2reg\014 ip(21)\014 d", false,-1);
        tracep->declBit(c+7296,"opentitan_soc_top intr_controller hw2reg\014 ip(21)\014 de", false,-1);
        tracep->declBit(c+7297,"opentitan_soc_top intr_controller hw2reg\014 ip(22)\014 d", false,-1);
        tracep->declBit(c+7298,"opentitan_soc_top intr_controller hw2reg\014 ip(22)\014 de", false,-1);
        tracep->declBit(c+7299,"opentitan_soc_top intr_controller hw2reg\014 ip(23)\014 d", false,-1);
        tracep->declBit(c+7300,"opentitan_soc_top intr_controller hw2reg\014 ip(23)\014 de", false,-1);
        tracep->declBit(c+7301,"opentitan_soc_top intr_controller hw2reg\014 ip(24)\014 d", false,-1);
        tracep->declBit(c+7302,"opentitan_soc_top intr_controller hw2reg\014 ip(24)\014 de", false,-1);
        tracep->declBit(c+7303,"opentitan_soc_top intr_controller hw2reg\014 ip(25)\014 d", false,-1);
        tracep->declBit(c+7304,"opentitan_soc_top intr_controller hw2reg\014 ip(25)\014 de", false,-1);
        tracep->declBit(c+7305,"opentitan_soc_top intr_controller hw2reg\014 ip(26)\014 d", false,-1);
        tracep->declBit(c+7306,"opentitan_soc_top intr_controller hw2reg\014 ip(26)\014 de", false,-1);
        tracep->declBit(c+7307,"opentitan_soc_top intr_controller hw2reg\014 ip(27)\014 d", false,-1);
        tracep->declBit(c+7308,"opentitan_soc_top intr_controller hw2reg\014 ip(27)\014 de", false,-1);
        tracep->declBit(c+7309,"opentitan_soc_top intr_controller hw2reg\014 ip(28)\014 d", false,-1);
        tracep->declBit(c+7310,"opentitan_soc_top intr_controller hw2reg\014 ip(28)\014 de", false,-1);
        tracep->declBit(c+7311,"opentitan_soc_top intr_controller hw2reg\014 ip(29)\014 d", false,-1);
        tracep->declBit(c+7312,"opentitan_soc_top intr_controller hw2reg\014 ip(29)\014 de", false,-1);
        tracep->declBit(c+7313,"opentitan_soc_top intr_controller hw2reg\014 ip(30)\014 d", false,-1);
        tracep->declBit(c+7314,"opentitan_soc_top intr_controller hw2reg\014 ip(30)\014 de", false,-1);
        tracep->declBit(c+7315,"opentitan_soc_top intr_controller hw2reg\014 ip(31)\014 d", false,-1);
        tracep->declBit(c+7316,"opentitan_soc_top intr_controller hw2reg\014 ip(31)\014 de", false,-1);
        tracep->declBus(c+7317,"opentitan_soc_top intr_controller hw2reg\014 cc0\014 d", false,-1, 5,0);
        tracep->declBus(c+9186,"opentitan_soc_top intr_controller MAX_PRIO", false,-1, 31,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller PRIOW", false,-1, 31,0);
        tracep->declBus(c+8577,"opentitan_soc_top intr_controller le", false,-1, 31,0);
        tracep->declBus(c+991,"opentitan_soc_top intr_controller ip", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+8578+i*1,"opentitan_soc_top intr_controller ie", true,(i+0), 31,0);}}
        tracep->declBus(c+4763,"opentitan_soc_top intr_controller claim_re", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7319+i*1,"opentitan_soc_top intr_controller claim_id", true,(i+0), 4,0);}}
        tracep->declBus(c+7638,"opentitan_soc_top intr_controller claim", false,-1, 31,0);
        tracep->declBus(c+4762,"opentitan_soc_top intr_controller complete_we", false,-1, 0,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7639+i*1,"opentitan_soc_top intr_controller complete_id", true,(i+0), 4,0);}}
        tracep->declBus(c+7640,"opentitan_soc_top intr_controller complete", false,-1, 31,0);
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7320+i*1,"opentitan_soc_top intr_controller cc_id", true,(i+0), 4,0);}}
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+5845+i*1,"opentitan_soc_top intr_controller prio", true,(i+0), 2,0);}}
        {int i; for (i=0; i<1; i++) {
                tracep->declBus(c+7641+i*1,"opentitan_soc_top intr_controller threshold", true,(i+0), 2,0);}}
        tracep->declBus(c+8662,"opentitan_soc_top intr_controller unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8662,"opentitan_soc_top intr_controller unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top intr_controller u_gateway N_SOURCE", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_gateway clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_gateway rst_ni", false,-1);
        tracep->declBus(c+1197,"opentitan_soc_top intr_controller u_gateway src_i", false,-1, 31,0);
        tracep->declBus(c+8577,"opentitan_soc_top intr_controller u_gateway le_i", false,-1, 31,0);
        tracep->declBus(c+7638,"opentitan_soc_top intr_controller u_gateway claim_i", false,-1, 31,0);
        tracep->declBus(c+7640,"opentitan_soc_top intr_controller u_gateway complete_i", false,-1, 31,0);
        tracep->declBus(c+991,"opentitan_soc_top intr_controller u_gateway ip_o", false,-1, 31,0);
        tracep->declBus(c+8579,"opentitan_soc_top intr_controller u_gateway ia", false,-1, 31,0);
        tracep->declBus(c+8580,"opentitan_soc_top intr_controller u_gateway set", false,-1, 31,0);
        tracep->declBus(c+8581,"opentitan_soc_top intr_controller u_gateway src_q", false,-1, 31,0);
        tracep->declBus(c+8803,"opentitan_soc_top intr_controller u_gateway unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg rst_ni", false,-1);
        tracep->declBit(c+5468,"opentitan_soc_top intr_controller u_reg tl_i\014 a_valid", false,-1);
        tracep->declBus(c+5469,"opentitan_soc_top intr_controller u_reg tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5470,"opentitan_soc_top intr_controller u_reg tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5471,"opentitan_soc_top intr_controller u_reg tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5472,"opentitan_soc_top intr_controller u_reg tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5473,"opentitan_soc_top intr_controller u_reg tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5474,"opentitan_soc_top intr_controller u_reg tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5475,"opentitan_soc_top intr_controller u_reg tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5476,"opentitan_soc_top intr_controller u_reg tl_i\014 d_ready", false,-1);
        tracep->declBit(c+4587,"opentitan_soc_top intr_controller u_reg tl_o\014 d_valid", false,-1);
        tracep->declBus(c+4588,"opentitan_soc_top intr_controller u_reg tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"opentitan_soc_top intr_controller u_reg tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4590,"opentitan_soc_top intr_controller u_reg tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4591,"opentitan_soc_top intr_controller u_reg tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4592,"opentitan_soc_top intr_controller u_reg tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4593,"opentitan_soc_top intr_controller u_reg tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4594,"opentitan_soc_top intr_controller u_reg tl_o\014 d_error", false,-1);
        tracep->declBit(c+4595,"opentitan_soc_top intr_controller u_reg tl_o\014 a_ready", false,-1);
        tracep->declBit(c+4664,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(0)\014 q", false,-1);
        tracep->declBit(c+4665,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(1)\014 q", false,-1);
        tracep->declBit(c+4666,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(2)\014 q", false,-1);
        tracep->declBit(c+4667,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(3)\014 q", false,-1);
        tracep->declBit(c+4668,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(4)\014 q", false,-1);
        tracep->declBit(c+4669,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(5)\014 q", false,-1);
    }
}

void Vopentitan_soc_top::traceInitSub1(void* userp, VerilatedVcd* tracep) {
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    Vopentitan_soc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+4670,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(6)\014 q", false,-1);
        tracep->declBit(c+4671,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(7)\014 q", false,-1);
        tracep->declBit(c+4672,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(8)\014 q", false,-1);
        tracep->declBit(c+4673,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(9)\014 q", false,-1);
        tracep->declBit(c+4674,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(10)\014 q", false,-1);
        tracep->declBit(c+4675,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(11)\014 q", false,-1);
        tracep->declBit(c+4676,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(12)\014 q", false,-1);
        tracep->declBit(c+4677,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(13)\014 q", false,-1);
        tracep->declBit(c+4678,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(14)\014 q", false,-1);
        tracep->declBit(c+4679,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(15)\014 q", false,-1);
        tracep->declBit(c+4680,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(16)\014 q", false,-1);
        tracep->declBit(c+4681,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(17)\014 q", false,-1);
        tracep->declBit(c+4682,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(18)\014 q", false,-1);
        tracep->declBit(c+4683,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(19)\014 q", false,-1);
        tracep->declBit(c+4684,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(20)\014 q", false,-1);
        tracep->declBit(c+4685,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(21)\014 q", false,-1);
        tracep->declBit(c+4686,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(22)\014 q", false,-1);
        tracep->declBit(c+4687,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(23)\014 q", false,-1);
        tracep->declBit(c+4688,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(24)\014 q", false,-1);
        tracep->declBit(c+4689,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(25)\014 q", false,-1);
        tracep->declBit(c+4690,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(26)\014 q", false,-1);
        tracep->declBit(c+4691,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(27)\014 q", false,-1);
        tracep->declBit(c+4692,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(28)\014 q", false,-1);
        tracep->declBit(c+4693,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(29)\014 q", false,-1);
        tracep->declBit(c+4694,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(30)\014 q", false,-1);
        tracep->declBit(c+4695,"opentitan_soc_top intr_controller u_reg reg2hw\014 le(31)\014 q", false,-1);
        tracep->declBus(c+4696,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio0\014 q", false,-1, 2,0);
        tracep->declBus(c+4697,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio1\014 q", false,-1, 2,0);
        tracep->declBus(c+4698,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio2\014 q", false,-1, 2,0);
        tracep->declBus(c+4699,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio3\014 q", false,-1, 2,0);
        tracep->declBus(c+4700,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio4\014 q", false,-1, 2,0);
        tracep->declBus(c+4701,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio5\014 q", false,-1, 2,0);
        tracep->declBus(c+4702,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio6\014 q", false,-1, 2,0);
        tracep->declBus(c+4703,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio7\014 q", false,-1, 2,0);
        tracep->declBus(c+4704,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio8\014 q", false,-1, 2,0);
        tracep->declBus(c+4705,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio9\014 q", false,-1, 2,0);
        tracep->declBus(c+4706,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio10\014 q", false,-1, 2,0);
        tracep->declBus(c+4707,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio11\014 q", false,-1, 2,0);
        tracep->declBus(c+4708,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio12\014 q", false,-1, 2,0);
        tracep->declBus(c+4709,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio13\014 q", false,-1, 2,0);
        tracep->declBus(c+4710,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio14\014 q", false,-1, 2,0);
        tracep->declBus(c+4711,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio15\014 q", false,-1, 2,0);
        tracep->declBus(c+4712,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio16\014 q", false,-1, 2,0);
        tracep->declBus(c+4713,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio17\014 q", false,-1, 2,0);
        tracep->declBus(c+4714,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio18\014 q", false,-1, 2,0);
        tracep->declBus(c+4715,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio19\014 q", false,-1, 2,0);
        tracep->declBus(c+4716,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio20\014 q", false,-1, 2,0);
        tracep->declBus(c+4717,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio21\014 q", false,-1, 2,0);
        tracep->declBus(c+4718,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio22\014 q", false,-1, 2,0);
        tracep->declBus(c+4719,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio23\014 q", false,-1, 2,0);
        tracep->declBus(c+4720,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio24\014 q", false,-1, 2,0);
        tracep->declBus(c+4721,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio25\014 q", false,-1, 2,0);
        tracep->declBus(c+4722,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio26\014 q", false,-1, 2,0);
        tracep->declBus(c+4723,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio27\014 q", false,-1, 2,0);
        tracep->declBus(c+4724,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio28\014 q", false,-1, 2,0);
        tracep->declBus(c+4725,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio29\014 q", false,-1, 2,0);
        tracep->declBus(c+4726,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio30\014 q", false,-1, 2,0);
        tracep->declBus(c+4727,"opentitan_soc_top intr_controller u_reg reg2hw\014 prio31\014 q", false,-1, 2,0);
        tracep->declBit(c+4728,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(0)\014 q", false,-1);
        tracep->declBit(c+4729,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(1)\014 q", false,-1);
        tracep->declBit(c+4730,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(2)\014 q", false,-1);
        tracep->declBit(c+4731,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(3)\014 q", false,-1);
        tracep->declBit(c+4732,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(4)\014 q", false,-1);
        tracep->declBit(c+4733,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(5)\014 q", false,-1);
        tracep->declBit(c+4734,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(6)\014 q", false,-1);
        tracep->declBit(c+4735,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(7)\014 q", false,-1);
        tracep->declBit(c+4736,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(8)\014 q", false,-1);
        tracep->declBit(c+4737,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(9)\014 q", false,-1);
        tracep->declBit(c+4738,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(10)\014 q", false,-1);
        tracep->declBit(c+4739,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(11)\014 q", false,-1);
        tracep->declBit(c+4740,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(12)\014 q", false,-1);
        tracep->declBit(c+4741,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(13)\014 q", false,-1);
        tracep->declBit(c+4742,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(14)\014 q", false,-1);
        tracep->declBit(c+4743,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(15)\014 q", false,-1);
        tracep->declBit(c+4744,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(16)\014 q", false,-1);
        tracep->declBit(c+4745,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(17)\014 q", false,-1);
        tracep->declBit(c+4746,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(18)\014 q", false,-1);
        tracep->declBit(c+4747,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(19)\014 q", false,-1);
        tracep->declBit(c+4748,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(20)\014 q", false,-1);
        tracep->declBit(c+4749,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(21)\014 q", false,-1);
        tracep->declBit(c+4750,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(22)\014 q", false,-1);
        tracep->declBit(c+4751,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(23)\014 q", false,-1);
        tracep->declBit(c+4752,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(24)\014 q", false,-1);
        tracep->declBit(c+4753,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(25)\014 q", false,-1);
        tracep->declBit(c+4754,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(26)\014 q", false,-1);
        tracep->declBit(c+4755,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(27)\014 q", false,-1);
        tracep->declBit(c+4756,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(28)\014 q", false,-1);
        tracep->declBit(c+4757,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(29)\014 q", false,-1);
        tracep->declBit(c+4758,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(30)\014 q", false,-1);
        tracep->declBit(c+4759,"opentitan_soc_top intr_controller u_reg reg2hw\014 ie0(31)\014 q", false,-1);
        tracep->declBus(c+4760,"opentitan_soc_top intr_controller u_reg reg2hw\014 threshold0\014 q", false,-1, 2,0);
        tracep->declBus(c+4761,"opentitan_soc_top intr_controller u_reg reg2hw\014 cc0\014 q", false,-1, 5,0);
        tracep->declBit(c+4762,"opentitan_soc_top intr_controller u_reg reg2hw\014 cc0\014 qe", false,-1);
        tracep->declBit(c+4763,"opentitan_soc_top intr_controller u_reg reg2hw\014 cc0\014 re", false,-1);
        tracep->declBit(c+4764,"opentitan_soc_top intr_controller u_reg reg2hw\014 msip0\014 q", false,-1);
        tracep->declBit(c+7253,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(0)\014 d", false,-1);
        tracep->declBit(c+7254,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(0)\014 de", false,-1);
        tracep->declBit(c+7255,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(1)\014 d", false,-1);
        tracep->declBit(c+7256,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(1)\014 de", false,-1);
        tracep->declBit(c+7257,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(2)\014 d", false,-1);
        tracep->declBit(c+7258,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(2)\014 de", false,-1);
        tracep->declBit(c+7259,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(3)\014 d", false,-1);
        tracep->declBit(c+7260,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(3)\014 de", false,-1);
        tracep->declBit(c+7261,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(4)\014 d", false,-1);
        tracep->declBit(c+7262,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(4)\014 de", false,-1);
        tracep->declBit(c+7263,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(5)\014 d", false,-1);
        tracep->declBit(c+7264,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(5)\014 de", false,-1);
        tracep->declBit(c+7265,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(6)\014 d", false,-1);
        tracep->declBit(c+7266,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(6)\014 de", false,-1);
        tracep->declBit(c+7267,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(7)\014 d", false,-1);
        tracep->declBit(c+7268,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(7)\014 de", false,-1);
        tracep->declBit(c+7269,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(8)\014 d", false,-1);
        tracep->declBit(c+7270,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(8)\014 de", false,-1);
        tracep->declBit(c+7271,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(9)\014 d", false,-1);
        tracep->declBit(c+7272,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(9)\014 de", false,-1);
        tracep->declBit(c+7273,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(10)\014 d", false,-1);
        tracep->declBit(c+7274,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(10)\014 de", false,-1);
        tracep->declBit(c+7275,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(11)\014 d", false,-1);
        tracep->declBit(c+7276,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(11)\014 de", false,-1);
        tracep->declBit(c+7277,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(12)\014 d", false,-1);
        tracep->declBit(c+7278,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(12)\014 de", false,-1);
        tracep->declBit(c+7279,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(13)\014 d", false,-1);
        tracep->declBit(c+7280,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(13)\014 de", false,-1);
        tracep->declBit(c+7281,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(14)\014 d", false,-1);
        tracep->declBit(c+7282,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(14)\014 de", false,-1);
        tracep->declBit(c+7283,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(15)\014 d", false,-1);
        tracep->declBit(c+7284,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(15)\014 de", false,-1);
        tracep->declBit(c+7285,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(16)\014 d", false,-1);
        tracep->declBit(c+7286,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(16)\014 de", false,-1);
        tracep->declBit(c+7287,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(17)\014 d", false,-1);
        tracep->declBit(c+7288,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(17)\014 de", false,-1);
        tracep->declBit(c+7289,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(18)\014 d", false,-1);
        tracep->declBit(c+7290,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(18)\014 de", false,-1);
        tracep->declBit(c+7291,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(19)\014 d", false,-1);
        tracep->declBit(c+7292,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(19)\014 de", false,-1);
        tracep->declBit(c+7293,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(20)\014 d", false,-1);
        tracep->declBit(c+7294,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(20)\014 de", false,-1);
        tracep->declBit(c+7295,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(21)\014 d", false,-1);
        tracep->declBit(c+7296,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(21)\014 de", false,-1);
        tracep->declBit(c+7297,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(22)\014 d", false,-1);
        tracep->declBit(c+7298,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(22)\014 de", false,-1);
        tracep->declBit(c+7299,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(23)\014 d", false,-1);
        tracep->declBit(c+7300,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(23)\014 de", false,-1);
        tracep->declBit(c+7301,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(24)\014 d", false,-1);
        tracep->declBit(c+7302,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(24)\014 de", false,-1);
        tracep->declBit(c+7303,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(25)\014 d", false,-1);
        tracep->declBit(c+7304,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(25)\014 de", false,-1);
        tracep->declBit(c+7305,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(26)\014 d", false,-1);
        tracep->declBit(c+7306,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(26)\014 de", false,-1);
        tracep->declBit(c+7307,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(27)\014 d", false,-1);
        tracep->declBit(c+7308,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(27)\014 de", false,-1);
        tracep->declBit(c+7309,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(28)\014 d", false,-1);
        tracep->declBit(c+7310,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(28)\014 de", false,-1);
        tracep->declBit(c+7311,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(29)\014 d", false,-1);
        tracep->declBit(c+7312,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(29)\014 de", false,-1);
        tracep->declBit(c+7313,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(30)\014 d", false,-1);
        tracep->declBit(c+7314,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(30)\014 de", false,-1);
        tracep->declBit(c+7315,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(31)\014 d", false,-1);
        tracep->declBit(c+7316,"opentitan_soc_top intr_controller u_reg hw2reg\014 ip(31)\014 de", false,-1);
        tracep->declBus(c+7317,"opentitan_soc_top intr_controller u_reg hw2reg\014 cc0\014 d", false,-1, 5,0);
        tracep->declBit(c+8663,"opentitan_soc_top intr_controller u_reg devmode_i", false,-1);
        tracep->declBus(c+9187,"opentitan_soc_top intr_controller u_reg AW", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top intr_controller u_reg DW", false,-1, 31,0);
        tracep->declBus(c+9163,"opentitan_soc_top intr_controller u_reg DBW", false,-1, 31,0);
        tracep->declBit(c+5477,"opentitan_soc_top intr_controller u_reg reg_we", false,-1);
        tracep->declBit(c+5478,"opentitan_soc_top intr_controller u_reg reg_re", false,-1);
        tracep->declBus(c+5479,"opentitan_soc_top intr_controller u_reg reg_addr", false,-1, 8,0);
        tracep->declBus(c+5480,"opentitan_soc_top intr_controller u_reg reg_wdata", false,-1, 31,0);
        tracep->declBus(c+5481,"opentitan_soc_top intr_controller u_reg reg_be", false,-1, 3,0);
        tracep->declBus(c+8338,"opentitan_soc_top intr_controller u_reg reg_rdata", false,-1, 31,0);
        tracep->declBit(c+8582,"opentitan_soc_top intr_controller u_reg reg_error", false,-1);
        tracep->declBit(c+5482,"opentitan_soc_top intr_controller u_reg addrmiss", false,-1);
        tracep->declBit(c+8583,"opentitan_soc_top intr_controller u_reg wr_err", false,-1);
        tracep->declBus(c+8338,"opentitan_soc_top intr_controller u_reg reg_rdata_next", false,-1, 31,0);
        tracep->declBit(c+5468,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_valid", false,-1);
        tracep->declBus(c+5469,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5470,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5471,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5472,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5473,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5474,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5475,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5476,"opentitan_soc_top intr_controller u_reg tl_reg_h2d\014 d_ready", false,-1);
        tracep->declBit(c+4587,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_valid", false,-1);
        tracep->declBus(c+4588,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4590,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4591,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4592,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4593,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4594,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 d_error", false,-1);
        tracep->declBit(c+4595,"opentitan_soc_top intr_controller u_reg tl_reg_d2h\014 a_ready", false,-1);
        tracep->declBit(c+992,"opentitan_soc_top intr_controller u_reg ip_p_0_qs", false,-1);
        tracep->declBit(c+993,"opentitan_soc_top intr_controller u_reg ip_p_1_qs", false,-1);
        tracep->declBit(c+994,"opentitan_soc_top intr_controller u_reg ip_p_2_qs", false,-1);
        tracep->declBit(c+995,"opentitan_soc_top intr_controller u_reg ip_p_3_qs", false,-1);
        tracep->declBit(c+4473,"opentitan_soc_top intr_controller u_reg ip_p_4_qs", false,-1);
        tracep->declBit(c+4474,"opentitan_soc_top intr_controller u_reg ip_p_5_qs", false,-1);
        tracep->declBit(c+4475,"opentitan_soc_top intr_controller u_reg ip_p_6_qs", false,-1);
        tracep->declBit(c+4476,"opentitan_soc_top intr_controller u_reg ip_p_7_qs", false,-1);
        tracep->declBit(c+4477,"opentitan_soc_top intr_controller u_reg ip_p_8_qs", false,-1);
        tracep->declBit(c+4478,"opentitan_soc_top intr_controller u_reg ip_p_9_qs", false,-1);
        tracep->declBit(c+4479,"opentitan_soc_top intr_controller u_reg ip_p_10_qs", false,-1);
        tracep->declBit(c+4480,"opentitan_soc_top intr_controller u_reg ip_p_11_qs", false,-1);
        tracep->declBit(c+4481,"opentitan_soc_top intr_controller u_reg ip_p_12_qs", false,-1);
        tracep->declBit(c+4482,"opentitan_soc_top intr_controller u_reg ip_p_13_qs", false,-1);
        tracep->declBit(c+4483,"opentitan_soc_top intr_controller u_reg ip_p_14_qs", false,-1);
        tracep->declBit(c+4484,"opentitan_soc_top intr_controller u_reg ip_p_15_qs", false,-1);
        tracep->declBit(c+4485,"opentitan_soc_top intr_controller u_reg ip_p_16_qs", false,-1);
        tracep->declBit(c+4486,"opentitan_soc_top intr_controller u_reg ip_p_17_qs", false,-1);
        tracep->declBit(c+4487,"opentitan_soc_top intr_controller u_reg ip_p_18_qs", false,-1);
        tracep->declBit(c+4488,"opentitan_soc_top intr_controller u_reg ip_p_19_qs", false,-1);
        tracep->declBit(c+4489,"opentitan_soc_top intr_controller u_reg ip_p_20_qs", false,-1);
        tracep->declBit(c+4490,"opentitan_soc_top intr_controller u_reg ip_p_21_qs", false,-1);
        tracep->declBit(c+4491,"opentitan_soc_top intr_controller u_reg ip_p_22_qs", false,-1);
        tracep->declBit(c+4492,"opentitan_soc_top intr_controller u_reg ip_p_23_qs", false,-1);
        tracep->declBit(c+4493,"opentitan_soc_top intr_controller u_reg ip_p_24_qs", false,-1);
        tracep->declBit(c+4494,"opentitan_soc_top intr_controller u_reg ip_p_25_qs", false,-1);
        tracep->declBit(c+4495,"opentitan_soc_top intr_controller u_reg ip_p_26_qs", false,-1);
        tracep->declBit(c+4496,"opentitan_soc_top intr_controller u_reg ip_p_27_qs", false,-1);
        tracep->declBit(c+4497,"opentitan_soc_top intr_controller u_reg ip_p_28_qs", false,-1);
        tracep->declBit(c+4498,"opentitan_soc_top intr_controller u_reg ip_p_29_qs", false,-1);
        tracep->declBit(c+4499,"opentitan_soc_top intr_controller u_reg ip_p_30_qs", false,-1);
        tracep->declBit(c+4500,"opentitan_soc_top intr_controller u_reg ip_p_31_qs", false,-1);
        tracep->declBit(c+4538,"opentitan_soc_top intr_controller u_reg le_le_0_qs", false,-1);
        tracep->declBit(c+5483,"opentitan_soc_top intr_controller u_reg le_le_0_wd", false,-1);
        tracep->declBit(c+8127,"opentitan_soc_top intr_controller u_reg le_le_0_we", false,-1);
        tracep->declBit(c+4539,"opentitan_soc_top intr_controller u_reg le_le_1_qs", false,-1);
        tracep->declBit(c+5484,"opentitan_soc_top intr_controller u_reg le_le_1_wd", false,-1);
        tracep->declBit(c+8128,"opentitan_soc_top intr_controller u_reg le_le_1_we", false,-1);
        tracep->declBit(c+4540,"opentitan_soc_top intr_controller u_reg le_le_2_qs", false,-1);
        tracep->declBit(c+5485,"opentitan_soc_top intr_controller u_reg le_le_2_wd", false,-1);
        tracep->declBit(c+8234,"opentitan_soc_top intr_controller u_reg le_le_2_we", false,-1);
        tracep->declBit(c+4541,"opentitan_soc_top intr_controller u_reg le_le_3_qs", false,-1);
        tracep->declBit(c+5486,"opentitan_soc_top intr_controller u_reg le_le_3_wd", false,-1);
        tracep->declBit(c+8235,"opentitan_soc_top intr_controller u_reg le_le_3_we", false,-1);
        tracep->declBit(c+4542,"opentitan_soc_top intr_controller u_reg le_le_4_qs", false,-1);
        tracep->declBit(c+5487,"opentitan_soc_top intr_controller u_reg le_le_4_wd", false,-1);
        tracep->declBit(c+8236,"opentitan_soc_top intr_controller u_reg le_le_4_we", false,-1);
        tracep->declBit(c+4543,"opentitan_soc_top intr_controller u_reg le_le_5_qs", false,-1);
        tracep->declBit(c+5488,"opentitan_soc_top intr_controller u_reg le_le_5_wd", false,-1);
        tracep->declBit(c+8237,"opentitan_soc_top intr_controller u_reg le_le_5_we", false,-1);
        tracep->declBit(c+4544,"opentitan_soc_top intr_controller u_reg le_le_6_qs", false,-1);
        tracep->declBit(c+5489,"opentitan_soc_top intr_controller u_reg le_le_6_wd", false,-1);
        tracep->declBit(c+8129,"opentitan_soc_top intr_controller u_reg le_le_6_we", false,-1);
        tracep->declBit(c+4545,"opentitan_soc_top intr_controller u_reg le_le_7_qs", false,-1);
        tracep->declBit(c+5490,"opentitan_soc_top intr_controller u_reg le_le_7_wd", false,-1);
        tracep->declBit(c+8130,"opentitan_soc_top intr_controller u_reg le_le_7_we", false,-1);
        tracep->declBit(c+4546,"opentitan_soc_top intr_controller u_reg le_le_8_qs", false,-1);
        tracep->declBit(c+5491,"opentitan_soc_top intr_controller u_reg le_le_8_wd", false,-1);
        tracep->declBit(c+8131,"opentitan_soc_top intr_controller u_reg le_le_8_we", false,-1);
        tracep->declBit(c+4547,"opentitan_soc_top intr_controller u_reg le_le_9_qs", false,-1);
        tracep->declBit(c+5492,"opentitan_soc_top intr_controller u_reg le_le_9_wd", false,-1);
        tracep->declBit(c+8132,"opentitan_soc_top intr_controller u_reg le_le_9_we", false,-1);
        tracep->declBit(c+4548,"opentitan_soc_top intr_controller u_reg le_le_10_qs", false,-1);
        tracep->declBit(c+5493,"opentitan_soc_top intr_controller u_reg le_le_10_wd", false,-1);
        tracep->declBit(c+8133,"opentitan_soc_top intr_controller u_reg le_le_10_we", false,-1);
        tracep->declBit(c+4549,"opentitan_soc_top intr_controller u_reg le_le_11_qs", false,-1);
        tracep->declBit(c+5494,"opentitan_soc_top intr_controller u_reg le_le_11_wd", false,-1);
        tracep->declBit(c+8134,"opentitan_soc_top intr_controller u_reg le_le_11_we", false,-1);
        tracep->declBit(c+4550,"opentitan_soc_top intr_controller u_reg le_le_12_qs", false,-1);
        tracep->declBit(c+5495,"opentitan_soc_top intr_controller u_reg le_le_12_wd", false,-1);
        tracep->declBit(c+8135,"opentitan_soc_top intr_controller u_reg le_le_12_we", false,-1);
        tracep->declBit(c+4551,"opentitan_soc_top intr_controller u_reg le_le_13_qs", false,-1);
        tracep->declBit(c+5496,"opentitan_soc_top intr_controller u_reg le_le_13_wd", false,-1);
        tracep->declBit(c+8136,"opentitan_soc_top intr_controller u_reg le_le_13_we", false,-1);
        tracep->declBit(c+4552,"opentitan_soc_top intr_controller u_reg le_le_14_qs", false,-1);
        tracep->declBit(c+5497,"opentitan_soc_top intr_controller u_reg le_le_14_wd", false,-1);
        tracep->declBit(c+8137,"opentitan_soc_top intr_controller u_reg le_le_14_we", false,-1);
        tracep->declBit(c+4553,"opentitan_soc_top intr_controller u_reg le_le_15_qs", false,-1);
        tracep->declBit(c+5498,"opentitan_soc_top intr_controller u_reg le_le_15_wd", false,-1);
        tracep->declBit(c+8138,"opentitan_soc_top intr_controller u_reg le_le_15_we", false,-1);
        tracep->declBit(c+4554,"opentitan_soc_top intr_controller u_reg le_le_16_qs", false,-1);
        tracep->declBit(c+5499,"opentitan_soc_top intr_controller u_reg le_le_16_wd", false,-1);
        tracep->declBit(c+8139,"opentitan_soc_top intr_controller u_reg le_le_16_we", false,-1);
        tracep->declBit(c+4555,"opentitan_soc_top intr_controller u_reg le_le_17_qs", false,-1);
        tracep->declBit(c+5500,"opentitan_soc_top intr_controller u_reg le_le_17_wd", false,-1);
        tracep->declBit(c+8140,"opentitan_soc_top intr_controller u_reg le_le_17_we", false,-1);
        tracep->declBit(c+4556,"opentitan_soc_top intr_controller u_reg le_le_18_qs", false,-1);
        tracep->declBit(c+5501,"opentitan_soc_top intr_controller u_reg le_le_18_wd", false,-1);
        tracep->declBit(c+8141,"opentitan_soc_top intr_controller u_reg le_le_18_we", false,-1);
        tracep->declBit(c+4557,"opentitan_soc_top intr_controller u_reg le_le_19_qs", false,-1);
        tracep->declBit(c+5502,"opentitan_soc_top intr_controller u_reg le_le_19_wd", false,-1);
        tracep->declBit(c+8142,"opentitan_soc_top intr_controller u_reg le_le_19_we", false,-1);
        tracep->declBit(c+4596,"opentitan_soc_top intr_controller u_reg le_le_20_qs", false,-1);
        tracep->declBit(c+5503,"opentitan_soc_top intr_controller u_reg le_le_20_wd", false,-1);
        tracep->declBit(c+8143,"opentitan_soc_top intr_controller u_reg le_le_20_we", false,-1);
        tracep->declBit(c+738,"opentitan_soc_top intr_controller u_reg le_le_21_qs", false,-1);
        tracep->declBit(c+5504,"opentitan_soc_top intr_controller u_reg le_le_21_wd", false,-1);
        tracep->declBit(c+8144,"opentitan_soc_top intr_controller u_reg le_le_21_we", false,-1);
        tracep->declBit(c+4597,"opentitan_soc_top intr_controller u_reg le_le_22_qs", false,-1);
        tracep->declBit(c+5505,"opentitan_soc_top intr_controller u_reg le_le_22_wd", false,-1);
        tracep->declBit(c+8145,"opentitan_soc_top intr_controller u_reg le_le_22_we", false,-1);
        tracep->declBit(c+4598,"opentitan_soc_top intr_controller u_reg le_le_23_qs", false,-1);
        tracep->declBit(c+5506,"opentitan_soc_top intr_controller u_reg le_le_23_wd", false,-1);
        tracep->declBit(c+8146,"opentitan_soc_top intr_controller u_reg le_le_23_we", false,-1);
        tracep->declBit(c+4599,"opentitan_soc_top intr_controller u_reg le_le_24_qs", false,-1);
        tracep->declBit(c+5507,"opentitan_soc_top intr_controller u_reg le_le_24_wd", false,-1);
        tracep->declBit(c+8147,"opentitan_soc_top intr_controller u_reg le_le_24_we", false,-1);
        tracep->declBit(c+4600,"opentitan_soc_top intr_controller u_reg le_le_25_qs", false,-1);
        tracep->declBit(c+5508,"opentitan_soc_top intr_controller u_reg le_le_25_wd", false,-1);
        tracep->declBit(c+8148,"opentitan_soc_top intr_controller u_reg le_le_25_we", false,-1);
        tracep->declBit(c+4601,"opentitan_soc_top intr_controller u_reg le_le_26_qs", false,-1);
        tracep->declBit(c+5509,"opentitan_soc_top intr_controller u_reg le_le_26_wd", false,-1);
        tracep->declBit(c+8149,"opentitan_soc_top intr_controller u_reg le_le_26_we", false,-1);
        tracep->declBit(c+4602,"opentitan_soc_top intr_controller u_reg le_le_27_qs", false,-1);
        tracep->declBit(c+5510,"opentitan_soc_top intr_controller u_reg le_le_27_wd", false,-1);
        tracep->declBit(c+8150,"opentitan_soc_top intr_controller u_reg le_le_27_we", false,-1);
        tracep->declBit(c+4603,"opentitan_soc_top intr_controller u_reg le_le_28_qs", false,-1);
        tracep->declBit(c+5511,"opentitan_soc_top intr_controller u_reg le_le_28_wd", false,-1);
        tracep->declBit(c+8151,"opentitan_soc_top intr_controller u_reg le_le_28_we", false,-1);
        tracep->declBit(c+4604,"opentitan_soc_top intr_controller u_reg le_le_29_qs", false,-1);
        tracep->declBit(c+5512,"opentitan_soc_top intr_controller u_reg le_le_29_wd", false,-1);
        tracep->declBit(c+8152,"opentitan_soc_top intr_controller u_reg le_le_29_we", false,-1);
        tracep->declBit(c+4605,"opentitan_soc_top intr_controller u_reg le_le_30_qs", false,-1);
        tracep->declBit(c+5513,"opentitan_soc_top intr_controller u_reg le_le_30_wd", false,-1);
        tracep->declBit(c+8153,"opentitan_soc_top intr_controller u_reg le_le_30_we", false,-1);
        tracep->declBit(c+4606,"opentitan_soc_top intr_controller u_reg le_le_31_qs", false,-1);
        tracep->declBit(c+5514,"opentitan_soc_top intr_controller u_reg le_le_31_wd", false,-1);
        tracep->declBit(c+8154,"opentitan_soc_top intr_controller u_reg le_le_31_we", false,-1);
        tracep->declBus(c+4558,"opentitan_soc_top intr_controller u_reg prio0_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio0_wd", false,-1, 2,0);
        tracep->declBit(c+8155,"opentitan_soc_top intr_controller u_reg prio0_we", false,-1);
        tracep->declBus(c+4559,"opentitan_soc_top intr_controller u_reg prio1_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio1_wd", false,-1, 2,0);
        tracep->declBit(c+8156,"opentitan_soc_top intr_controller u_reg prio1_we", false,-1);
        tracep->declBus(c+4607,"opentitan_soc_top intr_controller u_reg prio2_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio2_wd", false,-1, 2,0);
        tracep->declBit(c+8157,"opentitan_soc_top intr_controller u_reg prio2_we", false,-1);
        tracep->declBus(c+4560,"opentitan_soc_top intr_controller u_reg prio3_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio3_wd", false,-1, 2,0);
        tracep->declBit(c+8158,"opentitan_soc_top intr_controller u_reg prio3_we", false,-1);
        tracep->declBus(c+4561,"opentitan_soc_top intr_controller u_reg prio4_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio4_wd", false,-1, 2,0);
        tracep->declBit(c+8159,"opentitan_soc_top intr_controller u_reg prio4_we", false,-1);
        tracep->declBus(c+4562,"opentitan_soc_top intr_controller u_reg prio5_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio5_wd", false,-1, 2,0);
        tracep->declBit(c+8160,"opentitan_soc_top intr_controller u_reg prio5_we", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top intr_controller u_reg prio6_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio6_wd", false,-1, 2,0);
        tracep->declBit(c+8161,"opentitan_soc_top intr_controller u_reg prio6_we", false,-1);
        tracep->declBus(c+8584,"opentitan_soc_top intr_controller u_reg prio7_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio7_wd", false,-1, 2,0);
        tracep->declBit(c+8585,"opentitan_soc_top intr_controller u_reg prio7_we", false,-1);
        tracep->declBus(c+4564,"opentitan_soc_top intr_controller u_reg prio8_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio8_wd", false,-1, 2,0);
        tracep->declBit(c+8162,"opentitan_soc_top intr_controller u_reg prio8_we", false,-1);
        tracep->declBus(c+4608,"opentitan_soc_top intr_controller u_reg prio9_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio9_wd", false,-1, 2,0);
        tracep->declBit(c+8163,"opentitan_soc_top intr_controller u_reg prio9_we", false,-1);
        tracep->declBus(c+739,"opentitan_soc_top intr_controller u_reg prio10_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio10_wd", false,-1, 2,0);
        tracep->declBit(c+8164,"opentitan_soc_top intr_controller u_reg prio10_we", false,-1);
        tracep->declBus(c+4565,"opentitan_soc_top intr_controller u_reg prio11_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio11_wd", false,-1, 2,0);
        tracep->declBit(c+8165,"opentitan_soc_top intr_controller u_reg prio11_we", false,-1);
        tracep->declBus(c+4566,"opentitan_soc_top intr_controller u_reg prio12_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio12_wd", false,-1, 2,0);
        tracep->declBit(c+8166,"opentitan_soc_top intr_controller u_reg prio12_we", false,-1);
        tracep->declBus(c+4609,"opentitan_soc_top intr_controller u_reg prio13_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio13_wd", false,-1, 2,0);
        tracep->declBit(c+8167,"opentitan_soc_top intr_controller u_reg prio13_we", false,-1);
        tracep->declBus(c+4610,"opentitan_soc_top intr_controller u_reg prio14_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio14_wd", false,-1, 2,0);
        tracep->declBit(c+8168,"opentitan_soc_top intr_controller u_reg prio14_we", false,-1);
        tracep->declBus(c+4611,"opentitan_soc_top intr_controller u_reg prio15_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio15_wd", false,-1, 2,0);
        tracep->declBit(c+8169,"opentitan_soc_top intr_controller u_reg prio15_we", false,-1);
        tracep->declBus(c+4612,"opentitan_soc_top intr_controller u_reg prio16_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio16_wd", false,-1, 2,0);
        tracep->declBit(c+8170,"opentitan_soc_top intr_controller u_reg prio16_we", false,-1);
        tracep->declBus(c+4613,"opentitan_soc_top intr_controller u_reg prio17_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio17_wd", false,-1, 2,0);
        tracep->declBit(c+8171,"opentitan_soc_top intr_controller u_reg prio17_we", false,-1);
        tracep->declBus(c+4614,"opentitan_soc_top intr_controller u_reg prio18_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio18_wd", false,-1, 2,0);
        tracep->declBit(c+8172,"opentitan_soc_top intr_controller u_reg prio18_we", false,-1);
        tracep->declBus(c+4615,"opentitan_soc_top intr_controller u_reg prio19_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio19_wd", false,-1, 2,0);
        tracep->declBit(c+8173,"opentitan_soc_top intr_controller u_reg prio19_we", false,-1);
        tracep->declBus(c+4616,"opentitan_soc_top intr_controller u_reg prio20_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio20_wd", false,-1, 2,0);
        tracep->declBit(c+8174,"opentitan_soc_top intr_controller u_reg prio20_we", false,-1);
        tracep->declBus(c+4567,"opentitan_soc_top intr_controller u_reg prio21_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio21_wd", false,-1, 2,0);
        tracep->declBit(c+8175,"opentitan_soc_top intr_controller u_reg prio21_we", false,-1);
        tracep->declBus(c+4568,"opentitan_soc_top intr_controller u_reg prio22_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio22_wd", false,-1, 2,0);
        tracep->declBit(c+8176,"opentitan_soc_top intr_controller u_reg prio22_we", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top intr_controller u_reg prio23_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio23_wd", false,-1, 2,0);
        tracep->declBit(c+8177,"opentitan_soc_top intr_controller u_reg prio23_we", false,-1);
        tracep->declBus(c+4570,"opentitan_soc_top intr_controller u_reg prio24_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio24_wd", false,-1, 2,0);
        tracep->declBit(c+8178,"opentitan_soc_top intr_controller u_reg prio24_we", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg prio25_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio25_wd", false,-1, 2,0);
        tracep->declBit(c+8179,"opentitan_soc_top intr_controller u_reg prio25_we", false,-1);
        tracep->declBus(c+4572,"opentitan_soc_top intr_controller u_reg prio26_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio26_wd", false,-1, 2,0);
        tracep->declBit(c+8180,"opentitan_soc_top intr_controller u_reg prio26_we", false,-1);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg prio27_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio27_wd", false,-1, 2,0);
        tracep->declBit(c+8181,"opentitan_soc_top intr_controller u_reg prio27_we", false,-1);
        tracep->declBus(c+4574,"opentitan_soc_top intr_controller u_reg prio28_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio28_wd", false,-1, 2,0);
        tracep->declBit(c+8182,"opentitan_soc_top intr_controller u_reg prio28_we", false,-1);
        tracep->declBus(c+4617,"opentitan_soc_top intr_controller u_reg prio29_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio29_wd", false,-1, 2,0);
        tracep->declBit(c+8183,"opentitan_soc_top intr_controller u_reg prio29_we", false,-1);
        tracep->declBus(c+4618,"opentitan_soc_top intr_controller u_reg prio30_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio30_wd", false,-1, 2,0);
        tracep->declBit(c+8184,"opentitan_soc_top intr_controller u_reg prio30_we", false,-1);
        tracep->declBus(c+4619,"opentitan_soc_top intr_controller u_reg prio31_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg prio31_wd", false,-1, 2,0);
        tracep->declBit(c+8185,"opentitan_soc_top intr_controller u_reg prio31_we", false,-1);
        tracep->declBit(c+4575,"opentitan_soc_top intr_controller u_reg ie0_e_0_qs", false,-1);
        tracep->declBit(c+5483,"opentitan_soc_top intr_controller u_reg ie0_e_0_wd", false,-1);
        tracep->declBit(c+8186,"opentitan_soc_top intr_controller u_reg ie0_e_0_we", false,-1);
        tracep->declBit(c+4620,"opentitan_soc_top intr_controller u_reg ie0_e_1_qs", false,-1);
        tracep->declBit(c+5484,"opentitan_soc_top intr_controller u_reg ie0_e_1_wd", false,-1);
        tracep->declBit(c+8187,"opentitan_soc_top intr_controller u_reg ie0_e_1_we", false,-1);
        tracep->declBit(c+4621,"opentitan_soc_top intr_controller u_reg ie0_e_2_qs", false,-1);
        tracep->declBit(c+5485,"opentitan_soc_top intr_controller u_reg ie0_e_2_wd", false,-1);
        tracep->declBit(c+8188,"opentitan_soc_top intr_controller u_reg ie0_e_2_we", false,-1);
        tracep->declBit(c+4576,"opentitan_soc_top intr_controller u_reg ie0_e_3_qs", false,-1);
        tracep->declBit(c+5486,"opentitan_soc_top intr_controller u_reg ie0_e_3_wd", false,-1);
        tracep->declBit(c+8189,"opentitan_soc_top intr_controller u_reg ie0_e_3_we", false,-1);
        tracep->declBit(c+4622,"opentitan_soc_top intr_controller u_reg ie0_e_4_qs", false,-1);
        tracep->declBit(c+5487,"opentitan_soc_top intr_controller u_reg ie0_e_4_wd", false,-1);
        tracep->declBit(c+8190,"opentitan_soc_top intr_controller u_reg ie0_e_4_we", false,-1);
        tracep->declBit(c+4623,"opentitan_soc_top intr_controller u_reg ie0_e_5_qs", false,-1);
        tracep->declBit(c+5488,"opentitan_soc_top intr_controller u_reg ie0_e_5_wd", false,-1);
        tracep->declBit(c+8191,"opentitan_soc_top intr_controller u_reg ie0_e_5_we", false,-1);
        tracep->declBit(c+4624,"opentitan_soc_top intr_controller u_reg ie0_e_6_qs", false,-1);
        tracep->declBit(c+5489,"opentitan_soc_top intr_controller u_reg ie0_e_6_wd", false,-1);
        tracep->declBit(c+8192,"opentitan_soc_top intr_controller u_reg ie0_e_6_we", false,-1);
        tracep->declBit(c+4577,"opentitan_soc_top intr_controller u_reg ie0_e_7_qs", false,-1);
        tracep->declBit(c+5490,"opentitan_soc_top intr_controller u_reg ie0_e_7_wd", false,-1);
        tracep->declBit(c+8193,"opentitan_soc_top intr_controller u_reg ie0_e_7_we", false,-1);
        tracep->declBit(c+4625,"opentitan_soc_top intr_controller u_reg ie0_e_8_qs", false,-1);
        tracep->declBit(c+5491,"opentitan_soc_top intr_controller u_reg ie0_e_8_wd", false,-1);
        tracep->declBit(c+8194,"opentitan_soc_top intr_controller u_reg ie0_e_8_we", false,-1);
        tracep->declBit(c+4626,"opentitan_soc_top intr_controller u_reg ie0_e_9_qs", false,-1);
        tracep->declBit(c+5492,"opentitan_soc_top intr_controller u_reg ie0_e_9_wd", false,-1);
        tracep->declBit(c+8195,"opentitan_soc_top intr_controller u_reg ie0_e_9_we", false,-1);
        tracep->declBit(c+4578,"opentitan_soc_top intr_controller u_reg ie0_e_10_qs", false,-1);
        tracep->declBit(c+5493,"opentitan_soc_top intr_controller u_reg ie0_e_10_wd", false,-1);
        tracep->declBit(c+8196,"opentitan_soc_top intr_controller u_reg ie0_e_10_we", false,-1);
        tracep->declBit(c+4579,"opentitan_soc_top intr_controller u_reg ie0_e_11_qs", false,-1);
        tracep->declBit(c+5494,"opentitan_soc_top intr_controller u_reg ie0_e_11_wd", false,-1);
        tracep->declBit(c+8197,"opentitan_soc_top intr_controller u_reg ie0_e_11_we", false,-1);
        tracep->declBit(c+4627,"opentitan_soc_top intr_controller u_reg ie0_e_12_qs", false,-1);
        tracep->declBit(c+5495,"opentitan_soc_top intr_controller u_reg ie0_e_12_wd", false,-1);
        tracep->declBit(c+8198,"opentitan_soc_top intr_controller u_reg ie0_e_12_we", false,-1);
        tracep->declBit(c+4628,"opentitan_soc_top intr_controller u_reg ie0_e_13_qs", false,-1);
        tracep->declBit(c+5496,"opentitan_soc_top intr_controller u_reg ie0_e_13_wd", false,-1);
        tracep->declBit(c+8199,"opentitan_soc_top intr_controller u_reg ie0_e_13_we", false,-1);
        tracep->declBit(c+4629,"opentitan_soc_top intr_controller u_reg ie0_e_14_qs", false,-1);
        tracep->declBit(c+5497,"opentitan_soc_top intr_controller u_reg ie0_e_14_wd", false,-1);
        tracep->declBit(c+8200,"opentitan_soc_top intr_controller u_reg ie0_e_14_we", false,-1);
        tracep->declBit(c+4630,"opentitan_soc_top intr_controller u_reg ie0_e_15_qs", false,-1);
        tracep->declBit(c+5498,"opentitan_soc_top intr_controller u_reg ie0_e_15_wd", false,-1);
        tracep->declBit(c+8201,"opentitan_soc_top intr_controller u_reg ie0_e_15_we", false,-1);
        tracep->declBit(c+4631,"opentitan_soc_top intr_controller u_reg ie0_e_16_qs", false,-1);
        tracep->declBit(c+5499,"opentitan_soc_top intr_controller u_reg ie0_e_16_wd", false,-1);
        tracep->declBit(c+8202,"opentitan_soc_top intr_controller u_reg ie0_e_16_we", false,-1);
        tracep->declBit(c+4632,"opentitan_soc_top intr_controller u_reg ie0_e_17_qs", false,-1);
        tracep->declBit(c+5500,"opentitan_soc_top intr_controller u_reg ie0_e_17_wd", false,-1);
        tracep->declBit(c+8203,"opentitan_soc_top intr_controller u_reg ie0_e_17_we", false,-1);
        tracep->declBit(c+4633,"opentitan_soc_top intr_controller u_reg ie0_e_18_qs", false,-1);
        tracep->declBit(c+5501,"opentitan_soc_top intr_controller u_reg ie0_e_18_wd", false,-1);
        tracep->declBit(c+8204,"opentitan_soc_top intr_controller u_reg ie0_e_18_we", false,-1);
        tracep->declBit(c+4634,"opentitan_soc_top intr_controller u_reg ie0_e_19_qs", false,-1);
        tracep->declBit(c+5502,"opentitan_soc_top intr_controller u_reg ie0_e_19_wd", false,-1);
        tracep->declBit(c+8205,"opentitan_soc_top intr_controller u_reg ie0_e_19_we", false,-1);
        tracep->declBit(c+4580,"opentitan_soc_top intr_controller u_reg ie0_e_20_qs", false,-1);
        tracep->declBit(c+5503,"opentitan_soc_top intr_controller u_reg ie0_e_20_wd", false,-1);
        tracep->declBit(c+8206,"opentitan_soc_top intr_controller u_reg ie0_e_20_we", false,-1);
        tracep->declBit(c+4581,"opentitan_soc_top intr_controller u_reg ie0_e_21_qs", false,-1);
        tracep->declBit(c+5504,"opentitan_soc_top intr_controller u_reg ie0_e_21_wd", false,-1);
        tracep->declBit(c+8207,"opentitan_soc_top intr_controller u_reg ie0_e_21_we", false,-1);
        tracep->declBit(c+740,"opentitan_soc_top intr_controller u_reg ie0_e_22_qs", false,-1);
        tracep->declBit(c+5505,"opentitan_soc_top intr_controller u_reg ie0_e_22_wd", false,-1);
        tracep->declBit(c+8208,"opentitan_soc_top intr_controller u_reg ie0_e_22_we", false,-1);
        tracep->declBit(c+741,"opentitan_soc_top intr_controller u_reg ie0_e_23_qs", false,-1);
        tracep->declBit(c+5506,"opentitan_soc_top intr_controller u_reg ie0_e_23_wd", false,-1);
        tracep->declBit(c+8209,"opentitan_soc_top intr_controller u_reg ie0_e_23_we", false,-1);
        tracep->declBit(c+4635,"opentitan_soc_top intr_controller u_reg ie0_e_24_qs", false,-1);
        tracep->declBit(c+5507,"opentitan_soc_top intr_controller u_reg ie0_e_24_wd", false,-1);
        tracep->declBit(c+8210,"opentitan_soc_top intr_controller u_reg ie0_e_24_we", false,-1);
        tracep->declBit(c+4636,"opentitan_soc_top intr_controller u_reg ie0_e_25_qs", false,-1);
        tracep->declBit(c+5508,"opentitan_soc_top intr_controller u_reg ie0_e_25_wd", false,-1);
        tracep->declBit(c+8211,"opentitan_soc_top intr_controller u_reg ie0_e_25_we", false,-1);
        tracep->declBit(c+4582,"opentitan_soc_top intr_controller u_reg ie0_e_26_qs", false,-1);
        tracep->declBit(c+5509,"opentitan_soc_top intr_controller u_reg ie0_e_26_wd", false,-1);
        tracep->declBit(c+8212,"opentitan_soc_top intr_controller u_reg ie0_e_26_we", false,-1);
        tracep->declBit(c+4583,"opentitan_soc_top intr_controller u_reg ie0_e_27_qs", false,-1);
        tracep->declBit(c+5510,"opentitan_soc_top intr_controller u_reg ie0_e_27_wd", false,-1);
        tracep->declBit(c+8213,"opentitan_soc_top intr_controller u_reg ie0_e_27_we", false,-1);
        tracep->declBit(c+4637,"opentitan_soc_top intr_controller u_reg ie0_e_28_qs", false,-1);
        tracep->declBit(c+5511,"opentitan_soc_top intr_controller u_reg ie0_e_28_wd", false,-1);
        tracep->declBit(c+8214,"opentitan_soc_top intr_controller u_reg ie0_e_28_we", false,-1);
        tracep->declBit(c+4638,"opentitan_soc_top intr_controller u_reg ie0_e_29_qs", false,-1);
        tracep->declBit(c+5512,"opentitan_soc_top intr_controller u_reg ie0_e_29_wd", false,-1);
        tracep->declBit(c+8215,"opentitan_soc_top intr_controller u_reg ie0_e_29_we", false,-1);
        tracep->declBit(c+4584,"opentitan_soc_top intr_controller u_reg ie0_e_30_qs", false,-1);
        tracep->declBit(c+5513,"opentitan_soc_top intr_controller u_reg ie0_e_30_wd", false,-1);
        tracep->declBit(c+8216,"opentitan_soc_top intr_controller u_reg ie0_e_30_we", false,-1);
        tracep->declBit(c+4585,"opentitan_soc_top intr_controller u_reg ie0_e_31_qs", false,-1);
        tracep->declBit(c+5514,"opentitan_soc_top intr_controller u_reg ie0_e_31_wd", false,-1);
        tracep->declBit(c+8217,"opentitan_soc_top intr_controller u_reg ie0_e_31_we", false,-1);
        tracep->declBus(c+4586,"opentitan_soc_top intr_controller u_reg threshold0_qs", false,-1, 2,0);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg threshold0_wd", false,-1, 2,0);
        tracep->declBit(c+8218,"opentitan_soc_top intr_controller u_reg threshold0_we", false,-1);
        tracep->declBus(c+7318,"opentitan_soc_top intr_controller u_reg cc0_qs", false,-1, 5,0);
        tracep->declBus(c+5516,"opentitan_soc_top intr_controller u_reg cc0_wd", false,-1, 5,0);
        tracep->declBit(c+8586,"opentitan_soc_top intr_controller u_reg cc0_we", false,-1);
        tracep->declBit(c+5517,"opentitan_soc_top intr_controller u_reg cc0_re", false,-1);
        tracep->declBit(c+4639,"opentitan_soc_top intr_controller u_reg msip0_qs", false,-1);
        tracep->declBit(c+5483,"opentitan_soc_top intr_controller u_reg msip0_wd", false,-1);
        tracep->declBit(c+8219,"opentitan_soc_top intr_controller u_reg msip0_we", false,-1);
        tracep->declQuad(c+5518,"opentitan_soc_top intr_controller u_reg addr_hit", false,-1, 37,0);
        tracep->declBus(c+9187,"opentitan_soc_top intr_controller u_reg u_reg_if RegAw", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top intr_controller u_reg u_reg_if RegDw", false,-1, 31,0);
        tracep->declBus(c+9163,"opentitan_soc_top intr_controller u_reg u_reg_if RegBw", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_reg_if clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_reg_if rst_ni", false,-1);
        tracep->declBit(c+5468,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_valid", false,-1);
        tracep->declBus(c+5469,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5470,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5471,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5472,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5473,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5474,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5475,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5476,"opentitan_soc_top intr_controller u_reg u_reg_if tl_i\014 d_ready", false,-1);
        tracep->declBit(c+4587,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_valid", false,-1);
        tracep->declBus(c+4588,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4590,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4591,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4592,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4593,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4594,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 d_error", false,-1);
        tracep->declBit(c+4595,"opentitan_soc_top intr_controller u_reg u_reg_if tl_o\014 a_ready", false,-1);
        tracep->declBit(c+5478,"opentitan_soc_top intr_controller u_reg u_reg_if re_o", false,-1);
        tracep->declBit(c+5477,"opentitan_soc_top intr_controller u_reg u_reg_if we_o", false,-1);
        tracep->declBus(c+5479,"opentitan_soc_top intr_controller u_reg u_reg_if addr_o", false,-1, 8,0);
        tracep->declBus(c+5480,"opentitan_soc_top intr_controller u_reg u_reg_if wdata_o", false,-1, 31,0);
        tracep->declBus(c+5481,"opentitan_soc_top intr_controller u_reg u_reg_if be_o", false,-1, 3,0);
        tracep->declBus(c+8338,"opentitan_soc_top intr_controller u_reg u_reg_if rdata_i", false,-1, 31,0);
        tracep->declBit(c+8582,"opentitan_soc_top intr_controller u_reg u_reg_if error_i", false,-1);
        tracep->declBus(c+9164,"opentitan_soc_top intr_controller u_reg u_reg_if IW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top intr_controller u_reg u_reg_if SZW", false,-1, 31,0);
        tracep->declBit(c+4640,"opentitan_soc_top intr_controller u_reg u_reg_if outstanding", false,-1);
        tracep->declBit(c+5520,"opentitan_soc_top intr_controller u_reg u_reg_if a_ack", false,-1);
        tracep->declBit(c+8587,"opentitan_soc_top intr_controller u_reg u_reg_if d_ack", false,-1);
        tracep->declBus(c+4641,"opentitan_soc_top intr_controller u_reg u_reg_if rdata", false,-1, 31,0);
        tracep->declBit(c+4642,"opentitan_soc_top intr_controller u_reg u_reg_if error", false,-1);
        tracep->declBit(c+5521,"opentitan_soc_top intr_controller u_reg u_reg_if err_internal", false,-1);
        tracep->declBit(c+5522,"opentitan_soc_top intr_controller u_reg u_reg_if addr_align_err", false,-1);
        tracep->declBit(c+5523,"opentitan_soc_top intr_controller u_reg u_reg_if tl_err", false,-1);
        tracep->declBus(c+4643,"opentitan_soc_top intr_controller u_reg u_reg_if reqid", false,-1, 7,0);
        tracep->declBus(c+4644,"opentitan_soc_top intr_controller u_reg u_reg_if reqsz", false,-1, 1,0);
        tracep->declBus(c+4645,"opentitan_soc_top intr_controller u_reg u_reg_if rspop", false,-1, 2,0);
        tracep->declBit(c+5524,"opentitan_soc_top intr_controller u_reg u_reg_if rd_req", false,-1);
        tracep->declBit(c+5525,"opentitan_soc_top intr_controller u_reg u_reg_if wr_req", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_reg_if u_err clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_reg_if u_err rst_ni", false,-1);
        tracep->declBit(c+5468,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+5469,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5470,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5471,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5472,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5473,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5474,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5475,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5476,"opentitan_soc_top intr_controller u_reg u_reg_if u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+5523,"opentitan_soc_top intr_controller u_reg u_reg_if u_err err_o", false,-1);
        tracep->declBus(c+9164,"opentitan_soc_top intr_controller u_reg u_reg_if u_err IW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top intr_controller u_reg u_reg_if u_err SZW", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top intr_controller u_reg u_reg_if u_err DW", false,-1, 31,0);
        tracep->declBus(c+9163,"opentitan_soc_top intr_controller u_reg u_reg_if u_err MW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top intr_controller u_reg u_reg_if u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+5526,"opentitan_soc_top intr_controller u_reg u_reg_if u_err opcode_allowed", false,-1);
        tracep->declBit(c+5527,"opentitan_soc_top intr_controller u_reg u_reg_if u_err a_config_allowed", false,-1);
        tracep->declBit(c+5528,"opentitan_soc_top intr_controller u_reg u_reg_if u_err op_full", false,-1);
        tracep->declBit(c+5529,"opentitan_soc_top intr_controller u_reg u_reg_if u_err op_partial", false,-1);
        tracep->declBit(c+5530,"opentitan_soc_top intr_controller u_reg u_reg_if u_err op_get", false,-1);
        tracep->declBit(c+5531,"opentitan_soc_top intr_controller u_reg u_reg_if u_err addr_sz_chk", false,-1);
        tracep->declBit(c+5532,"opentitan_soc_top intr_controller u_reg u_reg_if u_err mask_chk", false,-1);
        tracep->declBit(c+5533,"opentitan_soc_top intr_controller u_reg u_reg_if u_err fulldata_chk", false,-1);
        tracep->declBus(c+5534,"opentitan_soc_top intr_controller u_reg u_reg_if u_err mask", false,-1, 3,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_0 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_0 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_0 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_0 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wd", false,-1, 0,0);
        tracep->declBit(c+7254,"opentitan_soc_top intr_controller u_reg u_ip_p_0 de", false,-1);
        tracep->declBus(c+7253,"opentitan_soc_top intr_controller u_reg u_ip_p_0 d", false,-1, 0,0);
        tracep->declBit(c+279,"opentitan_soc_top intr_controller u_reg u_ip_p_0 qe", false,-1);
        tracep->declBus(c+992,"opentitan_soc_top intr_controller u_reg u_ip_p_0 q", false,-1, 0,0);
        tracep->declBus(c+992,"opentitan_soc_top intr_controller u_reg u_ip_p_0 qs", false,-1, 0,0);
        tracep->declBit(c+7254,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en", false,-1);
        tracep->declBus(c+7253,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7254,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7253,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+992,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7254,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7253,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+992,"opentitan_soc_top intr_controller u_reg u_ip_p_0 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_1 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_1 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_1 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_1 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wd", false,-1, 0,0);
        tracep->declBit(c+7256,"opentitan_soc_top intr_controller u_reg u_ip_p_1 de", false,-1);
        tracep->declBus(c+7255,"opentitan_soc_top intr_controller u_reg u_ip_p_1 d", false,-1, 0,0);
        tracep->declBit(c+280,"opentitan_soc_top intr_controller u_reg u_ip_p_1 qe", false,-1);
        tracep->declBus(c+993,"opentitan_soc_top intr_controller u_reg u_ip_p_1 q", false,-1, 0,0);
        tracep->declBus(c+993,"opentitan_soc_top intr_controller u_reg u_ip_p_1 qs", false,-1, 0,0);
        tracep->declBit(c+7256,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en", false,-1);
        tracep->declBus(c+7255,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7256,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7255,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+993,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7256,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7255,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+993,"opentitan_soc_top intr_controller u_reg u_ip_p_1 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_2 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_2 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_2 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_2 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wd", false,-1, 0,0);
        tracep->declBit(c+7258,"opentitan_soc_top intr_controller u_reg u_ip_p_2 de", false,-1);
        tracep->declBus(c+7257,"opentitan_soc_top intr_controller u_reg u_ip_p_2 d", false,-1, 0,0);
        tracep->declBit(c+281,"opentitan_soc_top intr_controller u_reg u_ip_p_2 qe", false,-1);
        tracep->declBus(c+994,"opentitan_soc_top intr_controller u_reg u_ip_p_2 q", false,-1, 0,0);
        tracep->declBus(c+994,"opentitan_soc_top intr_controller u_reg u_ip_p_2 qs", false,-1, 0,0);
        tracep->declBit(c+7258,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en", false,-1);
        tracep->declBus(c+7257,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7258,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7257,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+994,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7258,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7257,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+994,"opentitan_soc_top intr_controller u_reg u_ip_p_2 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_3 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_3 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_3 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_3 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wd", false,-1, 0,0);
        tracep->declBit(c+7260,"opentitan_soc_top intr_controller u_reg u_ip_p_3 de", false,-1);
        tracep->declBus(c+7259,"opentitan_soc_top intr_controller u_reg u_ip_p_3 d", false,-1, 0,0);
        tracep->declBit(c+282,"opentitan_soc_top intr_controller u_reg u_ip_p_3 qe", false,-1);
        tracep->declBus(c+995,"opentitan_soc_top intr_controller u_reg u_ip_p_3 q", false,-1, 0,0);
        tracep->declBus(c+995,"opentitan_soc_top intr_controller u_reg u_ip_p_3 qs", false,-1, 0,0);
        tracep->declBit(c+7260,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en", false,-1);
        tracep->declBus(c+7259,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7260,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7259,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+995,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7260,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7259,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+995,"opentitan_soc_top intr_controller u_reg u_ip_p_3 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_4 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_4 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_4 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_4 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wd", false,-1, 0,0);
        tracep->declBit(c+7262,"opentitan_soc_top intr_controller u_reg u_ip_p_4 de", false,-1);
        tracep->declBus(c+7261,"opentitan_soc_top intr_controller u_reg u_ip_p_4 d", false,-1, 0,0);
        tracep->declBit(c+996,"opentitan_soc_top intr_controller u_reg u_ip_p_4 qe", false,-1);
        tracep->declBus(c+4473,"opentitan_soc_top intr_controller u_reg u_ip_p_4 q", false,-1, 0,0);
        tracep->declBus(c+4473,"opentitan_soc_top intr_controller u_reg u_ip_p_4 qs", false,-1, 0,0);
        tracep->declBit(c+7262,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en", false,-1);
        tracep->declBus(c+7261,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7262,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7261,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4473,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7262,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7261,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4473,"opentitan_soc_top intr_controller u_reg u_ip_p_4 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_5 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_5 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_5 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_5 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wd", false,-1, 0,0);
        tracep->declBit(c+7264,"opentitan_soc_top intr_controller u_reg u_ip_p_5 de", false,-1);
        tracep->declBus(c+7263,"opentitan_soc_top intr_controller u_reg u_ip_p_5 d", false,-1, 0,0);
        tracep->declBit(c+997,"opentitan_soc_top intr_controller u_reg u_ip_p_5 qe", false,-1);
        tracep->declBus(c+4474,"opentitan_soc_top intr_controller u_reg u_ip_p_5 q", false,-1, 0,0);
        tracep->declBus(c+4474,"opentitan_soc_top intr_controller u_reg u_ip_p_5 qs", false,-1, 0,0);
        tracep->declBit(c+7264,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en", false,-1);
        tracep->declBus(c+7263,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7264,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7263,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4474,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7264,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7263,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4474,"opentitan_soc_top intr_controller u_reg u_ip_p_5 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_6 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_6 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_6 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_6 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wd", false,-1, 0,0);
        tracep->declBit(c+7266,"opentitan_soc_top intr_controller u_reg u_ip_p_6 de", false,-1);
        tracep->declBus(c+7265,"opentitan_soc_top intr_controller u_reg u_ip_p_6 d", false,-1, 0,0);
        tracep->declBit(c+998,"opentitan_soc_top intr_controller u_reg u_ip_p_6 qe", false,-1);
        tracep->declBus(c+4475,"opentitan_soc_top intr_controller u_reg u_ip_p_6 q", false,-1, 0,0);
        tracep->declBus(c+4475,"opentitan_soc_top intr_controller u_reg u_ip_p_6 qs", false,-1, 0,0);
        tracep->declBit(c+7266,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en", false,-1);
        tracep->declBus(c+7265,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7266,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7265,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4475,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7266,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7265,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4475,"opentitan_soc_top intr_controller u_reg u_ip_p_6 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_7 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_7 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_7 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_7 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wd", false,-1, 0,0);
        tracep->declBit(c+7268,"opentitan_soc_top intr_controller u_reg u_ip_p_7 de", false,-1);
        tracep->declBus(c+7267,"opentitan_soc_top intr_controller u_reg u_ip_p_7 d", false,-1, 0,0);
        tracep->declBit(c+999,"opentitan_soc_top intr_controller u_reg u_ip_p_7 qe", false,-1);
        tracep->declBus(c+4476,"opentitan_soc_top intr_controller u_reg u_ip_p_7 q", false,-1, 0,0);
        tracep->declBus(c+4476,"opentitan_soc_top intr_controller u_reg u_ip_p_7 qs", false,-1, 0,0);
        tracep->declBit(c+7268,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en", false,-1);
        tracep->declBus(c+7267,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7268,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7267,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4476,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7268,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7267,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4476,"opentitan_soc_top intr_controller u_reg u_ip_p_7 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_8 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_8 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_8 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_8 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wd", false,-1, 0,0);
        tracep->declBit(c+7270,"opentitan_soc_top intr_controller u_reg u_ip_p_8 de", false,-1);
        tracep->declBus(c+7269,"opentitan_soc_top intr_controller u_reg u_ip_p_8 d", false,-1, 0,0);
        tracep->declBit(c+1000,"opentitan_soc_top intr_controller u_reg u_ip_p_8 qe", false,-1);
        tracep->declBus(c+4477,"opentitan_soc_top intr_controller u_reg u_ip_p_8 q", false,-1, 0,0);
        tracep->declBus(c+4477,"opentitan_soc_top intr_controller u_reg u_ip_p_8 qs", false,-1, 0,0);
        tracep->declBit(c+7270,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en", false,-1);
        tracep->declBus(c+7269,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7270,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7269,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4477,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7270,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7269,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4477,"opentitan_soc_top intr_controller u_reg u_ip_p_8 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_9 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_9 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_9 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_9 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wd", false,-1, 0,0);
        tracep->declBit(c+7272,"opentitan_soc_top intr_controller u_reg u_ip_p_9 de", false,-1);
        tracep->declBus(c+7271,"opentitan_soc_top intr_controller u_reg u_ip_p_9 d", false,-1, 0,0);
        tracep->declBit(c+1001,"opentitan_soc_top intr_controller u_reg u_ip_p_9 qe", false,-1);
        tracep->declBus(c+4478,"opentitan_soc_top intr_controller u_reg u_ip_p_9 q", false,-1, 0,0);
        tracep->declBus(c+4478,"opentitan_soc_top intr_controller u_reg u_ip_p_9 qs", false,-1, 0,0);
        tracep->declBit(c+7272,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en", false,-1);
        tracep->declBus(c+7271,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7272,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7271,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4478,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7272,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7271,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4478,"opentitan_soc_top intr_controller u_reg u_ip_p_9 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_10 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_10 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_10 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_10 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wd", false,-1, 0,0);
        tracep->declBit(c+7274,"opentitan_soc_top intr_controller u_reg u_ip_p_10 de", false,-1);
        tracep->declBus(c+7273,"opentitan_soc_top intr_controller u_reg u_ip_p_10 d", false,-1, 0,0);
        tracep->declBit(c+1002,"opentitan_soc_top intr_controller u_reg u_ip_p_10 qe", false,-1);
        tracep->declBus(c+4479,"opentitan_soc_top intr_controller u_reg u_ip_p_10 q", false,-1, 0,0);
        tracep->declBus(c+4479,"opentitan_soc_top intr_controller u_reg u_ip_p_10 qs", false,-1, 0,0);
        tracep->declBit(c+7274,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en", false,-1);
        tracep->declBus(c+7273,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7274,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7273,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4479,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7274,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7273,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4479,"opentitan_soc_top intr_controller u_reg u_ip_p_10 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_11 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_11 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_11 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_11 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wd", false,-1, 0,0);
        tracep->declBit(c+7276,"opentitan_soc_top intr_controller u_reg u_ip_p_11 de", false,-1);
        tracep->declBus(c+7275,"opentitan_soc_top intr_controller u_reg u_ip_p_11 d", false,-1, 0,0);
        tracep->declBit(c+1003,"opentitan_soc_top intr_controller u_reg u_ip_p_11 qe", false,-1);
        tracep->declBus(c+4480,"opentitan_soc_top intr_controller u_reg u_ip_p_11 q", false,-1, 0,0);
        tracep->declBus(c+4480,"opentitan_soc_top intr_controller u_reg u_ip_p_11 qs", false,-1, 0,0);
        tracep->declBit(c+7276,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en", false,-1);
        tracep->declBus(c+7275,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7276,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7275,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4480,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7276,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7275,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4480,"opentitan_soc_top intr_controller u_reg u_ip_p_11 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_12 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_12 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_12 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_12 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wd", false,-1, 0,0);
        tracep->declBit(c+7278,"opentitan_soc_top intr_controller u_reg u_ip_p_12 de", false,-1);
        tracep->declBus(c+7277,"opentitan_soc_top intr_controller u_reg u_ip_p_12 d", false,-1, 0,0);
        tracep->declBit(c+1004,"opentitan_soc_top intr_controller u_reg u_ip_p_12 qe", false,-1);
        tracep->declBus(c+4481,"opentitan_soc_top intr_controller u_reg u_ip_p_12 q", false,-1, 0,0);
        tracep->declBus(c+4481,"opentitan_soc_top intr_controller u_reg u_ip_p_12 qs", false,-1, 0,0);
        tracep->declBit(c+7278,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en", false,-1);
        tracep->declBus(c+7277,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7278,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7277,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4481,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7278,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7277,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4481,"opentitan_soc_top intr_controller u_reg u_ip_p_12 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_13 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_13 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_13 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_13 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wd", false,-1, 0,0);
        tracep->declBit(c+7280,"opentitan_soc_top intr_controller u_reg u_ip_p_13 de", false,-1);
        tracep->declBus(c+7279,"opentitan_soc_top intr_controller u_reg u_ip_p_13 d", false,-1, 0,0);
        tracep->declBit(c+1005,"opentitan_soc_top intr_controller u_reg u_ip_p_13 qe", false,-1);
        tracep->declBus(c+4482,"opentitan_soc_top intr_controller u_reg u_ip_p_13 q", false,-1, 0,0);
        tracep->declBus(c+4482,"opentitan_soc_top intr_controller u_reg u_ip_p_13 qs", false,-1, 0,0);
        tracep->declBit(c+7280,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en", false,-1);
        tracep->declBus(c+7279,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7280,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7279,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4482,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7280,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7279,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4482,"opentitan_soc_top intr_controller u_reg u_ip_p_13 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_14 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_14 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_14 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_14 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wd", false,-1, 0,0);
        tracep->declBit(c+7282,"opentitan_soc_top intr_controller u_reg u_ip_p_14 de", false,-1);
        tracep->declBus(c+7281,"opentitan_soc_top intr_controller u_reg u_ip_p_14 d", false,-1, 0,0);
        tracep->declBit(c+1006,"opentitan_soc_top intr_controller u_reg u_ip_p_14 qe", false,-1);
        tracep->declBus(c+4483,"opentitan_soc_top intr_controller u_reg u_ip_p_14 q", false,-1, 0,0);
        tracep->declBus(c+4483,"opentitan_soc_top intr_controller u_reg u_ip_p_14 qs", false,-1, 0,0);
        tracep->declBit(c+7282,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en", false,-1);
        tracep->declBus(c+7281,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7282,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7281,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4483,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7282,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7281,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4483,"opentitan_soc_top intr_controller u_reg u_ip_p_14 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_15 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_15 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_15 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_15 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wd", false,-1, 0,0);
        tracep->declBit(c+7284,"opentitan_soc_top intr_controller u_reg u_ip_p_15 de", false,-1);
        tracep->declBus(c+7283,"opentitan_soc_top intr_controller u_reg u_ip_p_15 d", false,-1, 0,0);
        tracep->declBit(c+1007,"opentitan_soc_top intr_controller u_reg u_ip_p_15 qe", false,-1);
        tracep->declBus(c+4484,"opentitan_soc_top intr_controller u_reg u_ip_p_15 q", false,-1, 0,0);
        tracep->declBus(c+4484,"opentitan_soc_top intr_controller u_reg u_ip_p_15 qs", false,-1, 0,0);
        tracep->declBit(c+7284,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en", false,-1);
        tracep->declBus(c+7283,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7284,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7283,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4484,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7284,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7283,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4484,"opentitan_soc_top intr_controller u_reg u_ip_p_15 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_16 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_16 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_16 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_16 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wd", false,-1, 0,0);
        tracep->declBit(c+7286,"opentitan_soc_top intr_controller u_reg u_ip_p_16 de", false,-1);
        tracep->declBus(c+7285,"opentitan_soc_top intr_controller u_reg u_ip_p_16 d", false,-1, 0,0);
        tracep->declBit(c+1008,"opentitan_soc_top intr_controller u_reg u_ip_p_16 qe", false,-1);
        tracep->declBus(c+4485,"opentitan_soc_top intr_controller u_reg u_ip_p_16 q", false,-1, 0,0);
        tracep->declBus(c+4485,"opentitan_soc_top intr_controller u_reg u_ip_p_16 qs", false,-1, 0,0);
        tracep->declBit(c+7286,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en", false,-1);
        tracep->declBus(c+7285,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7286,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7285,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4485,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7286,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7285,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4485,"opentitan_soc_top intr_controller u_reg u_ip_p_16 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_17 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_17 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_17 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_17 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wd", false,-1, 0,0);
        tracep->declBit(c+7288,"opentitan_soc_top intr_controller u_reg u_ip_p_17 de", false,-1);
        tracep->declBus(c+7287,"opentitan_soc_top intr_controller u_reg u_ip_p_17 d", false,-1, 0,0);
        tracep->declBit(c+1009,"opentitan_soc_top intr_controller u_reg u_ip_p_17 qe", false,-1);
        tracep->declBus(c+4486,"opentitan_soc_top intr_controller u_reg u_ip_p_17 q", false,-1, 0,0);
        tracep->declBus(c+4486,"opentitan_soc_top intr_controller u_reg u_ip_p_17 qs", false,-1, 0,0);
        tracep->declBit(c+7288,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en", false,-1);
        tracep->declBus(c+7287,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7288,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7287,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4486,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7288,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7287,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4486,"opentitan_soc_top intr_controller u_reg u_ip_p_17 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_18 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_18 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_18 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_18 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wd", false,-1, 0,0);
        tracep->declBit(c+7290,"opentitan_soc_top intr_controller u_reg u_ip_p_18 de", false,-1);
        tracep->declBus(c+7289,"opentitan_soc_top intr_controller u_reg u_ip_p_18 d", false,-1, 0,0);
        tracep->declBit(c+1010,"opentitan_soc_top intr_controller u_reg u_ip_p_18 qe", false,-1);
        tracep->declBus(c+4487,"opentitan_soc_top intr_controller u_reg u_ip_p_18 q", false,-1, 0,0);
        tracep->declBus(c+4487,"opentitan_soc_top intr_controller u_reg u_ip_p_18 qs", false,-1, 0,0);
        tracep->declBit(c+7290,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en", false,-1);
        tracep->declBus(c+7289,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7290,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7289,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4487,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7290,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7289,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4487,"opentitan_soc_top intr_controller u_reg u_ip_p_18 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_19 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_19 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_19 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_19 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wd", false,-1, 0,0);
        tracep->declBit(c+7292,"opentitan_soc_top intr_controller u_reg u_ip_p_19 de", false,-1);
        tracep->declBus(c+7291,"opentitan_soc_top intr_controller u_reg u_ip_p_19 d", false,-1, 0,0);
        tracep->declBit(c+1011,"opentitan_soc_top intr_controller u_reg u_ip_p_19 qe", false,-1);
        tracep->declBus(c+4488,"opentitan_soc_top intr_controller u_reg u_ip_p_19 q", false,-1, 0,0);
        tracep->declBus(c+4488,"opentitan_soc_top intr_controller u_reg u_ip_p_19 qs", false,-1, 0,0);
        tracep->declBit(c+7292,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en", false,-1);
        tracep->declBus(c+7291,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7292,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7291,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4488,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7292,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7291,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4488,"opentitan_soc_top intr_controller u_reg u_ip_p_19 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_20 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_20 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_20 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_20 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wd", false,-1, 0,0);
        tracep->declBit(c+7294,"opentitan_soc_top intr_controller u_reg u_ip_p_20 de", false,-1);
        tracep->declBus(c+7293,"opentitan_soc_top intr_controller u_reg u_ip_p_20 d", false,-1, 0,0);
        tracep->declBit(c+1012,"opentitan_soc_top intr_controller u_reg u_ip_p_20 qe", false,-1);
        tracep->declBus(c+4489,"opentitan_soc_top intr_controller u_reg u_ip_p_20 q", false,-1, 0,0);
        tracep->declBus(c+4489,"opentitan_soc_top intr_controller u_reg u_ip_p_20 qs", false,-1, 0,0);
        tracep->declBit(c+7294,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en", false,-1);
        tracep->declBus(c+7293,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7294,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7293,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4489,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7294,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7293,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4489,"opentitan_soc_top intr_controller u_reg u_ip_p_20 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_21 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_21 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_21 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_21 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wd", false,-1, 0,0);
        tracep->declBit(c+7296,"opentitan_soc_top intr_controller u_reg u_ip_p_21 de", false,-1);
        tracep->declBus(c+7295,"opentitan_soc_top intr_controller u_reg u_ip_p_21 d", false,-1, 0,0);
        tracep->declBit(c+1013,"opentitan_soc_top intr_controller u_reg u_ip_p_21 qe", false,-1);
        tracep->declBus(c+4490,"opentitan_soc_top intr_controller u_reg u_ip_p_21 q", false,-1, 0,0);
        tracep->declBus(c+4490,"opentitan_soc_top intr_controller u_reg u_ip_p_21 qs", false,-1, 0,0);
        tracep->declBit(c+7296,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en", false,-1);
        tracep->declBus(c+7295,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7296,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7295,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4490,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7296,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7295,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4490,"opentitan_soc_top intr_controller u_reg u_ip_p_21 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_22 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_22 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_22 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_22 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wd", false,-1, 0,0);
        tracep->declBit(c+7298,"opentitan_soc_top intr_controller u_reg u_ip_p_22 de", false,-1);
        tracep->declBus(c+7297,"opentitan_soc_top intr_controller u_reg u_ip_p_22 d", false,-1, 0,0);
        tracep->declBit(c+1014,"opentitan_soc_top intr_controller u_reg u_ip_p_22 qe", false,-1);
        tracep->declBus(c+4491,"opentitan_soc_top intr_controller u_reg u_ip_p_22 q", false,-1, 0,0);
        tracep->declBus(c+4491,"opentitan_soc_top intr_controller u_reg u_ip_p_22 qs", false,-1, 0,0);
        tracep->declBit(c+7298,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en", false,-1);
        tracep->declBus(c+7297,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7298,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7297,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4491,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7298,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7297,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4491,"opentitan_soc_top intr_controller u_reg u_ip_p_22 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_23 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_23 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_23 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_23 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wd", false,-1, 0,0);
        tracep->declBit(c+7300,"opentitan_soc_top intr_controller u_reg u_ip_p_23 de", false,-1);
        tracep->declBus(c+7299,"opentitan_soc_top intr_controller u_reg u_ip_p_23 d", false,-1, 0,0);
        tracep->declBit(c+1015,"opentitan_soc_top intr_controller u_reg u_ip_p_23 qe", false,-1);
        tracep->declBus(c+4492,"opentitan_soc_top intr_controller u_reg u_ip_p_23 q", false,-1, 0,0);
        tracep->declBus(c+4492,"opentitan_soc_top intr_controller u_reg u_ip_p_23 qs", false,-1, 0,0);
        tracep->declBit(c+7300,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en", false,-1);
        tracep->declBus(c+7299,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7300,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7299,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4492,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7300,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7299,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4492,"opentitan_soc_top intr_controller u_reg u_ip_p_23 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_24 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_24 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_24 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_24 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wd", false,-1, 0,0);
        tracep->declBit(c+7302,"opentitan_soc_top intr_controller u_reg u_ip_p_24 de", false,-1);
        tracep->declBus(c+7301,"opentitan_soc_top intr_controller u_reg u_ip_p_24 d", false,-1, 0,0);
        tracep->declBit(c+742,"opentitan_soc_top intr_controller u_reg u_ip_p_24 qe", false,-1);
        tracep->declBus(c+4493,"opentitan_soc_top intr_controller u_reg u_ip_p_24 q", false,-1, 0,0);
        tracep->declBus(c+4493,"opentitan_soc_top intr_controller u_reg u_ip_p_24 qs", false,-1, 0,0);
        tracep->declBit(c+7302,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en", false,-1);
        tracep->declBus(c+7301,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7302,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7301,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4493,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7302,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7301,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4493,"opentitan_soc_top intr_controller u_reg u_ip_p_24 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_25 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_25 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_25 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_25 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wd", false,-1, 0,0);
        tracep->declBit(c+7304,"opentitan_soc_top intr_controller u_reg u_ip_p_25 de", false,-1);
        tracep->declBus(c+7303,"opentitan_soc_top intr_controller u_reg u_ip_p_25 d", false,-1, 0,0);
        tracep->declBit(c+743,"opentitan_soc_top intr_controller u_reg u_ip_p_25 qe", false,-1);
        tracep->declBus(c+4494,"opentitan_soc_top intr_controller u_reg u_ip_p_25 q", false,-1, 0,0);
        tracep->declBus(c+4494,"opentitan_soc_top intr_controller u_reg u_ip_p_25 qs", false,-1, 0,0);
        tracep->declBit(c+7304,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en", false,-1);
        tracep->declBus(c+7303,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7304,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7303,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4494,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7304,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7303,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4494,"opentitan_soc_top intr_controller u_reg u_ip_p_25 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_26 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_26 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_26 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_26 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wd", false,-1, 0,0);
        tracep->declBit(c+7306,"opentitan_soc_top intr_controller u_reg u_ip_p_26 de", false,-1);
        tracep->declBus(c+7305,"opentitan_soc_top intr_controller u_reg u_ip_p_26 d", false,-1, 0,0);
        tracep->declBit(c+744,"opentitan_soc_top intr_controller u_reg u_ip_p_26 qe", false,-1);
        tracep->declBus(c+4495,"opentitan_soc_top intr_controller u_reg u_ip_p_26 q", false,-1, 0,0);
        tracep->declBus(c+4495,"opentitan_soc_top intr_controller u_reg u_ip_p_26 qs", false,-1, 0,0);
        tracep->declBit(c+7306,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en", false,-1);
        tracep->declBus(c+7305,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7306,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7305,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4495,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7306,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7305,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4495,"opentitan_soc_top intr_controller u_reg u_ip_p_26 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_27 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_27 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_27 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_27 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wd", false,-1, 0,0);
        tracep->declBit(c+7308,"opentitan_soc_top intr_controller u_reg u_ip_p_27 de", false,-1);
        tracep->declBus(c+7307,"opentitan_soc_top intr_controller u_reg u_ip_p_27 d", false,-1, 0,0);
        tracep->declBit(c+745,"opentitan_soc_top intr_controller u_reg u_ip_p_27 qe", false,-1);
        tracep->declBus(c+4496,"opentitan_soc_top intr_controller u_reg u_ip_p_27 q", false,-1, 0,0);
        tracep->declBus(c+4496,"opentitan_soc_top intr_controller u_reg u_ip_p_27 qs", false,-1, 0,0);
        tracep->declBit(c+7308,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en", false,-1);
        tracep->declBus(c+7307,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7308,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7307,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4496,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7308,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7307,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4496,"opentitan_soc_top intr_controller u_reg u_ip_p_27 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_28 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_28 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_28 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_28 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wd", false,-1, 0,0);
        tracep->declBit(c+7310,"opentitan_soc_top intr_controller u_reg u_ip_p_28 de", false,-1);
        tracep->declBus(c+7309,"opentitan_soc_top intr_controller u_reg u_ip_p_28 d", false,-1, 0,0);
        tracep->declBit(c+746,"opentitan_soc_top intr_controller u_reg u_ip_p_28 qe", false,-1);
        tracep->declBus(c+4497,"opentitan_soc_top intr_controller u_reg u_ip_p_28 q", false,-1, 0,0);
        tracep->declBus(c+4497,"opentitan_soc_top intr_controller u_reg u_ip_p_28 qs", false,-1, 0,0);
        tracep->declBit(c+7310,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en", false,-1);
        tracep->declBus(c+7309,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7310,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7309,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4497,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7310,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7309,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4497,"opentitan_soc_top intr_controller u_reg u_ip_p_28 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_29 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_29 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_29 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_29 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wd", false,-1, 0,0);
        tracep->declBit(c+7312,"opentitan_soc_top intr_controller u_reg u_ip_p_29 de", false,-1);
        tracep->declBus(c+7311,"opentitan_soc_top intr_controller u_reg u_ip_p_29 d", false,-1, 0,0);
        tracep->declBit(c+747,"opentitan_soc_top intr_controller u_reg u_ip_p_29 qe", false,-1);
        tracep->declBus(c+4498,"opentitan_soc_top intr_controller u_reg u_ip_p_29 q", false,-1, 0,0);
        tracep->declBus(c+4498,"opentitan_soc_top intr_controller u_reg u_ip_p_29 qs", false,-1, 0,0);
        tracep->declBit(c+7312,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en", false,-1);
        tracep->declBus(c+7311,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7312,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7311,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4498,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7312,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7311,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4498,"opentitan_soc_top intr_controller u_reg u_ip_p_29 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_30 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_30 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_30 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_30 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wd", false,-1, 0,0);
        tracep->declBit(c+7314,"opentitan_soc_top intr_controller u_reg u_ip_p_30 de", false,-1);
        tracep->declBus(c+7313,"opentitan_soc_top intr_controller u_reg u_ip_p_30 d", false,-1, 0,0);
        tracep->declBit(c+748,"opentitan_soc_top intr_controller u_reg u_ip_p_30 qe", false,-1);
        tracep->declBus(c+4499,"opentitan_soc_top intr_controller u_reg u_ip_p_30 q", false,-1, 0,0);
        tracep->declBus(c+4499,"opentitan_soc_top intr_controller u_reg u_ip_p_30 qs", false,-1, 0,0);
        tracep->declBit(c+7314,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en", false,-1);
        tracep->declBus(c+7313,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7314,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7313,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4499,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7314,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7313,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4499,"opentitan_soc_top intr_controller u_reg u_ip_p_30 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_31 DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ip_p_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ip_p_31 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ip_p_31 rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_31 we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wd", false,-1, 0,0);
        tracep->declBit(c+7316,"opentitan_soc_top intr_controller u_reg u_ip_p_31 de", false,-1);
        tracep->declBus(c+7315,"opentitan_soc_top intr_controller u_reg u_ip_p_31 d", false,-1, 0,0);
        tracep->declBit(c+749,"opentitan_soc_top intr_controller u_reg u_ip_p_31 qe", false,-1);
        tracep->declBus(c+4500,"opentitan_soc_top intr_controller u_reg u_ip_p_31 q", false,-1, 0,0);
        tracep->declBus(c+4500,"opentitan_soc_top intr_controller u_reg u_ip_p_31 qs", false,-1, 0,0);
        tracep->declBit(c+7316,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en", false,-1);
        tracep->declBus(c+7315,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9167,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+7316,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+7315,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4500,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+7316,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+7315,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_we", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_wd", false,-1, 0,0);
        tracep->declBus(c+4500,"opentitan_soc_top intr_controller u_reg u_ip_p_31 wr_en_data_arb gen_ro unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_0 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_0 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_0 rst_ni", false,-1);
        tracep->declBit(c+8127,"opentitan_soc_top intr_controller u_reg u_le_le_0 we", false,-1);
        tracep->declBus(c+5483,"opentitan_soc_top intr_controller u_reg u_le_le_0 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_0 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_0 d", false,-1, 0,0);
        tracep->declBit(c+6971,"opentitan_soc_top intr_controller u_reg u_le_le_0 qe", false,-1);
        tracep->declBus(c+4538,"opentitan_soc_top intr_controller u_reg u_le_le_0 q", false,-1, 0,0);
        tracep->declBus(c+4538,"opentitan_soc_top intr_controller u_reg u_le_le_0 qs", false,-1, 0,0);
        tracep->declBit(c+8127,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en", false,-1);
        tracep->declBus(c+5594,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8127,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5483,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4538,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8127,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5594,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4538,"opentitan_soc_top intr_controller u_reg u_le_le_0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_1 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_1 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_1 rst_ni", false,-1);
        tracep->declBit(c+8128,"opentitan_soc_top intr_controller u_reg u_le_le_1 we", false,-1);
        tracep->declBus(c+5484,"opentitan_soc_top intr_controller u_reg u_le_le_1 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_1 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_1 d", false,-1, 0,0);
        tracep->declBit(c+6972,"opentitan_soc_top intr_controller u_reg u_le_le_1 qe", false,-1);
        tracep->declBus(c+4539,"opentitan_soc_top intr_controller u_reg u_le_le_1 q", false,-1, 0,0);
        tracep->declBus(c+4539,"opentitan_soc_top intr_controller u_reg u_le_le_1 qs", false,-1, 0,0);
        tracep->declBit(c+8128,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en", false,-1);
        tracep->declBus(c+5595,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8128,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5484,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4539,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8128,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5595,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4539,"opentitan_soc_top intr_controller u_reg u_le_le_1 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_2 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_2 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_2 rst_ni", false,-1);
        tracep->declBit(c+8234,"opentitan_soc_top intr_controller u_reg u_le_le_2 we", false,-1);
        tracep->declBus(c+5485,"opentitan_soc_top intr_controller u_reg u_le_le_2 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_2 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_2 d", false,-1, 0,0);
        tracep->declBit(c+6973,"opentitan_soc_top intr_controller u_reg u_le_le_2 qe", false,-1);
        tracep->declBus(c+4540,"opentitan_soc_top intr_controller u_reg u_le_le_2 q", false,-1, 0,0);
        tracep->declBus(c+4540,"opentitan_soc_top intr_controller u_reg u_le_le_2 qs", false,-1, 0,0);
        tracep->declBit(c+8234,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en", false,-1);
        tracep->declBus(c+8588,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8234,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5485,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4540,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8234,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8588,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4540,"opentitan_soc_top intr_controller u_reg u_le_le_2 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_3 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_3 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_3 rst_ni", false,-1);
        tracep->declBit(c+8235,"opentitan_soc_top intr_controller u_reg u_le_le_3 we", false,-1);
        tracep->declBus(c+5486,"opentitan_soc_top intr_controller u_reg u_le_le_3 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_3 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_3 d", false,-1, 0,0);
        tracep->declBit(c+6974,"opentitan_soc_top intr_controller u_reg u_le_le_3 qe", false,-1);
        tracep->declBus(c+4541,"opentitan_soc_top intr_controller u_reg u_le_le_3 q", false,-1, 0,0);
        tracep->declBus(c+4541,"opentitan_soc_top intr_controller u_reg u_le_le_3 qs", false,-1, 0,0);
        tracep->declBit(c+8235,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en", false,-1);
        tracep->declBus(c+8589,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8235,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5486,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4541,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8235,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8589,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4541,"opentitan_soc_top intr_controller u_reg u_le_le_3 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_4 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_4 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_4 rst_ni", false,-1);
        tracep->declBit(c+8236,"opentitan_soc_top intr_controller u_reg u_le_le_4 we", false,-1);
        tracep->declBus(c+5487,"opentitan_soc_top intr_controller u_reg u_le_le_4 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_4 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_4 d", false,-1, 0,0);
        tracep->declBit(c+6975,"opentitan_soc_top intr_controller u_reg u_le_le_4 qe", false,-1);
        tracep->declBus(c+4542,"opentitan_soc_top intr_controller u_reg u_le_le_4 q", false,-1, 0,0);
        tracep->declBus(c+4542,"opentitan_soc_top intr_controller u_reg u_le_le_4 qs", false,-1, 0,0);
        tracep->declBit(c+8236,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en", false,-1);
        tracep->declBus(c+8590,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8236,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5487,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4542,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8236,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8590,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4542,"opentitan_soc_top intr_controller u_reg u_le_le_4 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_5 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_5 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_5 rst_ni", false,-1);
        tracep->declBit(c+8237,"opentitan_soc_top intr_controller u_reg u_le_le_5 we", false,-1);
        tracep->declBus(c+5488,"opentitan_soc_top intr_controller u_reg u_le_le_5 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_5 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_5 d", false,-1, 0,0);
        tracep->declBit(c+6976,"opentitan_soc_top intr_controller u_reg u_le_le_5 qe", false,-1);
        tracep->declBus(c+4543,"opentitan_soc_top intr_controller u_reg u_le_le_5 q", false,-1, 0,0);
        tracep->declBus(c+4543,"opentitan_soc_top intr_controller u_reg u_le_le_5 qs", false,-1, 0,0);
        tracep->declBit(c+8237,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en", false,-1);
        tracep->declBus(c+8591,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8237,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5488,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4543,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8237,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+8591,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4543,"opentitan_soc_top intr_controller u_reg u_le_le_5 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_6 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_6 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_6 rst_ni", false,-1);
        tracep->declBit(c+8129,"opentitan_soc_top intr_controller u_reg u_le_le_6 we", false,-1);
        tracep->declBus(c+5489,"opentitan_soc_top intr_controller u_reg u_le_le_6 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_6 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_6 d", false,-1, 0,0);
        tracep->declBit(c+6977,"opentitan_soc_top intr_controller u_reg u_le_le_6 qe", false,-1);
        tracep->declBus(c+4544,"opentitan_soc_top intr_controller u_reg u_le_le_6 q", false,-1, 0,0);
        tracep->declBus(c+4544,"opentitan_soc_top intr_controller u_reg u_le_le_6 qs", false,-1, 0,0);
        tracep->declBit(c+8129,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en", false,-1);
        tracep->declBus(c+5596,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8129,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5489,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4544,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8129,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5596,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4544,"opentitan_soc_top intr_controller u_reg u_le_le_6 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_7 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_7 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_7 rst_ni", false,-1);
        tracep->declBit(c+8130,"opentitan_soc_top intr_controller u_reg u_le_le_7 we", false,-1);
        tracep->declBus(c+5490,"opentitan_soc_top intr_controller u_reg u_le_le_7 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_7 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_7 d", false,-1, 0,0);
        tracep->declBit(c+6978,"opentitan_soc_top intr_controller u_reg u_le_le_7 qe", false,-1);
        tracep->declBus(c+4545,"opentitan_soc_top intr_controller u_reg u_le_le_7 q", false,-1, 0,0);
        tracep->declBus(c+4545,"opentitan_soc_top intr_controller u_reg u_le_le_7 qs", false,-1, 0,0);
        tracep->declBit(c+8130,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en", false,-1);
        tracep->declBus(c+5597,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8130,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5490,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4545,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8130,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5597,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4545,"opentitan_soc_top intr_controller u_reg u_le_le_7 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_8 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_8 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_8 rst_ni", false,-1);
        tracep->declBit(c+8131,"opentitan_soc_top intr_controller u_reg u_le_le_8 we", false,-1);
        tracep->declBus(c+5491,"opentitan_soc_top intr_controller u_reg u_le_le_8 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_8 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_8 d", false,-1, 0,0);
        tracep->declBit(c+6979,"opentitan_soc_top intr_controller u_reg u_le_le_8 qe", false,-1);
        tracep->declBus(c+4546,"opentitan_soc_top intr_controller u_reg u_le_le_8 q", false,-1, 0,0);
        tracep->declBus(c+4546,"opentitan_soc_top intr_controller u_reg u_le_le_8 qs", false,-1, 0,0);
        tracep->declBit(c+8131,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en", false,-1);
        tracep->declBus(c+5598,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8131,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5491,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4546,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8131,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5598,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4546,"opentitan_soc_top intr_controller u_reg u_le_le_8 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_9 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_9 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_9 rst_ni", false,-1);
        tracep->declBit(c+8132,"opentitan_soc_top intr_controller u_reg u_le_le_9 we", false,-1);
        tracep->declBus(c+5492,"opentitan_soc_top intr_controller u_reg u_le_le_9 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_9 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_9 d", false,-1, 0,0);
        tracep->declBit(c+4909,"opentitan_soc_top intr_controller u_reg u_le_le_9 qe", false,-1);
        tracep->declBus(c+4547,"opentitan_soc_top intr_controller u_reg u_le_le_9 q", false,-1, 0,0);
        tracep->declBus(c+4547,"opentitan_soc_top intr_controller u_reg u_le_le_9 qs", false,-1, 0,0);
        tracep->declBit(c+8132,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en", false,-1);
        tracep->declBus(c+5599,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8132,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5492,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4547,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8132,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5599,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4547,"opentitan_soc_top intr_controller u_reg u_le_le_9 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_10 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_10 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_10 rst_ni", false,-1);
        tracep->declBit(c+8133,"opentitan_soc_top intr_controller u_reg u_le_le_10 we", false,-1);
        tracep->declBus(c+5493,"opentitan_soc_top intr_controller u_reg u_le_le_10 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_10 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_10 d", false,-1, 0,0);
        tracep->declBit(c+4910,"opentitan_soc_top intr_controller u_reg u_le_le_10 qe", false,-1);
        tracep->declBus(c+4548,"opentitan_soc_top intr_controller u_reg u_le_le_10 q", false,-1, 0,0);
        tracep->declBus(c+4548,"opentitan_soc_top intr_controller u_reg u_le_le_10 qs", false,-1, 0,0);
        tracep->declBit(c+8133,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en", false,-1);
        tracep->declBus(c+5600,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8133,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5493,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4548,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8133,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5600,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4548,"opentitan_soc_top intr_controller u_reg u_le_le_10 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_11 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_11 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_11 rst_ni", false,-1);
        tracep->declBit(c+8134,"opentitan_soc_top intr_controller u_reg u_le_le_11 we", false,-1);
        tracep->declBus(c+5494,"opentitan_soc_top intr_controller u_reg u_le_le_11 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_11 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_11 d", false,-1, 0,0);
        tracep->declBit(c+4911,"opentitan_soc_top intr_controller u_reg u_le_le_11 qe", false,-1);
        tracep->declBus(c+4549,"opentitan_soc_top intr_controller u_reg u_le_le_11 q", false,-1, 0,0);
        tracep->declBus(c+4549,"opentitan_soc_top intr_controller u_reg u_le_le_11 qs", false,-1, 0,0);
        tracep->declBit(c+8134,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en", false,-1);
        tracep->declBus(c+5601,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8134,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5494,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4549,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8134,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5601,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4549,"opentitan_soc_top intr_controller u_reg u_le_le_11 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_12 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_12 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_12 rst_ni", false,-1);
        tracep->declBit(c+8135,"opentitan_soc_top intr_controller u_reg u_le_le_12 we", false,-1);
        tracep->declBus(c+5495,"opentitan_soc_top intr_controller u_reg u_le_le_12 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_12 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_12 d", false,-1, 0,0);
        tracep->declBit(c+6980,"opentitan_soc_top intr_controller u_reg u_le_le_12 qe", false,-1);
        tracep->declBus(c+4550,"opentitan_soc_top intr_controller u_reg u_le_le_12 q", false,-1, 0,0);
        tracep->declBus(c+4550,"opentitan_soc_top intr_controller u_reg u_le_le_12 qs", false,-1, 0,0);
        tracep->declBit(c+8135,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en", false,-1);
        tracep->declBus(c+5602,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8135,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5495,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4550,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8135,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5602,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4550,"opentitan_soc_top intr_controller u_reg u_le_le_12 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_13 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_13 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_13 rst_ni", false,-1);
        tracep->declBit(c+8136,"opentitan_soc_top intr_controller u_reg u_le_le_13 we", false,-1);
        tracep->declBus(c+5496,"opentitan_soc_top intr_controller u_reg u_le_le_13 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_13 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_13 d", false,-1, 0,0);
        tracep->declBit(c+6981,"opentitan_soc_top intr_controller u_reg u_le_le_13 qe", false,-1);
        tracep->declBus(c+4551,"opentitan_soc_top intr_controller u_reg u_le_le_13 q", false,-1, 0,0);
        tracep->declBus(c+4551,"opentitan_soc_top intr_controller u_reg u_le_le_13 qs", false,-1, 0,0);
        tracep->declBit(c+8136,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en", false,-1);
        tracep->declBus(c+5603,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8136,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5496,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4551,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8136,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5603,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4551,"opentitan_soc_top intr_controller u_reg u_le_le_13 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_14 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_14 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_14 rst_ni", false,-1);
        tracep->declBit(c+8137,"opentitan_soc_top intr_controller u_reg u_le_le_14 we", false,-1);
        tracep->declBus(c+5497,"opentitan_soc_top intr_controller u_reg u_le_le_14 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_14 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_14 d", false,-1, 0,0);
        tracep->declBit(c+6982,"opentitan_soc_top intr_controller u_reg u_le_le_14 qe", false,-1);
        tracep->declBus(c+4552,"opentitan_soc_top intr_controller u_reg u_le_le_14 q", false,-1, 0,0);
        tracep->declBus(c+4552,"opentitan_soc_top intr_controller u_reg u_le_le_14 qs", false,-1, 0,0);
        tracep->declBit(c+8137,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en", false,-1);
        tracep->declBus(c+5604,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8137,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5497,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4552,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8137,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5604,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4552,"opentitan_soc_top intr_controller u_reg u_le_le_14 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_15 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_15 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_15 rst_ni", false,-1);
        tracep->declBit(c+8138,"opentitan_soc_top intr_controller u_reg u_le_le_15 we", false,-1);
        tracep->declBus(c+5498,"opentitan_soc_top intr_controller u_reg u_le_le_15 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_15 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_15 d", false,-1, 0,0);
        tracep->declBit(c+6983,"opentitan_soc_top intr_controller u_reg u_le_le_15 qe", false,-1);
        tracep->declBus(c+4553,"opentitan_soc_top intr_controller u_reg u_le_le_15 q", false,-1, 0,0);
        tracep->declBus(c+4553,"opentitan_soc_top intr_controller u_reg u_le_le_15 qs", false,-1, 0,0);
        tracep->declBit(c+8138,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en", false,-1);
        tracep->declBus(c+5605,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8138,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5498,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4553,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8138,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5605,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4553,"opentitan_soc_top intr_controller u_reg u_le_le_15 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_16 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_16 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_16 rst_ni", false,-1);
        tracep->declBit(c+8139,"opentitan_soc_top intr_controller u_reg u_le_le_16 we", false,-1);
        tracep->declBus(c+5499,"opentitan_soc_top intr_controller u_reg u_le_le_16 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_16 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_16 d", false,-1, 0,0);
        tracep->declBit(c+6984,"opentitan_soc_top intr_controller u_reg u_le_le_16 qe", false,-1);
        tracep->declBus(c+4554,"opentitan_soc_top intr_controller u_reg u_le_le_16 q", false,-1, 0,0);
        tracep->declBus(c+4554,"opentitan_soc_top intr_controller u_reg u_le_le_16 qs", false,-1, 0,0);
        tracep->declBit(c+8139,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en", false,-1);
        tracep->declBus(c+5606,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8139,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5499,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4554,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8139,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5606,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4554,"opentitan_soc_top intr_controller u_reg u_le_le_16 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_17 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_17 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_17 rst_ni", false,-1);
        tracep->declBit(c+8140,"opentitan_soc_top intr_controller u_reg u_le_le_17 we", false,-1);
        tracep->declBus(c+5500,"opentitan_soc_top intr_controller u_reg u_le_le_17 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_17 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_17 d", false,-1, 0,0);
        tracep->declBit(c+6985,"opentitan_soc_top intr_controller u_reg u_le_le_17 qe", false,-1);
        tracep->declBus(c+4555,"opentitan_soc_top intr_controller u_reg u_le_le_17 q", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top intr_controller u_reg u_le_le_17 qs", false,-1, 0,0);
        tracep->declBit(c+8140,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en", false,-1);
        tracep->declBus(c+5607,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8140,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5500,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8140,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5607,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4555,"opentitan_soc_top intr_controller u_reg u_le_le_17 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_18 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_18 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_18 rst_ni", false,-1);
        tracep->declBit(c+8141,"opentitan_soc_top intr_controller u_reg u_le_le_18 we", false,-1);
        tracep->declBus(c+5501,"opentitan_soc_top intr_controller u_reg u_le_le_18 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_18 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_18 d", false,-1, 0,0);
        tracep->declBit(c+6986,"opentitan_soc_top intr_controller u_reg u_le_le_18 qe", false,-1);
        tracep->declBus(c+4556,"opentitan_soc_top intr_controller u_reg u_le_le_18 q", false,-1, 0,0);
        tracep->declBus(c+4556,"opentitan_soc_top intr_controller u_reg u_le_le_18 qs", false,-1, 0,0);
        tracep->declBit(c+8141,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en", false,-1);
        tracep->declBus(c+5608,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8141,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5501,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4556,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8141,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5608,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4556,"opentitan_soc_top intr_controller u_reg u_le_le_18 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_19 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_19 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_19 rst_ni", false,-1);
        tracep->declBit(c+8142,"opentitan_soc_top intr_controller u_reg u_le_le_19 we", false,-1);
        tracep->declBus(c+5502,"opentitan_soc_top intr_controller u_reg u_le_le_19 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_19 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_19 d", false,-1, 0,0);
        tracep->declBit(c+6987,"opentitan_soc_top intr_controller u_reg u_le_le_19 qe", false,-1);
        tracep->declBus(c+4557,"opentitan_soc_top intr_controller u_reg u_le_le_19 q", false,-1, 0,0);
        tracep->declBus(c+4557,"opentitan_soc_top intr_controller u_reg u_le_le_19 qs", false,-1, 0,0);
        tracep->declBit(c+8142,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en", false,-1);
        tracep->declBus(c+5609,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8142,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5502,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4557,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8142,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5609,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4557,"opentitan_soc_top intr_controller u_reg u_le_le_19 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_20 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_20 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_20 rst_ni", false,-1);
        tracep->declBit(c+8143,"opentitan_soc_top intr_controller u_reg u_le_le_20 we", false,-1);
        tracep->declBus(c+5503,"opentitan_soc_top intr_controller u_reg u_le_le_20 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_20 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_20 d", false,-1, 0,0);
        tracep->declBit(c+6988,"opentitan_soc_top intr_controller u_reg u_le_le_20 qe", false,-1);
        tracep->declBus(c+4596,"opentitan_soc_top intr_controller u_reg u_le_le_20 q", false,-1, 0,0);
        tracep->declBus(c+4596,"opentitan_soc_top intr_controller u_reg u_le_le_20 qs", false,-1, 0,0);
        tracep->declBit(c+8143,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en", false,-1);
        tracep->declBus(c+5610,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8143,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5503,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4596,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8143,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5610,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4596,"opentitan_soc_top intr_controller u_reg u_le_le_20 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_21 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_21 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_21 rst_ni", false,-1);
        tracep->declBit(c+8144,"opentitan_soc_top intr_controller u_reg u_le_le_21 we", false,-1);
        tracep->declBus(c+5504,"opentitan_soc_top intr_controller u_reg u_le_le_21 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_21 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_21 d", false,-1, 0,0);
        tracep->declBit(c+4963,"opentitan_soc_top intr_controller u_reg u_le_le_21 qe", false,-1);
        tracep->declBus(c+738,"opentitan_soc_top intr_controller u_reg u_le_le_21 q", false,-1, 0,0);
        tracep->declBus(c+738,"opentitan_soc_top intr_controller u_reg u_le_le_21 qs", false,-1, 0,0);
        tracep->declBit(c+8144,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en", false,-1);
        tracep->declBus(c+5611,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8144,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5504,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+738,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8144,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5611,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+738,"opentitan_soc_top intr_controller u_reg u_le_le_21 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_22 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_22 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_22 rst_ni", false,-1);
        tracep->declBit(c+8145,"opentitan_soc_top intr_controller u_reg u_le_le_22 we", false,-1);
        tracep->declBus(c+5505,"opentitan_soc_top intr_controller u_reg u_le_le_22 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_22 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_22 d", false,-1, 0,0);
        tracep->declBit(c+4964,"opentitan_soc_top intr_controller u_reg u_le_le_22 qe", false,-1);
        tracep->declBus(c+4597,"opentitan_soc_top intr_controller u_reg u_le_le_22 q", false,-1, 0,0);
        tracep->declBus(c+4597,"opentitan_soc_top intr_controller u_reg u_le_le_22 qs", false,-1, 0,0);
        tracep->declBit(c+8145,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en", false,-1);
        tracep->declBus(c+5612,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8145,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5505,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4597,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8145,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5612,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4597,"opentitan_soc_top intr_controller u_reg u_le_le_22 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_23 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_23 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_23 rst_ni", false,-1);
        tracep->declBit(c+8146,"opentitan_soc_top intr_controller u_reg u_le_le_23 we", false,-1);
        tracep->declBus(c+5506,"opentitan_soc_top intr_controller u_reg u_le_le_23 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_23 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_23 d", false,-1, 0,0);
        tracep->declBit(c+4965,"opentitan_soc_top intr_controller u_reg u_le_le_23 qe", false,-1);
        tracep->declBus(c+4598,"opentitan_soc_top intr_controller u_reg u_le_le_23 q", false,-1, 0,0);
        tracep->declBus(c+4598,"opentitan_soc_top intr_controller u_reg u_le_le_23 qs", false,-1, 0,0);
        tracep->declBit(c+8146,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en", false,-1);
        tracep->declBus(c+5613,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8146,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5506,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4598,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8146,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5613,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4598,"opentitan_soc_top intr_controller u_reg u_le_le_23 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_24 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_24 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_24 rst_ni", false,-1);
        tracep->declBit(c+8147,"opentitan_soc_top intr_controller u_reg u_le_le_24 we", false,-1);
        tracep->declBus(c+5507,"opentitan_soc_top intr_controller u_reg u_le_le_24 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_24 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_24 d", false,-1, 0,0);
        tracep->declBit(c+4966,"opentitan_soc_top intr_controller u_reg u_le_le_24 qe", false,-1);
        tracep->declBus(c+4599,"opentitan_soc_top intr_controller u_reg u_le_le_24 q", false,-1, 0,0);
        tracep->declBus(c+4599,"opentitan_soc_top intr_controller u_reg u_le_le_24 qs", false,-1, 0,0);
        tracep->declBit(c+8147,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en", false,-1);
        tracep->declBus(c+5614,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8147,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5507,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4599,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8147,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5614,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4599,"opentitan_soc_top intr_controller u_reg u_le_le_24 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_25 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_25 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_25 rst_ni", false,-1);
        tracep->declBit(c+8148,"opentitan_soc_top intr_controller u_reg u_le_le_25 we", false,-1);
        tracep->declBus(c+5508,"opentitan_soc_top intr_controller u_reg u_le_le_25 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_25 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_25 d", false,-1, 0,0);
        tracep->declBit(c+4967,"opentitan_soc_top intr_controller u_reg u_le_le_25 qe", false,-1);
        tracep->declBus(c+4600,"opentitan_soc_top intr_controller u_reg u_le_le_25 q", false,-1, 0,0);
        tracep->declBus(c+4600,"opentitan_soc_top intr_controller u_reg u_le_le_25 qs", false,-1, 0,0);
        tracep->declBit(c+8148,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en", false,-1);
        tracep->declBus(c+5615,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8148,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5508,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4600,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8148,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5615,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4600,"opentitan_soc_top intr_controller u_reg u_le_le_25 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_26 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_26 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_26 rst_ni", false,-1);
        tracep->declBit(c+8149,"opentitan_soc_top intr_controller u_reg u_le_le_26 we", false,-1);
        tracep->declBus(c+5509,"opentitan_soc_top intr_controller u_reg u_le_le_26 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_26 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_26 d", false,-1, 0,0);
        tracep->declBit(c+4968,"opentitan_soc_top intr_controller u_reg u_le_le_26 qe", false,-1);
        tracep->declBus(c+4601,"opentitan_soc_top intr_controller u_reg u_le_le_26 q", false,-1, 0,0);
        tracep->declBus(c+4601,"opentitan_soc_top intr_controller u_reg u_le_le_26 qs", false,-1, 0,0);
        tracep->declBit(c+8149,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en", false,-1);
        tracep->declBus(c+5616,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8149,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5509,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4601,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8149,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5616,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4601,"opentitan_soc_top intr_controller u_reg u_le_le_26 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_27 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_27 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_27 rst_ni", false,-1);
        tracep->declBit(c+8150,"opentitan_soc_top intr_controller u_reg u_le_le_27 we", false,-1);
        tracep->declBus(c+5510,"opentitan_soc_top intr_controller u_reg u_le_le_27 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_27 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_27 d", false,-1, 0,0);
        tracep->declBit(c+4969,"opentitan_soc_top intr_controller u_reg u_le_le_27 qe", false,-1);
        tracep->declBus(c+4602,"opentitan_soc_top intr_controller u_reg u_le_le_27 q", false,-1, 0,0);
        tracep->declBus(c+4602,"opentitan_soc_top intr_controller u_reg u_le_le_27 qs", false,-1, 0,0);
        tracep->declBit(c+8150,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en", false,-1);
        tracep->declBus(c+5617,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8150,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5510,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4602,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8150,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5617,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4602,"opentitan_soc_top intr_controller u_reg u_le_le_27 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_28 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_28 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_28 rst_ni", false,-1);
        tracep->declBit(c+8151,"opentitan_soc_top intr_controller u_reg u_le_le_28 we", false,-1);
        tracep->declBus(c+5511,"opentitan_soc_top intr_controller u_reg u_le_le_28 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_28 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_28 d", false,-1, 0,0);
        tracep->declBit(c+4970,"opentitan_soc_top intr_controller u_reg u_le_le_28 qe", false,-1);
        tracep->declBus(c+4603,"opentitan_soc_top intr_controller u_reg u_le_le_28 q", false,-1, 0,0);
        tracep->declBus(c+4603,"opentitan_soc_top intr_controller u_reg u_le_le_28 qs", false,-1, 0,0);
        tracep->declBit(c+8151,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en", false,-1);
        tracep->declBus(c+5618,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8151,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5511,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4603,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8151,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5618,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4603,"opentitan_soc_top intr_controller u_reg u_le_le_28 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_29 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_29 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_29 rst_ni", false,-1);
        tracep->declBit(c+8152,"opentitan_soc_top intr_controller u_reg u_le_le_29 we", false,-1);
        tracep->declBus(c+5512,"opentitan_soc_top intr_controller u_reg u_le_le_29 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_29 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_29 d", false,-1, 0,0);
        tracep->declBit(c+4971,"opentitan_soc_top intr_controller u_reg u_le_le_29 qe", false,-1);
        tracep->declBus(c+4604,"opentitan_soc_top intr_controller u_reg u_le_le_29 q", false,-1, 0,0);
        tracep->declBus(c+4604,"opentitan_soc_top intr_controller u_reg u_le_le_29 qs", false,-1, 0,0);
        tracep->declBit(c+8152,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en", false,-1);
        tracep->declBus(c+5619,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8152,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5512,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4604,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8152,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5619,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4604,"opentitan_soc_top intr_controller u_reg u_le_le_29 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_30 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_30 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_30 rst_ni", false,-1);
        tracep->declBit(c+8153,"opentitan_soc_top intr_controller u_reg u_le_le_30 we", false,-1);
        tracep->declBus(c+5513,"opentitan_soc_top intr_controller u_reg u_le_le_30 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_30 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_30 d", false,-1, 0,0);
        tracep->declBit(c+6823,"opentitan_soc_top intr_controller u_reg u_le_le_30 qe", false,-1);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_le_le_30 q", false,-1, 0,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_le_le_30 qs", false,-1, 0,0);
        tracep->declBit(c+8153,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en", false,-1);
        tracep->declBus(c+5620,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8153,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5513,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8153,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5620,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4605,"opentitan_soc_top intr_controller u_reg u_le_le_30 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_31 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_le_le_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_le_le_31 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_le_le_31 rst_ni", false,-1);
        tracep->declBit(c+8154,"opentitan_soc_top intr_controller u_reg u_le_le_31 we", false,-1);
        tracep->declBus(c+5514,"opentitan_soc_top intr_controller u_reg u_le_le_31 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_31 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_31 d", false,-1, 0,0);
        tracep->declBit(c+6824,"opentitan_soc_top intr_controller u_reg u_le_le_31 qe", false,-1);
        tracep->declBus(c+4606,"opentitan_soc_top intr_controller u_reg u_le_le_31 q", false,-1, 0,0);
        tracep->declBus(c+4606,"opentitan_soc_top intr_controller u_reg u_le_le_31 qs", false,-1, 0,0);
        tracep->declBit(c+8154,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en", false,-1);
        tracep->declBus(c+5621,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8154,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5514,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4606,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8154,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5621,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4606,"opentitan_soc_top intr_controller u_reg u_le_le_31 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio0 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio0 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio0 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio0 rst_ni", false,-1);
        tracep->declBit(c+8155,"opentitan_soc_top intr_controller u_reg u_prio0 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio0 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio0 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio0 d", false,-1, 2,0);
        tracep->declBit(c+6825,"opentitan_soc_top intr_controller u_reg u_prio0 qe", false,-1);
        tracep->declBus(c+4558,"opentitan_soc_top intr_controller u_reg u_prio0 q", false,-1, 2,0);
        tracep->declBus(c+4558,"opentitan_soc_top intr_controller u_reg u_prio0 qs", false,-1, 2,0);
        tracep->declBit(c+8155,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en", false,-1);
        tracep->declBus(c+5622,"opentitan_soc_top intr_controller u_reg u_prio0 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8155,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4558,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8155,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5622,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4558,"opentitan_soc_top intr_controller u_reg u_prio0 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio1 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio1 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio1 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio1 rst_ni", false,-1);
        tracep->declBit(c+8156,"opentitan_soc_top intr_controller u_reg u_prio1 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio1 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio1 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio1 d", false,-1, 2,0);
        tracep->declBit(c+6826,"opentitan_soc_top intr_controller u_reg u_prio1 qe", false,-1);
        tracep->declBus(c+4559,"opentitan_soc_top intr_controller u_reg u_prio1 q", false,-1, 2,0);
        tracep->declBus(c+4559,"opentitan_soc_top intr_controller u_reg u_prio1 qs", false,-1, 2,0);
        tracep->declBit(c+8156,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en", false,-1);
        tracep->declBus(c+5623,"opentitan_soc_top intr_controller u_reg u_prio1 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8156,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4559,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8156,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5623,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4559,"opentitan_soc_top intr_controller u_reg u_prio1 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio2 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio2 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio2 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio2 rst_ni", false,-1);
        tracep->declBit(c+8157,"opentitan_soc_top intr_controller u_reg u_prio2 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio2 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio2 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio2 d", false,-1, 2,0);
        tracep->declBit(c+4832,"opentitan_soc_top intr_controller u_reg u_prio2 qe", false,-1);
        tracep->declBus(c+4607,"opentitan_soc_top intr_controller u_reg u_prio2 q", false,-1, 2,0);
        tracep->declBus(c+4607,"opentitan_soc_top intr_controller u_reg u_prio2 qs", false,-1, 2,0);
        tracep->declBit(c+8157,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en", false,-1);
        tracep->declBus(c+5624,"opentitan_soc_top intr_controller u_reg u_prio2 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8157,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4607,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8157,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5624,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4607,"opentitan_soc_top intr_controller u_reg u_prio2 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio3 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio3 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio3 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio3 rst_ni", false,-1);
        tracep->declBit(c+8158,"opentitan_soc_top intr_controller u_reg u_prio3 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio3 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio3 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio3 d", false,-1, 2,0);
        tracep->declBit(c+6827,"opentitan_soc_top intr_controller u_reg u_prio3 qe", false,-1);
        tracep->declBus(c+4560,"opentitan_soc_top intr_controller u_reg u_prio3 q", false,-1, 2,0);
        tracep->declBus(c+4560,"opentitan_soc_top intr_controller u_reg u_prio3 qs", false,-1, 2,0);
        tracep->declBit(c+8158,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en", false,-1);
        tracep->declBus(c+5625,"opentitan_soc_top intr_controller u_reg u_prio3 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8158,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4560,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8158,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5625,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4560,"opentitan_soc_top intr_controller u_reg u_prio3 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio4 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio4 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio4 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio4 rst_ni", false,-1);
        tracep->declBit(c+8159,"opentitan_soc_top intr_controller u_reg u_prio4 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio4 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio4 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio4 d", false,-1, 2,0);
        tracep->declBit(c+6828,"opentitan_soc_top intr_controller u_reg u_prio4 qe", false,-1);
        tracep->declBus(c+4561,"opentitan_soc_top intr_controller u_reg u_prio4 q", false,-1, 2,0);
        tracep->declBus(c+4561,"opentitan_soc_top intr_controller u_reg u_prio4 qs", false,-1, 2,0);
        tracep->declBit(c+8159,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en", false,-1);
        tracep->declBus(c+5626,"opentitan_soc_top intr_controller u_reg u_prio4 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8159,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4561,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8159,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5626,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4561,"opentitan_soc_top intr_controller u_reg u_prio4 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio5 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio5 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio5 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio5 rst_ni", false,-1);
        tracep->declBit(c+8160,"opentitan_soc_top intr_controller u_reg u_prio5 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio5 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio5 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio5 d", false,-1, 2,0);
        tracep->declBit(c+6829,"opentitan_soc_top intr_controller u_reg u_prio5 qe", false,-1);
        tracep->declBus(c+4562,"opentitan_soc_top intr_controller u_reg u_prio5 q", false,-1, 2,0);
        tracep->declBus(c+4562,"opentitan_soc_top intr_controller u_reg u_prio5 qs", false,-1, 2,0);
        tracep->declBit(c+8160,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en", false,-1);
        tracep->declBus(c+5627,"opentitan_soc_top intr_controller u_reg u_prio5 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8160,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4562,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8160,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5627,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4562,"opentitan_soc_top intr_controller u_reg u_prio5 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio6 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio6 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio6 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio6 rst_ni", false,-1);
        tracep->declBit(c+8161,"opentitan_soc_top intr_controller u_reg u_prio6 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio6 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio6 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio6 d", false,-1, 2,0);
        tracep->declBit(c+6830,"opentitan_soc_top intr_controller u_reg u_prio6 qe", false,-1);
        tracep->declBus(c+4563,"opentitan_soc_top intr_controller u_reg u_prio6 q", false,-1, 2,0);
        tracep->declBus(c+4563,"opentitan_soc_top intr_controller u_reg u_prio6 qs", false,-1, 2,0);
        tracep->declBit(c+8161,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en", false,-1);
        tracep->declBus(c+5628,"opentitan_soc_top intr_controller u_reg u_prio6 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8161,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4563,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8161,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5628,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4563,"opentitan_soc_top intr_controller u_reg u_prio6 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio7 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio7 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio7 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio7 rst_ni", false,-1);
        tracep->declBit(c+9188,"opentitan_soc_top intr_controller u_reg u_prio7 we", false,-1);
        tracep->declBus(c+9189,"opentitan_soc_top intr_controller u_reg u_prio7 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio7 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio7 d", false,-1, 2,0);
        tracep->declBit(c+6831,"opentitan_soc_top intr_controller u_reg u_prio7 qe", false,-1);
        tracep->declBus(c+8584,"opentitan_soc_top intr_controller u_reg u_prio7 q", false,-1, 2,0);
        tracep->declBus(c+8584,"opentitan_soc_top intr_controller u_reg u_prio7 qs", false,-1, 2,0);
        tracep->declBit(c+9188,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en", false,-1);
        tracep->declBus(c+9190,"opentitan_soc_top intr_controller u_reg u_prio7 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+9188,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+9189,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+8584,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+9188,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+9190,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+8584,"opentitan_soc_top intr_controller u_reg u_prio7 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio8 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio8 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio8 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio8 rst_ni", false,-1);
        tracep->declBit(c+8162,"opentitan_soc_top intr_controller u_reg u_prio8 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio8 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio8 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio8 d", false,-1, 2,0);
        tracep->declBit(c+6832,"opentitan_soc_top intr_controller u_reg u_prio8 qe", false,-1);
        tracep->declBus(c+4564,"opentitan_soc_top intr_controller u_reg u_prio8 q", false,-1, 2,0);
        tracep->declBus(c+4564,"opentitan_soc_top intr_controller u_reg u_prio8 qs", false,-1, 2,0);
        tracep->declBit(c+8162,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en", false,-1);
        tracep->declBus(c+5629,"opentitan_soc_top intr_controller u_reg u_prio8 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8162,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4564,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8162,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5629,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4564,"opentitan_soc_top intr_controller u_reg u_prio8 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio9 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio9 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio9 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio9 rst_ni", false,-1);
        tracep->declBit(c+8163,"opentitan_soc_top intr_controller u_reg u_prio9 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio9 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio9 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio9 d", false,-1, 2,0);
        tracep->declBit(c+7075,"opentitan_soc_top intr_controller u_reg u_prio9 qe", false,-1);
        tracep->declBus(c+4608,"opentitan_soc_top intr_controller u_reg u_prio9 q", false,-1, 2,0);
        tracep->declBus(c+4608,"opentitan_soc_top intr_controller u_reg u_prio9 qs", false,-1, 2,0);
        tracep->declBit(c+8163,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en", false,-1);
        tracep->declBus(c+5630,"opentitan_soc_top intr_controller u_reg u_prio9 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8163,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4608,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8163,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5630,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4608,"opentitan_soc_top intr_controller u_reg u_prio9 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio10 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio10 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio10 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio10 rst_ni", false,-1);
        tracep->declBit(c+8164,"opentitan_soc_top intr_controller u_reg u_prio10 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio10 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio10 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio10 d", false,-1, 2,0);
        tracep->declBit(c+6833,"opentitan_soc_top intr_controller u_reg u_prio10 qe", false,-1);
        tracep->declBus(c+739,"opentitan_soc_top intr_controller u_reg u_prio10 q", false,-1, 2,0);
        tracep->declBus(c+739,"opentitan_soc_top intr_controller u_reg u_prio10 qs", false,-1, 2,0);
        tracep->declBit(c+8164,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en", false,-1);
        tracep->declBus(c+5631,"opentitan_soc_top intr_controller u_reg u_prio10 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8164,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+739,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8164,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5631,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+739,"opentitan_soc_top intr_controller u_reg u_prio10 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio11 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio11 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio11 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio11 rst_ni", false,-1);
        tracep->declBit(c+8165,"opentitan_soc_top intr_controller u_reg u_prio11 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio11 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio11 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio11 d", false,-1, 2,0);
        tracep->declBit(c+6989,"opentitan_soc_top intr_controller u_reg u_prio11 qe", false,-1);
        tracep->declBus(c+4565,"opentitan_soc_top intr_controller u_reg u_prio11 q", false,-1, 2,0);
        tracep->declBus(c+4565,"opentitan_soc_top intr_controller u_reg u_prio11 qs", false,-1, 2,0);
        tracep->declBit(c+8165,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en", false,-1);
        tracep->declBus(c+5632,"opentitan_soc_top intr_controller u_reg u_prio11 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8165,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4565,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8165,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5632,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4565,"opentitan_soc_top intr_controller u_reg u_prio11 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio12 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio12 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio12 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio12 rst_ni", false,-1);
        tracep->declBit(c+8166,"opentitan_soc_top intr_controller u_reg u_prio12 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio12 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio12 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio12 d", false,-1, 2,0);
        tracep->declBit(c+6990,"opentitan_soc_top intr_controller u_reg u_prio12 qe", false,-1);
        tracep->declBus(c+4566,"opentitan_soc_top intr_controller u_reg u_prio12 q", false,-1, 2,0);
        tracep->declBus(c+4566,"opentitan_soc_top intr_controller u_reg u_prio12 qs", false,-1, 2,0);
        tracep->declBit(c+8166,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en", false,-1);
        tracep->declBus(c+5633,"opentitan_soc_top intr_controller u_reg u_prio12 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8166,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4566,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8166,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5633,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4566,"opentitan_soc_top intr_controller u_reg u_prio12 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio13 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio13 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio13 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio13 rst_ni", false,-1);
        tracep->declBit(c+8167,"opentitan_soc_top intr_controller u_reg u_prio13 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio13 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio13 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio13 d", false,-1, 2,0);
        tracep->declBit(c+6991,"opentitan_soc_top intr_controller u_reg u_prio13 qe", false,-1);
        tracep->declBus(c+4609,"opentitan_soc_top intr_controller u_reg u_prio13 q", false,-1, 2,0);
        tracep->declBus(c+4609,"opentitan_soc_top intr_controller u_reg u_prio13 qs", false,-1, 2,0);
        tracep->declBit(c+8167,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en", false,-1);
        tracep->declBus(c+5634,"opentitan_soc_top intr_controller u_reg u_prio13 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8167,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4609,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8167,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5634,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4609,"opentitan_soc_top intr_controller u_reg u_prio13 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio14 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio14 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio14 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio14 rst_ni", false,-1);
        tracep->declBit(c+8168,"opentitan_soc_top intr_controller u_reg u_prio14 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio14 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio14 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio14 d", false,-1, 2,0);
        tracep->declBit(c+4912,"opentitan_soc_top intr_controller u_reg u_prio14 qe", false,-1);
        tracep->declBus(c+4610,"opentitan_soc_top intr_controller u_reg u_prio14 q", false,-1, 2,0);
        tracep->declBus(c+4610,"opentitan_soc_top intr_controller u_reg u_prio14 qs", false,-1, 2,0);
        tracep->declBit(c+8168,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en", false,-1);
        tracep->declBus(c+5635,"opentitan_soc_top intr_controller u_reg u_prio14 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8168,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4610,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8168,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5635,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4610,"opentitan_soc_top intr_controller u_reg u_prio14 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio15 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio15 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio15 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio15 rst_ni", false,-1);
        tracep->declBit(c+8169,"opentitan_soc_top intr_controller u_reg u_prio15 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio15 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio15 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio15 d", false,-1, 2,0);
        tracep->declBit(c+6992,"opentitan_soc_top intr_controller u_reg u_prio15 qe", false,-1);
        tracep->declBus(c+4611,"opentitan_soc_top intr_controller u_reg u_prio15 q", false,-1, 2,0);
        tracep->declBus(c+4611,"opentitan_soc_top intr_controller u_reg u_prio15 qs", false,-1, 2,0);
        tracep->declBit(c+8169,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en", false,-1);
        tracep->declBus(c+5636,"opentitan_soc_top intr_controller u_reg u_prio15 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8169,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4611,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8169,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5636,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4611,"opentitan_soc_top intr_controller u_reg u_prio15 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio16 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio16 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio16 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio16 rst_ni", false,-1);
        tracep->declBit(c+8170,"opentitan_soc_top intr_controller u_reg u_prio16 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio16 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio16 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio16 d", false,-1, 2,0);
        tracep->declBit(c+6993,"opentitan_soc_top intr_controller u_reg u_prio16 qe", false,-1);
        tracep->declBus(c+4612,"opentitan_soc_top intr_controller u_reg u_prio16 q", false,-1, 2,0);
        tracep->declBus(c+4612,"opentitan_soc_top intr_controller u_reg u_prio16 qs", false,-1, 2,0);
        tracep->declBit(c+8170,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en", false,-1);
        tracep->declBus(c+5637,"opentitan_soc_top intr_controller u_reg u_prio16 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8170,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4612,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8170,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5637,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4612,"opentitan_soc_top intr_controller u_reg u_prio16 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio17 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio17 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio17 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio17 rst_ni", false,-1);
        tracep->declBit(c+8171,"opentitan_soc_top intr_controller u_reg u_prio17 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio17 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio17 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio17 d", false,-1, 2,0);
        tracep->declBit(c+6994,"opentitan_soc_top intr_controller u_reg u_prio17 qe", false,-1);
        tracep->declBus(c+4613,"opentitan_soc_top intr_controller u_reg u_prio17 q", false,-1, 2,0);
        tracep->declBus(c+4613,"opentitan_soc_top intr_controller u_reg u_prio17 qs", false,-1, 2,0);
        tracep->declBit(c+8171,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en", false,-1);
        tracep->declBus(c+5638,"opentitan_soc_top intr_controller u_reg u_prio17 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8171,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4613,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8171,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5638,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4613,"opentitan_soc_top intr_controller u_reg u_prio17 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio18 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio18 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio18 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio18 rst_ni", false,-1);
        tracep->declBit(c+8172,"opentitan_soc_top intr_controller u_reg u_prio18 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio18 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio18 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio18 d", false,-1, 2,0);
        tracep->declBit(c+4972,"opentitan_soc_top intr_controller u_reg u_prio18 qe", false,-1);
        tracep->declBus(c+4614,"opentitan_soc_top intr_controller u_reg u_prio18 q", false,-1, 2,0);
        tracep->declBus(c+4614,"opentitan_soc_top intr_controller u_reg u_prio18 qs", false,-1, 2,0);
        tracep->declBit(c+8172,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en", false,-1);
        tracep->declBus(c+5639,"opentitan_soc_top intr_controller u_reg u_prio18 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8172,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4614,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8172,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5639,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4614,"opentitan_soc_top intr_controller u_reg u_prio18 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio19 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio19 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio19 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio19 rst_ni", false,-1);
        tracep->declBit(c+8173,"opentitan_soc_top intr_controller u_reg u_prio19 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio19 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio19 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio19 d", false,-1, 2,0);
        tracep->declBit(c+4973,"opentitan_soc_top intr_controller u_reg u_prio19 qe", false,-1);
        tracep->declBus(c+4615,"opentitan_soc_top intr_controller u_reg u_prio19 q", false,-1, 2,0);
        tracep->declBus(c+4615,"opentitan_soc_top intr_controller u_reg u_prio19 qs", false,-1, 2,0);
        tracep->declBit(c+8173,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en", false,-1);
        tracep->declBus(c+5640,"opentitan_soc_top intr_controller u_reg u_prio19 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8173,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4615,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8173,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5640,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4615,"opentitan_soc_top intr_controller u_reg u_prio19 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio20 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio20 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio20 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio20 rst_ni", false,-1);
        tracep->declBit(c+8174,"opentitan_soc_top intr_controller u_reg u_prio20 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio20 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio20 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio20 d", false,-1, 2,0);
        tracep->declBit(c+4974,"opentitan_soc_top intr_controller u_reg u_prio20 qe", false,-1);
        tracep->declBus(c+4616,"opentitan_soc_top intr_controller u_reg u_prio20 q", false,-1, 2,0);
        tracep->declBus(c+4616,"opentitan_soc_top intr_controller u_reg u_prio20 qs", false,-1, 2,0);
        tracep->declBit(c+8174,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en", false,-1);
        tracep->declBus(c+5641,"opentitan_soc_top intr_controller u_reg u_prio20 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8174,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4616,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8174,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5641,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4616,"opentitan_soc_top intr_controller u_reg u_prio20 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio21 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio21 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio21 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio21 rst_ni", false,-1);
        tracep->declBit(c+8175,"opentitan_soc_top intr_controller u_reg u_prio21 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio21 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio21 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio21 d", false,-1, 2,0);
        tracep->declBit(c+6834,"opentitan_soc_top intr_controller u_reg u_prio21 qe", false,-1);
        tracep->declBus(c+4567,"opentitan_soc_top intr_controller u_reg u_prio21 q", false,-1, 2,0);
        tracep->declBus(c+4567,"opentitan_soc_top intr_controller u_reg u_prio21 qs", false,-1, 2,0);
        tracep->declBit(c+8175,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en", false,-1);
        tracep->declBus(c+5642,"opentitan_soc_top intr_controller u_reg u_prio21 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8175,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4567,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8175,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5642,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4567,"opentitan_soc_top intr_controller u_reg u_prio21 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio22 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio22 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio22 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio22 rst_ni", false,-1);
        tracep->declBit(c+8176,"opentitan_soc_top intr_controller u_reg u_prio22 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio22 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio22 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio22 d", false,-1, 2,0);
        tracep->declBit(c+4913,"opentitan_soc_top intr_controller u_reg u_prio22 qe", false,-1);
        tracep->declBus(c+4568,"opentitan_soc_top intr_controller u_reg u_prio22 q", false,-1, 2,0);
        tracep->declBus(c+4568,"opentitan_soc_top intr_controller u_reg u_prio22 qs", false,-1, 2,0);
        tracep->declBit(c+8176,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en", false,-1);
        tracep->declBus(c+5643,"opentitan_soc_top intr_controller u_reg u_prio22 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8176,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4568,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8176,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5643,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4568,"opentitan_soc_top intr_controller u_reg u_prio22 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio23 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio23 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio23 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio23 rst_ni", false,-1);
        tracep->declBit(c+8177,"opentitan_soc_top intr_controller u_reg u_prio23 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio23 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio23 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio23 d", false,-1, 2,0);
        tracep->declBit(c+6995,"opentitan_soc_top intr_controller u_reg u_prio23 qe", false,-1);
        tracep->declBus(c+4569,"opentitan_soc_top intr_controller u_reg u_prio23 q", false,-1, 2,0);
        tracep->declBus(c+4569,"opentitan_soc_top intr_controller u_reg u_prio23 qs", false,-1, 2,0);
        tracep->declBit(c+8177,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en", false,-1);
        tracep->declBus(c+5644,"opentitan_soc_top intr_controller u_reg u_prio23 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8177,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4569,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8177,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5644,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4569,"opentitan_soc_top intr_controller u_reg u_prio23 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio24 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio24 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio24 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio24 rst_ni", false,-1);
        tracep->declBit(c+8178,"opentitan_soc_top intr_controller u_reg u_prio24 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio24 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio24 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio24 d", false,-1, 2,0);
        tracep->declBit(c+7076,"opentitan_soc_top intr_controller u_reg u_prio24 qe", false,-1);
        tracep->declBus(c+4570,"opentitan_soc_top intr_controller u_reg u_prio24 q", false,-1, 2,0);
        tracep->declBus(c+4570,"opentitan_soc_top intr_controller u_reg u_prio24 qs", false,-1, 2,0);
        tracep->declBit(c+8178,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en", false,-1);
        tracep->declBus(c+5645,"opentitan_soc_top intr_controller u_reg u_prio24 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8178,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4570,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8178,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5645,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4570,"opentitan_soc_top intr_controller u_reg u_prio24 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio25 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio25 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio25 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio25 rst_ni", false,-1);
        tracep->declBit(c+8179,"opentitan_soc_top intr_controller u_reg u_prio25 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio25 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio25 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio25 d", false,-1, 2,0);
        tracep->declBit(c+6835,"opentitan_soc_top intr_controller u_reg u_prio25 qe", false,-1);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_prio25 q", false,-1, 2,0);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_prio25 qs", false,-1, 2,0);
        tracep->declBit(c+8179,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en", false,-1);
        tracep->declBus(c+5646,"opentitan_soc_top intr_controller u_reg u_prio25 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8179,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8179,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5646,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4571,"opentitan_soc_top intr_controller u_reg u_prio25 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio26 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio26 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio26 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio26 rst_ni", false,-1);
        tracep->declBit(c+8180,"opentitan_soc_top intr_controller u_reg u_prio26 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio26 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio26 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio26 d", false,-1, 2,0);
        tracep->declBit(c+6836,"opentitan_soc_top intr_controller u_reg u_prio26 qe", false,-1);
        tracep->declBus(c+4572,"opentitan_soc_top intr_controller u_reg u_prio26 q", false,-1, 2,0);
        tracep->declBus(c+4572,"opentitan_soc_top intr_controller u_reg u_prio26 qs", false,-1, 2,0);
        tracep->declBit(c+8180,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en", false,-1);
        tracep->declBus(c+5647,"opentitan_soc_top intr_controller u_reg u_prio26 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8180,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4572,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8180,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5647,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4572,"opentitan_soc_top intr_controller u_reg u_prio26 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio27 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio27 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio27 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio27 rst_ni", false,-1);
        tracep->declBit(c+8181,"opentitan_soc_top intr_controller u_reg u_prio27 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio27 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio27 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio27 d", false,-1, 2,0);
        tracep->declBit(c+7077,"opentitan_soc_top intr_controller u_reg u_prio27 qe", false,-1);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_prio27 q", false,-1, 2,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_prio27 qs", false,-1, 2,0);
        tracep->declBit(c+8181,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en", false,-1);
        tracep->declBus(c+5648,"opentitan_soc_top intr_controller u_reg u_prio27 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8181,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8181,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5648,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4573,"opentitan_soc_top intr_controller u_reg u_prio27 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio28 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio28 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio28 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio28 rst_ni", false,-1);
        tracep->declBit(c+8182,"opentitan_soc_top intr_controller u_reg u_prio28 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio28 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio28 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio28 d", false,-1, 2,0);
        tracep->declBit(c+7078,"opentitan_soc_top intr_controller u_reg u_prio28 qe", false,-1);
        tracep->declBus(c+4574,"opentitan_soc_top intr_controller u_reg u_prio28 q", false,-1, 2,0);
        tracep->declBus(c+4574,"opentitan_soc_top intr_controller u_reg u_prio28 qs", false,-1, 2,0);
        tracep->declBit(c+8182,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en", false,-1);
        tracep->declBus(c+5649,"opentitan_soc_top intr_controller u_reg u_prio28 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8182,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4574,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8182,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5649,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4574,"opentitan_soc_top intr_controller u_reg u_prio28 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio29 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio29 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio29 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio29 rst_ni", false,-1);
        tracep->declBit(c+8183,"opentitan_soc_top intr_controller u_reg u_prio29 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio29 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio29 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio29 d", false,-1, 2,0);
        tracep->declBit(c+4833,"opentitan_soc_top intr_controller u_reg u_prio29 qe", false,-1);
        tracep->declBus(c+4617,"opentitan_soc_top intr_controller u_reg u_prio29 q", false,-1, 2,0);
        tracep->declBus(c+4617,"opentitan_soc_top intr_controller u_reg u_prio29 qs", false,-1, 2,0);
        tracep->declBit(c+8183,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en", false,-1);
        tracep->declBus(c+5650,"opentitan_soc_top intr_controller u_reg u_prio29 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8183,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4617,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8183,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5650,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4617,"opentitan_soc_top intr_controller u_reg u_prio29 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio30 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio30 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio30 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio30 rst_ni", false,-1);
        tracep->declBit(c+8184,"opentitan_soc_top intr_controller u_reg u_prio30 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio30 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio30 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio30 d", false,-1, 2,0);
        tracep->declBit(c+4834,"opentitan_soc_top intr_controller u_reg u_prio30 qe", false,-1);
        tracep->declBus(c+4618,"opentitan_soc_top intr_controller u_reg u_prio30 q", false,-1, 2,0);
        tracep->declBus(c+4618,"opentitan_soc_top intr_controller u_reg u_prio30 qs", false,-1, 2,0);
        tracep->declBit(c+8184,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en", false,-1);
        tracep->declBus(c+5651,"opentitan_soc_top intr_controller u_reg u_prio30 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8184,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4618,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8184,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5651,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4618,"opentitan_soc_top intr_controller u_reg u_prio30 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio31 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio31 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_prio31 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_prio31 rst_ni", false,-1);
        tracep->declBit(c+8185,"opentitan_soc_top intr_controller u_reg u_prio31 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio31 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio31 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio31 d", false,-1, 2,0);
        tracep->declBit(c+4835,"opentitan_soc_top intr_controller u_reg u_prio31 qe", false,-1);
        tracep->declBus(c+4619,"opentitan_soc_top intr_controller u_reg u_prio31 q", false,-1, 2,0);
        tracep->declBus(c+4619,"opentitan_soc_top intr_controller u_reg u_prio31 qs", false,-1, 2,0);
        tracep->declBit(c+8185,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en", false,-1);
        tracep->declBus(c+5652,"opentitan_soc_top intr_controller u_reg u_prio31 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8185,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4619,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8185,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5652,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4619,"opentitan_soc_top intr_controller u_reg u_prio31 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 rst_ni", false,-1);
        tracep->declBit(c+8186,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 we", false,-1);
        tracep->declBus(c+5483,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 d", false,-1, 0,0);
        tracep->declBit(c+7079,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 qe", false,-1);
        tracep->declBus(c+4575,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 q", false,-1, 0,0);
        tracep->declBus(c+4575,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 qs", false,-1, 0,0);
        tracep->declBit(c+8186,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en", false,-1);
        tracep->declBus(c+5653,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8186,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5483,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4575,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8186,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5653,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4575,"opentitan_soc_top intr_controller u_reg u_ie0_e_0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 rst_ni", false,-1);
        tracep->declBit(c+8187,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 we", false,-1);
        tracep->declBus(c+5484,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 d", false,-1, 0,0);
        tracep->declBit(c+4975,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 qe", false,-1);
        tracep->declBus(c+4620,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 q", false,-1, 0,0);
        tracep->declBus(c+4620,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 qs", false,-1, 0,0);
        tracep->declBit(c+8187,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en", false,-1);
        tracep->declBus(c+5654,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8187,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5484,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4620,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8187,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5654,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4620,"opentitan_soc_top intr_controller u_reg u_ie0_e_1 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 rst_ni", false,-1);
        tracep->declBit(c+8188,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 we", false,-1);
        tracep->declBus(c+5485,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 d", false,-1, 0,0);
        tracep->declBit(c+6837,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 qe", false,-1);
        tracep->declBus(c+4621,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 q", false,-1, 0,0);
        tracep->declBus(c+4621,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 qs", false,-1, 0,0);
        tracep->declBit(c+8188,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en", false,-1);
        tracep->declBus(c+5655,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8188,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5485,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4621,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8188,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5655,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4621,"opentitan_soc_top intr_controller u_reg u_ie0_e_2 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 rst_ni", false,-1);
        tracep->declBit(c+8189,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 we", false,-1);
        tracep->declBus(c+5486,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 d", false,-1, 0,0);
        tracep->declBit(c+7080,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 qe", false,-1);
        tracep->declBus(c+4576,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 q", false,-1, 0,0);
        tracep->declBus(c+4576,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 qs", false,-1, 0,0);
        tracep->declBit(c+8189,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en", false,-1);
        tracep->declBus(c+5656,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8189,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5486,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4576,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8189,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5656,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4576,"opentitan_soc_top intr_controller u_reg u_ie0_e_3 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 rst_ni", false,-1);
        tracep->declBit(c+8190,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 we", false,-1);
        tracep->declBus(c+5487,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 d", false,-1, 0,0);
        tracep->declBit(c+4914,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 qe", false,-1);
        tracep->declBus(c+4622,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 q", false,-1, 0,0);
        tracep->declBus(c+4622,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 qs", false,-1, 0,0);
        tracep->declBit(c+8190,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en", false,-1);
        tracep->declBus(c+5657,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8190,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5487,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4622,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8190,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5657,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4622,"opentitan_soc_top intr_controller u_reg u_ie0_e_4 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 rst_ni", false,-1);
        tracep->declBit(c+8191,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 we", false,-1);
        tracep->declBus(c+5488,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 d", false,-1, 0,0);
        tracep->declBit(c+6996,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 qe", false,-1);
        tracep->declBus(c+4623,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 q", false,-1, 0,0);
        tracep->declBus(c+4623,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 qs", false,-1, 0,0);
        tracep->declBit(c+8191,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en", false,-1);
        tracep->declBus(c+5658,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8191,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5488,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4623,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8191,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5658,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4623,"opentitan_soc_top intr_controller u_reg u_ie0_e_5 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 rst_ni", false,-1);
        tracep->declBit(c+8192,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 we", false,-1);
        tracep->declBus(c+5489,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 d", false,-1, 0,0);
        tracep->declBit(c+6997,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 qe", false,-1);
        tracep->declBus(c+4624,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 q", false,-1, 0,0);
        tracep->declBus(c+4624,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 qs", false,-1, 0,0);
        tracep->declBit(c+8192,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en", false,-1);
        tracep->declBus(c+5659,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8192,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5489,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4624,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8192,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5659,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4624,"opentitan_soc_top intr_controller u_reg u_ie0_e_6 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 rst_ni", false,-1);
        tracep->declBit(c+8193,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 we", false,-1);
        tracep->declBus(c+5490,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 de", false,-1);
        tracep->declBus(c+9191,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 d", false,-1, 0,0);
        tracep->declBit(c+6998,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 qe", false,-1);
        tracep->declBus(c+4577,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 q", false,-1, 0,0);
        tracep->declBus(c+4577,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 qs", false,-1, 0,0);
        tracep->declBit(c+8193,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en", false,-1);
        tracep->declBus(c+5660,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8193,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5490,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb de", false,-1);
        tracep->declBus(c+9191,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4577,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8193,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5660,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4577,"opentitan_soc_top intr_controller u_reg u_ie0_e_7 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 rst_ni", false,-1);
        tracep->declBit(c+8194,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 we", false,-1);
        tracep->declBus(c+5491,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 d", false,-1, 0,0);
        tracep->declBit(c+6999,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 qe", false,-1);
        tracep->declBus(c+4625,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 q", false,-1, 0,0);
        tracep->declBus(c+4625,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 qs", false,-1, 0,0);
        tracep->declBit(c+8194,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en", false,-1);
        tracep->declBus(c+5661,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8194,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5491,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4625,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8194,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5661,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4625,"opentitan_soc_top intr_controller u_reg u_ie0_e_8 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 rst_ni", false,-1);
        tracep->declBit(c+8195,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 we", false,-1);
        tracep->declBus(c+5492,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 d", false,-1, 0,0);
        tracep->declBit(c+4915,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 qe", false,-1);
        tracep->declBus(c+4626,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 q", false,-1, 0,0);
        tracep->declBus(c+4626,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 qs", false,-1, 0,0);
        tracep->declBit(c+8195,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en", false,-1);
        tracep->declBus(c+5662,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8195,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5492,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4626,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8195,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5662,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4626,"opentitan_soc_top intr_controller u_reg u_ie0_e_9 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 rst_ni", false,-1);
        tracep->declBit(c+8196,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 we", false,-1);
        tracep->declBus(c+5493,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 d", false,-1, 0,0);
        tracep->declBit(c+7000,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 qe", false,-1);
        tracep->declBus(c+4578,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 q", false,-1, 0,0);
        tracep->declBus(c+4578,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 qs", false,-1, 0,0);
        tracep->declBit(c+8196,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en", false,-1);
        tracep->declBus(c+5663,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8196,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5493,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4578,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8196,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5663,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4578,"opentitan_soc_top intr_controller u_reg u_ie0_e_10 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 rst_ni", false,-1);
        tracep->declBit(c+8197,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 we", false,-1);
        tracep->declBus(c+5494,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 d", false,-1, 0,0);
        tracep->declBit(c+7001,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 qe", false,-1);
        tracep->declBus(c+4579,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 q", false,-1, 0,0);
        tracep->declBus(c+4579,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 qs", false,-1, 0,0);
        tracep->declBit(c+8197,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en", false,-1);
        tracep->declBus(c+5664,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8197,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5494,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4579,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8197,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5664,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4579,"opentitan_soc_top intr_controller u_reg u_ie0_e_11 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 rst_ni", false,-1);
        tracep->declBit(c+8198,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 we", false,-1);
        tracep->declBus(c+5495,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 d", false,-1, 0,0);
        tracep->declBit(c+7002,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 qe", false,-1);
        tracep->declBus(c+4627,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 q", false,-1, 0,0);
        tracep->declBus(c+4627,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 qs", false,-1, 0,0);
        tracep->declBit(c+8198,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en", false,-1);
        tracep->declBus(c+5665,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8198,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5495,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4627,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8198,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5665,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4627,"opentitan_soc_top intr_controller u_reg u_ie0_e_12 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 rst_ni", false,-1);
        tracep->declBit(c+8199,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 we", false,-1);
        tracep->declBus(c+5496,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 d", false,-1, 0,0);
        tracep->declBit(c+4976,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 qe", false,-1);
        tracep->declBus(c+4628,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 q", false,-1, 0,0);
        tracep->declBus(c+4628,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 qs", false,-1, 0,0);
        tracep->declBit(c+8199,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en", false,-1);
        tracep->declBus(c+5666,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8199,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5496,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4628,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8199,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5666,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4628,"opentitan_soc_top intr_controller u_reg u_ie0_e_13 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 rst_ni", false,-1);
        tracep->declBit(c+8200,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 we", false,-1);
        tracep->declBus(c+5497,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 d", false,-1, 0,0);
        tracep->declBit(c+4977,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 qe", false,-1);
        tracep->declBus(c+4629,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 q", false,-1, 0,0);
        tracep->declBus(c+4629,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 qs", false,-1, 0,0);
        tracep->declBit(c+8200,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en", false,-1);
        tracep->declBus(c+5667,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8200,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5497,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4629,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8200,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5667,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4629,"opentitan_soc_top intr_controller u_reg u_ie0_e_14 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 rst_ni", false,-1);
        tracep->declBit(c+8201,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 we", false,-1);
        tracep->declBus(c+5498,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 d", false,-1, 0,0);
        tracep->declBit(c+4978,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 qe", false,-1);
        tracep->declBus(c+4630,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 q", false,-1, 0,0);
        tracep->declBus(c+4630,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 qs", false,-1, 0,0);
        tracep->declBit(c+8201,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en", false,-1);
        tracep->declBus(c+5668,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8201,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5498,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4630,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8201,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5668,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4630,"opentitan_soc_top intr_controller u_reg u_ie0_e_15 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 rst_ni", false,-1);
        tracep->declBit(c+8202,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 we", false,-1);
        tracep->declBus(c+5499,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 d", false,-1, 0,0);
        tracep->declBit(c+6838,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 qe", false,-1);
        tracep->declBus(c+4631,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 q", false,-1, 0,0);
        tracep->declBus(c+4631,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 qs", false,-1, 0,0);
        tracep->declBit(c+8202,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en", false,-1);
        tracep->declBus(c+5669,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8202,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5499,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4631,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8202,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5669,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4631,"opentitan_soc_top intr_controller u_reg u_ie0_e_16 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 rst_ni", false,-1);
        tracep->declBit(c+8203,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 we", false,-1);
        tracep->declBus(c+5500,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 d", false,-1, 0,0);
        tracep->declBit(c+4979,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 qe", false,-1);
        tracep->declBus(c+4632,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 q", false,-1, 0,0);
        tracep->declBus(c+4632,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 qs", false,-1, 0,0);
        tracep->declBit(c+8203,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en", false,-1);
        tracep->declBus(c+5670,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8203,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5500,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4632,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8203,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5670,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4632,"opentitan_soc_top intr_controller u_reg u_ie0_e_17 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 rst_ni", false,-1);
        tracep->declBit(c+8204,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 we", false,-1);
        tracep->declBus(c+5501,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 d", false,-1, 0,0);
        tracep->declBit(c+6839,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 qe", false,-1);
        tracep->declBus(c+4633,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 q", false,-1, 0,0);
        tracep->declBus(c+4633,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 qs", false,-1, 0,0);
        tracep->declBit(c+8204,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en", false,-1);
        tracep->declBus(c+5671,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8204,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5501,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4633,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8204,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5671,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4633,"opentitan_soc_top intr_controller u_reg u_ie0_e_18 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 rst_ni", false,-1);
        tracep->declBit(c+8205,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 we", false,-1);
        tracep->declBus(c+5502,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 d", false,-1, 0,0);
        tracep->declBit(c+6840,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 qe", false,-1);
        tracep->declBus(c+4634,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 q", false,-1, 0,0);
        tracep->declBus(c+4634,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 qs", false,-1, 0,0);
        tracep->declBit(c+8205,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en", false,-1);
        tracep->declBus(c+5672,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8205,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5502,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4634,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8205,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5672,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4634,"opentitan_soc_top intr_controller u_reg u_ie0_e_19 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 rst_ni", false,-1);
        tracep->declBit(c+8206,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 we", false,-1);
        tracep->declBus(c+5503,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 d", false,-1, 0,0);
        tracep->declBit(c+7081,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 qe", false,-1);
        tracep->declBus(c+4580,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 q", false,-1, 0,0);
        tracep->declBus(c+4580,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 qs", false,-1, 0,0);
        tracep->declBit(c+8206,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en", false,-1);
        tracep->declBus(c+5673,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8206,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5503,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4580,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8206,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5673,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4580,"opentitan_soc_top intr_controller u_reg u_ie0_e_20 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 rst_ni", false,-1);
        tracep->declBit(c+8207,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 we", false,-1);
        tracep->declBus(c+5504,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 d", false,-1, 0,0);
        tracep->declBit(c+7082,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 qe", false,-1);
        tracep->declBus(c+4581,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 q", false,-1, 0,0);
        tracep->declBus(c+4581,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 qs", false,-1, 0,0);
        tracep->declBit(c+8207,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en", false,-1);
        tracep->declBus(c+5674,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8207,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5504,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4581,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8207,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5674,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4581,"opentitan_soc_top intr_controller u_reg u_ie0_e_21 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 rst_ni", false,-1);
        tracep->declBit(c+8208,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 we", false,-1);
        tracep->declBus(c+5505,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 d", false,-1, 0,0);
        tracep->declBit(c+4836,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 qe", false,-1);
        tracep->declBus(c+740,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 q", false,-1, 0,0);
        tracep->declBus(c+740,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 qs", false,-1, 0,0);
        tracep->declBit(c+8208,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en", false,-1);
        tracep->declBus(c+5675,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8208,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5505,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+740,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8208,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5675,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+740,"opentitan_soc_top intr_controller u_reg u_ie0_e_22 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 rst_ni", false,-1);
        tracep->declBit(c+8209,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 we", false,-1);
        tracep->declBus(c+5506,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 d", false,-1, 0,0);
        tracep->declBit(c+4837,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 qe", false,-1);
        tracep->declBus(c+741,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 q", false,-1, 0,0);
        tracep->declBus(c+741,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 qs", false,-1, 0,0);
        tracep->declBit(c+8209,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en", false,-1);
        tracep->declBus(c+5676,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8209,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5506,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+741,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8209,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5676,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+741,"opentitan_soc_top intr_controller u_reg u_ie0_e_23 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 rst_ni", false,-1);
        tracep->declBit(c+8210,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 we", false,-1);
        tracep->declBus(c+5507,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 d", false,-1, 0,0);
        tracep->declBit(c+4838,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 qe", false,-1);
        tracep->declBus(c+4635,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 q", false,-1, 0,0);
        tracep->declBus(c+4635,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 qs", false,-1, 0,0);
        tracep->declBit(c+8210,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en", false,-1);
        tracep->declBus(c+5677,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8210,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5507,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4635,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8210,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5677,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4635,"opentitan_soc_top intr_controller u_reg u_ie0_e_24 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 rst_ni", false,-1);
        tracep->declBit(c+8211,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 we", false,-1);
        tracep->declBus(c+5508,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 d", false,-1, 0,0);
        tracep->declBit(c+4839,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 qe", false,-1);
        tracep->declBus(c+4636,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 q", false,-1, 0,0);
        tracep->declBus(c+4636,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 qs", false,-1, 0,0);
        tracep->declBit(c+8211,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en", false,-1);
        tracep->declBus(c+5678,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8211,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5508,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4636,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8211,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5678,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4636,"opentitan_soc_top intr_controller u_reg u_ie0_e_25 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 rst_ni", false,-1);
        tracep->declBit(c+8212,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 we", false,-1);
        tracep->declBus(c+5509,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 d", false,-1, 0,0);
        tracep->declBit(c+4916,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 qe", false,-1);
        tracep->declBus(c+4582,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 q", false,-1, 0,0);
        tracep->declBus(c+4582,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 qs", false,-1, 0,0);
        tracep->declBit(c+8212,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en", false,-1);
        tracep->declBus(c+5679,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8212,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5509,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4582,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8212,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5679,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4582,"opentitan_soc_top intr_controller u_reg u_ie0_e_26 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 rst_ni", false,-1);
        tracep->declBit(c+8213,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 we", false,-1);
        tracep->declBus(c+5510,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 d", false,-1, 0,0);
        tracep->declBit(c+7003,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 qe", false,-1);
        tracep->declBus(c+4583,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 q", false,-1, 0,0);
        tracep->declBus(c+4583,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 qs", false,-1, 0,0);
        tracep->declBit(c+8213,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en", false,-1);
        tracep->declBus(c+5680,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8213,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5510,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4583,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8213,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5680,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4583,"opentitan_soc_top intr_controller u_reg u_ie0_e_27 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 rst_ni", false,-1);
        tracep->declBit(c+8214,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 we", false,-1);
        tracep->declBus(c+5511,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 d", false,-1, 0,0);
        tracep->declBit(c+7004,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 qe", false,-1);
        tracep->declBus(c+4637,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 q", false,-1, 0,0);
        tracep->declBus(c+4637,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 qs", false,-1, 0,0);
        tracep->declBit(c+8214,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en", false,-1);
        tracep->declBus(c+5681,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8214,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5511,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4637,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8214,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5681,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4637,"opentitan_soc_top intr_controller u_reg u_ie0_e_28 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 rst_ni", false,-1);
        tracep->declBit(c+8215,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 we", false,-1);
        tracep->declBus(c+5512,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 d", false,-1, 0,0);
        tracep->declBit(c+7005,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 qe", false,-1);
        tracep->declBus(c+4638,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 q", false,-1, 0,0);
        tracep->declBus(c+4638,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 qs", false,-1, 0,0);
        tracep->declBit(c+8215,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en", false,-1);
        tracep->declBus(c+5682,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8215,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5512,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4638,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8215,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5682,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4638,"opentitan_soc_top intr_controller u_reg u_ie0_e_29 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 rst_ni", false,-1);
        tracep->declBit(c+8216,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 we", false,-1);
        tracep->declBus(c+5513,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 d", false,-1, 0,0);
        tracep->declBit(c+7006,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 qe", false,-1);
        tracep->declBus(c+4584,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 q", false,-1, 0,0);
        tracep->declBus(c+4584,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 qs", false,-1, 0,0);
        tracep->declBit(c+8216,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en", false,-1);
        tracep->declBus(c+5683,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8216,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5513,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4584,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8216,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5683,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4584,"opentitan_soc_top intr_controller u_reg u_ie0_e_30 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 rst_ni", false,-1);
        tracep->declBit(c+8217,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 we", false,-1);
        tracep->declBus(c+5514,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 d", false,-1, 0,0);
        tracep->declBit(c+4917,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 qe", false,-1);
        tracep->declBus(c+4585,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 q", false,-1, 0,0);
        tracep->declBus(c+4585,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 qs", false,-1, 0,0);
        tracep->declBit(c+8217,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en", false,-1);
        tracep->declBus(c+5684,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8217,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5514,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4585,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8217,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5684,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4585,"opentitan_soc_top intr_controller u_reg u_ie0_e_31 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_threshold0 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_threshold0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_threshold0 RESVAL", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_threshold0 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_threshold0 rst_ni", false,-1);
        tracep->declBit(c+8218,"opentitan_soc_top intr_controller u_reg u_threshold0 we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_threshold0 wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_threshold0 de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_threshold0 d", false,-1, 2,0);
        tracep->declBit(c+7007,"opentitan_soc_top intr_controller u_reg u_threshold0 qe", false,-1);
        tracep->declBus(c+4586,"opentitan_soc_top intr_controller u_reg u_threshold0 q", false,-1, 2,0);
        tracep->declBus(c+4586,"opentitan_soc_top intr_controller u_reg u_threshold0 qs", false,-1, 2,0);
        tracep->declBit(c+8218,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en", false,-1);
        tracep->declBus(c+5685,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_data", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8218,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5515,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb wd", false,-1, 2,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8828,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb d", false,-1, 2,0);
        tracep->declBus(c+4586,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb q", false,-1, 2,0);
        tracep->declBit(c+8218,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5685,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb wr_data", false,-1, 2,0);
        tracep->declBus(c+4586,"opentitan_soc_top intr_controller u_reg u_threshold0 wr_en_data_arb gen_w unused_q", false,-1, 2,0);
        tracep->declBus(c+9192,"opentitan_soc_top intr_controller u_reg u_cc0 DW", false,-1, 31,0);
        tracep->declBit(c+5517,"opentitan_soc_top intr_controller u_reg u_cc0 re", false,-1);
        tracep->declBit(c+8586,"opentitan_soc_top intr_controller u_reg u_cc0 we", false,-1);
        tracep->declBus(c+5516,"opentitan_soc_top intr_controller u_reg u_cc0 wd", false,-1, 5,0);
        tracep->declBus(c+7318,"opentitan_soc_top intr_controller u_reg u_cc0 d", false,-1, 5,0);
        tracep->declBit(c+8586,"opentitan_soc_top intr_controller u_reg u_cc0 qe", false,-1);
        tracep->declBit(c+5517,"opentitan_soc_top intr_controller u_reg u_cc0 qre", false,-1);
        tracep->declBus(c+5516,"opentitan_soc_top intr_controller u_reg u_cc0 q", false,-1, 5,0);
        tracep->declBus(c+7318,"opentitan_soc_top intr_controller u_reg u_cc0 qs", false,-1, 5,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_msip0 DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_msip0 SWACCESS", false,-1, 15,0);
        tracep->declBus(c+8797,"opentitan_soc_top intr_controller u_reg u_msip0 RESVAL", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller u_reg u_msip0 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller u_reg u_msip0 rst_ni", false,-1);
        tracep->declBit(c+8219,"opentitan_soc_top intr_controller u_reg u_msip0 we", false,-1);
        tracep->declBus(c+5483,"opentitan_soc_top intr_controller u_reg u_msip0 wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_msip0 de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_msip0 d", false,-1, 0,0);
        tracep->declBit(c+7008,"opentitan_soc_top intr_controller u_reg u_msip0 qe", false,-1);
        tracep->declBus(c+4639,"opentitan_soc_top intr_controller u_reg u_msip0 q", false,-1, 0,0);
        tracep->declBus(c+4639,"opentitan_soc_top intr_controller u_reg u_msip0 qs", false,-1, 0,0);
        tracep->declBit(c+8219,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en", false,-1);
        tracep->declBus(c+5686,"opentitan_soc_top intr_controller u_reg u_msip0 wr_data", false,-1, 0,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb DW", false,-1, 31,0);
        tracep->declBus(c+9166,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb SWACCESS", false,-1, 15,0);
        tracep->declBit(c+8219,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb we", false,-1);
        tracep->declBus(c+5483,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb wd", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb de", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb d", false,-1, 0,0);
        tracep->declBus(c+4639,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb q", false,-1, 0,0);
        tracep->declBit(c+8219,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb wr_en", false,-1);
        tracep->declBus(c+5686,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb wr_data", false,-1, 0,0);
        tracep->declBus(c+4639,"opentitan_soc_top intr_controller u_reg u_msip0 wr_en_data_arb gen_w unused_q", false,-1, 0,0);
        tracep->declBus(c+9162,"opentitan_soc_top intr_controller gen_target[0] u_target N_SOURCE", false,-1, 31,0);
        tracep->declBus(c+9186,"opentitan_soc_top intr_controller gen_target[0] u_target MAX_PRIO", false,-1, 31,0);
        tracep->declBus(c+9161,"opentitan_soc_top intr_controller gen_target[0] u_target SrcWidth", false,-1, 31,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller gen_target[0] u_target PrioWidth", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top intr_controller gen_target[0] u_target clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top intr_controller gen_target[0] u_target rst_ni", false,-1);
        tracep->declBus(c+991,"opentitan_soc_top intr_controller gen_target[0] u_target ip_i", false,-1, 31,0);
        tracep->declBus(c+8592,"opentitan_soc_top intr_controller gen_target[0] u_target ie_i", false,-1, 31,0);
        {int i; for (i=0; i<32; i++) {
                tracep->declBus(c+5877+i*1,"opentitan_soc_top intr_controller gen_target[0] u_target prio_i", true,(i+0), 2,0);}}
        tracep->declBus(c+7642,"opentitan_soc_top intr_controller gen_target[0] u_target threshold_i", false,-1, 2,0);
        tracep->declBit(c+990,"opentitan_soc_top intr_controller gen_target[0] u_target irq_o", false,-1);
        tracep->declBus(c+1016,"opentitan_soc_top intr_controller gen_target[0] u_target irq_id_o", false,-1, 5,0);
        tracep->declBus(c+9178,"opentitan_soc_top intr_controller gen_target[0] u_target NumLevels", false,-1, 31,0);
        tracep->declQuad(c+8593,"opentitan_soc_top intr_controller gen_target[0] u_target is_tree", false,-1, 62,0);
        tracep->declBus(c+6003,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(0)", false,-1, 5,0);
        tracep->declBus(c+6004,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(1)", false,-1, 5,0);
        tracep->declBus(c+6005,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(2)", false,-1, 5,0);
        tracep->declBus(c+6006,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(3)", false,-1, 5,0);
        tracep->declBus(c+6007,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(4)", false,-1, 5,0);
        tracep->declBus(c+6008,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(5)", false,-1, 5,0);
        tracep->declBus(c+6009,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(6)", false,-1, 5,0);
        tracep->declBus(c+6010,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(7)", false,-1, 5,0);
        tracep->declBus(c+6011,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(8)", false,-1, 5,0);
        tracep->declBus(c+6012,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(9)", false,-1, 5,0);
        tracep->declBus(c+6013,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(10)", false,-1, 5,0);
        tracep->declBus(c+6014,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(11)", false,-1, 5,0);
        tracep->declBus(c+6015,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(12)", false,-1, 5,0);
        tracep->declBus(c+6016,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(13)", false,-1, 5,0);
        tracep->declBus(c+6017,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(14)", false,-1, 5,0);
        tracep->declBus(c+6018,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(15)", false,-1, 5,0);
        tracep->declBus(c+6019,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(16)", false,-1, 5,0);
        tracep->declBus(c+6020,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(17)", false,-1, 5,0);
        tracep->declBus(c+6021,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(18)", false,-1, 5,0);
        tracep->declBus(c+6022,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(19)", false,-1, 5,0);
        tracep->declBus(c+6023,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(20)", false,-1, 5,0);
        tracep->declBus(c+6024,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(21)", false,-1, 5,0);
        tracep->declBus(c+6025,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(22)", false,-1, 5,0);
        tracep->declBus(c+6026,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(23)", false,-1, 5,0);
        tracep->declBus(c+6027,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(24)", false,-1, 5,0);
        tracep->declBus(c+6028,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(25)", false,-1, 5,0);
        tracep->declBus(c+6029,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(26)", false,-1, 5,0);
        tracep->declBus(c+6030,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(27)", false,-1, 5,0);
        tracep->declBus(c+6031,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(28)", false,-1, 5,0);
        tracep->declBus(c+6032,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(29)", false,-1, 5,0);
        tracep->declBus(c+6033,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(30)", false,-1, 5,0);
        tracep->declBus(c+6034,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(31)", false,-1, 5,0);
        tracep->declBus(c+6035,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(32)", false,-1, 5,0);
        tracep->declBus(c+6036,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(33)", false,-1, 5,0);
        tracep->declBus(c+6037,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(34)", false,-1, 5,0);
        tracep->declBus(c+6038,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(35)", false,-1, 5,0);
        tracep->declBus(c+6039,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(36)", false,-1, 5,0);
        tracep->declBus(c+6040,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(37)", false,-1, 5,0);
        tracep->declBus(c+6041,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(38)", false,-1, 5,0);
        tracep->declBus(c+6042,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(39)", false,-1, 5,0);
        tracep->declBus(c+6043,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(40)", false,-1, 5,0);
        tracep->declBus(c+6044,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(41)", false,-1, 5,0);
        tracep->declBus(c+6045,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(42)", false,-1, 5,0);
        tracep->declBus(c+6046,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(43)", false,-1, 5,0);
        tracep->declBus(c+6047,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(44)", false,-1, 5,0);
        tracep->declBus(c+6048,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(45)", false,-1, 5,0);
        tracep->declBus(c+6049,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(46)", false,-1, 5,0);
        tracep->declBus(c+6050,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(47)", false,-1, 5,0);
        tracep->declBus(c+6051,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(48)", false,-1, 5,0);
        tracep->declBus(c+6052,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(49)", false,-1, 5,0);
        tracep->declBus(c+6053,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(50)", false,-1, 5,0);
        tracep->declBus(c+6054,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(51)", false,-1, 5,0);
        tracep->declBus(c+6055,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(52)", false,-1, 5,0);
        tracep->declBus(c+6056,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(53)", false,-1, 5,0);
        tracep->declBus(c+6057,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(54)", false,-1, 5,0);
        tracep->declBus(c+6058,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(55)", false,-1, 5,0);
        tracep->declBus(c+6059,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(56)", false,-1, 5,0);
        tracep->declBus(c+6060,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(57)", false,-1, 5,0);
        tracep->declBus(c+6061,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(58)", false,-1, 5,0);
        tracep->declBus(c+6062,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(59)", false,-1, 5,0);
        tracep->declBus(c+6063,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(60)", false,-1, 5,0);
        tracep->declBus(c+6064,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(61)", false,-1, 5,0);
        tracep->declBus(c+6065,"opentitan_soc_top intr_controller gen_target[0] u_target id_tree(62)", false,-1, 5,0);
        tracep->declBus(c+5909,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(0)", false,-1, 2,0);
        tracep->declBus(c+5910,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(1)", false,-1, 2,0);
        tracep->declBus(c+5911,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(2)", false,-1, 2,0);
        tracep->declBus(c+5912,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(3)", false,-1, 2,0);
        tracep->declBus(c+5913,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(4)", false,-1, 2,0);
        tracep->declBus(c+5914,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(5)", false,-1, 2,0);
        tracep->declBus(c+5915,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(6)", false,-1, 2,0);
        tracep->declBus(c+5916,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(7)", false,-1, 2,0);
        tracep->declBus(c+5917,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(8)", false,-1, 2,0);
        tracep->declBus(c+5918,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(9)", false,-1, 2,0);
        tracep->declBus(c+5919,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(10)", false,-1, 2,0);
        tracep->declBus(c+5920,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(11)", false,-1, 2,0);
        tracep->declBus(c+5921,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(12)", false,-1, 2,0);
        tracep->declBus(c+5922,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(13)", false,-1, 2,0);
        tracep->declBus(c+5923,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(14)", false,-1, 2,0);
        tracep->declBus(c+5924,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(15)", false,-1, 2,0);
        tracep->declBus(c+5925,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(16)", false,-1, 2,0);
        tracep->declBus(c+5926,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(17)", false,-1, 2,0);
        tracep->declBus(c+5927,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(18)", false,-1, 2,0);
        tracep->declBus(c+5928,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(19)", false,-1, 2,0);
        tracep->declBus(c+5929,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(20)", false,-1, 2,0);
        tracep->declBus(c+5930,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(21)", false,-1, 2,0);
        tracep->declBus(c+5931,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(22)", false,-1, 2,0);
        tracep->declBus(c+5932,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(23)", false,-1, 2,0);
        tracep->declBus(c+5933,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(24)", false,-1, 2,0);
        tracep->declBus(c+5934,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(25)", false,-1, 2,0);
        tracep->declBus(c+5935,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(26)", false,-1, 2,0);
        tracep->declBus(c+5936,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(27)", false,-1, 2,0);
        tracep->declBus(c+5937,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(28)", false,-1, 2,0);
        tracep->declBus(c+5938,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(29)", false,-1, 2,0);
        tracep->declBus(c+5939,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(30)", false,-1, 2,0);
        tracep->declBus(c+5940,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(31)", false,-1, 2,0);
        tracep->declBus(c+5941,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(32)", false,-1, 2,0);
        tracep->declBus(c+5942,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(33)", false,-1, 2,0);
        tracep->declBus(c+5943,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(34)", false,-1, 2,0);
        tracep->declBus(c+5944,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(35)", false,-1, 2,0);
        tracep->declBus(c+5945,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(36)", false,-1, 2,0);
        tracep->declBus(c+5946,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(37)", false,-1, 2,0);
        tracep->declBus(c+5947,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(38)", false,-1, 2,0);
        tracep->declBus(c+5948,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(39)", false,-1, 2,0);
        tracep->declBus(c+5949,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(40)", false,-1, 2,0);
        tracep->declBus(c+5950,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(41)", false,-1, 2,0);
        tracep->declBus(c+5951,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(42)", false,-1, 2,0);
        tracep->declBus(c+5952,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(43)", false,-1, 2,0);
        tracep->declBus(c+5953,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(44)", false,-1, 2,0);
        tracep->declBus(c+5954,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(45)", false,-1, 2,0);
        tracep->declBus(c+5955,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(46)", false,-1, 2,0);
        tracep->declBus(c+5956,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(47)", false,-1, 2,0);
        tracep->declBus(c+5957,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(48)", false,-1, 2,0);
        tracep->declBus(c+5958,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(49)", false,-1, 2,0);
        tracep->declBus(c+5959,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(50)", false,-1, 2,0);
        tracep->declBus(c+5960,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(51)", false,-1, 2,0);
        tracep->declBus(c+5961,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(52)", false,-1, 2,0);
        tracep->declBus(c+5962,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(53)", false,-1, 2,0);
        tracep->declBus(c+5963,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(54)", false,-1, 2,0);
        tracep->declBus(c+5964,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(55)", false,-1, 2,0);
        tracep->declBus(c+5965,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(56)", false,-1, 2,0);
        tracep->declBus(c+5966,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(57)", false,-1, 2,0);
        tracep->declBus(c+5967,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(58)", false,-1, 2,0);
        tracep->declBus(c+5968,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(59)", false,-1, 2,0);
        tracep->declBus(c+5969,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(60)", false,-1, 2,0);
        tracep->declBus(c+5970,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(61)", false,-1, 2,0);
        tracep->declBus(c+5971,"opentitan_soc_top intr_controller gen_target[0] u_target max_tree(62)", false,-1, 2,0);
        tracep->declBit(c+8595,"opentitan_soc_top intr_controller gen_target[0] u_target irq_d", false,-1);
        tracep->declBit(c+990,"opentitan_soc_top intr_controller gen_target[0] u_target irq_q", false,-1);
        tracep->declBus(c+8596,"opentitan_soc_top intr_controller gen_target[0] u_target irq_id_d", false,-1, 5,0);
        tracep->declBus(c+1016,"opentitan_soc_top intr_controller gen_target[0] u_target irq_id_q", false,-1, 5,0);
        tracep->declBus(c+9193,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[0] Base0", false,-1, 31,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[0] Base1", false,-1, 31,0);
        tracep->declBus(c+9193,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+5972,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[0] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] Base0", false,-1, 31,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] Base1", false,-1, 31,0);
        tracep->declBus(c+9078,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+9163,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+5973,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+9077,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+9178,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+9161,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+5974,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[1] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] Base0", false,-1, 31,0);
        tracep->declBus(c+9186,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] Base1", false,-1, 31,0);
        tracep->declBus(c+9184,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+9186,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+9164,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+5975,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+9163,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+9187,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+9194,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+5976,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+9178,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+9195,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+9177,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+5977,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+9161,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+9179,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+9196,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+5978,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[2] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+9186,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] Base0", false,-1, 31,0);
        tracep->declBus(c+9197,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] Base1", false,-1, 31,0);
        tracep->declBus(c+9186,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+9197,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+9198,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+5979,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+9164,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+9199,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+9200,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+5980,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+9187,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+9201,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+9202,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+5981,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+9194,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+9203,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+9204,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+5982,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+9195,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+9205,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+9206,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] C1", false,-1, 31,0);
        tracep->declBit(c+5983,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[4] gen_nodes sel", false,-1);
        tracep->declBus(c+9177,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+9207,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+9208,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] C1", false,-1, 31,0);
        tracep->declBit(c+5984,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[5] gen_nodes sel", false,-1);
        tracep->declBus(c+9179,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+9209,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+9210,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] C1", false,-1, 31,0);
        tracep->declBit(c+5985,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[6] gen_nodes sel", false,-1);
        tracep->declBus(c+9196,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+9211,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+9212,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] C1", false,-1, 31,0);
        tracep->declBit(c+5986,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[3] gen_level[7] gen_nodes sel", false,-1);
        tracep->declBus(c+9197,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] Base0", false,-1, 31,0);
        tracep->declBus(c+9213,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] Base1", false,-1, 31,0);
        tracep->declBus(c+9197,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+9213,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] C1", false,-1, 31,0);
        tracep->declBit(c+5987,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[0] gen_nodes sel", false,-1);
        tracep->declBus(c+9198,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+9180,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+9214,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] C1", false,-1, 31,0);
        tracep->declBit(c+5988,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[1] gen_nodes sel", false,-1);
        tracep->declBus(c+9199,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+9215,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+9216,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] C1", false,-1, 31,0);
        tracep->declBit(c+5989,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[2] gen_nodes sel", false,-1);
        tracep->declBus(c+9200,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+9217,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+9218,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] C1", false,-1, 31,0);
        tracep->declBit(c+5990,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[3] gen_nodes sel", false,-1);
        tracep->declBus(c+9201,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+9219,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+9220,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] C1", false,-1, 31,0);
        tracep->declBit(c+5991,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[4] gen_nodes sel", false,-1);
        tracep->declBus(c+9202,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+9221,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+9222,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] C1", false,-1, 31,0);
        tracep->declBit(c+5992,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[5] gen_nodes sel", false,-1);
        tracep->declBus(c+9203,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+9223,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+9224,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] C1", false,-1, 31,0);
        tracep->declBit(c+5993,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[6] gen_nodes sel", false,-1);
        tracep->declBus(c+9204,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+9225,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+9226,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] C1", false,-1, 31,0);
        tracep->declBit(c+5994,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[7] gen_nodes sel", false,-1);
        tracep->declBus(c+9205,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] Pa", false,-1, 31,0);
        tracep->declBus(c+9227,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C0", false,-1, 31,0);
        tracep->declBus(c+9228,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] C1", false,-1, 31,0);
        tracep->declBit(c+5995,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[8] gen_nodes sel", false,-1);
        tracep->declBus(c+9206,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] Pa", false,-1, 31,0);
        tracep->declBus(c+9229,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C0", false,-1, 31,0);
        tracep->declBus(c+9230,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] C1", false,-1, 31,0);
        tracep->declBit(c+5996,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[9] gen_nodes sel", false,-1);
        tracep->declBus(c+9207,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] Pa", false,-1, 31,0);
        tracep->declBus(c+9231,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C0", false,-1, 31,0);
        tracep->declBus(c+9232,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] C1", false,-1, 31,0);
        tracep->declBit(c+5997,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[10] gen_nodes sel", false,-1);
        tracep->declBus(c+9208,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] Pa", false,-1, 31,0);
        tracep->declBus(c+9233,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C0", false,-1, 31,0);
        tracep->declBus(c+9234,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] C1", false,-1, 31,0);
        tracep->declBit(c+5998,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[11] gen_nodes sel", false,-1);
        tracep->declBus(c+9209,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] Pa", false,-1, 31,0);
        tracep->declBus(c+9235,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C0", false,-1, 31,0);
        tracep->declBus(c+9236,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] C1", false,-1, 31,0);
        tracep->declBit(c+5999,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[12] gen_nodes sel", false,-1);
        tracep->declBus(c+9210,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] Pa", false,-1, 31,0);
        tracep->declBus(c+9237,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C0", false,-1, 31,0);
        tracep->declBus(c+9238,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] C1", false,-1, 31,0);
        tracep->declBit(c+6000,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[13] gen_nodes sel", false,-1);
        tracep->declBus(c+9211,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] Pa", false,-1, 31,0);
        tracep->declBus(c+9239,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C0", false,-1, 31,0);
        tracep->declBus(c+9240,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] C1", false,-1, 31,0);
        tracep->declBit(c+6001,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[14] gen_nodes sel", false,-1);
        tracep->declBus(c+9212,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] Pa", false,-1, 31,0);
        tracep->declBus(c+9241,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C0", false,-1, 31,0);
        tracep->declBus(c+9242,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] C1", false,-1, 31,0);
        tracep->declBit(c+6002,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[4] gen_level[15] gen_nodes sel", false,-1);
        tracep->declBus(c+9213,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] Base0", false,-1, 31,0);
        tracep->declBus(c+9243,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] Base1", false,-1, 31,0);
        tracep->declBus(c+9213,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] Pa", false,-1, 31,0);
        tracep->declBus(c+9243,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C0", false,-1, 31,0);
        tracep->declBus(c+9244,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[0] C1", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] Pa", false,-1, 31,0);
        tracep->declBus(c+9245,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C0", false,-1, 31,0);
        tracep->declBus(c+9246,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[1] C1", false,-1, 31,0);
        tracep->declBus(c+9180,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] Pa", false,-1, 31,0);
        tracep->declBus(c+9247,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C0", false,-1, 31,0);
        tracep->declBus(c+9248,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[2] C1", false,-1, 31,0);
        tracep->declBus(c+9214,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] Pa", false,-1, 31,0);
        tracep->declBus(c+9249,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C0", false,-1, 31,0);
        tracep->declBus(c+9250,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[3] C1", false,-1, 31,0);
        tracep->declBus(c+9215,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] Pa", false,-1, 31,0);
        tracep->declBus(c+9251,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C0", false,-1, 31,0);
        tracep->declBus(c+9252,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[4] C1", false,-1, 31,0);
        tracep->declBus(c+9216,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] Pa", false,-1, 31,0);
        tracep->declBus(c+9253,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C0", false,-1, 31,0);
        tracep->declBus(c+9254,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[5] C1", false,-1, 31,0);
        tracep->declBus(c+9217,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] Pa", false,-1, 31,0);
        tracep->declBus(c+9255,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C0", false,-1, 31,0);
        tracep->declBus(c+9256,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[6] C1", false,-1, 31,0);
        tracep->declBus(c+9218,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] Pa", false,-1, 31,0);
        tracep->declBus(c+9257,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C0", false,-1, 31,0);
        tracep->declBus(c+9258,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[7] C1", false,-1, 31,0);
        tracep->declBus(c+9219,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] Pa", false,-1, 31,0);
        tracep->declBus(c+9259,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C0", false,-1, 31,0);
        tracep->declBus(c+9260,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[8] C1", false,-1, 31,0);
        tracep->declBus(c+9220,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] Pa", false,-1, 31,0);
        tracep->declBus(c+9261,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C0", false,-1, 31,0);
        tracep->declBus(c+9262,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[9] C1", false,-1, 31,0);
        tracep->declBus(c+9221,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] Pa", false,-1, 31,0);
        tracep->declBus(c+9263,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C0", false,-1, 31,0);
        tracep->declBus(c+9264,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[10] C1", false,-1, 31,0);
        tracep->declBus(c+9222,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] Pa", false,-1, 31,0);
        tracep->declBus(c+9265,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C0", false,-1, 31,0);
        tracep->declBus(c+9266,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[11] C1", false,-1, 31,0);
        tracep->declBus(c+9223,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] Pa", false,-1, 31,0);
        tracep->declBus(c+9267,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C0", false,-1, 31,0);
        tracep->declBus(c+9268,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[12] C1", false,-1, 31,0);
        tracep->declBus(c+9224,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] Pa", false,-1, 31,0);
        tracep->declBus(c+9269,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C0", false,-1, 31,0);
        tracep->declBus(c+9270,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[13] C1", false,-1, 31,0);
        tracep->declBus(c+9225,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] Pa", false,-1, 31,0);
        tracep->declBus(c+9271,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C0", false,-1, 31,0);
        tracep->declBus(c+9272,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[14] C1", false,-1, 31,0);
        tracep->declBus(c+9226,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] Pa", false,-1, 31,0);
        tracep->declBus(c+9273,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C0", false,-1, 31,0);
        tracep->declBus(c+9274,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[15] C1", false,-1, 31,0);
        tracep->declBus(c+9227,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] Pa", false,-1, 31,0);
        tracep->declBus(c+9275,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C0", false,-1, 31,0);
        tracep->declBus(c+9276,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[16] C1", false,-1, 31,0);
        tracep->declBus(c+9228,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] Pa", false,-1, 31,0);
        tracep->declBus(c+9277,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C0", false,-1, 31,0);
        tracep->declBus(c+9278,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[17] C1", false,-1, 31,0);
        tracep->declBus(c+9229,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] Pa", false,-1, 31,0);
        tracep->declBus(c+9279,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C0", false,-1, 31,0);
        tracep->declBus(c+9280,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[18] C1", false,-1, 31,0);
        tracep->declBus(c+9230,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] Pa", false,-1, 31,0);
        tracep->declBus(c+9281,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C0", false,-1, 31,0);
        tracep->declBus(c+9282,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[19] C1", false,-1, 31,0);
        tracep->declBus(c+9231,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] Pa", false,-1, 31,0);
        tracep->declBus(c+9283,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C0", false,-1, 31,0);
        tracep->declBus(c+9284,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[20] C1", false,-1, 31,0);
        tracep->declBus(c+9232,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] Pa", false,-1, 31,0);
        tracep->declBus(c+9285,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C0", false,-1, 31,0);
        tracep->declBus(c+9286,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[21] C1", false,-1, 31,0);
        tracep->declBus(c+9233,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] Pa", false,-1, 31,0);
        tracep->declBus(c+9287,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C0", false,-1, 31,0);
        tracep->declBus(c+9288,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[22] C1", false,-1, 31,0);
        tracep->declBus(c+9234,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] Pa", false,-1, 31,0);
        tracep->declBus(c+9289,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C0", false,-1, 31,0);
        tracep->declBus(c+9290,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[23] C1", false,-1, 31,0);
        tracep->declBus(c+9235,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] Pa", false,-1, 31,0);
        tracep->declBus(c+9291,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C0", false,-1, 31,0);
        tracep->declBus(c+9292,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[24] C1", false,-1, 31,0);
        tracep->declBus(c+9236,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] Pa", false,-1, 31,0);
        tracep->declBus(c+9293,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C0", false,-1, 31,0);
        tracep->declBus(c+9294,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[25] C1", false,-1, 31,0);
        tracep->declBus(c+9237,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] Pa", false,-1, 31,0);
        tracep->declBus(c+9295,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C0", false,-1, 31,0);
        tracep->declBus(c+9296,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[26] C1", false,-1, 31,0);
        tracep->declBus(c+9238,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] Pa", false,-1, 31,0);
        tracep->declBus(c+9297,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C0", false,-1, 31,0);
        tracep->declBus(c+9298,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[27] C1", false,-1, 31,0);
        tracep->declBus(c+9239,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] Pa", false,-1, 31,0);
        tracep->declBus(c+9299,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C0", false,-1, 31,0);
        tracep->declBus(c+9300,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[28] C1", false,-1, 31,0);
        tracep->declBus(c+9240,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] Pa", false,-1, 31,0);
        tracep->declBus(c+9301,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C0", false,-1, 31,0);
        tracep->declBus(c+9302,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[29] C1", false,-1, 31,0);
        tracep->declBus(c+9241,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] Pa", false,-1, 31,0);
        tracep->declBus(c+9303,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C0", false,-1, 31,0);
        tracep->declBus(c+9304,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[30] C1", false,-1, 31,0);
        tracep->declBus(c+9242,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] Pa", false,-1, 31,0);
        tracep->declBus(c+9305,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C0", false,-1, 31,0);
        tracep->declBus(c+9306,"opentitan_soc_top intr_controller gen_target[0] u_target gen_tree[5] gen_level[31] C1", false,-1, 31,0);
        tracep->declBit(c+8788,"opentitan_soc_top u_tempsense EnableDataIntgGen", false,-1);
        tracep->declBus(c+9164,"opentitan_soc_top u_tempsense RegAw", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top u_tempsense RegDw", false,-1, 31,0);
        tracep->declBus(c+9163,"opentitan_soc_top u_tempsense RegBw", false,-1, 31,0);
        tracep->declBus(c+9186,"opentitan_soc_top u_tempsense DataIntgWidth", false,-1, 31,0);
        tracep->declBus(c+9237,"opentitan_soc_top u_tempsense DataMaxWidth", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top u_tempsense clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_tempsense rst_ni", false,-1);
        tracep->declBit(c+7094,"opentitan_soc_top u_tempsense tl_i\014 a_valid", false,-1);
        tracep->declBus(c+7095,"opentitan_soc_top u_tempsense tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7096,"opentitan_soc_top u_tempsense tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7097,"opentitan_soc_top u_tempsense tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7098,"opentitan_soc_top u_tempsense tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7099,"opentitan_soc_top u_tempsense tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7100,"opentitan_soc_top u_tempsense tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7101,"opentitan_soc_top u_tempsense tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7102,"opentitan_soc_top u_tempsense tl_i\014 d_ready", false,-1);
        tracep->declBit(c+7167,"opentitan_soc_top u_tempsense tl_o\014 d_valid", false,-1);
        tracep->declBus(c+7168,"opentitan_soc_top u_tempsense tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7169,"opentitan_soc_top u_tempsense tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7170,"opentitan_soc_top u_tempsense tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7171,"opentitan_soc_top u_tempsense tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7172,"opentitan_soc_top u_tempsense tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7173,"opentitan_soc_top u_tempsense tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7174,"opentitan_soc_top u_tempsense tl_o\014 d_error", false,-1);
        tracep->declBit(c+7175,"opentitan_soc_top u_tempsense tl_o\014 a_ready", false,-1);
        tracep->declBit(c+7103,"opentitan_soc_top u_tempsense re_o", false,-1);
        tracep->declBit(c+7104,"opentitan_soc_top u_tempsense we_o", false,-1);
        tracep->declBus(c+7115,"opentitan_soc_top u_tempsense addr_o", false,-1, 7,0);
        tracep->declBus(c+7116,"opentitan_soc_top u_tempsense wdata_o", false,-1, 31,0);
        tracep->declBus(c+7117,"opentitan_soc_top u_tempsense be_o", false,-1, 3,0);
        tracep->declBus(c+9307,"opentitan_soc_top u_tempsense rdata_i", false,-1, 31,0);
        tracep->declBit(c+8785,"opentitan_soc_top u_tempsense error_i", false,-1);
        tracep->declBit(c+8786,"opentitan_soc_top u_tempsense CLK_REF", false,-1);
        tracep->declBit(c+8787,"opentitan_soc_top u_tempsense CLK_LC", false,-1);
        tracep->declBus(c+9164,"opentitan_soc_top u_tempsense IW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top u_tempsense SZW", false,-1, 31,0);
        tracep->declBit(c+7083,"opentitan_soc_top u_tempsense outstanding", false,-1);
        tracep->declBit(c+7118,"opentitan_soc_top u_tempsense a_ack", false,-1);
        tracep->declBit(c+8597,"opentitan_soc_top u_tempsense d_ack", false,-1);
        tracep->declBus(c+7084,"opentitan_soc_top u_tempsense rdata", false,-1, 31,0);
        tracep->declBit(c+7085,"opentitan_soc_top u_tempsense error", false,-1);
        tracep->declBit(c+7119,"opentitan_soc_top u_tempsense err_internal", false,-1);
        tracep->declBit(c+7120,"opentitan_soc_top u_tempsense addr_align_err", false,-1);
        tracep->declBit(c+9308,"opentitan_soc_top u_tempsense malformed_meta_err", false,-1);
        tracep->declBit(c+7121,"opentitan_soc_top u_tempsense tl_err", false,-1);
        tracep->declBus(c+7086,"opentitan_soc_top u_tempsense reqid", false,-1, 7,0);
        tracep->declBus(c+7087,"opentitan_soc_top u_tempsense reqsz", false,-1, 1,0);
        tracep->declBit(c+7088,"opentitan_soc_top u_tempsense rspop", false,-1);
        tracep->declBit(c+7122,"opentitan_soc_top u_tempsense rd_req", false,-1);
        tracep->declBit(c+7123,"opentitan_soc_top u_tempsense wr_req", false,-1);
        tracep->declBit(c+6841,"opentitan_soc_top u_tempsense CLK_SEL", false,-1);
        tracep->declBit(c+7089,"opentitan_soc_top u_tempsense RESET_REGn", false,-1);
        tracep->declBus(c+7090,"opentitan_soc_top u_tempsense SEL_CONV_TIME_REG", false,-1, 3,0);
        tracep->declBit(c+7091,"opentitan_soc_top u_tempsense en_REG", false,-1);
        tracep->declBus(c+7092,"opentitan_soc_top u_tempsense DOUT_REG", false,-1, 23,0);
        tracep->declBit(c+7093,"opentitan_soc_top u_tempsense DONE_REG", false,-1);
        tracep->declBus(c+9309,"opentitan_soc_top u_tempsense data_intg", false,-1, 6,0);
        tracep->declBit(c+9310,"opentitan_soc_top u_tempsense DOUT", false,-1);
        tracep->declBit(c+9311,"opentitan_soc_top u_tempsense DONE", false,-1);
        tracep->declBit(c+8786,"opentitan_soc_top u_tempsense u_tempsenseInst CLK_REF", false,-1);
        tracep->declBit(c+7089,"opentitan_soc_top u_tempsense u_tempsenseInst RESET_COUNTERn", false,-1);
        tracep->declBus(c+7090,"opentitan_soc_top u_tempsense u_tempsenseInst SEL_CONV_TIME", false,-1, 3,0);
        tracep->declBit(c+7091,"opentitan_soc_top u_tempsense u_tempsenseInst en", false,-1);
        tracep->declBus(c+9312,"opentitan_soc_top u_tempsense u_tempsenseInst DOUT", false,-1, 23,0);
        tracep->declBit(c+9311,"opentitan_soc_top u_tempsense u_tempsenseInst DONE", false,-1);
        tracep->declBit(c+9313,"opentitan_soc_top u_tempsense u_tempsenseInst out", false,-1);
        tracep->declBit(c+9314,"opentitan_soc_top u_tempsense u_tempsenseInst outb", false,-1);
        tracep->declBit(c+8787,"opentitan_soc_top u_tempsense u_tempsenseInst lc_out", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top u_tempsense u_err clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top u_tempsense u_err rst_ni", false,-1);
        tracep->declBit(c+7094,"opentitan_soc_top u_tempsense u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+7095,"opentitan_soc_top u_tempsense u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7096,"opentitan_soc_top u_tempsense u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7097,"opentitan_soc_top u_tempsense u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7098,"opentitan_soc_top u_tempsense u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7099,"opentitan_soc_top u_tempsense u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7100,"opentitan_soc_top u_tempsense u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7101,"opentitan_soc_top u_tempsense u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7102,"opentitan_soc_top u_tempsense u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+7121,"opentitan_soc_top u_tempsense u_err err_o", false,-1);
        tracep->declBus(c+9164,"opentitan_soc_top u_tempsense u_err IW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top u_tempsense u_err SZW", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top u_tempsense u_err DW", false,-1, 31,0);
        tracep->declBus(c+9163,"opentitan_soc_top u_tempsense u_err MW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top u_tempsense u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+7124,"opentitan_soc_top u_tempsense u_err opcode_allowed", false,-1);
        tracep->declBit(c+7125,"opentitan_soc_top u_tempsense u_err a_config_allowed", false,-1);
        tracep->declBit(c+7126,"opentitan_soc_top u_tempsense u_err op_full", false,-1);
        tracep->declBit(c+7127,"opentitan_soc_top u_tempsense u_err op_partial", false,-1);
        tracep->declBit(c+7128,"opentitan_soc_top u_tempsense u_err op_get", false,-1);
        tracep->declBit(c+7129,"opentitan_soc_top u_tempsense u_err addr_sz_chk", false,-1);
        tracep->declBit(c+7130,"opentitan_soc_top u_tempsense u_err mask_chk", false,-1);
        tracep->declBit(c+7131,"opentitan_soc_top u_tempsense u_err fulldata_chk", false,-1);
        tracep->declBus(c+7132,"opentitan_soc_top u_tempsense u_err mask", false,-1, 3,0);
        tracep->declBus(c+9078,"opentitan_soc_top debug_module NrHarts", false,-1, 31,0);
        tracep->declBus(c+8662,"opentitan_soc_top debug_module IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+8663,"opentitan_soc_top debug_module DirectDmiTap", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module rst_ni", false,-1);
        tracep->declBit(c+9315,"opentitan_soc_top debug_module testmode_i", false,-1);
        tracep->declBit(c+737,"opentitan_soc_top debug_module ndmreset_o", false,-1);
        tracep->declBit(c+750,"opentitan_soc_top debug_module dmactive_o", false,-1);
        tracep->declBus(c+4472,"opentitan_soc_top debug_module debug_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top debug_module unavailable_i", false,-1, 0,0);
        tracep->declBit(c+8772,"opentitan_soc_top debug_module tl_d_i\014 a_valid", false,-1);
        tracep->declBus(c+8773,"opentitan_soc_top debug_module tl_d_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8774,"opentitan_soc_top debug_module tl_d_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8775,"opentitan_soc_top debug_module tl_d_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8776,"opentitan_soc_top debug_module tl_d_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8777,"opentitan_soc_top debug_module tl_d_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8778,"opentitan_soc_top debug_module tl_d_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8779,"opentitan_soc_top debug_module tl_d_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8780,"opentitan_soc_top debug_module tl_d_i\014 d_ready", false,-1);
        tracep->declBit(c+8303,"opentitan_soc_top debug_module tl_d_o\014 d_valid", false,-1);
        tracep->declBus(c+8304,"opentitan_soc_top debug_module tl_d_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8305,"opentitan_soc_top debug_module tl_d_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8306,"opentitan_soc_top debug_module tl_d_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8307,"opentitan_soc_top debug_module tl_d_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8308,"opentitan_soc_top debug_module tl_d_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8309,"opentitan_soc_top debug_module tl_d_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8310,"opentitan_soc_top debug_module tl_d_o\014 d_error", false,-1);
        tracep->declBit(c+8311,"opentitan_soc_top debug_module tl_d_o\014 a_ready", false,-1);
        tracep->declBit(c+824,"opentitan_soc_top debug_module tl_h_o\014 a_valid", false,-1);
        tracep->declBus(c+825,"opentitan_soc_top debug_module tl_h_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+826,"opentitan_soc_top debug_module tl_h_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+827,"opentitan_soc_top debug_module tl_h_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+828,"opentitan_soc_top debug_module tl_h_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+829,"opentitan_soc_top debug_module tl_h_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+830,"opentitan_soc_top debug_module tl_h_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+831,"opentitan_soc_top debug_module tl_h_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+832,"opentitan_soc_top debug_module tl_h_o\014 d_ready", false,-1);
        tracep->declBit(c+7530,"opentitan_soc_top debug_module tl_h_i\014 d_valid", false,-1);
        tracep->declBus(c+7531,"opentitan_soc_top debug_module tl_h_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7532,"opentitan_soc_top debug_module tl_h_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7533,"opentitan_soc_top debug_module tl_h_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7534,"opentitan_soc_top debug_module tl_h_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7535,"opentitan_soc_top debug_module tl_h_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7536,"opentitan_soc_top debug_module tl_h_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7537,"opentitan_soc_top debug_module tl_h_i\014 d_error", false,-1);
        tracep->declBit(c+7538,"opentitan_soc_top debug_module tl_h_i\014 a_ready", false,-1);
        tracep->declBit(c+729,"opentitan_soc_top debug_module jtag_req_i\014 tck", false,-1);
        tracep->declBit(c+730,"opentitan_soc_top debug_module jtag_req_i\014 tms", false,-1);
        tracep->declBit(c+731,"opentitan_soc_top debug_module jtag_req_i\014 trst_n", false,-1);
        tracep->declBit(c+732,"opentitan_soc_top debug_module jtag_req_i\014 tdi", false,-1);
        tracep->declBit(c+6913,"opentitan_soc_top debug_module jtag_rsp_o\014 tdo", false,-1);
        tracep->declBit(c+6914,"opentitan_soc_top debug_module jtag_rsp_o\014 tdo_oe", false,-1);
        tracep->declBus(c+9162,"opentitan_soc_top debug_module BusWidth", false,-1, 31,0);
        tracep->declBus(c+8801,"opentitan_soc_top debug_module SelectableHarts", false,-1, 0,0);
        tracep->declBus(c+9316,"opentitan_soc_top debug_module hartinfo(0)\014 zero1", false,-1, 31,24);
        tracep->declBus(c+9317,"opentitan_soc_top debug_module hartinfo(0)\014 nscratch", false,-1, 23,20);
        tracep->declBus(c+9318,"opentitan_soc_top debug_module hartinfo(0)\014 zero0", false,-1, 19,17);
        tracep->declBit(c+9319,"opentitan_soc_top debug_module hartinfo(0)\014 dataaccess", false,-1);
        tracep->declBus(c+9320,"opentitan_soc_top debug_module hartinfo(0)\014 datasize", false,-1, 15,12);
        tracep->declBus(c+9321,"opentitan_soc_top debug_module hartinfo(0)\014 dataaddr", false,-1, 11,0);
        tracep->declBus(c+1017,"opentitan_soc_top debug_module halted", false,-1, 0,0);
        tracep->declBus(c+4840,"opentitan_soc_top debug_module resumeack", false,-1, 0,0);
        tracep->declBus(c+4472,"opentitan_soc_top debug_module haltreq", false,-1, 0,0);
        tracep->declBus(c+4501,"opentitan_soc_top debug_module resumereq", false,-1, 0,0);
        tracep->declBit(c+7178,"opentitan_soc_top debug_module clear_resumeack", false,-1);
        tracep->declBit(c+751,"opentitan_soc_top debug_module cmd_valid", false,-1);
        tracep->declBus(c+752,"opentitan_soc_top debug_module cmd\014 cmdtype", false,-1, 7,0);
        tracep->declBus(c+753,"opentitan_soc_top debug_module cmd\014 control", false,-1, 23,0);
        tracep->declBit(c+7176,"opentitan_soc_top debug_module cmderror_valid", false,-1);
        tracep->declBus(c+7177,"opentitan_soc_top debug_module cmderror", false,-1, 2,0);
        tracep->declBit(c+4874,"opentitan_soc_top debug_module cmdbusy", false,-1);
        tracep->declBus(c+754,"opentitan_soc_top debug_module progbuf(0)", false,-1, 31,0);
        tracep->declBus(c+755,"opentitan_soc_top debug_module progbuf(1)", false,-1, 31,0);
        tracep->declBus(c+756,"opentitan_soc_top debug_module progbuf(2)", false,-1, 31,0);
        tracep->declBus(c+757,"opentitan_soc_top debug_module progbuf(3)", false,-1, 31,0);
        tracep->declBus(c+758,"opentitan_soc_top debug_module progbuf(4)", false,-1, 31,0);
        tracep->declBus(c+759,"opentitan_soc_top debug_module progbuf(5)", false,-1, 31,0);
        tracep->declBus(c+760,"opentitan_soc_top debug_module progbuf(6)", false,-1, 31,0);
        tracep->declBus(c+761,"opentitan_soc_top debug_module progbuf(7)", false,-1, 31,0);
        tracep->declBus(c+762,"opentitan_soc_top debug_module data_csrs_mem(0)", false,-1, 31,0);
        tracep->declBus(c+763,"opentitan_soc_top debug_module data_csrs_mem(1)", false,-1, 31,0);
        tracep->declBus(c+7332,"opentitan_soc_top debug_module data_mem_csrs(0)", false,-1, 31,0);
        tracep->declBus(c+7333,"opentitan_soc_top debug_module data_mem_csrs(1)", false,-1, 31,0);
        tracep->declBit(c+7334,"opentitan_soc_top debug_module data_valid", false,-1);
        tracep->declBus(c+4502,"opentitan_soc_top debug_module hartsel", false,-1, 19,0);
        tracep->declBus(c+764,"opentitan_soc_top debug_module sbaddress_csrs_sba", false,-1, 31,0);
        tracep->declBus(c+7643,"opentitan_soc_top debug_module sbaddress_sba_csrs", false,-1, 31,0);
        tracep->declBit(c+7355,"opentitan_soc_top debug_module sbaddress_write_valid", false,-1);
        tracep->declBit(c+765,"opentitan_soc_top debug_module sbreadonaddr", false,-1);
        tracep->declBit(c+766,"opentitan_soc_top debug_module sbautoincrement", false,-1);
        tracep->declBus(c+767,"opentitan_soc_top debug_module sbaccess", false,-1, 2,0);
        tracep->declBit(c+768,"opentitan_soc_top debug_module sbreadondata", false,-1);
        tracep->declBus(c+769,"opentitan_soc_top debug_module sbdata_write", false,-1, 31,0);
        tracep->declBit(c+7356,"opentitan_soc_top debug_module sbdata_read_valid", false,-1);
        tracep->declBit(c+7357,"opentitan_soc_top debug_module sbdata_write_valid", false,-1);
        tracep->declBus(c+7644,"opentitan_soc_top debug_module sbdata_read", false,-1, 31,0);
        tracep->declBit(c+7645,"opentitan_soc_top debug_module sbdata_valid", false,-1);
        tracep->declBit(c+283,"opentitan_soc_top debug_module sbbusy", false,-1);
        tracep->declBit(c+4503,"opentitan_soc_top debug_module sberror_valid", false,-1);
        tracep->declBus(c+4504,"opentitan_soc_top debug_module sberror", false,-1, 2,0);
        tracep->declBus(c+5463,"opentitan_soc_top debug_module dmi_req\014 addr", false,-1, 6,0);
        tracep->declBus(c+5464,"opentitan_soc_top debug_module dmi_req\014 op", false,-1, 1,0);
        tracep->declBus(c+5465,"opentitan_soc_top debug_module dmi_req\014 data", false,-1, 31,0);
        tracep->declBus(c+6881,"opentitan_soc_top debug_module dmi_rsp\014 data", false,-1, 31,0);
        tracep->declBus(c+6882,"opentitan_soc_top debug_module dmi_rsp\014 resp", false,-1, 1,0);
        tracep->declBit(c+8598,"opentitan_soc_top debug_module dmi_req_valid", false,-1);
        tracep->declBit(c+4875,"opentitan_soc_top debug_module dmi_req_ready", false,-1);
        tracep->declBit(c+6878,"opentitan_soc_top debug_module dmi_rsp_valid", false,-1);
        tracep->declBit(c+8599,"opentitan_soc_top debug_module dmi_rsp_ready", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module dmi_rst_n", false,-1);
        tracep->declBus(c+9316,"opentitan_soc_top debug_module DebugHartInfo\014 zero1", false,-1, 31,24);
        tracep->declBus(c+9317,"opentitan_soc_top debug_module DebugHartInfo\014 nscratch", false,-1, 23,20);
        tracep->declBus(c+9318,"opentitan_soc_top debug_module DebugHartInfo\014 zero0", false,-1, 19,17);
        tracep->declBit(c+9319,"opentitan_soc_top debug_module DebugHartInfo\014 dataaccess", false,-1);
        tracep->declBus(c+9320,"opentitan_soc_top debug_module DebugHartInfo\014 datasize", false,-1, 15,12);
        tracep->declBus(c+9321,"opentitan_soc_top debug_module DebugHartInfo\014 dataaddr", false,-1, 11,0);
        tracep->declBit(c+833,"opentitan_soc_top debug_module host_req", false,-1);
        tracep->declBus(c+764,"opentitan_soc_top debug_module host_add", false,-1, 31,0);
        tracep->declBit(c+8600,"opentitan_soc_top debug_module host_we", false,-1);
        tracep->declBus(c+769,"opentitan_soc_top debug_module host_wdata", false,-1, 31,0);
        tracep->declBus(c+834,"opentitan_soc_top debug_module host_be", false,-1, 3,0);
        tracep->declBit(c+7646,"opentitan_soc_top debug_module host_gnt", false,-1);
        tracep->declBit(c+7645,"opentitan_soc_top debug_module host_r_valid", false,-1);
        tracep->declBus(c+7644,"opentitan_soc_top debug_module host_r_rdata", false,-1, 31,0);
        tracep->declBit(c+7647,"opentitan_soc_top debug_module host_r_err", false,-1);
        tracep->declBus(c+9322,"opentitan_soc_top debug_module AddressWidthWords", false,-1, 31,0);
        tracep->declBit(c+685,"opentitan_soc_top debug_module req", false,-1);
        tracep->declBit(c+71,"opentitan_soc_top debug_module we", false,-1);
        tracep->declBus(c+9076,"opentitan_soc_top debug_module be", false,-1, 3,0);
        tracep->declBus(c+72,"opentitan_soc_top debug_module wdata", false,-1, 31,0);
        tracep->declBus(c+8601,"opentitan_soc_top debug_module rdata", false,-1, 31,0);
        tracep->declBit(c+579,"opentitan_soc_top debug_module rvalid", false,-1);
        tracep->declBus(c+73,"opentitan_soc_top debug_module addr_b", false,-1, 31,0);
        tracep->declBus(c+74,"opentitan_soc_top debug_module addr_w", false,-1, 29,0);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module i_dm_csrs NrHarts", false,-1, 31,0);
        tracep->declBus(c+9160,"opentitan_soc_top debug_module i_dm_csrs BusWidth", false,-1, 31,0);
        tracep->declBus(c+8801,"opentitan_soc_top debug_module i_dm_csrs SelectableHarts", false,-1, 0,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module i_dm_csrs clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module i_dm_csrs rst_ni", false,-1);
        tracep->declBit(c+9315,"opentitan_soc_top debug_module i_dm_csrs testmode_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module i_dm_csrs dmi_rst_ni", false,-1);
        tracep->declBit(c+8598,"opentitan_soc_top debug_module i_dm_csrs dmi_req_valid_i", false,-1);
        tracep->declBit(c+4875,"opentitan_soc_top debug_module i_dm_csrs dmi_req_ready_o", false,-1);
        tracep->declBus(c+5463,"opentitan_soc_top debug_module i_dm_csrs dmi_req_i\014 addr", false,-1, 6,0);
        tracep->declBus(c+5464,"opentitan_soc_top debug_module i_dm_csrs dmi_req_i\014 op", false,-1, 1,0);
        tracep->declBus(c+5465,"opentitan_soc_top debug_module i_dm_csrs dmi_req_i\014 data", false,-1, 31,0);
        tracep->declBit(c+6878,"opentitan_soc_top debug_module i_dm_csrs dmi_resp_valid_o", false,-1);
        tracep->declBit(c+8599,"opentitan_soc_top debug_module i_dm_csrs dmi_resp_ready_i", false,-1);
        tracep->declBus(c+6881,"opentitan_soc_top debug_module i_dm_csrs dmi_resp_o\014 data", false,-1, 31,0);
        tracep->declBus(c+6882,"opentitan_soc_top debug_module i_dm_csrs dmi_resp_o\014 resp", false,-1, 1,0);
        tracep->declBit(c+737,"opentitan_soc_top debug_module i_dm_csrs ndmreset_o", false,-1);
        tracep->declBit(c+750,"opentitan_soc_top debug_module i_dm_csrs dmactive_o", false,-1);
        tracep->declBus(c+9316,"opentitan_soc_top debug_module i_dm_csrs hartinfo_i(0)\014 zero1", false,-1, 31,24);
        tracep->declBus(c+9317,"opentitan_soc_top debug_module i_dm_csrs hartinfo_i(0)\014 nscratch", false,-1, 23,20);
        tracep->declBus(c+9318,"opentitan_soc_top debug_module i_dm_csrs hartinfo_i(0)\014 zero0", false,-1, 19,17);
        tracep->declBit(c+9319,"opentitan_soc_top debug_module i_dm_csrs hartinfo_i(0)\014 dataaccess", false,-1);
        tracep->declBus(c+9320,"opentitan_soc_top debug_module i_dm_csrs hartinfo_i(0)\014 datasize", false,-1, 15,12);
        tracep->declBus(c+9321,"opentitan_soc_top debug_module i_dm_csrs hartinfo_i(0)\014 dataaddr", false,-1, 11,0);
        tracep->declBus(c+1017,"opentitan_soc_top debug_module i_dm_csrs halted_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top debug_module i_dm_csrs unavailable_i", false,-1, 0,0);
        tracep->declBus(c+4840,"opentitan_soc_top debug_module i_dm_csrs resumeack_i", false,-1, 0,0);
        tracep->declBus(c+4502,"opentitan_soc_top debug_module i_dm_csrs hartsel_o", false,-1, 19,0);
        tracep->declBus(c+4472,"opentitan_soc_top debug_module i_dm_csrs haltreq_o", false,-1, 0,0);
        tracep->declBus(c+4501,"opentitan_soc_top debug_module i_dm_csrs resumereq_o", false,-1, 0,0);
        tracep->declBit(c+7178,"opentitan_soc_top debug_module i_dm_csrs clear_resumeack_o", false,-1);
        tracep->declBit(c+751,"opentitan_soc_top debug_module i_dm_csrs cmd_valid_o", false,-1);
        tracep->declBus(c+752,"opentitan_soc_top debug_module i_dm_csrs cmd_o\014 cmdtype", false,-1, 7,0);
        tracep->declBus(c+753,"opentitan_soc_top debug_module i_dm_csrs cmd_o\014 control", false,-1, 23,0);
        tracep->declBit(c+7176,"opentitan_soc_top debug_module i_dm_csrs cmderror_valid_i", false,-1);
        tracep->declBus(c+7177,"opentitan_soc_top debug_module i_dm_csrs cmderror_i", false,-1, 2,0);
        tracep->declBit(c+4874,"opentitan_soc_top debug_module i_dm_csrs cmdbusy_i", false,-1);
        tracep->declBus(c+754,"opentitan_soc_top debug_module i_dm_csrs progbuf_o(0)", false,-1, 31,0);
        tracep->declBus(c+755,"opentitan_soc_top debug_module i_dm_csrs progbuf_o(1)", false,-1, 31,0);
        tracep->declBus(c+756,"opentitan_soc_top debug_module i_dm_csrs progbuf_o(2)", false,-1, 31,0);
        tracep->declBus(c+757,"opentitan_soc_top debug_module i_dm_csrs progbuf_o(3)", false,-1, 31,0);
        tracep->declBus(c+758,"opentitan_soc_top debug_module i_dm_csrs progbuf_o(4)", false,-1, 31,0);
        tracep->declBus(c+759,"opentitan_soc_top debug_module i_dm_csrs progbuf_o(5)", false,-1, 31,0);
        tracep->declBus(c+760,"opentitan_soc_top debug_module i_dm_csrs progbuf_o(6)", false,-1, 31,0);
        tracep->declBus(c+761,"opentitan_soc_top debug_module i_dm_csrs progbuf_o(7)", false,-1, 31,0);
        tracep->declBus(c+762,"opentitan_soc_top debug_module i_dm_csrs data_o(0)", false,-1, 31,0);
        tracep->declBus(c+763,"opentitan_soc_top debug_module i_dm_csrs data_o(1)", false,-1, 31,0);
        tracep->declBus(c+7332,"opentitan_soc_top debug_module i_dm_csrs data_i(0)", false,-1, 31,0);
        tracep->declBus(c+7333,"opentitan_soc_top debug_module i_dm_csrs data_i(1)", false,-1, 31,0);
        tracep->declBit(c+7334,"opentitan_soc_top debug_module i_dm_csrs data_valid_i", false,-1);
        tracep->declBus(c+764,"opentitan_soc_top debug_module i_dm_csrs sbaddress_o", false,-1, 31,0);
        tracep->declBus(c+7643,"opentitan_soc_top debug_module i_dm_csrs sbaddress_i", false,-1, 31,0);
        tracep->declBit(c+7355,"opentitan_soc_top debug_module i_dm_csrs sbaddress_write_valid_o", false,-1);
        tracep->declBit(c+765,"opentitan_soc_top debug_module i_dm_csrs sbreadonaddr_o", false,-1);
        tracep->declBit(c+766,"opentitan_soc_top debug_module i_dm_csrs sbautoincrement_o", false,-1);
        tracep->declBus(c+767,"opentitan_soc_top debug_module i_dm_csrs sbaccess_o", false,-1, 2,0);
        tracep->declBit(c+768,"opentitan_soc_top debug_module i_dm_csrs sbreadondata_o", false,-1);
        tracep->declBus(c+769,"opentitan_soc_top debug_module i_dm_csrs sbdata_o", false,-1, 31,0);
        tracep->declBit(c+7356,"opentitan_soc_top debug_module i_dm_csrs sbdata_read_valid_o", false,-1);
        tracep->declBit(c+7357,"opentitan_soc_top debug_module i_dm_csrs sbdata_write_valid_o", false,-1);
        tracep->declBus(c+7644,"opentitan_soc_top debug_module i_dm_csrs sbdata_i", false,-1, 31,0);
        tracep->declBit(c+7645,"opentitan_soc_top debug_module i_dm_csrs sbdata_valid_i", false,-1);
        tracep->declBit(c+283,"opentitan_soc_top debug_module i_dm_csrs sbbusy_i", false,-1);
        tracep->declBit(c+4503,"opentitan_soc_top debug_module i_dm_csrs sberror_valid_i", false,-1);
        tracep->declBus(c+4504,"opentitan_soc_top debug_module i_dm_csrs sberror_i", false,-1, 2,0);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module i_dm_csrs HartSelLen", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top debug_module i_dm_csrs NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+5464,"opentitan_soc_top debug_module i_dm_csrs dtm_op", false,-1, 1,0);
        tracep->declBus(c+7358,"opentitan_soc_top debug_module i_dm_csrs resp_queue_data", false,-1, 31,0);
        tracep->declBus(c+9323,"opentitan_soc_top debug_module i_dm_csrs DataEnd", false,-1, 7,0);
        tracep->declBus(c+9324,"opentitan_soc_top debug_module i_dm_csrs ProgBufEnd", false,-1, 7,0);
        tracep->declBus(c+4505,"opentitan_soc_top debug_module i_dm_csrs haltsum0", false,-1, 31,0);
        tracep->declBus(c+4506,"opentitan_soc_top debug_module i_dm_csrs haltsum1", false,-1, 31,0);
        tracep->declBus(c+4507,"opentitan_soc_top debug_module i_dm_csrs haltsum2", false,-1, 31,0);
        tracep->declBus(c+5458,"opentitan_soc_top debug_module i_dm_csrs haltsum3", false,-1, 31,0);
        tracep->declBus(c+4508,"opentitan_soc_top debug_module i_dm_csrs halted", false,-1, 31,0);
        tracep->declBus(c+4509,"opentitan_soc_top debug_module i_dm_csrs halted_reshaped0(0)", false,-1, 31,0);
        tracep->declBus(c+4510,"opentitan_soc_top debug_module i_dm_csrs halted_reshaped1(0)", false,-1, 31,0);
        tracep->declBus(c+4511,"opentitan_soc_top debug_module i_dm_csrs halted_reshaped2(0)", false,-1, 31,0);
        tracep->declBus(c+4512,"opentitan_soc_top debug_module i_dm_csrs halted_flat1", false,-1, 31,0);
        tracep->declBus(c+4513,"opentitan_soc_top debug_module i_dm_csrs halted_flat2", false,-1, 31,0);
        tracep->declBus(c+5459,"opentitan_soc_top debug_module i_dm_csrs halted_flat3", false,-1, 31,0);
        tracep->declBus(c+4514,"opentitan_soc_top debug_module i_dm_csrs hartsel_idx0", false,-1, 14,0);
        tracep->declBus(c+4515,"opentitan_soc_top debug_module i_dm_csrs hartsel_idx1", false,-1, 9,0);
        tracep->declBus(c+4516,"opentitan_soc_top debug_module i_dm_csrs hartsel_idx2", false,-1, 4,0);
        tracep->declBus(c+7359,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 zero1", false,-1, 31,23);
        tracep->declBit(c+7360,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 impebreak", false,-1);
        tracep->declBus(c+7361,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 zero0", false,-1, 21,20);
        tracep->declBit(c+7362,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 allhavereset", false,-1);
        tracep->declBit(c+7363,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 anyhavereset", false,-1);
        tracep->declBit(c+7364,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 allresumeack", false,-1);
        tracep->declBit(c+7365,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 anyresumeack", false,-1);
        tracep->declBit(c+7366,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 allnonexistent", false,-1);
        tracep->declBit(c+7367,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 anynonexistent", false,-1);
        tracep->declBit(c+7368,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 allunavail", false,-1);
        tracep->declBit(c+7369,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 anyunavail", false,-1);
        tracep->declBit(c+7370,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 allrunning", false,-1);
        tracep->declBit(c+7371,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 anyrunning", false,-1);
        tracep->declBit(c+7372,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 allhalted", false,-1);
        tracep->declBit(c+7373,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 anyhalted", false,-1);
        tracep->declBit(c+7374,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 authenticated", false,-1);
        tracep->declBit(c+7375,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 authbusy", false,-1);
        tracep->declBit(c+7376,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 hasresethaltreq", false,-1);
        tracep->declBit(c+7377,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 devtreevalid", false,-1);
        tracep->declBus(c+7378,"opentitan_soc_top debug_module i_dm_csrs dmstatus\014 version", false,-1, 3,0);
        tracep->declBit(c+7179,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_d\014 haltreq", false,-1);
        tracep->declBit(c+7180,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_d\014 resumereq", false,-1);
        tracep->declBit(c+7181,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_d\014 hartreset", false,-1);
        tracep->declBit(c+7182,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_d\014 ackhavereset", false,-1);
        tracep->declBit(c+7183,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_d\014 zero1", false,-1);
        tracep->declBit(c+7184,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_d\014 hasel", false,-1);
        tracep->declBus(c+7185,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_d\014 hartsello", false,-1, 25,16);
        tracep->declBus(c+7186,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_d\014 hartselhi", false,-1, 15,6);
        tracep->declBus(c+7187,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_d\014 zero0", false,-1, 5,4);
        tracep->declBit(c+7188,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_d\014 setresethaltreq", false,-1);
        tracep->declBit(c+7189,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_d\014 clrresethaltreq", false,-1);
        tracep->declBit(c+7190,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_d\014 ndmreset", false,-1);
        tracep->declBit(c+7191,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_d\014 dmactive", false,-1);
        tracep->declBit(c+770,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_q\014 haltreq", false,-1);
        tracep->declBit(c+771,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_q\014 resumereq", false,-1);
        tracep->declBit(c+772,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_q\014 hartreset", false,-1);
        tracep->declBit(c+773,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_q\014 ackhavereset", false,-1);
        tracep->declBit(c+774,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_q\014 zero1", false,-1);
        tracep->declBit(c+775,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_q\014 hasel", false,-1);
        tracep->declBus(c+776,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_q\014 hartsello", false,-1, 25,16);
        tracep->declBus(c+777,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_q\014 hartselhi", false,-1, 15,6);
        tracep->declBus(c+778,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_q\014 zero0", false,-1, 5,4);
        tracep->declBit(c+779,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_q\014 setresethaltreq", false,-1);
        tracep->declBit(c+780,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_q\014 clrresethaltreq", false,-1);
        tracep->declBit(c+781,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_q\014 ndmreset", false,-1);
        tracep->declBit(c+782,"opentitan_soc_top debug_module i_dm_csrs dmcontrol_q\014 dmactive", false,-1);
        tracep->declBus(c+7379,"opentitan_soc_top debug_module i_dm_csrs abstractcs\014 zero3", false,-1, 31,29);
        tracep->declBus(c+7380,"opentitan_soc_top debug_module i_dm_csrs abstractcs\014 progbufsize", false,-1, 28,24);
        tracep->declBus(c+7381,"opentitan_soc_top debug_module i_dm_csrs abstractcs\014 zero2", false,-1, 23,13);
        tracep->declBit(c+7382,"opentitan_soc_top debug_module i_dm_csrs abstractcs\014 busy", false,-1);
        tracep->declBit(c+7383,"opentitan_soc_top debug_module i_dm_csrs abstractcs\014 zero1", false,-1);
        tracep->declBus(c+7384,"opentitan_soc_top debug_module i_dm_csrs abstractcs\014 cmderr", false,-1, 2,0);
        tracep->declBus(c+7385,"opentitan_soc_top debug_module i_dm_csrs abstractcs\014 zero0", false,-1, 7,4);
        tracep->declBus(c+7386,"opentitan_soc_top debug_module i_dm_csrs abstractcs\014 datacount", false,-1, 3,0);
        tracep->declBus(c+7192,"opentitan_soc_top debug_module i_dm_csrs cmderr_d", false,-1, 2,0);
        tracep->declBus(c+783,"opentitan_soc_top debug_module i_dm_csrs cmderr_q", false,-1, 2,0);
        tracep->declBus(c+7193,"opentitan_soc_top debug_module i_dm_csrs command_d\014 cmdtype", false,-1, 7,0);
        tracep->declBus(c+7194,"opentitan_soc_top debug_module i_dm_csrs command_d\014 control", false,-1, 23,0);
        tracep->declBus(c+752,"opentitan_soc_top debug_module i_dm_csrs command_q\014 cmdtype", false,-1, 7,0);
        tracep->declBus(c+753,"opentitan_soc_top debug_module i_dm_csrs command_q\014 control", false,-1, 23,0);
        tracep->declBit(c+7387,"opentitan_soc_top debug_module i_dm_csrs cmd_valid_d", false,-1);
        tracep->declBit(c+751,"opentitan_soc_top debug_module i_dm_csrs cmd_valid_q", false,-1);
        tracep->declBus(c+7195,"opentitan_soc_top debug_module i_dm_csrs abstractauto_d\014 autoexecprogbuf", false,-1, 31,16);
        tracep->declBus(c+7196,"opentitan_soc_top debug_module i_dm_csrs abstractauto_d\014 zero0", false,-1, 15,12);
        tracep->declBus(c+7197,"opentitan_soc_top debug_module i_dm_csrs abstractauto_d\014 autoexecdata", false,-1, 11,0);
        tracep->declBus(c+784,"opentitan_soc_top debug_module i_dm_csrs abstractauto_q\014 autoexecprogbuf", false,-1, 31,16);
        tracep->declBus(c+785,"opentitan_soc_top debug_module i_dm_csrs abstractauto_q\014 zero0", false,-1, 15,12);
        tracep->declBus(c+786,"opentitan_soc_top debug_module i_dm_csrs abstractauto_q\014 autoexecdata", false,-1, 11,0);
        tracep->declBus(c+6919,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sbversion", false,-1, 31,29);
        tracep->declBus(c+6920,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 zero0", false,-1, 28,23);
        tracep->declBit(c+6921,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sbbusyerror", false,-1);
        tracep->declBit(c+6922,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sbbusy", false,-1);
        tracep->declBit(c+6923,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sbreadonaddr", false,-1);
        tracep->declBus(c+6924,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sbaccess", false,-1, 19,17);
        tracep->declBit(c+6925,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sbautoincrement", false,-1);
        tracep->declBit(c+6926,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sbreadondata", false,-1);
        tracep->declBus(c+6927,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sberror", false,-1, 14,12);
        tracep->declBus(c+6928,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sbasize", false,-1, 11,5);
        tracep->declBit(c+6929,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sbaccess128", false,-1);
        tracep->declBit(c+6930,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sbaccess64", false,-1);
        tracep->declBit(c+6931,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sbaccess32", false,-1);
        tracep->declBit(c+6932,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sbaccess16", false,-1);
        tracep->declBit(c+6933,"opentitan_soc_top debug_module i_dm_csrs sbcs_d\014 sbaccess8", false,-1);
        tracep->declBus(c+787,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sbversion", false,-1, 31,29);
        tracep->declBus(c+788,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 zero0", false,-1, 28,23);
        tracep->declBit(c+789,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sbbusyerror", false,-1);
        tracep->declBit(c+790,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sbbusy", false,-1);
        tracep->declBit(c+791,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sbreadonaddr", false,-1);
        tracep->declBus(c+767,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sbaccess", false,-1, 19,17);
        tracep->declBit(c+792,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sbautoincrement", false,-1);
        tracep->declBit(c+793,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sbreadondata", false,-1);
        tracep->declBus(c+794,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sberror", false,-1, 14,12);
        tracep->declBus(c+795,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sbasize", false,-1, 11,5);
        tracep->declBit(c+796,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sbaccess128", false,-1);
        tracep->declBit(c+797,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sbaccess64", false,-1);
        tracep->declBit(c+798,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sbaccess32", false,-1);
        tracep->declBit(c+799,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sbaccess16", false,-1);
        tracep->declBit(c+800,"opentitan_soc_top debug_module i_dm_csrs sbcs_q\014 sbaccess8", false,-1);
        tracep->declQuad(c+7648,"opentitan_soc_top debug_module i_dm_csrs sbaddr_d", false,-1, 63,0);
        tracep->declQuad(c+801,"opentitan_soc_top debug_module i_dm_csrs sbaddr_q", false,-1, 63,0);
        tracep->declQuad(c+7650,"opentitan_soc_top debug_module i_dm_csrs sbdata_d", false,-1, 63,0);
        tracep->declQuad(c+803,"opentitan_soc_top debug_module i_dm_csrs sbdata_q", false,-1, 63,0);
        tracep->declBus(c+7198,"opentitan_soc_top debug_module i_dm_csrs havereset_d", false,-1, 0,0);
        tracep->declBus(c+4841,"opentitan_soc_top debug_module i_dm_csrs havereset_q", false,-1, 0,0);
        tracep->declBus(c+7347,"opentitan_soc_top debug_module i_dm_csrs progbuf_d(0)", false,-1, 31,0);
        tracep->declBus(c+7348,"opentitan_soc_top debug_module i_dm_csrs progbuf_d(1)", false,-1, 31,0);
        tracep->declBus(c+7349,"opentitan_soc_top debug_module i_dm_csrs progbuf_d(2)", false,-1, 31,0);
        tracep->declBus(c+7350,"opentitan_soc_top debug_module i_dm_csrs progbuf_d(3)", false,-1, 31,0);
        tracep->declBus(c+7351,"opentitan_soc_top debug_module i_dm_csrs progbuf_d(4)", false,-1, 31,0);
        tracep->declBus(c+7352,"opentitan_soc_top debug_module i_dm_csrs progbuf_d(5)", false,-1, 31,0);
        tracep->declBus(c+7353,"opentitan_soc_top debug_module i_dm_csrs progbuf_d(6)", false,-1, 31,0);
        tracep->declBus(c+7354,"opentitan_soc_top debug_module i_dm_csrs progbuf_d(7)", false,-1, 31,0);
        tracep->declBus(c+754,"opentitan_soc_top debug_module i_dm_csrs progbuf_q(0)", false,-1, 31,0);
        tracep->declBus(c+755,"opentitan_soc_top debug_module i_dm_csrs progbuf_q(1)", false,-1, 31,0);
        tracep->declBus(c+756,"opentitan_soc_top debug_module i_dm_csrs progbuf_q(2)", false,-1, 31,0);
        tracep->declBus(c+757,"opentitan_soc_top debug_module i_dm_csrs progbuf_q(3)", false,-1, 31,0);
        tracep->declBus(c+758,"opentitan_soc_top debug_module i_dm_csrs progbuf_q(4)", false,-1, 31,0);
        tracep->declBus(c+759,"opentitan_soc_top debug_module i_dm_csrs progbuf_q(5)", false,-1, 31,0);
        tracep->declBus(c+760,"opentitan_soc_top debug_module i_dm_csrs progbuf_q(6)", false,-1, 31,0);
        tracep->declBus(c+761,"opentitan_soc_top debug_module i_dm_csrs progbuf_q(7)", false,-1, 31,0);
        tracep->declBus(c+8602,"opentitan_soc_top debug_module i_dm_csrs data_d(0)", false,-1, 31,0);
        tracep->declBus(c+8603,"opentitan_soc_top debug_module i_dm_csrs data_d(1)", false,-1, 31,0);
        tracep->declBus(c+762,"opentitan_soc_top debug_module i_dm_csrs data_q(0)", false,-1, 31,0);
        tracep->declBus(c+763,"opentitan_soc_top debug_module i_dm_csrs data_q(1)", false,-1, 31,0);
        tracep->declBus(c+4517,"opentitan_soc_top debug_module i_dm_csrs selected_hart", false,-1, 0,0);
        tracep->declBus(c+7199,"opentitan_soc_top debug_module i_dm_csrs havereset_d_aligned", false,-1, 1,0);
        tracep->declBus(c+4842,"opentitan_soc_top debug_module i_dm_csrs havereset_q_aligned", false,-1, 1,0);
        tracep->declBus(c+4843,"opentitan_soc_top debug_module i_dm_csrs resumeack_aligned", false,-1, 1,0);
        tracep->declBus(c+8813,"opentitan_soc_top debug_module i_dm_csrs unavailable_aligned", false,-1, 1,0);
        tracep->declBus(c+1018,"opentitan_soc_top debug_module i_dm_csrs halted_aligned", false,-1, 1,0);
        tracep->declBus(c+75,"opentitan_soc_top debug_module i_dm_csrs hartinfo_aligned(0)\014 zero1", false,-1, 31,24);
        tracep->declBus(c+76,"opentitan_soc_top debug_module i_dm_csrs hartinfo_aligned(0)\014 nscratch", false,-1, 23,20);
        tracep->declBus(c+77,"opentitan_soc_top debug_module i_dm_csrs hartinfo_aligned(0)\014 zero0", false,-1, 19,17);
        tracep->declBit(c+78,"opentitan_soc_top debug_module i_dm_csrs hartinfo_aligned(0)\014 dataaccess", false,-1);
        tracep->declBus(c+79,"opentitan_soc_top debug_module i_dm_csrs hartinfo_aligned(0)\014 datasize", false,-1, 15,12);
        tracep->declBus(c+80,"opentitan_soc_top debug_module i_dm_csrs hartinfo_aligned(0)\014 dataaddr", false,-1, 11,0);
        tracep->declBus(c+81,"opentitan_soc_top debug_module i_dm_csrs hartinfo_aligned(1)\014 zero1", false,-1, 31,24);
        tracep->declBus(c+82,"opentitan_soc_top debug_module i_dm_csrs hartinfo_aligned(1)\014 nscratch", false,-1, 23,20);
        tracep->declBus(c+83,"opentitan_soc_top debug_module i_dm_csrs hartinfo_aligned(1)\014 zero0", false,-1, 19,17);
        tracep->declBit(c+84,"opentitan_soc_top debug_module i_dm_csrs hartinfo_aligned(1)\014 dataaccess", false,-1);
        tracep->declBus(c+85,"opentitan_soc_top debug_module i_dm_csrs hartinfo_aligned(1)\014 datasize", false,-1, 15,12);
        tracep->declBus(c+86,"opentitan_soc_top debug_module i_dm_csrs hartinfo_aligned(1)\014 dataaddr", false,-1, 11,0);
        tracep->declBus(c+6934,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sbversion", false,-1, 31,29);
        tracep->declBus(c+6935,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 zero0", false,-1, 28,23);
        tracep->declBit(c+6936,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sbbusyerror", false,-1);
        tracep->declBit(c+6937,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sbbusy", false,-1);
        tracep->declBit(c+6938,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sbreadonaddr", false,-1);
        tracep->declBus(c+6939,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sbaccess", false,-1, 19,17);
        tracep->declBit(c+6940,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sbautoincrement", false,-1);
        tracep->declBit(c+6941,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sbreadondata", false,-1);
        tracep->declBus(c+6942,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sberror", false,-1, 14,12);
        tracep->declBus(c+6943,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sbasize", false,-1, 11,5);
        tracep->declBit(c+6944,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sbaccess128", false,-1);
        tracep->declBit(c+6945,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sbaccess64", false,-1);
        tracep->declBit(c+6946,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sbaccess32", false,-1);
        tracep->declBit(c+6947,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sbaccess16", false,-1);
        tracep->declBit(c+6948,"opentitan_soc_top debug_module i_dm_csrs sbcs\014 sbaccess8", false,-1);
        tracep->declBit(c+7200,"opentitan_soc_top debug_module i_dm_csrs dmcontrol\014 haltreq", false,-1);
        tracep->declBit(c+7201,"opentitan_soc_top debug_module i_dm_csrs dmcontrol\014 resumereq", false,-1);
        tracep->declBit(c+7202,"opentitan_soc_top debug_module i_dm_csrs dmcontrol\014 hartreset", false,-1);
        tracep->declBit(c+7203,"opentitan_soc_top debug_module i_dm_csrs dmcontrol\014 ackhavereset", false,-1);
        tracep->declBit(c+7204,"opentitan_soc_top debug_module i_dm_csrs dmcontrol\014 zero1", false,-1);
        tracep->declBit(c+7205,"opentitan_soc_top debug_module i_dm_csrs dmcontrol\014 hasel", false,-1);
        tracep->declBus(c+7206,"opentitan_soc_top debug_module i_dm_csrs dmcontrol\014 hartsello", false,-1, 25,16);
        tracep->declBus(c+7207,"opentitan_soc_top debug_module i_dm_csrs dmcontrol\014 hartselhi", false,-1, 15,6);
        tracep->declBus(c+7208,"opentitan_soc_top debug_module i_dm_csrs dmcontrol\014 zero0", false,-1, 5,4);
        tracep->declBit(c+7209,"opentitan_soc_top debug_module i_dm_csrs dmcontrol\014 setresethaltreq", false,-1);
        tracep->declBit(c+7210,"opentitan_soc_top debug_module i_dm_csrs dmcontrol\014 clrresethaltreq", false,-1);
        tracep->declBit(c+7211,"opentitan_soc_top debug_module i_dm_csrs dmcontrol\014 ndmreset", false,-1);
        tracep->declBit(c+7212,"opentitan_soc_top debug_module i_dm_csrs dmcontrol\014 dmactive", false,-1);
        tracep->declBus(c+7213,"opentitan_soc_top debug_module i_dm_csrs a_abstractcs\014 zero3", false,-1, 31,29);
        tracep->declBus(c+7214,"opentitan_soc_top debug_module i_dm_csrs a_abstractcs\014 progbufsize", false,-1, 28,24);
        tracep->declBus(c+7215,"opentitan_soc_top debug_module i_dm_csrs a_abstractcs\014 zero2", false,-1, 23,13);
        tracep->declBit(c+7216,"opentitan_soc_top debug_module i_dm_csrs a_abstractcs\014 busy", false,-1);
        tracep->declBit(c+7217,"opentitan_soc_top debug_module i_dm_csrs a_abstractcs\014 zero1", false,-1);
        tracep->declBus(c+7218,"opentitan_soc_top debug_module i_dm_csrs a_abstractcs\014 cmderr", false,-1, 2,0);
        tracep->declBus(c+7219,"opentitan_soc_top debug_module i_dm_csrs a_abstractcs\014 zero0", false,-1, 7,4);
        tracep->declBus(c+7220,"opentitan_soc_top debug_module i_dm_csrs a_abstractcs\014 datacount", false,-1, 3,0);
        tracep->declBus(c+7388,"opentitan_soc_top debug_module i_dm_csrs autoexecdata_idx", false,-1, 4,0);
        tracep->declBit(c+9315,"opentitan_soc_top debug_module i_dm_csrs unused_testmode", false,-1);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module i_dm_csrs p_reduction1 unnamedblk1 k", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module i_dm_csrs p_reduction2 unnamedblk2 k", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module i_dm_csrs p_reduction3 unnamedblk3 k", false,-1, 31,0);
        tracep->declBus(c+9160,"opentitan_soc_top debug_module i_dm_csrs i_fifo Width", false,-1, 31,0);
        tracep->declBit(c+8788,"opentitan_soc_top debug_module i_dm_csrs i_fifo Pass", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top debug_module i_dm_csrs i_fifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top debug_module i_dm_csrs i_fifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module i_dm_csrs i_fifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module i_dm_csrs i_fifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module i_dm_csrs i_fifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top debug_module i_dm_csrs i_fifo clr_i", false,-1);
        tracep->declBit(c+8598,"opentitan_soc_top debug_module i_dm_csrs i_fifo wvalid_i", false,-1);
        tracep->declBit(c+4875,"opentitan_soc_top debug_module i_dm_csrs i_fifo wready_o", false,-1);
        tracep->declBus(c+7358,"opentitan_soc_top debug_module i_dm_csrs i_fifo wdata_i", false,-1, 31,0);
        tracep->declBit(c+6878,"opentitan_soc_top debug_module i_dm_csrs i_fifo rvalid_o", false,-1);
        tracep->declBit(c+8599,"opentitan_soc_top debug_module i_dm_csrs i_fifo rready_i", false,-1);
        tracep->declBus(c+8604,"opentitan_soc_top debug_module i_dm_csrs i_fifo rdata_o", false,-1, 31,0);
        tracep->declBus(c+8605,"opentitan_soc_top debug_module i_dm_csrs i_fifo depth_o", false,-1, 1,0);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+4848,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+4844,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+8606,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+8607,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+6879,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+4876,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+6879,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+4849,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+4845,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+4850,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+4846,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+8608,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo storage(0)", false,-1, 31,0);
        tracep->declBus(c+8609,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo storage(1)", false,-1, 31,0);
        tracep->declBus(c+8610,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo storage_rdata", false,-1, 31,0);
        tracep->declBus(c+8610,"opentitan_soc_top debug_module i_dm_csrs i_fifo gen_normal_fifo rdata_int", false,-1, 31,0);
        tracep->declBus(c+9160,"opentitan_soc_top debug_module i_dm_sba BusWidth", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module i_dm_sba clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module i_dm_sba rst_ni", false,-1);
        tracep->declBit(c+750,"opentitan_soc_top debug_module i_dm_sba dmactive_i", false,-1);
        tracep->declBit(c+833,"opentitan_soc_top debug_module i_dm_sba master_req_o", false,-1);
        tracep->declBus(c+764,"opentitan_soc_top debug_module i_dm_sba master_add_o", false,-1, 31,0);
        tracep->declBit(c+8600,"opentitan_soc_top debug_module i_dm_sba master_we_o", false,-1);
        tracep->declBus(c+769,"opentitan_soc_top debug_module i_dm_sba master_wdata_o", false,-1, 31,0);
        tracep->declBus(c+834,"opentitan_soc_top debug_module i_dm_sba master_be_o", false,-1, 3,0);
        tracep->declBit(c+7646,"opentitan_soc_top debug_module i_dm_sba master_gnt_i", false,-1);
        tracep->declBit(c+7645,"opentitan_soc_top debug_module i_dm_sba master_r_valid_i", false,-1);
        tracep->declBus(c+7644,"opentitan_soc_top debug_module i_dm_sba master_r_rdata_i", false,-1, 31,0);
        tracep->declBus(c+764,"opentitan_soc_top debug_module i_dm_sba sbaddress_i", false,-1, 31,0);
        tracep->declBit(c+7355,"opentitan_soc_top debug_module i_dm_sba sbaddress_write_valid_i", false,-1);
        tracep->declBit(c+765,"opentitan_soc_top debug_module i_dm_sba sbreadonaddr_i", false,-1);
        tracep->declBus(c+7643,"opentitan_soc_top debug_module i_dm_sba sbaddress_o", false,-1, 31,0);
        tracep->declBit(c+766,"opentitan_soc_top debug_module i_dm_sba sbautoincrement_i", false,-1);
        tracep->declBus(c+767,"opentitan_soc_top debug_module i_dm_sba sbaccess_i", false,-1, 2,0);
        tracep->declBit(c+768,"opentitan_soc_top debug_module i_dm_sba sbreadondata_i", false,-1);
        tracep->declBus(c+769,"opentitan_soc_top debug_module i_dm_sba sbdata_i", false,-1, 31,0);
        tracep->declBit(c+7356,"opentitan_soc_top debug_module i_dm_sba sbdata_read_valid_i", false,-1);
        tracep->declBit(c+7357,"opentitan_soc_top debug_module i_dm_sba sbdata_write_valid_i", false,-1);
        tracep->declBus(c+7644,"opentitan_soc_top debug_module i_dm_sba sbdata_o", false,-1, 31,0);
        tracep->declBit(c+7645,"opentitan_soc_top debug_module i_dm_sba sbdata_valid_o", false,-1);
        tracep->declBit(c+283,"opentitan_soc_top debug_module i_dm_sba sbbusy_o", false,-1);
        tracep->declBit(c+4503,"opentitan_soc_top debug_module i_dm_sba sberror_valid_o", false,-1);
        tracep->declBus(c+4504,"opentitan_soc_top debug_module i_dm_sba sberror_o", false,-1, 2,0);
        tracep->declBus(c+7652,"opentitan_soc_top debug_module i_dm_sba state_d", false,-1, 2,0);
        tracep->declBus(c+284,"opentitan_soc_top debug_module i_dm_sba state_q", false,-1, 2,0);
        tracep->declBus(c+764,"opentitan_soc_top debug_module i_dm_sba address", false,-1, 31,0);
        tracep->declBit(c+833,"opentitan_soc_top debug_module i_dm_sba req", false,-1);
        tracep->declBit(c+7646,"opentitan_soc_top debug_module i_dm_sba gnt", false,-1);
        tracep->declBit(c+8600,"opentitan_soc_top debug_module i_dm_sba we", false,-1);
        tracep->declBus(c+834,"opentitan_soc_top debug_module i_dm_sba be", false,-1, 3,0);
        tracep->declBus(c+835,"opentitan_soc_top debug_module i_dm_sba be_idx", false,-1, 1,0);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module tl_adapter_host_sba MAX_REQS", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module tl_adapter_host_sba clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module tl_adapter_host_sba rst_ni", false,-1);
        tracep->declBit(c+833,"opentitan_soc_top debug_module tl_adapter_host_sba req_i", false,-1);
        tracep->declBit(c+7646,"opentitan_soc_top debug_module tl_adapter_host_sba gnt_o", false,-1);
        tracep->declBus(c+764,"opentitan_soc_top debug_module tl_adapter_host_sba addr_i", false,-1, 31,0);
        tracep->declBit(c+8600,"opentitan_soc_top debug_module tl_adapter_host_sba we_i", false,-1);
        tracep->declBus(c+769,"opentitan_soc_top debug_module tl_adapter_host_sba wdata_i", false,-1, 31,0);
        tracep->declBus(c+834,"opentitan_soc_top debug_module tl_adapter_host_sba be_i", false,-1, 3,0);
        tracep->declBit(c+7645,"opentitan_soc_top debug_module tl_adapter_host_sba valid_o", false,-1);
        tracep->declBus(c+7644,"opentitan_soc_top debug_module tl_adapter_host_sba rdata_o", false,-1, 31,0);
        tracep->declBit(c+7647,"opentitan_soc_top debug_module tl_adapter_host_sba err_o", false,-1);
        tracep->declBit(c+824,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_a\014 a_valid", false,-1);
        tracep->declBus(c+825,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_a\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+826,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_a\014 a_param", false,-1, 2,0);
        tracep->declBus(c+827,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_a\014 a_size", false,-1, 1,0);
        tracep->declBus(c+828,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_a\014 a_source", false,-1, 7,0);
        tracep->declBus(c+829,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_a\014 a_address", false,-1, 31,0);
        tracep->declBus(c+830,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_a\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+831,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_a\014 a_data", false,-1, 31,0);
        tracep->declBit(c+832,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_a\014 d_ready", false,-1);
        tracep->declBit(c+7530,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_d\014 d_valid", false,-1);
        tracep->declBus(c+7531,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_d\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7532,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_d\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7533,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_d\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7534,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_d\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7535,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_d\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7536,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_d\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7537,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_d\014 d_error", false,-1);
        tracep->declBit(c+7538,"opentitan_soc_top debug_module tl_adapter_host_sba tl_h_c_d\014 a_ready", false,-1);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module tl_adapter_host_sba WordSize", false,-1, 31,0);
        tracep->declBus(c+8814,"opentitan_soc_top debug_module tl_adapter_host_sba tl_source", false,-1, 7,0);
        tracep->declBus(c+8611,"opentitan_soc_top debug_module tl_adapter_host_sba tl_be", false,-1, 3,0);
        tracep->declBus(c+7644,"opentitan_soc_top debug_module tl_adapter_host_sba rddata", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module i_dm_mem NrHarts", false,-1, 31,0);
        tracep->declBus(c+9160,"opentitan_soc_top debug_module i_dm_mem BusWidth", false,-1, 31,0);
        tracep->declBus(c+8801,"opentitan_soc_top debug_module i_dm_mem SelectableHarts", false,-1, 0,0);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module i_dm_mem DmBaseAddress", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module i_dm_mem clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module i_dm_mem rst_ni", false,-1);
        tracep->declBus(c+4472,"opentitan_soc_top debug_module i_dm_mem debug_req_o", false,-1, 0,0);
        tracep->declBus(c+4502,"opentitan_soc_top debug_module i_dm_mem hartsel_i", false,-1, 19,0);
        tracep->declBus(c+4472,"opentitan_soc_top debug_module i_dm_mem haltreq_i", false,-1, 0,0);
        tracep->declBus(c+4501,"opentitan_soc_top debug_module i_dm_mem resumereq_i", false,-1, 0,0);
        tracep->declBit(c+7178,"opentitan_soc_top debug_module i_dm_mem clear_resumeack_i", false,-1);
        tracep->declBus(c+1017,"opentitan_soc_top debug_module i_dm_mem halted_o", false,-1, 0,0);
        tracep->declBus(c+4840,"opentitan_soc_top debug_module i_dm_mem resuming_o", false,-1, 0,0);
        tracep->declBus(c+754,"opentitan_soc_top debug_module i_dm_mem progbuf_i(0)", false,-1, 31,0);
        tracep->declBus(c+755,"opentitan_soc_top debug_module i_dm_mem progbuf_i(1)", false,-1, 31,0);
        tracep->declBus(c+756,"opentitan_soc_top debug_module i_dm_mem progbuf_i(2)", false,-1, 31,0);
        tracep->declBus(c+757,"opentitan_soc_top debug_module i_dm_mem progbuf_i(3)", false,-1, 31,0);
        tracep->declBus(c+758,"opentitan_soc_top debug_module i_dm_mem progbuf_i(4)", false,-1, 31,0);
        tracep->declBus(c+759,"opentitan_soc_top debug_module i_dm_mem progbuf_i(5)", false,-1, 31,0);
        tracep->declBus(c+760,"opentitan_soc_top debug_module i_dm_mem progbuf_i(6)", false,-1, 31,0);
        tracep->declBus(c+761,"opentitan_soc_top debug_module i_dm_mem progbuf_i(7)", false,-1, 31,0);
        tracep->declBus(c+762,"opentitan_soc_top debug_module i_dm_mem data_i(0)", false,-1, 31,0);
        tracep->declBus(c+763,"opentitan_soc_top debug_module i_dm_mem data_i(1)", false,-1, 31,0);
        tracep->declBus(c+7332,"opentitan_soc_top debug_module i_dm_mem data_o(0)", false,-1, 31,0);
        tracep->declBus(c+7333,"opentitan_soc_top debug_module i_dm_mem data_o(1)", false,-1, 31,0);
        tracep->declBit(c+7334,"opentitan_soc_top debug_module i_dm_mem data_valid_o", false,-1);
        tracep->declBit(c+751,"opentitan_soc_top debug_module i_dm_mem cmd_valid_i", false,-1);
        tracep->declBus(c+752,"opentitan_soc_top debug_module i_dm_mem cmd_i\014 cmdtype", false,-1, 7,0);
        tracep->declBus(c+753,"opentitan_soc_top debug_module i_dm_mem cmd_i\014 control", false,-1, 23,0);
        tracep->declBit(c+7176,"opentitan_soc_top debug_module i_dm_mem cmderror_valid_o", false,-1);
        tracep->declBus(c+7177,"opentitan_soc_top debug_module i_dm_mem cmderror_o", false,-1, 2,0);
        tracep->declBit(c+4874,"opentitan_soc_top debug_module i_dm_mem cmdbusy_o", false,-1);
        tracep->declBit(c+685,"opentitan_soc_top debug_module i_dm_mem req_i", false,-1);
        tracep->declBit(c+71,"opentitan_soc_top debug_module i_dm_mem we_i", false,-1);
        tracep->declBus(c+73,"opentitan_soc_top debug_module i_dm_mem addr_i", false,-1, 31,0);
        tracep->declBus(c+72,"opentitan_soc_top debug_module i_dm_mem wdata_i", false,-1, 31,0);
        tracep->declBus(c+9076,"opentitan_soc_top debug_module i_dm_mem be_i", false,-1, 3,0);
        tracep->declBus(c+8601,"opentitan_soc_top debug_module i_dm_mem rdata_o", false,-1, 31,0);
        tracep->declBus(c+9325,"opentitan_soc_top debug_module i_dm_mem DbgAddressBits", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module i_dm_mem HartSelLen", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top debug_module i_dm_mem NrHartsAligned", false,-1, 31,0);
        tracep->declBus(c+9185,"opentitan_soc_top debug_module i_dm_mem MaxAar", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top debug_module i_dm_mem HasSndScratch", false,-1);
        tracep->declBus(c+9326,"opentitan_soc_top debug_module i_dm_mem LoadBaseAddr", false,-1, 4,0);
        tracep->declBus(c+9327,"opentitan_soc_top debug_module i_dm_mem DataBaseAddr", false,-1, 11,0);
        tracep->declBus(c+9328,"opentitan_soc_top debug_module i_dm_mem DataEndAddr", false,-1, 11,0);
        tracep->declBus(c+9329,"opentitan_soc_top debug_module i_dm_mem ProgBufBaseAddr", false,-1, 11,0);
        tracep->declBus(c+9330,"opentitan_soc_top debug_module i_dm_mem ProgBufEndAddr", false,-1, 11,0);
        tracep->declBus(c+9018,"opentitan_soc_top debug_module i_dm_mem AbstractCmdBaseAddr", false,-1, 11,0);
        tracep->declBus(c+9331,"opentitan_soc_top debug_module i_dm_mem AbstractCmdEndAddr", false,-1, 11,0);
        tracep->declBus(c+8851,"opentitan_soc_top debug_module i_dm_mem WhereToAddr", false,-1, 11,0);
        tracep->declBus(c+9332,"opentitan_soc_top debug_module i_dm_mem FlagsBaseAddr", false,-1, 11,0);
        tracep->declBus(c+9333,"opentitan_soc_top debug_module i_dm_mem FlagsEndAddr", false,-1, 11,0);
        tracep->declBus(c+9334,"opentitan_soc_top debug_module i_dm_mem HaltedAddr", false,-1, 11,0);
        tracep->declBus(c+9335,"opentitan_soc_top debug_module i_dm_mem GoingAddr", false,-1, 11,0);
        tracep->declBus(c+9336,"opentitan_soc_top debug_module i_dm_mem ResumingAddr", false,-1, 11,0);
        tracep->declBus(c+9337,"opentitan_soc_top debug_module i_dm_mem ExceptionAddr", false,-1, 11,0);
        tracep->declQuad(c+805,"opentitan_soc_top debug_module i_dm_mem progbuf(0)", false,-1, 63,0);
        tracep->declQuad(c+807,"opentitan_soc_top debug_module i_dm_mem progbuf(1)", false,-1, 63,0);
        tracep->declQuad(c+809,"opentitan_soc_top debug_module i_dm_mem progbuf(2)", false,-1, 63,0);
        tracep->declQuad(c+811,"opentitan_soc_top debug_module i_dm_mem progbuf(3)", false,-1, 63,0);
        tracep->declQuad(c+4518,"opentitan_soc_top debug_module i_dm_mem abstract_cmd(0)", false,-1, 63,0);
        tracep->declQuad(c+4520,"opentitan_soc_top debug_module i_dm_mem abstract_cmd(1)", false,-1, 63,0);
        tracep->declQuad(c+4522,"opentitan_soc_top debug_module i_dm_mem abstract_cmd(2)", false,-1, 63,0);
        tracep->declQuad(c+4524,"opentitan_soc_top debug_module i_dm_mem abstract_cmd(3)", false,-1, 63,0);
        tracep->declQuad(c+4526,"opentitan_soc_top debug_module i_dm_mem abstract_cmd(4)", false,-1, 63,0);
        tracep->declQuad(c+4528,"opentitan_soc_top debug_module i_dm_mem abstract_cmd(5)", false,-1, 63,0);
        tracep->declQuad(c+4530,"opentitan_soc_top debug_module i_dm_mem abstract_cmd(6)", false,-1, 63,0);
        tracep->declQuad(c+4532,"opentitan_soc_top debug_module i_dm_mem abstract_cmd(7)", false,-1, 63,0);
        tracep->declBus(c+7335,"opentitan_soc_top debug_module i_dm_mem halted_d", false,-1, 0,0);
        tracep->declBus(c+1017,"opentitan_soc_top debug_module i_dm_mem halted_q", false,-1, 0,0);
        tracep->declBus(c+7221,"opentitan_soc_top debug_module i_dm_mem resuming_d", false,-1, 0,0);
        tracep->declBus(c+4840,"opentitan_soc_top debug_module i_dm_mem resuming_q", false,-1, 0,0);
        tracep->declBit(c+7244,"opentitan_soc_top debug_module i_dm_mem resume", false,-1);
        tracep->declBit(c+7245,"opentitan_soc_top debug_module i_dm_mem go", false,-1);
        tracep->declBit(c+7336,"opentitan_soc_top debug_module i_dm_mem going", false,-1);
        tracep->declBit(c+695,"opentitan_soc_top debug_module i_dm_mem exception", false,-1);
        tracep->declBit(c+4534,"opentitan_soc_top debug_module i_dm_mem unsupported_command", false,-1);
        tracep->declQuad(c+8612,"opentitan_soc_top debug_module i_dm_mem rom_rdata", false,-1, 63,0);
        tracep->declQuad(c+8282,"opentitan_soc_top debug_module i_dm_mem rdata_d", false,-1, 63,0);
        tracep->declQuad(c+7223,"opentitan_soc_top debug_module i_dm_mem rdata_q", false,-1, 63,0);
        tracep->declBit(c+7225,"opentitan_soc_top debug_module i_dm_mem word_enable32_q", false,-1);
        tracep->declBus(c+4535,"opentitan_soc_top debug_module i_dm_mem hartsel", false,-1, 0,0);
        tracep->declBus(c+87,"opentitan_soc_top debug_module i_dm_mem wdata_hartsel", false,-1, 0,0);
        tracep->declBus(c+4536,"opentitan_soc_top debug_module i_dm_mem resumereq_aligned", false,-1, 1,0);
        tracep->declBus(c+4537,"opentitan_soc_top debug_module i_dm_mem haltreq_aligned", false,-1, 1,0);
        tracep->declBus(c+7337,"opentitan_soc_top debug_module i_dm_mem halted_d_aligned", false,-1, 1,0);
        tracep->declBus(c+1018,"opentitan_soc_top debug_module i_dm_mem halted_q_aligned", false,-1, 1,0);
        tracep->declBus(c+7338,"opentitan_soc_top debug_module i_dm_mem halted_aligned", false,-1, 1,0);
        tracep->declBus(c+4536,"opentitan_soc_top debug_module i_dm_mem resumereq_wdata_aligned", false,-1, 1,0);
        tracep->declBus(c+7222,"opentitan_soc_top debug_module i_dm_mem resuming_d_aligned", false,-1, 1,0);
        tracep->declBus(c+4843,"opentitan_soc_top debug_module i_dm_mem resuming_q_aligned", false,-1, 1,0);
        tracep->declBit(c+88,"opentitan_soc_top debug_module i_dm_mem fwd_rom_d", false,-1);
        tracep->declBit(c+7226,"opentitan_soc_top debug_module i_dm_mem fwd_rom_q", false,-1);
        tracep->declBit(c+813,"opentitan_soc_top debug_module i_dm_mem ac_ar\014 zero1", false,-1);
        tracep->declBus(c+814,"opentitan_soc_top debug_module i_dm_mem ac_ar\014 aarsize", false,-1, 22,20);
        tracep->declBit(c+815,"opentitan_soc_top debug_module i_dm_mem ac_ar\014 aarpostincrement", false,-1);
        tracep->declBit(c+816,"opentitan_soc_top debug_module i_dm_mem ac_ar\014 postexec", false,-1);
        tracep->declBit(c+817,"opentitan_soc_top debug_module i_dm_mem ac_ar\014 transfer", false,-1);
        tracep->declBit(c+818,"opentitan_soc_top debug_module i_dm_mem ac_ar\014 write", false,-1);
        tracep->declBus(c+819,"opentitan_soc_top debug_module i_dm_mem ac_ar\014 regno", false,-1, 15,0);
        tracep->declBus(c+8284,"opentitan_soc_top debug_module i_dm_mem state_d", false,-1, 1,0);
        tracep->declBus(c+4847,"opentitan_soc_top debug_module i_dm_mem state_q", false,-1, 1,0);
        tracep->declQuad(c+7321,"opentitan_soc_top debug_module i_dm_mem word_mux", false,-1, 63,0);
        tracep->declQuad(c+7339,"opentitan_soc_top debug_module i_dm_mem data_bits", false,-1, 63,0);
        tracep->declBus(c+8285,"opentitan_soc_top debug_module i_dm_mem rdata(0)", false,-1, 7,0);
        tracep->declBus(c+8286,"opentitan_soc_top debug_module i_dm_mem rdata(1)", false,-1, 7,0);
        tracep->declBus(c+8287,"opentitan_soc_top debug_module i_dm_mem rdata(2)", false,-1, 7,0);
        tracep->declBus(c+8288,"opentitan_soc_top debug_module i_dm_mem rdata(3)", false,-1, 7,0);
        tracep->declBus(c+8289,"opentitan_soc_top debug_module i_dm_mem rdata(4)", false,-1, 7,0);
        tracep->declBus(c+8290,"opentitan_soc_top debug_module i_dm_mem rdata(5)", false,-1, 7,0);
        tracep->declBus(c+8291,"opentitan_soc_top debug_module i_dm_mem rdata(6)", false,-1, 7,0);
        tracep->declBus(c+8292,"opentitan_soc_top debug_module i_dm_mem rdata(7)", false,-1, 7,0);
        tracep->declQuad(c+89,"opentitan_soc_top debug_module i_dm_mem rom_addr", false,-1, 63,0);
        tracep->declBus(c+7341,"opentitan_soc_top debug_module i_dm_mem p_rw_logic unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom clk_i", false,-1);
        tracep->declBit(c+685,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom req_i", false,-1);
        tracep->declQuad(c+89,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_i", false,-1, 63,0);
        tracep->declQuad(c+8612,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom rdata_o", false,-1, 63,0);
        tracep->declBus(c+9338,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom RomSize", false,-1, 31,0);
        tracep->declQuad(c+9339,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(0)", false,-1, 63,0);
        tracep->declQuad(c+9341,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(1)", false,-1, 63,0);
        tracep->declQuad(c+9343,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(2)", false,-1, 63,0);
        tracep->declQuad(c+9345,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(3)", false,-1, 63,0);
        tracep->declQuad(c+9347,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(4)", false,-1, 63,0);
        tracep->declQuad(c+9349,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(5)", false,-1, 63,0);
        tracep->declQuad(c+9351,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(6)", false,-1, 63,0);
        tracep->declQuad(c+9353,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(7)", false,-1, 63,0);
        tracep->declQuad(c+9355,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(8)", false,-1, 63,0);
        tracep->declQuad(c+9357,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(9)", false,-1, 63,0);
        tracep->declQuad(c+9359,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(10)", false,-1, 63,0);
        tracep->declQuad(c+9361,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(11)", false,-1, 63,0);
        tracep->declQuad(c+9363,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(12)", false,-1, 63,0);
        tracep->declQuad(c+9365,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(13)", false,-1, 63,0);
        tracep->declQuad(c+9367,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(14)", false,-1, 63,0);
        tracep->declQuad(c+9369,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(15)", false,-1, 63,0);
        tracep->declQuad(c+9371,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(16)", false,-1, 63,0);
        tracep->declQuad(c+9373,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(17)", false,-1, 63,0);
        tracep->declQuad(c+9375,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom mem(18)", false,-1, 63,0);
        tracep->declBus(c+624,"opentitan_soc_top debug_module i_dm_mem gen_rom_snd_scratch i_debug_rom addr_q", false,-1, 4,0);
        tracep->declBus(c+8662,"opentitan_soc_top debug_module dap IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module dap clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module dap rst_ni", false,-1);
        tracep->declBit(c+9315,"opentitan_soc_top debug_module dap testmode_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module dap dmi_rst_no", false,-1);
        tracep->declBus(c+5463,"opentitan_soc_top debug_module dap dmi_req_o\014 addr", false,-1, 6,0);
        tracep->declBus(c+5464,"opentitan_soc_top debug_module dap dmi_req_o\014 op", false,-1, 1,0);
        tracep->declBus(c+5465,"opentitan_soc_top debug_module dap dmi_req_o\014 data", false,-1, 31,0);
        tracep->declBit(c+8598,"opentitan_soc_top debug_module dap dmi_req_valid_o", false,-1);
        tracep->declBit(c+4875,"opentitan_soc_top debug_module dap dmi_req_ready_i", false,-1);
        tracep->declBus(c+6881,"opentitan_soc_top debug_module dap dmi_resp_i\014 data", false,-1, 31,0);
        tracep->declBus(c+6882,"opentitan_soc_top debug_module dap dmi_resp_i\014 resp", false,-1, 1,0);
        tracep->declBit(c+8599,"opentitan_soc_top debug_module dap dmi_resp_ready_o", false,-1);
        tracep->declBit(c+6878,"opentitan_soc_top debug_module dap dmi_resp_valid_i", false,-1);
        tracep->declBit(c+733,"opentitan_soc_top debug_module dap tck_i", false,-1);
        tracep->declBit(c+734,"opentitan_soc_top debug_module dap tms_i", false,-1);
        tracep->declBit(c+6850,"opentitan_soc_top debug_module dap trst_ni", false,-1);
        tracep->declBit(c+735,"opentitan_soc_top debug_module dap td_i", false,-1);
        tracep->declBit(c+8614,"opentitan_soc_top debug_module dap td_o", false,-1);
        tracep->declBit(c+8615,"opentitan_soc_top debug_module dap tdo_oe_o", false,-1);
        tracep->declBit(c+6851,"opentitan_soc_top debug_module dap test_logic_reset", false,-1);
        tracep->declBit(c+6852,"opentitan_soc_top debug_module dap shift_dr", false,-1);
        tracep->declBit(c+6853,"opentitan_soc_top debug_module dap update_dr", false,-1);
        tracep->declBit(c+6854,"opentitan_soc_top debug_module dap capture_dr", false,-1);
        tracep->declBit(c+5025,"opentitan_soc_top debug_module dap dmi_access", false,-1);
        tracep->declBit(c+5026,"opentitan_soc_top debug_module dap dtmcs_select", false,-1);
        tracep->declBit(c+6892,"opentitan_soc_top debug_module dap dmi_reset", false,-1);
        tracep->declBit(c+735,"opentitan_soc_top debug_module dap dmi_tdi", false,-1);
        tracep->declBit(c+6893,"opentitan_soc_top debug_module dap dmi_tdo", false,-1);
        tracep->declBus(c+6885,"opentitan_soc_top debug_module dap dmi_req\014 addr", false,-1, 6,0);
        tracep->declBus(c+6886,"opentitan_soc_top debug_module dap dmi_req\014 op", false,-1, 1,0);
        tracep->declBus(c+6887,"opentitan_soc_top debug_module dap dmi_req\014 data", false,-1, 31,0);
        tracep->declBit(c+8616,"opentitan_soc_top debug_module dap dmi_req_ready", false,-1);
        tracep->declBit(c+6888,"opentitan_soc_top debug_module dap dmi_req_valid", false,-1);
        tracep->declBus(c+8617,"opentitan_soc_top debug_module dap dmi_resp\014 data", false,-1, 31,0);
        tracep->declBus(c+8618,"opentitan_soc_top debug_module dap dmi_resp\014 resp", false,-1, 1,0);
        tracep->declBit(c+5027,"opentitan_soc_top debug_module dap dmi_resp_valid", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top debug_module dap dmi_resp_ready", false,-1);
        tracep->declBus(c+6855,"opentitan_soc_top debug_module dap state_d", false,-1, 2,0);
        tracep->declBus(c+5003,"opentitan_soc_top debug_module dap state_q", false,-1, 2,0);
        tracep->declQuad(c+6856,"opentitan_soc_top debug_module dap dr_d", false,-1, 40,0);
        tracep->declQuad(c+6894,"opentitan_soc_top debug_module dap dr_q", false,-1, 40,0);
        tracep->declBus(c+6858,"opentitan_soc_top debug_module dap address_d", false,-1, 6,0);
        tracep->declBus(c+5004,"opentitan_soc_top debug_module dap address_q", false,-1, 6,0);
        tracep->declBus(c+6859,"opentitan_soc_top debug_module dap data_d", false,-1, 31,0);
        tracep->declBus(c+5005,"opentitan_soc_top debug_module dap data_q", false,-1, 31,0);
        tracep->declBus(c+6896,"opentitan_soc_top debug_module dap dmi\014 address", false,-1, 6,0);
        tracep->declBus(c+6897,"opentitan_soc_top debug_module dap dmi\014 data", false,-1, 31,0);
        tracep->declBus(c+6898,"opentitan_soc_top debug_module dap dmi\014 op", false,-1, 1,0);
        tracep->declBit(c+6860,"opentitan_soc_top debug_module dap error_dmi_busy", false,-1);
        tracep->declBus(c+6861,"opentitan_soc_top debug_module dap error_d", false,-1, 1,0);
        tracep->declBus(c+5006,"opentitan_soc_top debug_module dap error_q", false,-1, 1,0);
        tracep->declBus(c+9182,"opentitan_soc_top debug_module dap i_dmi_jtag_tap IrLength", false,-1, 31,0);
        tracep->declBus(c+8662,"opentitan_soc_top debug_module dap i_dmi_jtag_tap IdcodeValue", false,-1, 31,0);
        tracep->declBit(c+733,"opentitan_soc_top debug_module dap i_dmi_jtag_tap tck_i", false,-1);
        tracep->declBit(c+734,"opentitan_soc_top debug_module dap i_dmi_jtag_tap tms_i", false,-1);
        tracep->declBit(c+6850,"opentitan_soc_top debug_module dap i_dmi_jtag_tap trst_ni", false,-1);
        tracep->declBit(c+735,"opentitan_soc_top debug_module dap i_dmi_jtag_tap td_i", false,-1);
        tracep->declBit(c+8614,"opentitan_soc_top debug_module dap i_dmi_jtag_tap td_o", false,-1);
        tracep->declBit(c+8615,"opentitan_soc_top debug_module dap i_dmi_jtag_tap tdo_oe_o", false,-1);
        tracep->declBit(c+9315,"opentitan_soc_top debug_module dap i_dmi_jtag_tap testmode_i", false,-1);
        tracep->declBit(c+6851,"opentitan_soc_top debug_module dap i_dmi_jtag_tap test_logic_reset_o", false,-1);
        tracep->declBit(c+6852,"opentitan_soc_top debug_module dap i_dmi_jtag_tap shift_dr_o", false,-1);
        tracep->declBit(c+6853,"opentitan_soc_top debug_module dap i_dmi_jtag_tap update_dr_o", false,-1);
        tracep->declBit(c+6854,"opentitan_soc_top debug_module dap i_dmi_jtag_tap capture_dr_o", false,-1);
        tracep->declBit(c+5025,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dmi_access_o", false,-1);
        tracep->declBit(c+5026,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_select_o", false,-1);
        tracep->declBit(c+6892,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dmi_reset_o", false,-1);
        tracep->declBus(c+5006,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dmi_error_i", false,-1, 1,0);
        tracep->declBit(c+735,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dmi_tdi_o", false,-1);
        tracep->declBit(c+6893,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dmi_tdo_i", false,-1);
        tracep->declBus(c+5007,"opentitan_soc_top debug_module dap i_dmi_jtag_tap tap_state_q", false,-1, 3,0);
        tracep->declBus(c+6862,"opentitan_soc_top debug_module dap i_dmi_jtag_tap tap_state_d", false,-1, 3,0);
        tracep->declBus(c+6863,"opentitan_soc_top debug_module dap i_dmi_jtag_tap jtag_ir_shift_d", false,-1, 4,0);
        tracep->declBus(c+6899,"opentitan_soc_top debug_module dap i_dmi_jtag_tap jtag_ir_shift_q", false,-1, 4,0);
        tracep->declBus(c+6864,"opentitan_soc_top debug_module dap i_dmi_jtag_tap jtag_ir_d", false,-1, 4,0);
        tracep->declBus(c+8619,"opentitan_soc_top debug_module dap i_dmi_jtag_tap jtag_ir_q", false,-1, 4,0);
        tracep->declBit(c+6865,"opentitan_soc_top debug_module dap i_dmi_jtag_tap capture_ir", false,-1);
        tracep->declBit(c+6866,"opentitan_soc_top debug_module dap i_dmi_jtag_tap shift_ir", false,-1);
        tracep->declBit(c+6867,"opentitan_soc_top debug_module dap i_dmi_jtag_tap update_ir", false,-1);
        tracep->declBus(c+6868,"opentitan_soc_top debug_module dap i_dmi_jtag_tap idcode_d", false,-1, 31,0);
        tracep->declBus(c+6900,"opentitan_soc_top debug_module dap i_dmi_jtag_tap idcode_q", false,-1, 31,0);
        tracep->declBit(c+5028,"opentitan_soc_top debug_module dap i_dmi_jtag_tap idcode_select", false,-1);
        tracep->declBit(c+5029,"opentitan_soc_top debug_module dap i_dmi_jtag_tap bypass_select", false,-1);
        tracep->declBus(c+6869,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_d\014 zero1", false,-1, 31,18);
        tracep->declBit(c+6870,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_d\014 dmihardreset", false,-1);
        tracep->declBit(c+6871,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_d\014 dmireset", false,-1);
        tracep->declBit(c+6872,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_d\014 zero0", false,-1);
        tracep->declBus(c+6873,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_d\014 idle", false,-1, 14,12);
        tracep->declBus(c+6874,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_d\014 dmistat", false,-1, 11,10);
        tracep->declBus(c+6875,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_d\014 abits", false,-1, 9,4);
        tracep->declBus(c+6876,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_d\014 version", false,-1, 3,0);
        tracep->declBus(c+6901,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_q\014 zero1", false,-1, 31,18);
        tracep->declBit(c+6902,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_q\014 dmihardreset", false,-1);
        tracep->declBit(c+6903,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_q\014 dmireset", false,-1);
        tracep->declBit(c+6904,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_q\014 zero0", false,-1);
        tracep->declBus(c+6905,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_q\014 idle", false,-1, 14,12);
        tracep->declBus(c+6906,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_q\014 dmistat", false,-1, 11,10);
        tracep->declBus(c+6907,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_q\014 abits", false,-1, 9,4);
        tracep->declBus(c+6908,"opentitan_soc_top debug_module dap i_dmi_jtag_tap dtmcs_q\014 version", false,-1, 3,0);
        tracep->declBit(c+6877,"opentitan_soc_top debug_module dap i_dmi_jtag_tap bypass_d", false,-1);
        tracep->declBit(c+6909,"opentitan_soc_top debug_module dap i_dmi_jtag_tap bypass_q", false,-1);
        tracep->declBit(c+8620,"opentitan_soc_top debug_module dap i_dmi_jtag_tap tdo_mux", false,-1);
        tracep->declBit(c+5002,"opentitan_soc_top debug_module dap i_dmi_jtag_tap tck_n", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top debug_module dap i_dmi_jtag_tap i_tck_inv HasScanMode", false,-1);
        tracep->declBit(c+733,"opentitan_soc_top debug_module dap i_dmi_jtag_tap i_tck_inv clk_i", false,-1);
        tracep->declBit(c+9315,"opentitan_soc_top debug_module dap i_dmi_jtag_tap i_tck_inv scanmode_i", false,-1);
        tracep->declBit(c+5002,"opentitan_soc_top debug_module dap i_dmi_jtag_tap i_tck_inv clk_no", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux NoFpgaBufG", false,-1);
        tracep->declBit(c+736,"opentitan_soc_top debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk0_i", false,-1);
        tracep->declBit(c+733,"opentitan_soc_top debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk1_i", false,-1);
        tracep->declBit(c+9315,"opentitan_soc_top debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux sel_i", false,-1);
        tracep->declBit(c+5002,"opentitan_soc_top debug_module dap i_dmi_jtag_tap i_tck_inv gen_scan i_dft_tck_mux clk_o", false,-1);
        tracep->declBit(c+733,"opentitan_soc_top debug_module dap i_dmi_cdc tck_i", false,-1);
        tracep->declBit(c+6850,"opentitan_soc_top debug_module dap i_dmi_cdc trst_ni", false,-1);
        tracep->declBus(c+6885,"opentitan_soc_top debug_module dap i_dmi_cdc jtag_dmi_req_i\014 addr", false,-1, 6,0);
        tracep->declBus(c+6886,"opentitan_soc_top debug_module dap i_dmi_cdc jtag_dmi_req_i\014 op", false,-1, 1,0);
        tracep->declBus(c+6887,"opentitan_soc_top debug_module dap i_dmi_cdc jtag_dmi_req_i\014 data", false,-1, 31,0);
        tracep->declBit(c+8616,"opentitan_soc_top debug_module dap i_dmi_cdc jtag_dmi_ready_o", false,-1);
        tracep->declBit(c+6888,"opentitan_soc_top debug_module dap i_dmi_cdc jtag_dmi_valid_i", false,-1);
        tracep->declBus(c+8617,"opentitan_soc_top debug_module dap i_dmi_cdc jtag_dmi_resp_o\014 data", false,-1, 31,0);
        tracep->declBus(c+8618,"opentitan_soc_top debug_module dap i_dmi_cdc jtag_dmi_resp_o\014 resp", false,-1, 1,0);
        tracep->declBit(c+5027,"opentitan_soc_top debug_module dap i_dmi_cdc jtag_dmi_valid_o", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top debug_module dap i_dmi_cdc jtag_dmi_ready_i", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module dap i_dmi_cdc clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module dap i_dmi_cdc rst_ni", false,-1);
        tracep->declBus(c+5463,"opentitan_soc_top debug_module dap i_dmi_cdc core_dmi_req_o\014 addr", false,-1, 6,0);
        tracep->declBus(c+5464,"opentitan_soc_top debug_module dap i_dmi_cdc core_dmi_req_o\014 op", false,-1, 1,0);
        tracep->declBus(c+5465,"opentitan_soc_top debug_module dap i_dmi_cdc core_dmi_req_o\014 data", false,-1, 31,0);
        tracep->declBit(c+8598,"opentitan_soc_top debug_module dap i_dmi_cdc core_dmi_valid_o", false,-1);
        tracep->declBit(c+4875,"opentitan_soc_top debug_module dap i_dmi_cdc core_dmi_ready_i", false,-1);
        tracep->declBus(c+6881,"opentitan_soc_top debug_module dap i_dmi_cdc core_dmi_resp_i\014 data", false,-1, 31,0);
        tracep->declBus(c+6882,"opentitan_soc_top debug_module dap i_dmi_cdc core_dmi_resp_i\014 resp", false,-1, 1,0);
        tracep->declBit(c+8599,"opentitan_soc_top debug_module dap i_dmi_cdc core_dmi_ready_o", false,-1);
        tracep->declBit(c+6878,"opentitan_soc_top debug_module dap i_dmi_cdc core_dmi_valid_i", false,-1);
        tracep->declBus(c+9377,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req Width", false,-1, 31,0);
        tracep->declBus(c+9169,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req Depth", false,-1, 31,0);
        tracep->declBus(c+9185,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req DepthW", false,-1, 31,0);
        tracep->declBit(c+733,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req clk_wr_i", false,-1);
        tracep->declBit(c+6850,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req rst_wr_ni", false,-1);
        tracep->declBit(c+6888,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req wvalid_i", false,-1);
        tracep->declBit(c+8616,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req wready_o", false,-1);
        tracep->declQuad(c+6889,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req wdata_i", false,-1, 40,0);
        tracep->declBus(c+8621,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req wdepth_o", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req clk_rd_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req rst_rd_ni", false,-1);
        tracep->declBit(c+8598,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req rvalid_o", false,-1);
        tracep->declBit(c+4875,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req rready_i", false,-1);
        tracep->declQuad(c+5466,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req rdata_o", false,-1, 40,0);
        tracep->declBus(c+8622,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req rdepth_o", false,-1, 2,0);
        tracep->declBus(c+9075,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req PTRV_W", false,-1, 31,0);
        tracep->declBus(c+8831,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req DepthMinus1", false,-1, 1,0);
        tracep->declBus(c+9185,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6910,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+5460,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req fifo_rptr", false,-1, 2,0);
        tracep->declBus(c+5009,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_sync_combi", false,-1, 2,0);
        tracep->declBus(c+4871,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_sync", false,-1, 2,0);
        tracep->declBus(c+4980,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+8623,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+6891,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req fifo_wptr_gray", false,-1, 2,0);
        tracep->declBus(c+8624,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req fifo_rptr_gray", false,-1, 2,0);
        tracep->declBit(c+8625,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req fifo_incr_wptr", false,-1);
        tracep->declBit(c+8626,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req fifo_incr_rptr", false,-1);
        tracep->declBit(c+8627,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req empty", false,-1);
        tracep->declBit(c+8628,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req full_wclk", false,-1);
        tracep->declBit(c+8629,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req full_rclk", false,-1);
        tracep->declBit(c+6911,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req wptr_msb", false,-1);
        tracep->declBit(c+4872,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req rptr_sync_msb", false,-1);
        tracep->declBus(c+6912,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req wptr_value", false,-1, 1,0);
        tracep->declBus(c+4873,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req rptr_sync_value", false,-1, 1,0);
        tracep->declBit(c+5461,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req rptr_msb", false,-1);
        tracep->declBit(c+5010,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req wptr_sync_msb", false,-1);
        tracep->declBus(c+5462,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req rptr_value", false,-1, 1,0);
        tracep->declBus(c+5011,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req wptr_sync_value", false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+5013+i*2,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req storage", true,(i+0), 40,0);}}
        tracep->declBus(c+9184,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr Width", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+8828,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr rst_ni", false,-1);
        tracep->declBus(c+6891,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr d_i", false,-1, 2,0);
        tracep->declBus(c+4980,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr q_o", false,-1, 2,0);
        tracep->declBus(c+6880,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr intq", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+8828,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+6891,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+6880,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+8828,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+6880,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+4980,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_wptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr Width", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+8828,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+733,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr clk_i", false,-1);
        tracep->declBit(c+6850,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr rst_ni", false,-1);
        tracep->declBus(c+8624,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr d_i", false,-1, 2,0);
        tracep->declBus(c+8623,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr q_o", false,-1, 2,0);
        tracep->declBus(c+8630,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr intq", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+8828,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+733,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+6850,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+8624,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+8630,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+8828,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+733,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+6850,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+8630,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+8623,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_req sync_rptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+9378,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp Width", false,-1, 31,0);
        tracep->declBus(c+9169,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp Depth", false,-1, 31,0);
        tracep->declBus(c+9185,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp clk_wr_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp rst_wr_ni", false,-1);
        tracep->declBit(c+6878,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp wvalid_i", false,-1);
        tracep->declBit(c+8599,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp wready_o", false,-1);
        tracep->declQuad(c+6883,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp wdata_i", false,-1, 33,0);
        tracep->declBus(c+8631,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp wdepth_o", false,-1, 2,0);
        tracep->declBit(c+733,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp clk_rd_i", false,-1);
        tracep->declBit(c+6850,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp rst_rd_ni", false,-1);
        tracep->declBit(c+5027,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp rvalid_o", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp rready_i", false,-1);
        tracep->declQuad(c+8632,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp rdata_o", false,-1, 33,0);
        tracep->declBus(c+8634,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp rdepth_o", false,-1, 2,0);
        tracep->declBus(c+9075,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp PTRV_W", false,-1, 31,0);
        tracep->declBus(c+8831,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp DepthMinus1", false,-1, 1,0);
        tracep->declBus(c+9185,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+6916,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr", false,-1, 2,0);
        tracep->declBus(c+5030,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr", false,-1, 2,0);
        tracep->declBus(c+5021,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_sync_combi", false,-1, 2,0);
        tracep->declBus(c+4981,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_sync", false,-1, 2,0);
        tracep->declBus(c+5008,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+5012,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray_sync", false,-1, 2,0);
        tracep->declBus(c+8635,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp fifo_wptr_gray", false,-1, 2,0);
        tracep->declBus(c+5031,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp fifo_rptr_gray", false,-1, 2,0);
        tracep->declBit(c+8636,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_wptr", false,-1);
        tracep->declBit(c+5027,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp fifo_incr_rptr", false,-1);
        tracep->declBit(c+5032,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp empty", false,-1);
        tracep->declBit(c+8637,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp full_wclk", false,-1);
        tracep->declBit(c+8638,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp full_rclk", false,-1);
        tracep->declBit(c+6917,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp wptr_msb", false,-1);
        tracep->declBit(c+4982,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_msb", false,-1);
        tracep->declBus(c+6918,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp wptr_value", false,-1, 1,0);
        tracep->declBus(c+4983,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp rptr_sync_value", false,-1, 1,0);
        tracep->declBit(c+5033,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp rptr_msb", false,-1);
        tracep->declBit(c+5022,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_msb", false,-1);
        tracep->declBus(c+5034,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp rptr_value", false,-1, 1,0);
        tracep->declBus(c+5023,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp wptr_sync_value", false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+4984+i*2,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp storage", true,(i+0), 33,0);}}
        tracep->declBus(c+9184,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr Width", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+8828,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+733,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr clk_i", false,-1);
        tracep->declBit(c+6850,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr rst_ni", false,-1);
        tracep->declBus(c+8635,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr d_i", false,-1, 2,0);
        tracep->declBus(c+5008,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr q_o", false,-1, 2,0);
        tracep->declBus(c+5024,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr intq", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+8828,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+733,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+6850,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+8635,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+5024,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+8828,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+733,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+6850,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+5024,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+5008,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_wptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr Width", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+8828,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr ResetValue", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr rst_ni", false,-1);
        tracep->declBus(c+5031,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr d_i", false,-1, 2,0);
        tracep->declBus(c+5012,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr q_o", false,-1, 2,0);
        tracep->declBus(c+8639,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr intq", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 Width", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+8828,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 ResetValue", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 rst_ni", false,-1);
        tracep->declBus(c+5031,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 d_i", false,-1, 2,0);
        tracep->declBus(c+8639,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_1 q_o", false,-1, 2,0);
        tracep->declBus(c+9184,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 Width", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 WidthSubOne", false,-1, 31,0);
        tracep->declBus(c+8828,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 ResetValue", false,-1, 2,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 rst_ni", false,-1);
        tracep->declBus(c+8639,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 d_i", false,-1, 2,0);
        tracep->declBus(c+5012,"opentitan_soc_top debug_module dap i_dmi_cdc i_cdc_resp sync_rptr u_sync_2 q_o", false,-1, 2,0);
        tracep->declBus(c+9212,"opentitan_soc_top debug_module tl_adapter_device_mem SramAw", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top debug_module tl_adapter_device_mem SramDw", false,-1, 31,0);
        tracep->declBus(c+9078,"opentitan_soc_top debug_module tl_adapter_device_mem Outstanding", false,-1, 31,0);
        tracep->declBit(c+8788,"opentitan_soc_top debug_module tl_adapter_device_mem ByteAccess", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top debug_module tl_adapter_device_mem ErrOnWrite", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top debug_module tl_adapter_device_mem ErrOnRead", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module tl_adapter_device_mem clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module tl_adapter_device_mem rst_ni", false,-1);
        tracep->declBit(c+8772,"opentitan_soc_top debug_module tl_adapter_device_mem tl_i\014 a_valid", false,-1);
        tracep->declBus(c+8773,"opentitan_soc_top debug_module tl_adapter_device_mem tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8774,"opentitan_soc_top debug_module tl_adapter_device_mem tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8775,"opentitan_soc_top debug_module tl_adapter_device_mem tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8776,"opentitan_soc_top debug_module tl_adapter_device_mem tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8777,"opentitan_soc_top debug_module tl_adapter_device_mem tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8778,"opentitan_soc_top debug_module tl_adapter_device_mem tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8779,"opentitan_soc_top debug_module tl_adapter_device_mem tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8780,"opentitan_soc_top debug_module tl_adapter_device_mem tl_i\014 d_ready", false,-1);
        tracep->declBit(c+8303,"opentitan_soc_top debug_module tl_adapter_device_mem tl_o\014 d_valid", false,-1);
        tracep->declBus(c+8304,"opentitan_soc_top debug_module tl_adapter_device_mem tl_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8305,"opentitan_soc_top debug_module tl_adapter_device_mem tl_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8306,"opentitan_soc_top debug_module tl_adapter_device_mem tl_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8307,"opentitan_soc_top debug_module tl_adapter_device_mem tl_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8308,"opentitan_soc_top debug_module tl_adapter_device_mem tl_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8309,"opentitan_soc_top debug_module tl_adapter_device_mem tl_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8310,"opentitan_soc_top debug_module tl_adapter_device_mem tl_o\014 d_error", false,-1);
        tracep->declBit(c+8311,"opentitan_soc_top debug_module tl_adapter_device_mem tl_o\014 a_ready", false,-1);
        tracep->declBit(c+685,"opentitan_soc_top debug_module tl_adapter_device_mem req_o", false,-1);
        tracep->declBit(c+8663,"opentitan_soc_top debug_module tl_adapter_device_mem gnt_i", false,-1);
        tracep->declBit(c+71,"opentitan_soc_top debug_module tl_adapter_device_mem we_o", false,-1);
        tracep->declBus(c+74,"opentitan_soc_top debug_module tl_adapter_device_mem addr_o", false,-1, 29,0);
        tracep->declBus(c+72,"opentitan_soc_top debug_module tl_adapter_device_mem wdata_o", false,-1, 31,0);
        tracep->declBus(c+91,"opentitan_soc_top debug_module tl_adapter_device_mem wmask_o", false,-1, 31,0);
        tracep->declBus(c+8601,"opentitan_soc_top debug_module tl_adapter_device_mem rdata_i", false,-1, 31,0);
        tracep->declBit(c+579,"opentitan_soc_top debug_module tl_adapter_device_mem rvalid_i", false,-1);
        tracep->declBus(c+8813,"opentitan_soc_top debug_module tl_adapter_device_mem rerror_i", false,-1, 1,0);
        tracep->declBus(c+9163,"opentitan_soc_top debug_module tl_adapter_device_mem SramByte", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module tl_adapter_device_mem DataBitWidth", false,-1, 31,0);
        tracep->declBus(c+9078,"opentitan_soc_top debug_module tl_adapter_device_mem WidthMult", false,-1, 31,0);
        tracep->declBus(c+9078,"opentitan_soc_top debug_module tl_adapter_device_mem WoffsetWidth", false,-1, 31,0);
        tracep->declBus(c+9178,"opentitan_soc_top debug_module tl_adapter_device_mem SramReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+9179,"opentitan_soc_top debug_module tl_adapter_device_mem ReqFifoWidth", false,-1, 31,0);
        tracep->declBus(c+9180,"opentitan_soc_top debug_module tl_adapter_device_mem RspFifoWidth", false,-1, 31,0);
        tracep->declBit(c+8312,"opentitan_soc_top debug_module tl_adapter_device_mem reqfifo_wvalid", false,-1);
        tracep->declBit(c+665,"opentitan_soc_top debug_module tl_adapter_device_mem reqfifo_wready", false,-1);
        tracep->declBit(c+7246,"opentitan_soc_top debug_module tl_adapter_device_mem reqfifo_rvalid", false,-1);
        tracep->declBit(c+8339,"opentitan_soc_top debug_module tl_adapter_device_mem reqfifo_rready", false,-1);
        tracep->declBus(c+9379,"opentitan_soc_top debug_module tl_adapter_device_mem reqfifo_wdata\014 op", false,-1, 1,0);
        tracep->declBit(c+92,"opentitan_soc_top debug_module tl_adapter_device_mem reqfifo_wdata\014 error", false,-1);
        tracep->declBus(c+9380,"opentitan_soc_top debug_module tl_adapter_device_mem reqfifo_wdata\014 size", false,-1, 1,0);
        tracep->declBus(c+9381,"opentitan_soc_top debug_module tl_adapter_device_mem reqfifo_wdata\014 source", false,-1, 7,0);
        tracep->declBus(c+7323,"opentitan_soc_top debug_module tl_adapter_device_mem reqfifo_rdata\014 op", false,-1, 1,0);
        tracep->declBit(c+7324,"opentitan_soc_top debug_module tl_adapter_device_mem reqfifo_rdata\014 error", false,-1);
        tracep->declBus(c+7325,"opentitan_soc_top debug_module tl_adapter_device_mem reqfifo_rdata\014 size", false,-1, 1,0);
        tracep->declBus(c+7326,"opentitan_soc_top debug_module tl_adapter_device_mem reqfifo_rdata\014 source", false,-1, 7,0);
        tracep->declBit(c+686,"opentitan_soc_top debug_module tl_adapter_device_mem sramreqfifo_wvalid", false,-1);
        tracep->declBit(c+8293,"opentitan_soc_top debug_module tl_adapter_device_mem sramreqfifo_wready", false,-1);
        tracep->declBit(c+7327,"opentitan_soc_top debug_module tl_adapter_device_mem sramreqfifo_rready", false,-1);
        tracep->declBus(c+9382,"opentitan_soc_top debug_module tl_adapter_device_mem sramreqfifo_wdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+8783,"opentitan_soc_top debug_module tl_adapter_device_mem sramreqfifo_wdata\014 woffset", false,-1, 0,0);
        tracep->declBus(c+7328,"opentitan_soc_top debug_module tl_adapter_device_mem sramreqfifo_rdata\014 mask", false,-1, 3,0);
        tracep->declBus(c+7329,"opentitan_soc_top debug_module tl_adapter_device_mem sramreqfifo_rdata\014 woffset", false,-1, 0,0);
        tracep->declBit(c+7327,"opentitan_soc_top debug_module tl_adapter_device_mem rspfifo_wvalid", false,-1);
        tracep->declBit(c+7247,"opentitan_soc_top debug_module tl_adapter_device_mem rspfifo_wready", false,-1);
        tracep->declBit(c+7342,"opentitan_soc_top debug_module tl_adapter_device_mem rspfifo_rvalid", false,-1);
        tracep->declBit(c+8640,"opentitan_soc_top debug_module tl_adapter_device_mem rspfifo_rready", false,-1);
        tracep->declBus(c+8294,"opentitan_soc_top debug_module tl_adapter_device_mem rspfifo_wdata\014 data", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top debug_module tl_adapter_device_mem rspfifo_wdata\014 error", false,-1);
        tracep->declBus(c+8295,"opentitan_soc_top debug_module tl_adapter_device_mem rspfifo_rdata\014 data", false,-1, 31,0);
        tracep->declBit(c+8296,"opentitan_soc_top debug_module tl_adapter_device_mem rspfifo_rdata\014 error", false,-1);
        tracep->declBit(c+92,"opentitan_soc_top debug_module tl_adapter_device_mem error_internal", false,-1);
        tracep->declBit(c+9383,"opentitan_soc_top debug_module tl_adapter_device_mem wr_attr_error", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top debug_module tl_adapter_device_mem wr_vld_error", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top debug_module tl_adapter_device_mem rd_vld_error", false,-1);
        tracep->declBit(c+93,"opentitan_soc_top debug_module tl_adapter_device_mem tlul_error", false,-1);
        tracep->declBit(c+8312,"opentitan_soc_top debug_module tl_adapter_device_mem a_ack", false,-1);
        tracep->declBit(c+8339,"opentitan_soc_top debug_module tl_adapter_device_mem d_ack", false,-1);
        tracep->declBit(c+685,"opentitan_soc_top debug_module tl_adapter_device_mem sram_ack", false,-1);
        tracep->declBit(c+7343,"opentitan_soc_top debug_module tl_adapter_device_mem d_valid", false,-1);
        tracep->declBit(c+8641,"opentitan_soc_top debug_module tl_adapter_device_mem d_error", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top debug_module tl_adapter_device_mem woffset", false,-1, 0,0);
        tracep->declBus(c+94,"opentitan_soc_top debug_module tl_adapter_device_mem wmask_int(0)", false,-1, 31,0);
        tracep->declBus(c+95,"opentitan_soc_top debug_module tl_adapter_device_mem wdata_int(0)", false,-1, 31,0);
        tracep->declBus(c+8642,"opentitan_soc_top debug_module tl_adapter_device_mem rdata(0)", false,-1, 31,0);
        tracep->declBus(c+7344,"opentitan_soc_top debug_module tl_adapter_device_mem rmask(0)", false,-1, 31,0);
        tracep->declBus(c+8294,"opentitan_soc_top debug_module tl_adapter_device_mem rdata_tlword", false,-1, 31,0);
        tracep->declBit(c+8783,"opentitan_soc_top debug_module tl_adapter_device_mem unused_rerror", false,-1);
        tracep->declBus(c+96,"opentitan_soc_top debug_module tl_adapter_device_mem unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8804,"opentitan_soc_top debug_module tl_adapter_device_mem unnamedblk2 i", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module tl_adapter_device_mem u_err clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module tl_adapter_device_mem u_err rst_ni", false,-1);
        tracep->declBit(c+8772,"opentitan_soc_top debug_module tl_adapter_device_mem u_err tl_i\014 a_valid", false,-1);
        tracep->declBus(c+8773,"opentitan_soc_top debug_module tl_adapter_device_mem u_err tl_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8774,"opentitan_soc_top debug_module tl_adapter_device_mem u_err tl_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8775,"opentitan_soc_top debug_module tl_adapter_device_mem u_err tl_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8776,"opentitan_soc_top debug_module tl_adapter_device_mem u_err tl_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8777,"opentitan_soc_top debug_module tl_adapter_device_mem u_err tl_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8778,"opentitan_soc_top debug_module tl_adapter_device_mem u_err tl_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8779,"opentitan_soc_top debug_module tl_adapter_device_mem u_err tl_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8780,"opentitan_soc_top debug_module tl_adapter_device_mem u_err tl_i\014 d_ready", false,-1);
        tracep->declBit(c+93,"opentitan_soc_top debug_module tl_adapter_device_mem u_err err_o", false,-1);
        tracep->declBus(c+9164,"opentitan_soc_top debug_module tl_adapter_device_mem u_err IW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module tl_adapter_device_mem u_err SZW", false,-1, 31,0);
        tracep->declBus(c+9162,"opentitan_soc_top debug_module tl_adapter_device_mem u_err DW", false,-1, 31,0);
        tracep->declBus(c+9163,"opentitan_soc_top debug_module tl_adapter_device_mem u_err MW", false,-1, 31,0);
        tracep->declBus(c+9077,"opentitan_soc_top debug_module tl_adapter_device_mem u_err SubAW", false,-1, 31,0);
        tracep->declBit(c+9384,"opentitan_soc_top debug_module tl_adapter_device_mem u_err opcode_allowed", false,-1);
        tracep->declBit(c+97,"opentitan_soc_top debug_module tl_adapter_device_mem u_err a_config_allowed", false,-1);
        tracep->declBit(c+9385,"opentitan_soc_top debug_module tl_adapter_device_mem u_err op_full", false,-1);
        tracep->declBit(c+9386,"opentitan_soc_top debug_module tl_adapter_device_mem u_err op_partial", false,-1);
        tracep->declBit(c+9387,"opentitan_soc_top debug_module tl_adapter_device_mem u_err op_get", false,-1);
        tracep->declBit(c+98,"opentitan_soc_top debug_module tl_adapter_device_mem u_err addr_sz_chk", false,-1);
        tracep->declBit(c+99,"opentitan_soc_top debug_module tl_adapter_device_mem u_err mask_chk", false,-1);
        tracep->declBit(c+100,"opentitan_soc_top debug_module tl_adapter_device_mem u_err fulldata_chk", false,-1);
        tracep->declBus(c+9388,"opentitan_soc_top debug_module tl_adapter_device_mem u_err mask", false,-1, 3,0);
        tracep->declBus(c+9181,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8788,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo Pass", false,-1);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo clr_i", false,-1);
        tracep->declBit(c+8312,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo wvalid_i", false,-1);
        tracep->declBit(c+665,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo wready_o", false,-1);
        tracep->declBus(c+101,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo wdata_i", false,-1, 12,0);
        tracep->declBit(c+7246,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8339,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo rready_i", false,-1);
        tracep->declBus(c+7330,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo rdata_o", false,-1, 12,0);
        tracep->declBus(c+8643,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+580,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+581,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+8340,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+8644,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+7248,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+666,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+7248,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+582,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+583,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+584,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+585,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+7239,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage(0)", false,-1, 12,0);
        tracep->declBus(c+7239,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo storage_rdata", false,-1, 12,0);
        tracep->declBus(c+7239,"opentitan_soc_top debug_module tl_adapter_device_mem u_reqfifo gen_normal_fifo rdata_int", false,-1, 12,0);
        tracep->declBus(c+9182,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8788,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo Pass", false,-1);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo clr_i", false,-1);
        tracep->declBit(c+686,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo wvalid_i", false,-1);
        tracep->declBit(c+8293,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo wready_o", false,-1);
        tracep->declBus(c+9389,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo wdata_i", false,-1, 4,0);
        tracep->declBit(c+7249,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo rvalid_o", false,-1);
        tracep->declBit(c+7327,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo rready_i", false,-1);
        tracep->declBus(c+7331,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo rdata_o", false,-1, 4,0);
        tracep->declBus(c+8645,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7227,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+7228,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+8297,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+8646,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+7250,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+8298,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+7250,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+7229,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+7230,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+7231,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+7232,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declBus(c+7240,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage(0)", false,-1, 4,0);
        tracep->declBus(c+7240,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo storage_rdata", false,-1, 4,0);
        tracep->declBus(c+7240,"opentitan_soc_top debug_module tl_adapter_device_mem u_sramreqfifo gen_normal_fifo rdata_int", false,-1, 4,0);
        tracep->declBus(c+9183,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo Pass", false,-1);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo clr_i", false,-1);
        tracep->declBit(c+7327,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7247,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo wready_o", false,-1);
        tracep->declQuad(c+8299,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo wdata_i", false,-1, 32,0);
        tracep->declBit(c+7342,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo rvalid_o", false,-1);
        tracep->declBit(c+8640,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo rready_i", false,-1);
        tracep->declQuad(c+8301,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo rdata_o", false,-1, 32,0);
        tracep->declBus(c+8647,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo depth_o", false,-1, 0,0);
        tracep->declBus(c+8792,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTRV_W", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo PTR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+7233,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_wptr", false,-1, 1,0);
        tracep->declBus(c+7234,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_rptr", false,-1, 1,0);
        tracep->declBit(c+7345,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_wptr", false,-1);
        tracep->declBit(c+8648,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_incr_rptr", false,-1);
        tracep->declBit(c+7251,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo fifo_empty", false,-1);
        tracep->declBit(c+7252,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo full", false,-1);
        tracep->declBit(c+7346,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo empty", false,-1);
        tracep->declBit(c+7235,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_msb", false,-1);
        tracep->declBit(c+7236,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_msb", false,-1);
        tracep->declBus(c+7237,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo wptr_value", false,-1, 0,0);
        tracep->declBus(c+7238,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rptr_value", false,-1, 0,0);
        tracep->declQuad(c+7241,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage(0)", false,-1, 32,0);
        tracep->declQuad(c+7241,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo storage_rdata", false,-1, 32,0);
        tracep->declQuad(c+8649,"opentitan_soc_top debug_module tl_adapter_device_mem u_rspfifo gen_normal_fifo rdata_int", false,-1, 32,0);
        tracep->declBit(c+9390,"jtag_pkg JTAG_REQ_DEFAULT\014 tck", false,-1);
        tracep->declBit(c+9391,"jtag_pkg JTAG_REQ_DEFAULT\014 tms", false,-1);
        tracep->declBit(c+9392,"jtag_pkg JTAG_REQ_DEFAULT\014 trst_n", false,-1);
        tracep->declBit(c+9393,"jtag_pkg JTAG_REQ_DEFAULT\014 tdi", false,-1);
        tracep->declBit(c+9394,"jtag_pkg JTAG_RSP_DEFAULT\014 tdo", false,-1);
        tracep->declBit(c+9395,"jtag_pkg JTAG_RSP_DEFAULT\014 tdo_oe", false,-1);
        tracep->declBus(c+8923,"dm DbgVersion013", false,-1, 3,0);
        tracep->declBus(c+9396,"dm ProgBufSize", false,-1, 4,0);
        tracep->declBus(c+8923,"dm DataCount", false,-1, 3,0);
        tracep->declQuad(c+9397,"dm HaltAddress", false,-1, 63,0);
        tracep->declQuad(c+9399,"dm ResumeAddress", false,-1, 63,0);
        tracep->declQuad(c+9401,"dm ExceptionAddress", false,-1, 63,0);
        tracep->declBus(c+9327,"dm DataAddr", false,-1, 11,0);
        tracep->declBus(c+8836,"dm CauseBreakpoint", false,-1, 2,0);
        tracep->declBus(c+8835,"dm CauseTrigger", false,-1, 2,0);
        tracep->declBus(c+8834,"dm CauseRequest", false,-1, 2,0);
        tracep->declBus(c+8833,"dm CauseSingleStep", false,-1, 2,0);
        tracep->declBus(c+8813,"dm DTM_SUCCESS", false,-1, 1,0);
        tracep->declBus(c+9160,"ibex_pkg ADDR_W", false,-1, 31,0);
        tracep->declBus(c+9160,"ibex_pkg BUS_SIZE", false,-1, 31,0);
        tracep->declBus(c+9169,"ibex_pkg BUS_BYTES", false,-1, 31,0);
        tracep->declBus(c+9075,"ibex_pkg BUS_W", false,-1, 31,0);
        tracep->declBus(c+9403,"ibex_pkg IC_SIZE_BYTES", false,-1, 31,0);
        tracep->declBus(c+9075,"ibex_pkg IC_NUM_WAYS", false,-1, 31,0);
        tracep->declBus(c+9404,"ibex_pkg IC_LINE_SIZE", false,-1, 31,0);
        tracep->declBus(c+9405,"ibex_pkg IC_LINE_BYTES", false,-1, 31,0);
        tracep->declBus(c+9185,"ibex_pkg IC_LINE_W", false,-1, 31,0);
        tracep->declBus(c+9406,"ibex_pkg IC_NUM_LINES", false,-1, 31,0);
        tracep->declBus(c+9075,"ibex_pkg IC_LINE_BEATS", false,-1, 31,0);
        tracep->declBus(c+8792,"ibex_pkg IC_LINE_BEATS_W", false,-1, 31,0);
        tracep->declBus(c+9405,"ibex_pkg IC_INDEX_W", false,-1, 31,0);
        tracep->declBus(c+9407,"ibex_pkg IC_INDEX_HI", false,-1, 31,0);
        tracep->declBus(c+9408,"ibex_pkg IC_TAG_SIZE", false,-1, 31,0);
        tracep->declBus(c+9075,"ibex_pkg IC_OUTPUT_BEATS", false,-1, 31,0);
        tracep->declBus(c+9168,"ibex_pkg PMP_MAX_REGIONS", false,-1, 31,0);
        tracep->declBus(c+9405,"ibex_pkg PMP_CFG_W", false,-1, 31,0);
        tracep->declBus(c+8789,"ibex_pkg PMP_I", false,-1, 31,0);
        tracep->declBus(c+8792,"ibex_pkg PMP_D", false,-1, 31,0);
        tracep->declBus(c+9058,"ibex_pkg CSR_OFF_PMP_CFG", false,-1, 11,0);
        tracep->declBus(c+9042,"ibex_pkg CSR_OFF_PMP_ADDR", false,-1, 11,0);
        tracep->declBus(c+9185,"ibex_pkg CSR_MSTATUS_MIE_BIT", false,-1, 31,0);
        tracep->declBus(c+9409,"ibex_pkg CSR_MSTATUS_MPIE_BIT", false,-1, 31,0);
        tracep->declBus(c+9410,"ibex_pkg CSR_MSTATUS_MPP_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+9325,"ibex_pkg CSR_MSTATUS_MPP_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+9411,"ibex_pkg CSR_MSTATUS_MPRV_BIT", false,-1, 31,0);
        tracep->declBus(c+9412,"ibex_pkg CSR_MSTATUS_TW_BIT", false,-1, 31,0);
        tracep->declBus(c+8830,"ibex_pkg CSR_MISA_MXL", false,-1, 1,0);
        tracep->declBus(c+9185,"ibex_pkg CSR_MSIX_BIT", false,-1, 31,0);
        tracep->declBus(c+9409,"ibex_pkg CSR_MTIX_BIT", false,-1, 31,0);
        tracep->declBus(c+9410,"ibex_pkg CSR_MEIX_BIT", false,-1, 31,0);
        tracep->declBus(c+9168,"ibex_pkg CSR_MFIX_BIT_LOW", false,-1, 31,0);
        tracep->declBus(c+9322,"ibex_pkg CSR_MFIX_BIT_HIGH", false,-1, 31,0);
        tracep->declBus(c+8789,"ibex_pkg CSR_MSECCFG_MML_BIT", false,-1, 31,0);
        tracep->declBus(c+8792,"ibex_pkg CSR_MSECCFG_MMWP_BIT", false,-1, 31,0);
        tracep->declBus(c+9075,"ibex_pkg CSR_MSECCFG_RLB_BIT", false,-1, 31,0);
        tracep->declBus(c+8795,"xbar_pkg ADDR_SPACE_ICCM", false,-1, 31,0);
        tracep->declBus(c+9413,"xbar_pkg ADDR_SPACE_DCCM", false,-1, 31,0);
        tracep->declBus(c+9414,"xbar_pkg ADDR_SPACE_GPIO", false,-1, 31,0);
        tracep->declBus(c+9415,"xbar_pkg ADDR_SPACE_LDO1", false,-1, 31,0);
        tracep->declBus(c+9416,"xbar_pkg ADDR_SPACE_LDO2", false,-1, 31,0);
        tracep->declBus(c+9417,"xbar_pkg ADDR_SPACE_DCDC", false,-1, 31,0);
        tracep->declBus(c+9418,"xbar_pkg ADDR_SPACE_PLL1", false,-1, 31,0);
        tracep->declBus(c+9419,"xbar_pkg ADDR_SPACE_TSEN1", false,-1, 31,0);
        tracep->declBus(c+9420,"xbar_pkg ADDR_SPACE_TSEN2", false,-1, 31,0);
        tracep->declBus(c+9421,"xbar_pkg ADDR_SPACE_DAP", false,-1, 31,0);
        tracep->declBus(c+9422,"xbar_pkg ADDR_SPACE_PLIC", false,-1, 31,0);
        tracep->declBus(c+9423,"xbar_pkg ADDR_SPACE_DEBUG_ROM", false,-1, 31,0);
        tracep->declBus(c+9424,"xbar_pkg ADDR_MASK_ICCM", false,-1, 31,0);
        tracep->declBus(c+9424,"xbar_pkg ADDR_MASK_DCCM", false,-1, 31,0);
        tracep->declBus(c+9424,"xbar_pkg ADDR_MASK_GPIO", false,-1, 31,0);
        tracep->declBus(c+9424,"xbar_pkg ADDR_MASK_LDO1", false,-1, 31,0);
        tracep->declBus(c+9424,"xbar_pkg ADDR_MASK_LDO2", false,-1, 31,0);
        tracep->declBus(c+9424,"xbar_pkg ADDR_MASK_DCDC", false,-1, 31,0);
        tracep->declBus(c+9424,"xbar_pkg ADDR_MASK_PLL1", false,-1, 31,0);
        tracep->declBus(c+9424,"xbar_pkg ADDR_MASK_TSEN1", false,-1, 31,0);
        tracep->declBus(c+9424,"xbar_pkg ADDR_MASK_TSEN2", false,-1, 31,0);
        tracep->declBus(c+9424,"xbar_pkg ADDR_MASK_DAP", false,-1, 31,0);
        tracep->declBus(c+9424,"xbar_pkg ADDR_MASK_PLIC", false,-1, 31,0);
        tracep->declBus(c+9424,"xbar_pkg ADDR_MASK_DEBUG_ROM", false,-1, 31,0);
        tracep->declBus(c+9077,"xbar_pkg N_HOST", false,-1, 31,0);
        tracep->declBus(c+9195,"xbar_pkg N_DEVICE", false,-1, 31,0);
        tracep->declBus(c+9410,"opentitan_soc_top periph_switch u_s1n_10 N", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 HReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 HRspPass", false,-1);
        tracep->declBus(c+9425,"opentitan_soc_top periph_switch u_s1n_10 DReqPass", false,-1, 10,0);
        tracep->declBus(c+9425,"opentitan_soc_top periph_switch u_s1n_10 DRspPass", false,-1, 10,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch u_s1n_10 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch u_s1n_10 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+9427,"opentitan_soc_top periph_switch u_s1n_10 DReqDepth", false,-1, 43,0);
        tracep->declQuad(c+9427,"opentitan_soc_top periph_switch u_s1n_10 DRspDepth", false,-1, 43,0);
        tracep->declBus(c+9169,"opentitan_soc_top periph_switch u_s1n_10 NWD", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 rst_ni", false,-1);
        tracep->declBit(c+1165,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1166,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1167,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1168,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1169,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1170,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1171,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1172,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1173,"opentitan_soc_top periph_switch u_s1n_10 tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6075,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6076,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6077,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6078,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6079,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6080,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6081,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6082,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6083,"opentitan_soc_top periph_switch u_s1n_10 tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1383,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+1384,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1385,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1386,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1387,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1388,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1389,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1390,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1391,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+1392,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+1393,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1394,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1395,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1396,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1397,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1398,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1399,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1400,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+1401,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_valid", false,-1);
        tracep->declBus(c+1402,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1403,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1404,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1405,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1406,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1407,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1408,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1409,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(2)\014 d_ready", false,-1);
        tracep->declBit(c+1410,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_valid", false,-1);
        tracep->declBus(c+1411,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1412,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1413,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1414,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1415,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1416,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1417,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1418,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(3)\014 d_ready", false,-1);
        tracep->declBit(c+1419,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_valid", false,-1);
        tracep->declBus(c+1420,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1421,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1422,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1423,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1424,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1425,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1426,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1427,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(4)\014 d_ready", false,-1);
        tracep->declBit(c+1428,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_valid", false,-1);
        tracep->declBus(c+1429,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1430,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1431,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1432,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1433,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1434,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1435,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1436,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(5)\014 d_ready", false,-1);
        tracep->declBit(c+1437,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_valid", false,-1);
        tracep->declBus(c+1438,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1439,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1440,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1441,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1442,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1443,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1444,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1445,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(6)\014 d_ready", false,-1);
        tracep->declBit(c+1446,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_valid", false,-1);
        tracep->declBus(c+1447,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1448,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1449,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1450,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1451,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1452,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1453,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1454,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(7)\014 d_ready", false,-1);
        tracep->declBit(c+1455,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_valid", false,-1);
        tracep->declBus(c+1456,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1457,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1458,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1459,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1460,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1461,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1462,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1463,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(8)\014 d_ready", false,-1);
        tracep->declBit(c+1464,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_valid", false,-1);
        tracep->declBus(c+1465,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1466,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1467,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1468,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1469,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1470,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1471,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1472,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(9)\014 d_ready", false,-1);
        tracep->declBit(c+1473,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_valid", false,-1);
        tracep->declBus(c+1474,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1475,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1476,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1477,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1478,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1479,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1480,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1481,"opentitan_soc_top periph_switch u_s1n_10 tl_d_o(10)\014 d_ready", false,-1);
        tracep->declBit(c+6243,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+6244,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6245,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6246,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6247,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6248,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6249,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6250,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 d_error", false,-1);
        tracep->declBit(c+6251,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+6252,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+6253,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6254,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6255,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6256,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6257,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6258,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6259,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 d_error", false,-1);
        tracep->declBit(c+6260,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(1)\014 a_ready", false,-1);
        tracep->declBit(c+6261,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_valid", false,-1);
        tracep->declBus(c+6262,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6263,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6264,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6265,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6266,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6267,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6268,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 d_error", false,-1);
        tracep->declBit(c+6269,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(2)\014 a_ready", false,-1);
        tracep->declBit(c+6270,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_valid", false,-1);
        tracep->declBus(c+6271,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6272,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6273,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6274,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6275,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6276,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6277,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 d_error", false,-1);
        tracep->declBit(c+6278,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(3)\014 a_ready", false,-1);
        tracep->declBit(c+6279,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_valid", false,-1);
        tracep->declBus(c+6280,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6281,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6282,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6283,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6284,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6285,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6286,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 d_error", false,-1);
        tracep->declBit(c+6287,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(4)\014 a_ready", false,-1);
        tracep->declBit(c+6288,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_valid", false,-1);
        tracep->declBus(c+6289,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6290,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6291,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6292,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6293,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6294,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6295,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 d_error", false,-1);
        tracep->declBit(c+6296,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(5)\014 a_ready", false,-1);
        tracep->declBit(c+6297,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_valid", false,-1);
        tracep->declBus(c+6298,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6299,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6300,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6301,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6302,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6303,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6304,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 d_error", false,-1);
        tracep->declBit(c+6305,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(6)\014 a_ready", false,-1);
        tracep->declBit(c+6306,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_valid", false,-1);
        tracep->declBus(c+6307,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6308,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6309,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6310,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6311,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6312,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6313,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 d_error", false,-1);
        tracep->declBit(c+6314,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(7)\014 a_ready", false,-1);
        tracep->declBit(c+6315,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_valid", false,-1);
        tracep->declBus(c+6316,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6317,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6318,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6319,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6320,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6321,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6322,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 d_error", false,-1);
        tracep->declBit(c+6323,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(8)\014 a_ready", false,-1);
        tracep->declBit(c+6324,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_valid", false,-1);
        tracep->declBus(c+6325,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6326,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6327,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6328,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6329,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6330,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6331,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 d_error", false,-1);
        tracep->declBit(c+6332,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(9)\014 a_ready", false,-1);
        tracep->declBit(c+6333,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_valid", false,-1);
        tracep->declBus(c+6334,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6335,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6336,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6337,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6338,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6339,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6340,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 d_error", false,-1);
        tracep->declBit(c+6341,"opentitan_soc_top periph_switch u_s1n_10 tl_d_i(10)\014 a_ready", false,-1);
        tracep->declBus(c+1382,"opentitan_soc_top periph_switch u_s1n_10 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+1482,"opentitan_soc_top periph_switch u_s1n_10 dev_select_t", false,-1, 3,0);
        tracep->declBit(c+1483,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_valid", false,-1);
        tracep->declBus(c+1484,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1485,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1486,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1487,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1488,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1489,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1490,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1491,"opentitan_soc_top periph_switch u_s1n_10 tl_t_o\014 d_ready", false,-1);
        tracep->declBit(c+6342,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_valid", false,-1);
        tracep->declBus(c+6343,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6344,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6345,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6346,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6347,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6348,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6349,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 d_error", false,-1);
        tracep->declBit(c+6350,"opentitan_soc_top periph_switch u_s1n_10 tl_t_i\014 a_ready", false,-1);
        tracep->declBus(c+9429,"opentitan_soc_top periph_switch u_s1n_10 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+9199,"opentitan_soc_top periph_switch u_s1n_10 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+1277,"opentitan_soc_top periph_switch u_s1n_10 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+1278,"opentitan_soc_top periph_switch u_s1n_10 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+1492,"opentitan_soc_top periph_switch u_s1n_10 hold_all_requests", false,-1);
        tracep->declBit(c+6351,"opentitan_soc_top periph_switch u_s1n_10 accept_t_req", false,-1);
        tracep->declBit(c+6352,"opentitan_soc_top periph_switch u_s1n_10 accept_t_rsp", false,-1);
        tracep->declBit(c+1493,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+1494,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1495,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1496,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1497,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1498,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1499,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1500,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1501,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+1502,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+1503,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1504,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1505,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1506,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1507,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1508,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1509,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1510,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+1511,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_valid", false,-1);
        tracep->declBus(c+1512,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1513,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1514,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1515,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1516,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1517,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1518,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1519,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(2)\014 d_ready", false,-1);
        tracep->declBit(c+1520,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_valid", false,-1);
        tracep->declBus(c+1521,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1522,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1523,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1524,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1525,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1526,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1527,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1528,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(3)\014 d_ready", false,-1);
        tracep->declBit(c+1529,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_valid", false,-1);
        tracep->declBus(c+1530,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1531,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1532,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1533,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1534,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1535,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1536,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1537,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(4)\014 d_ready", false,-1);
        tracep->declBit(c+1538,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_valid", false,-1);
        tracep->declBus(c+1539,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1540,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1541,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1542,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1543,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1544,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1545,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1546,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(5)\014 d_ready", false,-1);
        tracep->declBit(c+1547,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_valid", false,-1);
        tracep->declBus(c+1548,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1549,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1550,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1551,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1552,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1553,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1554,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1555,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(6)\014 d_ready", false,-1);
        tracep->declBit(c+1556,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_valid", false,-1);
        tracep->declBus(c+1557,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1558,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1559,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1560,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1561,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1562,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1563,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1564,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(7)\014 d_ready", false,-1);
        tracep->declBit(c+1565,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_valid", false,-1);
        tracep->declBus(c+1566,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1567,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1568,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1569,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1570,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1571,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1572,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1573,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(8)\014 d_ready", false,-1);
        tracep->declBit(c+1574,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_valid", false,-1);
        tracep->declBus(c+1575,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1576,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1577,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1578,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1579,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1580,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1581,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1582,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(9)\014 d_ready", false,-1);
        tracep->declBit(c+1583,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_valid", false,-1);
        tracep->declBus(c+1584,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1585,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1586,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1587,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1588,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1589,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1590,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1591,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(10)\014 d_ready", false,-1);
        tracep->declBit(c+1592,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_valid", false,-1);
        tracep->declBus(c+1593,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1594,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1595,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1596,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1597,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1598,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1599,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1600,"opentitan_soc_top periph_switch u_s1n_10 tl_u_o(11)\014 d_ready", false,-1);
        tracep->declBit(c+6353,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+6354,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6355,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6356,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6357,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6358,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6359,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6360,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 d_error", false,-1);
        tracep->declBit(c+6361,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+6362,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+6363,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6364,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6365,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6366,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6367,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6368,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6369,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 d_error", false,-1);
        tracep->declBit(c+6370,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(1)\014 a_ready", false,-1);
        tracep->declBit(c+6371,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_valid", false,-1);
        tracep->declBus(c+6372,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6373,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6374,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6375,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6376,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6377,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6378,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 d_error", false,-1);
        tracep->declBit(c+6379,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(2)\014 a_ready", false,-1);
        tracep->declBit(c+6380,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_valid", false,-1);
        tracep->declBus(c+6381,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6382,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6383,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6384,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6385,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6386,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6387,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 d_error", false,-1);
        tracep->declBit(c+6388,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(3)\014 a_ready", false,-1);
        tracep->declBit(c+6389,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_valid", false,-1);
        tracep->declBus(c+6390,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6391,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6392,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6393,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6394,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6395,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6396,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 d_error", false,-1);
        tracep->declBit(c+6397,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(4)\014 a_ready", false,-1);
        tracep->declBit(c+6398,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_valid", false,-1);
        tracep->declBus(c+6399,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6400,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6401,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6402,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6403,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6404,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6405,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 d_error", false,-1);
        tracep->declBit(c+6406,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(5)\014 a_ready", false,-1);
        tracep->declBit(c+6407,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_valid", false,-1);
        tracep->declBus(c+6408,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6409,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6410,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6411,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6412,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6413,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6414,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 d_error", false,-1);
        tracep->declBit(c+6415,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(6)\014 a_ready", false,-1);
        tracep->declBit(c+6416,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_valid", false,-1);
        tracep->declBus(c+6417,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6418,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6419,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6420,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6421,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6422,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6423,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 d_error", false,-1);
        tracep->declBit(c+6424,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(7)\014 a_ready", false,-1);
        tracep->declBit(c+6425,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_valid", false,-1);
        tracep->declBus(c+6426,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6427,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6428,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6429,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6430,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6431,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6432,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 d_error", false,-1);
        tracep->declBit(c+6433,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(8)\014 a_ready", false,-1);
        tracep->declBit(c+6434,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_valid", false,-1);
        tracep->declBus(c+6435,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6436,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6437,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6438,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6439,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6440,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6441,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 d_error", false,-1);
        tracep->declBit(c+6442,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(9)\014 a_ready", false,-1);
        tracep->declBit(c+6443,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_valid", false,-1);
        tracep->declBus(c+6444,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6445,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6446,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6447,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6448,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6449,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6450,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 d_error", false,-1);
        tracep->declBit(c+6451,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(10)\014 a_ready", false,-1);
        tracep->declBit(c+6452,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_valid", false,-1);
        tracep->declBus(c+6453,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6454,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6455,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6456,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6457,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6458,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6459,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 d_error", false,-1);
        tracep->declBit(c+6460,"opentitan_soc_top periph_switch u_s1n_10 tl_u_i(11)\014 a_ready", false,-1);
        tracep->declBit(c+6461,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_valid", false,-1);
        tracep->declBus(c+6462,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6463,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6464,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6465,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6466,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6467,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6468,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 d_error", false,-1);
        tracep->declBit(c+6469,"opentitan_soc_top periph_switch u_s1n_10 tl_t_p\014 a_ready", false,-1);
        tracep->declBit(c+6470,"opentitan_soc_top periph_switch u_s1n_10 hfifo_reqready", false,-1);
        tracep->declBus(c+8931,"opentitan_soc_top periph_switch u_s1n_10 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+8931,"opentitan_soc_top periph_switch u_s1n_10 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 fifo_h ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 fifo_h RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+9169,"opentitan_soc_top periph_switch u_s1n_10 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 fifo_h clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rst_ni", false,-1);
        tracep->declBit(c+1165,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1166,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1167,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1168,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1169,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1170,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1171,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1172,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1173,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6075,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6076,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6077,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6078,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6079,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6080,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6081,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6082,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6083,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1483,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1484,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1485,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1486,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1487,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1488,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1489,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1490,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1491,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6342,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6343,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6344,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6345,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6346,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6347,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6348,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6349,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6350,"opentitan_soc_top periph_switch u_s1n_10 fifo_h tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+1382,"opentitan_soc_top periph_switch u_s1n_10 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+1482,"opentitan_soc_top periph_switch u_s1n_10 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9430,"opentitan_soc_top periph_switch u_s1n_10 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9430,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+1174,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6471,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+1601,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+1174,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6471,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+1601,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+6472,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1175,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+6473,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6472,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1175,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+6473,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 err_resp clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 err_resp rst_ni", false,-1);
        tracep->declBit(c+1604,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1605,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1606,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1607,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1608,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1609,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1610,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1611,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1612,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6066,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6067,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6068,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6069,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6070,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6071,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6072,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6073,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6074,"opentitan_soc_top periph_switch u_s1n_10 err_resp tl_h_o\014 a_ready", false,-1);
        tracep->declBus(c+1279,"opentitan_soc_top periph_switch u_s1n_10 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+1280,"opentitan_soc_top periph_switch u_s1n_10 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+1281,"opentitan_soc_top periph_switch u_s1n_10 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+1282,"opentitan_soc_top periph_switch u_s1n_10 err_resp err_req_pending", false,-1);
        tracep->declBit(c+8651,"opentitan_soc_top periph_switch u_s1n_10 err_resp err_rsp_pending", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1613,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1614,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1615,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1616,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1617,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1618,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1619,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1620,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1621,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6475,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6476,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6477,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6478,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6479,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6480,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6481,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6482,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6483,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1622,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1623,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1624,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1625,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1626,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1627,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1628,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1629,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1630,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6484,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6485,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6486,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6487,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6488,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6489,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6490,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6491,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6492,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1631,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6493,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1632,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1631,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6493,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1632,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+6494,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1635,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+6495,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6494,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1635,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+6495,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1636,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1637,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1638,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1639,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1640,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1641,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1642,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1643,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1644,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6497,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6498,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6499,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6500,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6501,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6502,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6503,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6504,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6505,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1645,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1646,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1647,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1648,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1649,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1650,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1651,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1652,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1653,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6506,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6507,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6508,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6509,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6510,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6511,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6512,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6513,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6514,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1654,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6515,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1655,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1654,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6515,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1655,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+6516,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1658,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+6517,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6516,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1658,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+6517,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1659,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1660,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1661,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1662,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1663,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1664,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1665,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1666,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1667,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6519,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6520,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6521,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6522,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6523,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6524,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6525,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6526,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6527,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1668,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1669,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1670,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1671,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1672,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1673,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1674,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1675,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1676,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6528,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6529,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6530,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6531,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6532,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6533,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6534,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6535,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6536,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1677,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6537,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1678,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1677,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6537,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1678,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+6538,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1681,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+6539,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6538,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1681,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+6539,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1682,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1683,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1684,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1685,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1686,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1687,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1688,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1689,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1690,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6541,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6542,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6543,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6544,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6545,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6546,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6547,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6548,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6549,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1691,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1692,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1693,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1694,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1695,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1696,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1697,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1698,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1699,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6550,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6551,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6552,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6553,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6554,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6555,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6556,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6557,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6558,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1700,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6559,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1701,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1700,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6559,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1701,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+6560,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1704,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+6561,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6560,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1704,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+6561,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1705,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1706,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1707,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1708,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1709,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1710,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1711,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1712,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1713,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6563,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6564,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6565,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6566,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6567,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6568,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6569,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6570,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6571,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1714,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1715,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1716,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1717,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1718,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1719,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1720,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1721,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1722,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6572,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6573,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6574,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6575,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6576,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6577,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6578,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6579,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6580,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1723,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6581,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1724,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1723,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6581,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1724,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+6582,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1727,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+6583,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6582,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1727,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+6583,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1728,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1729,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1730,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1731,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1732,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1733,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1734,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1735,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1736,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6585,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6586,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6587,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6588,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6589,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6590,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6591,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6592,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6593,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1737,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1738,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1739,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1740,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1741,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1742,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1743,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1744,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1745,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6594,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6595,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6596,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6597,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6598,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6599,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6600,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6601,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6602,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1746,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6603,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1747,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1746,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6603,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1747,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+6604,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1750,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+6605,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6604,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1750,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+6605,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1751,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1752,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1753,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1754,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1755,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1756,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1757,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1758,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1759,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6607,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6608,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6609,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6610,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6611,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6612,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6613,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6614,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6615,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1760,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1761,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1762,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1763,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1764,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1765,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1766,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1767,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1768,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6616,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6617,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6618,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6619,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6620,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6621,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6622,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6623,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6624,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1769,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6625,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1770,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1769,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6625,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1770,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+6626,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1773,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+6627,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6626,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1773,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+6627,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1774,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1775,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1776,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1777,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1778,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1779,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1780,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1781,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1782,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6629,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6630,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6631,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6632,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6633,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6634,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6635,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6636,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6637,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1784,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1785,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1786,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1787,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1788,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1790,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6638,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6639,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6640,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6641,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6642,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6643,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6644,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6645,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6646,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6647,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1793,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6647,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1793,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+6648,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1796,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
    }
}

void Vopentitan_soc_top::traceInitSub2(void* userp, VerilatedVcd* tracep) {
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    Vopentitan_soc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declQuad(c+6649,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6648,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1796,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+6649,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1797,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1798,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1799,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1800,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1801,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1802,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1803,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1804,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1805,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6651,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6652,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6653,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6654,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6655,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6656,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6657,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6658,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6659,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1806,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1807,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1808,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1809,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1810,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1811,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1812,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1813,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1814,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6660,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6661,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6662,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6663,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6664,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6665,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6666,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6667,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6668,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1815,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6669,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1816,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1815,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6669,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1816,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+6670,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1819,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+6671,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6670,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1819,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+6671,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1820,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1821,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1822,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1823,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1824,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1825,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1826,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1827,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1828,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6673,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6674,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6675,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6676,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6677,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6678,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6679,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6680,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6681,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1829,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1830,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1831,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1832,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1833,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1834,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1835,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1836,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1837,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6682,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6683,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6684,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6685,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6686,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6687,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6688,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6689,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6690,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1838,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6691,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1839,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1838,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6691,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1839,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+6692,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1842,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+6693,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6692,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1842,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+6693,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rst_ni", false,-1);
        tracep->declBit(c+1843,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+1844,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1845,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1846,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1847,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1848,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1849,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1850,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1851,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6695,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6696,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6697,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6698,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6699,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6700,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6701,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6702,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6703,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1852,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+1853,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1854,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1855,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1856,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1857,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1858,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1859,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1860,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6704,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6705,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6706,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6707,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6708,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6709,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6710,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6711,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6712,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+1861,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6713,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+1862,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+1861,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6713,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+1862,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+6714,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+1865,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+6715,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6714,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+1865,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+6715,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_10 gen_dfifo[10] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9410,"opentitan_soc_top periph_switch u_s1n_11 N", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 HReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 HRspPass", false,-1);
        tracep->declBus(c+9425,"opentitan_soc_top periph_switch u_s1n_11 DReqPass", false,-1, 10,0);
        tracep->declBus(c+9425,"opentitan_soc_top periph_switch u_s1n_11 DRspPass", false,-1, 10,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch u_s1n_11 HReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch u_s1n_11 HRspDepth", false,-1, 3,0);
        tracep->declQuad(c+9427,"opentitan_soc_top periph_switch u_s1n_11 DReqDepth", false,-1, 43,0);
        tracep->declQuad(c+9427,"opentitan_soc_top periph_switch u_s1n_11 DRspDepth", false,-1, 43,0);
        tracep->declBus(c+9169,"opentitan_soc_top periph_switch u_s1n_11 NWD", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 rst_ni", false,-1);
        tracep->declBit(c+824,"opentitan_soc_top periph_switch u_s1n_11 tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+825,"opentitan_soc_top periph_switch u_s1n_11 tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+826,"opentitan_soc_top periph_switch u_s1n_11 tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+827,"opentitan_soc_top periph_switch u_s1n_11 tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+828,"opentitan_soc_top periph_switch u_s1n_11 tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+829,"opentitan_soc_top periph_switch u_s1n_11 tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+830,"opentitan_soc_top periph_switch u_s1n_11 tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+831,"opentitan_soc_top periph_switch u_s1n_11 tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+832,"opentitan_soc_top periph_switch u_s1n_11 tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+7530,"opentitan_soc_top periph_switch u_s1n_11 tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+7531,"opentitan_soc_top periph_switch u_s1n_11 tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7532,"opentitan_soc_top periph_switch u_s1n_11 tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7533,"opentitan_soc_top periph_switch u_s1n_11 tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7534,"opentitan_soc_top periph_switch u_s1n_11 tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7535,"opentitan_soc_top periph_switch u_s1n_11 tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7536,"opentitan_soc_top periph_switch u_s1n_11 tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7537,"opentitan_soc_top periph_switch u_s1n_11 tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+7538,"opentitan_soc_top periph_switch u_s1n_11 tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+1966,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+1967,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1968,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1969,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1970,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1971,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1972,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1973,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1974,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+1975,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+1976,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1977,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1978,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1979,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1980,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1981,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1982,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1983,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+1984,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(2)\014 a_valid", false,-1);
        tracep->declBus(c+1985,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(2)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1986,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(2)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1987,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(2)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1988,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(2)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1989,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(2)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1990,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(2)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+1991,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(2)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+1992,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(2)\014 d_ready", false,-1);
        tracep->declBit(c+1993,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(3)\014 a_valid", false,-1);
        tracep->declBus(c+1994,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(3)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+1995,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(3)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+1996,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(3)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+1997,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(3)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+1998,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(3)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+1999,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(3)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2000,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(3)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2001,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(3)\014 d_ready", false,-1);
        tracep->declBit(c+2002,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(4)\014 a_valid", false,-1);
        tracep->declBus(c+2003,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(4)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2004,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(4)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2005,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(4)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2006,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(4)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2007,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(4)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2008,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(4)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2009,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(4)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2010,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(4)\014 d_ready", false,-1);
        tracep->declBit(c+2011,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(5)\014 a_valid", false,-1);
        tracep->declBus(c+2012,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(5)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2013,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(5)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2014,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(5)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2015,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(5)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2016,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(5)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2017,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(5)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2018,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(5)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2019,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(5)\014 d_ready", false,-1);
        tracep->declBit(c+2020,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(6)\014 a_valid", false,-1);
        tracep->declBus(c+2021,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(6)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2022,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(6)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2023,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(6)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2024,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(6)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2025,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(6)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2026,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(6)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2027,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(6)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2028,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(6)\014 d_ready", false,-1);
        tracep->declBit(c+2029,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(7)\014 a_valid", false,-1);
        tracep->declBus(c+2030,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(7)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2031,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(7)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2032,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(7)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2033,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(7)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2034,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(7)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2035,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(7)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2036,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(7)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2037,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(7)\014 d_ready", false,-1);
        tracep->declBit(c+2038,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(8)\014 a_valid", false,-1);
        tracep->declBus(c+2039,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(8)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2040,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(8)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2041,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(8)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2042,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(8)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2043,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(8)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2044,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(8)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2045,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(8)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2046,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(8)\014 d_ready", false,-1);
        tracep->declBit(c+2047,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(9)\014 a_valid", false,-1);
        tracep->declBus(c+2048,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(9)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2049,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(9)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2050,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(9)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2051,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(9)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2052,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(9)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2053,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(9)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2054,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(9)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2055,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(9)\014 d_ready", false,-1);
        tracep->declBit(c+2056,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(10)\014 a_valid", false,-1);
        tracep->declBus(c+2057,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(10)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2058,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(10)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2059,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(10)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2060,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(10)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2061,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(10)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2062,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(10)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2063,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(10)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2064,"opentitan_soc_top periph_switch u_s1n_11 tl_d_o(10)\014 d_ready", false,-1);
        tracep->declBit(c+7653,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+7654,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7655,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7656,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7657,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7658,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7659,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7660,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(0)\014 d_error", false,-1);
        tracep->declBit(c+7661,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+7662,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+7663,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7664,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7665,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7666,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7667,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7668,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7669,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(1)\014 d_error", false,-1);
        tracep->declBit(c+7670,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(1)\014 a_ready", false,-1);
        tracep->declBit(c+7671,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(2)\014 d_valid", false,-1);
        tracep->declBus(c+7672,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(2)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7673,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(2)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7674,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(2)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7675,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(2)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7676,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(2)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7677,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(2)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7678,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(2)\014 d_error", false,-1);
        tracep->declBit(c+7679,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(2)\014 a_ready", false,-1);
        tracep->declBit(c+7680,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(3)\014 d_valid", false,-1);
        tracep->declBus(c+7681,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(3)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7682,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(3)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7683,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(3)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7684,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(3)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7685,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(3)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7686,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(3)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7687,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(3)\014 d_error", false,-1);
        tracep->declBit(c+7688,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(3)\014 a_ready", false,-1);
        tracep->declBit(c+7689,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(4)\014 d_valid", false,-1);
        tracep->declBus(c+7690,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(4)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7691,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(4)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7692,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(4)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7693,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(4)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7694,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(4)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7695,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(4)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7696,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(4)\014 d_error", false,-1);
        tracep->declBit(c+7697,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(4)\014 a_ready", false,-1);
        tracep->declBit(c+7698,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(5)\014 d_valid", false,-1);
        tracep->declBus(c+7699,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(5)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7700,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(5)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7701,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(5)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7702,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(5)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7703,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(5)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7704,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(5)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7705,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(5)\014 d_error", false,-1);
        tracep->declBit(c+7706,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(5)\014 a_ready", false,-1);
        tracep->declBit(c+7707,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(6)\014 d_valid", false,-1);
        tracep->declBus(c+7708,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(6)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7709,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(6)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7710,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(6)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7711,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(6)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7712,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(6)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7713,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(6)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7714,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(6)\014 d_error", false,-1);
        tracep->declBit(c+7715,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(6)\014 a_ready", false,-1);
        tracep->declBit(c+7716,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(7)\014 d_valid", false,-1);
        tracep->declBus(c+7717,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(7)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7718,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(7)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7719,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(7)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7720,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(7)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7721,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(7)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7722,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(7)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7723,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(7)\014 d_error", false,-1);
        tracep->declBit(c+7724,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(7)\014 a_ready", false,-1);
        tracep->declBit(c+7725,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(8)\014 d_valid", false,-1);
        tracep->declBus(c+7726,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(8)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7727,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(8)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7728,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(8)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7729,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(8)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7730,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(8)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7731,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(8)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7732,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(8)\014 d_error", false,-1);
        tracep->declBit(c+7733,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(8)\014 a_ready", false,-1);
        tracep->declBit(c+7734,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(9)\014 d_valid", false,-1);
        tracep->declBus(c+7735,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(9)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7736,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(9)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7737,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(9)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7738,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(9)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7739,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(9)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7740,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(9)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7741,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(9)\014 d_error", false,-1);
        tracep->declBit(c+7742,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(9)\014 a_ready", false,-1);
        tracep->declBit(c+7743,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(10)\014 d_valid", false,-1);
        tracep->declBus(c+7744,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(10)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7745,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(10)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7746,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(10)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7747,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(10)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7748,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(10)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7749,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(10)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7750,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(10)\014 d_error", false,-1);
        tracep->declBit(c+7751,"opentitan_soc_top periph_switch u_s1n_11 tl_d_i(10)\014 a_ready", false,-1);
        tracep->declBus(c+1965,"opentitan_soc_top periph_switch u_s1n_11 dev_select_i", false,-1, 3,0);
        tracep->declBus(c+2065,"opentitan_soc_top periph_switch u_s1n_11 dev_select_t", false,-1, 3,0);
        tracep->declBit(c+840,"opentitan_soc_top periph_switch u_s1n_11 tl_t_o\014 a_valid", false,-1);
        tracep->declBus(c+841,"opentitan_soc_top periph_switch u_s1n_11 tl_t_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+842,"opentitan_soc_top periph_switch u_s1n_11 tl_t_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+843,"opentitan_soc_top periph_switch u_s1n_11 tl_t_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+844,"opentitan_soc_top periph_switch u_s1n_11 tl_t_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+845,"opentitan_soc_top periph_switch u_s1n_11 tl_t_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+846,"opentitan_soc_top periph_switch u_s1n_11 tl_t_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+847,"opentitan_soc_top periph_switch u_s1n_11 tl_t_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+848,"opentitan_soc_top periph_switch u_s1n_11 tl_t_o\014 d_ready", false,-1);
        tracep->declBit(c+7752,"opentitan_soc_top periph_switch u_s1n_11 tl_t_i\014 d_valid", false,-1);
        tracep->declBus(c+7753,"opentitan_soc_top periph_switch u_s1n_11 tl_t_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7754,"opentitan_soc_top periph_switch u_s1n_11 tl_t_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7755,"opentitan_soc_top periph_switch u_s1n_11 tl_t_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7756,"opentitan_soc_top periph_switch u_s1n_11 tl_t_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7757,"opentitan_soc_top periph_switch u_s1n_11 tl_t_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7758,"opentitan_soc_top periph_switch u_s1n_11 tl_t_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7759,"opentitan_soc_top periph_switch u_s1n_11 tl_t_i\014 d_error", false,-1);
        tracep->declBit(c+7760,"opentitan_soc_top periph_switch u_s1n_11 tl_t_i\014 a_ready", false,-1);
        tracep->declBus(c+9429,"opentitan_soc_top periph_switch u_s1n_11 MaxOutstanding", false,-1, 31,0);
        tracep->declBus(c+9199,"opentitan_soc_top periph_switch u_s1n_11 OutstandingW", false,-1, 31,0);
        tracep->declBus(c+836,"opentitan_soc_top periph_switch u_s1n_11 num_req_outstanding", false,-1, 16,0);
        tracep->declBus(c+820,"opentitan_soc_top periph_switch u_s1n_11 dev_select_outstanding", false,-1, 3,0);
        tracep->declBit(c+2066,"opentitan_soc_top periph_switch u_s1n_11 hold_all_requests", false,-1);
        tracep->declBit(c+7761,"opentitan_soc_top periph_switch u_s1n_11 accept_t_req", false,-1);
        tracep->declBit(c+7762,"opentitan_soc_top periph_switch u_s1n_11 accept_t_rsp", false,-1);
        tracep->declBit(c+2067,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+2068,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2069,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2070,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2071,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2072,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2073,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2074,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2075,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+2076,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+2077,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2078,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2079,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2080,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2081,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2082,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2083,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2084,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+2085,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(2)\014 a_valid", false,-1);
        tracep->declBus(c+2086,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(2)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2087,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(2)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2088,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(2)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2089,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(2)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2090,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(2)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2091,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(2)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2092,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(2)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2093,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(2)\014 d_ready", false,-1);
        tracep->declBit(c+2094,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(3)\014 a_valid", false,-1);
        tracep->declBus(c+2095,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(3)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2096,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(3)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2097,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(3)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2098,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(3)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2099,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(3)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2100,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(3)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2101,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(3)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2102,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(3)\014 d_ready", false,-1);
        tracep->declBit(c+2103,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(4)\014 a_valid", false,-1);
        tracep->declBus(c+2104,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(4)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2105,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(4)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2106,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(4)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2107,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(4)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2108,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(4)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2109,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(4)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2110,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(4)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2111,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(4)\014 d_ready", false,-1);
        tracep->declBit(c+2112,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(5)\014 a_valid", false,-1);
        tracep->declBus(c+2113,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(5)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2114,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(5)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2115,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(5)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2116,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(5)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2117,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(5)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2118,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(5)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2119,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(5)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2120,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(5)\014 d_ready", false,-1);
        tracep->declBit(c+2121,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(6)\014 a_valid", false,-1);
        tracep->declBus(c+2122,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(6)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2123,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(6)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2124,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(6)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2125,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(6)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2126,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(6)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2127,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(6)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2128,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(6)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2129,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(6)\014 d_ready", false,-1);
        tracep->declBit(c+2130,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(7)\014 a_valid", false,-1);
        tracep->declBus(c+2131,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(7)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2132,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(7)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2133,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(7)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2134,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(7)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2135,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(7)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2136,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(7)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2137,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(7)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2138,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(7)\014 d_ready", false,-1);
        tracep->declBit(c+2139,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(8)\014 a_valid", false,-1);
        tracep->declBus(c+2140,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(8)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2141,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(8)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2142,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(8)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2143,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(8)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2144,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(8)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2145,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(8)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2146,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(8)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2147,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(8)\014 d_ready", false,-1);
        tracep->declBit(c+2148,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(9)\014 a_valid", false,-1);
        tracep->declBus(c+2149,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(9)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2150,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(9)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2151,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(9)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2152,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(9)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2153,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(9)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2154,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(9)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2155,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(9)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2156,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(9)\014 d_ready", false,-1);
        tracep->declBit(c+2157,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(10)\014 a_valid", false,-1);
        tracep->declBus(c+2158,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(10)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2159,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(10)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2160,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(10)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2161,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(10)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2162,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(10)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2163,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(10)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2164,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(10)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2165,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(10)\014 d_ready", false,-1);
        tracep->declBit(c+2166,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(11)\014 a_valid", false,-1);
        tracep->declBus(c+2167,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(11)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2168,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(11)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2169,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(11)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2170,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(11)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2171,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(11)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2172,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(11)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2173,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(11)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2174,"opentitan_soc_top periph_switch u_s1n_11 tl_u_o(11)\014 d_ready", false,-1);
        tracep->declBit(c+7763,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+7764,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7765,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7766,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7767,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7768,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7769,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7770,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(0)\014 d_error", false,-1);
        tracep->declBit(c+7771,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+7772,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+7773,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7774,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7775,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7776,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7777,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7778,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7779,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(1)\014 d_error", false,-1);
        tracep->declBit(c+7780,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(1)\014 a_ready", false,-1);
        tracep->declBit(c+7781,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(2)\014 d_valid", false,-1);
        tracep->declBus(c+7782,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(2)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7783,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(2)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7784,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(2)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7785,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(2)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7786,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(2)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7787,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(2)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7788,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(2)\014 d_error", false,-1);
        tracep->declBit(c+7789,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(2)\014 a_ready", false,-1);
        tracep->declBit(c+7790,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(3)\014 d_valid", false,-1);
        tracep->declBus(c+7791,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(3)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7792,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(3)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7793,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(3)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7794,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(3)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7795,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(3)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7796,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(3)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7797,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(3)\014 d_error", false,-1);
        tracep->declBit(c+7798,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(3)\014 a_ready", false,-1);
        tracep->declBit(c+7799,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(4)\014 d_valid", false,-1);
        tracep->declBus(c+7800,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(4)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7801,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(4)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7802,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(4)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7803,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(4)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7804,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(4)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7805,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(4)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7806,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(4)\014 d_error", false,-1);
        tracep->declBit(c+7807,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(4)\014 a_ready", false,-1);
        tracep->declBit(c+7808,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(5)\014 d_valid", false,-1);
        tracep->declBus(c+7809,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(5)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7810,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(5)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7811,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(5)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7812,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(5)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7813,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(5)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7814,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(5)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7815,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(5)\014 d_error", false,-1);
        tracep->declBit(c+7816,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(5)\014 a_ready", false,-1);
        tracep->declBit(c+7817,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(6)\014 d_valid", false,-1);
        tracep->declBus(c+7818,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(6)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7819,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(6)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7820,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(6)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7821,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(6)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7822,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(6)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7823,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(6)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7824,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(6)\014 d_error", false,-1);
        tracep->declBit(c+7825,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(6)\014 a_ready", false,-1);
        tracep->declBit(c+7826,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(7)\014 d_valid", false,-1);
        tracep->declBus(c+7827,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(7)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7828,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(7)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7829,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(7)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7830,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(7)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7831,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(7)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7832,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(7)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7833,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(7)\014 d_error", false,-1);
        tracep->declBit(c+7834,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(7)\014 a_ready", false,-1);
        tracep->declBit(c+7835,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(8)\014 d_valid", false,-1);
        tracep->declBus(c+7836,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(8)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7837,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(8)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7838,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(8)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7839,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(8)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7840,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(8)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7841,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(8)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7842,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(8)\014 d_error", false,-1);
        tracep->declBit(c+7843,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(8)\014 a_ready", false,-1);
        tracep->declBit(c+7844,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(9)\014 d_valid", false,-1);
        tracep->declBus(c+7845,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(9)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7846,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(9)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7847,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(9)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7848,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(9)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7849,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(9)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7850,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(9)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7851,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(9)\014 d_error", false,-1);
        tracep->declBit(c+7852,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(9)\014 a_ready", false,-1);
        tracep->declBit(c+7853,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(10)\014 d_valid", false,-1);
        tracep->declBus(c+7854,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(10)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7855,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(10)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7856,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(10)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7857,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(10)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7858,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(10)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7859,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(10)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7860,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(10)\014 d_error", false,-1);
        tracep->declBit(c+7861,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(10)\014 a_ready", false,-1);
        tracep->declBit(c+7862,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(11)\014 d_valid", false,-1);
        tracep->declBus(c+7863,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(11)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7864,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(11)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7865,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(11)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7866,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(11)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7867,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(11)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7868,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(11)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7869,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(11)\014 d_error", false,-1);
        tracep->declBit(c+7870,"opentitan_soc_top periph_switch u_s1n_11 tl_u_i(11)\014 a_ready", false,-1);
        tracep->declBit(c+7871,"opentitan_soc_top periph_switch u_s1n_11 tl_t_p\014 d_valid", false,-1);
        tracep->declBus(c+7872,"opentitan_soc_top periph_switch u_s1n_11 tl_t_p\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7873,"opentitan_soc_top periph_switch u_s1n_11 tl_t_p\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7874,"opentitan_soc_top periph_switch u_s1n_11 tl_t_p\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7875,"opentitan_soc_top periph_switch u_s1n_11 tl_t_p\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7876,"opentitan_soc_top periph_switch u_s1n_11 tl_t_p\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7877,"opentitan_soc_top periph_switch u_s1n_11 tl_t_p\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7878,"opentitan_soc_top periph_switch u_s1n_11 tl_t_p\014 d_error", false,-1);
        tracep->declBit(c+7879,"opentitan_soc_top periph_switch u_s1n_11 tl_t_p\014 a_ready", false,-1);
        tracep->declBit(c+7880,"opentitan_soc_top periph_switch u_s1n_11 hfifo_reqready", false,-1);
        tracep->declBus(c+8931,"opentitan_soc_top periph_switch u_s1n_11 unnamedblk1 idx", false,-1, 31,0);
        tracep->declBus(c+8931,"opentitan_soc_top periph_switch u_s1n_11 unnamedblk2 idx", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 fifo_h ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 fifo_h RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 fifo_h ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 fifo_h RspDepth", false,-1, 31,0);
        tracep->declBus(c+9169,"opentitan_soc_top periph_switch u_s1n_11 fifo_h SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 fifo_h SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 fifo_h clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rst_ni", false,-1);
        tracep->declBit(c+824,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+825,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+826,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+827,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+828,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+829,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+830,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+831,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+832,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+7530,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+7531,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7532,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7533,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7534,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7535,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7536,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7537,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+7538,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+840,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+841,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+842,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+843,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+844,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+845,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+846,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+847,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+848,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+7752,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+7753,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7754,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7755,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7756,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7757,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7758,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7759,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+7760,"opentitan_soc_top periph_switch u_s1n_11 fifo_h tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+1965,"opentitan_soc_top periph_switch u_s1n_11 fifo_h spare_req_i", false,-1, 3,0);
        tracep->declBus(c+2065,"opentitan_soc_top periph_switch u_s1n_11 fifo_h spare_req_o", false,-1, 3,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 fifo_h spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 fifo_h spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9430,"opentitan_soc_top periph_switch u_s1n_11 fifo_h REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 fifo_h RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9430,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo clr_i", false,-1);
        tracep->declBit(c+837,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo wvalid_i", false,-1);
        tracep->declBit(c+7881,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo wready_o", false,-1);
        tracep->declArray(c+2175,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo wdata_i", false,-1, 87,0);
        tracep->declBit(c+837,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo rvalid_o", false,-1);
        tracep->declBit(c+7881,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo rready_i", false,-1);
        tracep->declArray(c+2175,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo rdata_o", false,-1, 87,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 fifo_h reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo clr_i", false,-1);
        tracep->declBit(c+7882,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo wvalid_i", false,-1);
        tracep->declBit(c+838,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo wready_o", false,-1);
        tracep->declQuad(c+7883,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+7882,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo rvalid_o", false,-1);
        tracep->declBit(c+838,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo rready_i", false,-1);
        tracep->declQuad(c+7883,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 fifo_h rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 err_resp clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 err_resp rst_ni", false,-1);
        tracep->declBit(c+2178,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2179,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2180,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2181,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2182,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2183,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2184,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2185,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2186,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+7521,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+7522,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7523,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7524,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7525,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7526,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7527,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7528,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+7529,"opentitan_soc_top periph_switch u_s1n_11 err_resp tl_h_o\014 a_ready", false,-1);
        tracep->declBus(c+821,"opentitan_soc_top periph_switch u_s1n_11 err_resp err_opcode", false,-1, 2,0);
        tracep->declBus(c+822,"opentitan_soc_top periph_switch u_s1n_11 err_resp err_source", false,-1, 7,0);
        tracep->declBus(c+823,"opentitan_soc_top periph_switch u_s1n_11 err_resp err_size", false,-1, 1,0);
        tracep->declBit(c+839,"opentitan_soc_top periph_switch u_s1n_11 err_resp err_req_pending", false,-1);
        tracep->declBit(c+8652,"opentitan_soc_top periph_switch u_s1n_11 err_resp err_rsp_pending", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2187,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2188,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2189,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2190,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2191,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2192,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2193,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2194,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2195,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+7885,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+7886,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7887,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7888,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7889,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7890,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7891,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7892,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+7893,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2196,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2197,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2198,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2199,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2200,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2201,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2202,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2203,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2204,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+7894,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+7895,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7896,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7897,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7898,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7899,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7900,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7901,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+7902,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2205,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+7903,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2206,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2205,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+7903,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2206,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+7904,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2209,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+7905,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+7904,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2209,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+7905,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[0] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2210,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2211,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2212,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2213,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2214,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2215,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2216,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2217,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2218,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+7907,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+7908,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7909,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7910,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7911,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7912,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7913,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7914,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+7915,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2219,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2220,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2221,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2222,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2223,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2224,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2225,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2226,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2227,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+7916,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+7917,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7918,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7919,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7920,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7921,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7922,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7923,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+7924,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2228,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+7925,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2229,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2228,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+7925,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2229,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+7926,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2232,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+7927,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+7926,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2232,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+7927,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[1] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2233,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2234,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2235,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2236,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2237,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2238,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2239,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2240,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2241,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+7929,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+7930,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7931,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7932,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7933,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7934,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7935,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7936,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+7937,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2242,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2243,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2244,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2245,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2246,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2247,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2248,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2249,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2250,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+7938,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+7939,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7940,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7941,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7942,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7943,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7944,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7945,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+7946,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2251,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+7947,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2252,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2251,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+7947,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2252,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+7948,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2255,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+7949,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+7948,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2255,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+7949,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[2] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2256,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2257,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2258,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2259,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2260,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2261,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2262,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2263,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2264,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+7951,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+7952,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7953,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7954,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7955,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7956,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7957,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7958,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+7959,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2265,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2266,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2267,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2268,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2269,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2270,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2271,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2272,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2273,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+7960,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+7961,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7962,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7963,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7964,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7965,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7966,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7967,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+7968,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2274,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+7969,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2275,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2274,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+7969,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2275,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+7970,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2278,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+7971,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+7970,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2278,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+7971,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[3] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2279,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2280,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2281,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2282,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2283,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2284,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2285,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2286,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2287,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+7973,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+7974,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7975,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7976,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7977,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7978,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7979,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7980,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+7981,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2288,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2289,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2290,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2291,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2292,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2293,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2294,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2295,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2296,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+7982,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+7983,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7984,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7985,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7986,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+7987,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+7988,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+7989,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+7990,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2297,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+7991,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2298,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2297,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+7991,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2298,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+7992,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2301,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+7993,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+7992,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2301,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+7993,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[4] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2302,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2303,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2304,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2305,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2306,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2307,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2308,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2309,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2310,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+7995,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+7996,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+7997,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+7998,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+7999,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8000,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8001,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8002,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+8003,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2311,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2312,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2313,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2314,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2315,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2316,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2317,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2318,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2319,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+8004,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+8005,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8006,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8007,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8008,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8009,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8010,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8011,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+8012,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2320,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8013,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2321,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2320,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8013,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2321,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+8014,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2324,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+8015,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8014,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2324,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+8015,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[5] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2325,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2326,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2327,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2328,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2329,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2330,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2331,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2332,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2333,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+8017,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+8018,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8019,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8020,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8021,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8022,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8023,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8024,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+8025,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2334,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2335,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2336,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2337,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2338,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2339,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2340,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2341,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2342,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+8026,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+8027,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8028,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8029,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8030,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8031,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8032,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8033,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+8034,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2343,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8035,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2344,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2343,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8035,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2344,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+8036,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2347,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+8037,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8036,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2347,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+8037,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[6] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2348,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2349,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2350,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2351,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2352,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2353,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2354,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2355,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2356,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+8039,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+8040,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8041,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8042,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8043,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8044,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8045,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8046,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+8047,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2357,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2358,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2359,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2360,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2361,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2362,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2363,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2364,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2365,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+8048,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+8049,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8050,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8051,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8052,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8053,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8054,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8055,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+8056,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2366,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8057,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2367,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2366,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8057,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2367,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+8058,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2370,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+8059,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8058,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2370,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+8059,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[7] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2371,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2372,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2373,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2374,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2377,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2378,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2379,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+8061,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+8062,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8063,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8064,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8065,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8066,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8067,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8068,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+8069,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2380,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2381,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2382,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2383,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2384,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2385,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2386,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2387,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2388,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+8070,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+8071,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8072,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8073,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8074,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8075,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8076,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8077,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+8078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2389,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8079,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2390,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2389,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8079,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2390,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+8080,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2393,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+8081,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8080,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2393,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+8081,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[8] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2394,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2395,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2396,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2397,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2398,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2399,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2400,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2401,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2402,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+8083,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+8084,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8085,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8086,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8087,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8088,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8089,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8090,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+8091,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2403,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2404,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2405,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2406,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2407,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2408,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2409,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2410,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2411,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+8092,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+8093,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8094,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8095,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8096,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8097,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8098,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8099,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+8100,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2412,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8101,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2413,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2412,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8101,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2413,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+8102,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2416,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+8103,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8102,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2416,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+8103,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[9] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rst_ni", false,-1);
        tracep->declBit(c+2417,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2418,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2419,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2420,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2421,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2422,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2423,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2424,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2425,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+8105,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+8106,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8107,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8108,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8109,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8110,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8111,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8112,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+8113,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2426,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2427,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2428,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2429,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2430,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2433,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2434,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+8114,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+8115,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+8116,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+8117,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+8118,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+8119,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+8120,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+8121,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+8122,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo clr_i", false,-1);
        tracep->declBit(c+2435,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo wvalid_i", false,-1);
        tracep->declBit(c+8123,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo wready_o", false,-1);
        tracep->declArray(c+2436,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2435,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo rvalid_o", false,-1);
        tracep->declBit(c+8123,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo rready_i", false,-1);
        tracep->declArray(c+2436,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo clr_i", false,-1);
        tracep->declBit(c+8124,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2439,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo wready_o", false,-1);
        tracep->declQuad(c+8125,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+8124,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2439,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo rready_i", false,-1);
        tracep->declQuad(c+8125,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch u_s1n_11 gen_dfifo[10] fifo_d rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch ICCM M", false,-1, 31,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch ICCM HReqPass", false,-1, 1,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch ICCM HRspPass", false,-1, 1,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch ICCM HReqDepth", false,-1, 7,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch ICCM HRspDepth", false,-1, 7,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM DReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM DRspPass", false,-1);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch ICCM DReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch ICCM DRspDepth", false,-1, 3,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch ICCM clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch ICCM rst_ni", false,-1);
        tracep->declBit(c+102,"opentitan_soc_top periph_switch ICCM tl_h_i(0)\014 a_valid", false,-1);
        tracep->declBus(c+103,"opentitan_soc_top periph_switch ICCM tl_h_i(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+104,"opentitan_soc_top periph_switch ICCM tl_h_i(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+105,"opentitan_soc_top periph_switch ICCM tl_h_i(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+106,"opentitan_soc_top periph_switch ICCM tl_h_i(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+107,"opentitan_soc_top periph_switch ICCM tl_h_i(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+108,"opentitan_soc_top periph_switch ICCM tl_h_i(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+109,"opentitan_soc_top periph_switch ICCM tl_h_i(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+110,"opentitan_soc_top periph_switch ICCM tl_h_i(0)\014 d_ready", false,-1);
        tracep->declBit(c+111,"opentitan_soc_top periph_switch ICCM tl_h_i(1)\014 a_valid", false,-1);
        tracep->declBus(c+112,"opentitan_soc_top periph_switch ICCM tl_h_i(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+113,"opentitan_soc_top periph_switch ICCM tl_h_i(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+114,"opentitan_soc_top periph_switch ICCM tl_h_i(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+115,"opentitan_soc_top periph_switch ICCM tl_h_i(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+116,"opentitan_soc_top periph_switch ICCM tl_h_i(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+117,"opentitan_soc_top periph_switch ICCM tl_h_i(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+118,"opentitan_soc_top periph_switch ICCM tl_h_i(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+119,"opentitan_soc_top periph_switch ICCM tl_h_i(1)\014 d_ready", false,-1);
        tracep->declBit(c+329,"opentitan_soc_top periph_switch ICCM tl_h_o(0)\014 d_valid", false,-1);
        tracep->declBus(c+330,"opentitan_soc_top periph_switch ICCM tl_h_o(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+331,"opentitan_soc_top periph_switch ICCM tl_h_o(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+332,"opentitan_soc_top periph_switch ICCM tl_h_o(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+333,"opentitan_soc_top periph_switch ICCM tl_h_o(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+334,"opentitan_soc_top periph_switch ICCM tl_h_o(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+335,"opentitan_soc_top periph_switch ICCM tl_h_o(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+336,"opentitan_soc_top periph_switch ICCM tl_h_o(0)\014 d_error", false,-1);
        tracep->declBit(c+337,"opentitan_soc_top periph_switch ICCM tl_h_o(0)\014 a_ready", false,-1);
        tracep->declBit(c+338,"opentitan_soc_top periph_switch ICCM tl_h_o(1)\014 d_valid", false,-1);
        tracep->declBus(c+339,"opentitan_soc_top periph_switch ICCM tl_h_o(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+340,"opentitan_soc_top periph_switch ICCM tl_h_o(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+341,"opentitan_soc_top periph_switch ICCM tl_h_o(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+342,"opentitan_soc_top periph_switch ICCM tl_h_o(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+343,"opentitan_soc_top periph_switch ICCM tl_h_o(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+344,"opentitan_soc_top periph_switch ICCM tl_h_o(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+345,"opentitan_soc_top periph_switch ICCM tl_h_o(1)\014 d_error", false,-1);
        tracep->declBit(c+346,"opentitan_soc_top periph_switch ICCM tl_h_o(1)\014 a_ready", false,-1);
        tracep->declBit(c+347,"opentitan_soc_top periph_switch ICCM tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+348,"opentitan_soc_top periph_switch ICCM tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+349,"opentitan_soc_top periph_switch ICCM tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+350,"opentitan_soc_top periph_switch ICCM tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+351,"opentitan_soc_top periph_switch ICCM tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+352,"opentitan_soc_top periph_switch ICCM tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+353,"opentitan_soc_top periph_switch ICCM tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+354,"opentitan_soc_top periph_switch ICCM tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+355,"opentitan_soc_top periph_switch ICCM tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+295,"opentitan_soc_top periph_switch ICCM tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+296,"opentitan_soc_top periph_switch ICCM tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+297,"opentitan_soc_top periph_switch ICCM tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+298,"opentitan_soc_top periph_switch ICCM tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+299,"opentitan_soc_top periph_switch ICCM tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+300,"opentitan_soc_top periph_switch ICCM tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+301,"opentitan_soc_top periph_switch ICCM tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+302,"opentitan_soc_top periph_switch ICCM tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+303,"opentitan_soc_top periph_switch ICCM tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+9405,"opentitan_soc_top periph_switch ICCM IDW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch ICCM STIDW", false,-1, 31,0);
        tracep->declBit(c+356,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+357,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+358,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+359,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+360,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+361,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+362,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+363,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+364,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+365,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+366,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+367,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+368,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+369,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+370,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+371,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+372,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+373,"opentitan_soc_top periph_switch ICCM hreq_fifo_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+374,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+375,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+376,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+377,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+378,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+379,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+380,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+381,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(0)\014 d_error", false,-1);
        tracep->declBit(c+382,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+383,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+384,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+385,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+386,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+387,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+388,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+389,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+390,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(1)\014 d_error", false,-1);
        tracep->declBit(c+391,"opentitan_soc_top periph_switch ICCM hrsp_fifo_i(1)\014 a_ready", false,-1);
        tracep->declBus(c+392,"opentitan_soc_top periph_switch ICCM hrequest", false,-1, 1,0);
        tracep->declBus(c+393,"opentitan_soc_top periph_switch ICCM hgrant", false,-1, 1,0);
        tracep->declBit(c+394,"opentitan_soc_top periph_switch ICCM dreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+395,"opentitan_soc_top periph_switch ICCM dreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+396,"opentitan_soc_top periph_switch ICCM dreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+397,"opentitan_soc_top periph_switch ICCM dreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+398,"opentitan_soc_top periph_switch ICCM dreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+399,"opentitan_soc_top periph_switch ICCM dreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+400,"opentitan_soc_top periph_switch ICCM dreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+401,"opentitan_soc_top periph_switch ICCM dreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+402,"opentitan_soc_top periph_switch ICCM dreq_fifo_i\014 d_ready", false,-1);
        tracep->declBit(c+403,"opentitan_soc_top periph_switch ICCM drsp_fifo_o\014 d_valid", false,-1);
        tracep->declBus(c+404,"opentitan_soc_top periph_switch ICCM drsp_fifo_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+405,"opentitan_soc_top periph_switch ICCM drsp_fifo_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+406,"opentitan_soc_top periph_switch ICCM drsp_fifo_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+407,"opentitan_soc_top periph_switch ICCM drsp_fifo_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+408,"opentitan_soc_top periph_switch ICCM drsp_fifo_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+409,"opentitan_soc_top periph_switch ICCM drsp_fifo_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+410,"opentitan_soc_top periph_switch ICCM drsp_fifo_o\014 d_error", false,-1);
        tracep->declBit(c+411,"opentitan_soc_top periph_switch ICCM drsp_fifo_o\014 a_ready", false,-1);
        tracep->declBit(c+412,"opentitan_soc_top periph_switch ICCM arb_valid", false,-1);
        tracep->declBit(c+413,"opentitan_soc_top periph_switch ICCM arb_ready", false,-1);
        tracep->declBit(c+414,"opentitan_soc_top periph_switch ICCM arb_data\014 a_valid", false,-1);
        tracep->declBus(c+415,"opentitan_soc_top periph_switch ICCM arb_data\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+416,"opentitan_soc_top periph_switch ICCM arb_data\014 a_param", false,-1, 2,0);
        tracep->declBus(c+417,"opentitan_soc_top periph_switch ICCM arb_data\014 a_size", false,-1, 1,0);
        tracep->declBus(c+418,"opentitan_soc_top periph_switch ICCM arb_data\014 a_source", false,-1, 7,0);
        tracep->declBus(c+419,"opentitan_soc_top periph_switch ICCM arb_data\014 a_address", false,-1, 31,0);
        tracep->declBus(c+420,"opentitan_soc_top periph_switch ICCM arb_data\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+421,"opentitan_soc_top periph_switch ICCM arb_data\014 a_data", false,-1, 31,0);
        tracep->declBit(c+422,"opentitan_soc_top periph_switch ICCM arb_data\014 d_ready", false,-1);
        tracep->declBus(c+423,"opentitan_soc_top periph_switch ICCM hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+424,"opentitan_soc_top periph_switch ICCM dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+425,"opentitan_soc_top periph_switch ICCM hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+426,"opentitan_soc_top periph_switch ICCM dfifo_rspready_merged", false,-1);
        tracep->declBit(c+427,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+428,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+429,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+430,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+431,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+432,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+433,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+434,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+435,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+120,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+121,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+436,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+437,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+438,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+439,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+440,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+441,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+442,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+443,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+444,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8801,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+122,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+123,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM u_devicefifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch ICCM u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch ICCM u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch ICCM u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch ICCM u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch ICCM u_devicefifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch ICCM u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+394,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+395,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+396,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+397,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+398,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+399,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+400,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+401,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+402,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+403,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+404,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+405,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+406,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+407,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+408,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+409,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+410,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+411,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+347,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+348,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+349,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+350,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+351,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+352,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+353,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+354,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+355,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+295,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+296,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+297,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+298,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+299,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+300,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+301,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+302,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+303,"opentitan_soc_top periph_switch ICCM u_devicefifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch ICCM u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch ICCM u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+445,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+446,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+447,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+445,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+446,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+447,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch ICCM u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+450,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+451,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+452,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+450,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+451,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+452,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch ICCM u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+427,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+428,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+429,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+430,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+431,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+432,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+433,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+434,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+435,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+454,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+455,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+456,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+457,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+458,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+459,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+460,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+461,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+462,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+463,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+464,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+465,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+466,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+467,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+468,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+469,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+470,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+471,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+472,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+473,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+474,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+475,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+476,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+477,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+478,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+479,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+480,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+481,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+482,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+483,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+481,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+482,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+483,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+486,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+487,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+488,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+486,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+487,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+488,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+436,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+437,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+438,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+439,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+440,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+441,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+442,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+443,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+444,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+490,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+491,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+492,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+493,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+494,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+495,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+496,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+497,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+498,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+499,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+500,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+501,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+502,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+503,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+504,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+505,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+506,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+507,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+508,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+509,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+510,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+511,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+512,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+513,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+514,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+515,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+516,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+517,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+518,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+519,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+517,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+518,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+519,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+522,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+523,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+524,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+522,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+523,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+524,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch ICCM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+9435,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+392,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+526+i*3,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+393,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+532,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+412,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+533,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+413,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+536,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+537,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+538,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+586,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+539,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+540,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch ICCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch DCCM M", false,-1, 31,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch DCCM HReqPass", false,-1, 1,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch DCCM HRspPass", false,-1, 1,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch DCCM HReqDepth", false,-1, 7,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch DCCM HRspDepth", false,-1, 7,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM DReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM DRspPass", false,-1);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch DCCM DReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch DCCM DRspDepth", false,-1, 3,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCCM clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCCM rst_ni", false,-1);
        tracep->declBit(c+5107,"opentitan_soc_top periph_switch DCCM tl_h_i(0)\014 a_valid", false,-1);
        tracep->declBus(c+5108,"opentitan_soc_top periph_switch DCCM tl_h_i(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5109,"opentitan_soc_top periph_switch DCCM tl_h_i(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5110,"opentitan_soc_top periph_switch DCCM tl_h_i(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5111,"opentitan_soc_top periph_switch DCCM tl_h_i(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5112,"opentitan_soc_top periph_switch DCCM tl_h_i(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5113,"opentitan_soc_top periph_switch DCCM tl_h_i(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5114,"opentitan_soc_top periph_switch DCCM tl_h_i(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5115,"opentitan_soc_top periph_switch DCCM tl_h_i(0)\014 d_ready", false,-1);
        tracep->declBit(c+5116,"opentitan_soc_top periph_switch DCCM tl_h_i(1)\014 a_valid", false,-1);
        tracep->declBus(c+5117,"opentitan_soc_top periph_switch DCCM tl_h_i(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5118,"opentitan_soc_top periph_switch DCCM tl_h_i(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5119,"opentitan_soc_top periph_switch DCCM tl_h_i(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5120,"opentitan_soc_top periph_switch DCCM tl_h_i(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5121,"opentitan_soc_top periph_switch DCCM tl_h_i(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5122,"opentitan_soc_top periph_switch DCCM tl_h_i(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5123,"opentitan_soc_top periph_switch DCCM tl_h_i(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5124,"opentitan_soc_top periph_switch DCCM tl_h_i(1)\014 d_ready", false,-1);
        tracep->declBit(c+5125,"opentitan_soc_top periph_switch DCCM tl_h_o(0)\014 d_valid", false,-1);
        tracep->declBus(c+5126,"opentitan_soc_top periph_switch DCCM tl_h_o(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5127,"opentitan_soc_top periph_switch DCCM tl_h_o(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5128,"opentitan_soc_top periph_switch DCCM tl_h_o(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5129,"opentitan_soc_top periph_switch DCCM tl_h_o(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5130,"opentitan_soc_top periph_switch DCCM tl_h_o(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5131,"opentitan_soc_top periph_switch DCCM tl_h_o(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5132,"opentitan_soc_top periph_switch DCCM tl_h_o(0)\014 d_error", false,-1);
        tracep->declBit(c+5133,"opentitan_soc_top periph_switch DCCM tl_h_o(0)\014 a_ready", false,-1);
        tracep->declBit(c+5134,"opentitan_soc_top periph_switch DCCM tl_h_o(1)\014 d_valid", false,-1);
        tracep->declBus(c+5135,"opentitan_soc_top periph_switch DCCM tl_h_o(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5136,"opentitan_soc_top periph_switch DCCM tl_h_o(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5137,"opentitan_soc_top periph_switch DCCM tl_h_o(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5138,"opentitan_soc_top periph_switch DCCM tl_h_o(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5139,"opentitan_soc_top periph_switch DCCM tl_h_o(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5140,"opentitan_soc_top periph_switch DCCM tl_h_o(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5141,"opentitan_soc_top periph_switch DCCM tl_h_o(1)\014 d_error", false,-1);
        tracep->declBit(c+5142,"opentitan_soc_top periph_switch DCCM tl_h_o(1)\014 a_ready", false,-1);
        tracep->declBit(c+7398,"opentitan_soc_top periph_switch DCCM tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+7399,"opentitan_soc_top periph_switch DCCM tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7400,"opentitan_soc_top periph_switch DCCM tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7401,"opentitan_soc_top periph_switch DCCM tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7402,"opentitan_soc_top periph_switch DCCM tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7403,"opentitan_soc_top periph_switch DCCM tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7404,"opentitan_soc_top periph_switch DCCM tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7405,"opentitan_soc_top periph_switch DCCM tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7406,"opentitan_soc_top periph_switch DCCM tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+705,"opentitan_soc_top periph_switch DCCM tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+706,"opentitan_soc_top periph_switch DCCM tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+707,"opentitan_soc_top periph_switch DCCM tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+708,"opentitan_soc_top periph_switch DCCM tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+709,"opentitan_soc_top periph_switch DCCM tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+710,"opentitan_soc_top periph_switch DCCM tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+711,"opentitan_soc_top periph_switch DCCM tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+712,"opentitan_soc_top periph_switch DCCM tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+713,"opentitan_soc_top periph_switch DCCM tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+9405,"opentitan_soc_top periph_switch DCCM IDW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCCM STIDW", false,-1, 31,0);
        tracep->declBit(c+5143,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+5144,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5145,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5146,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5147,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5148,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5149,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5150,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5151,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+5152,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+5153,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5154,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5155,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5156,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5157,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5158,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5159,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5160,"opentitan_soc_top periph_switch DCCM hreq_fifo_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+5161,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+5162,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5163,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5164,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5165,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5166,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5167,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5168,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(0)\014 d_error", false,-1);
        tracep->declBit(c+5169,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+5170,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+5171,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5172,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5173,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5174,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5175,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5176,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5177,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(1)\014 d_error", false,-1);
        tracep->declBit(c+5178,"opentitan_soc_top periph_switch DCCM hrsp_fifo_i(1)\014 a_ready", false,-1);
        tracep->declBus(c+5179,"opentitan_soc_top periph_switch DCCM hrequest", false,-1, 1,0);
        tracep->declBus(c+5180,"opentitan_soc_top periph_switch DCCM hgrant", false,-1, 1,0);
        tracep->declBit(c+7470,"opentitan_soc_top periph_switch DCCM dreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+7471,"opentitan_soc_top periph_switch DCCM dreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7472,"opentitan_soc_top periph_switch DCCM dreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7473,"opentitan_soc_top periph_switch DCCM dreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7474,"opentitan_soc_top periph_switch DCCM dreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7475,"opentitan_soc_top periph_switch DCCM dreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7476,"opentitan_soc_top periph_switch DCCM dreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7477,"opentitan_soc_top periph_switch DCCM dreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7478,"opentitan_soc_top periph_switch DCCM dreq_fifo_i\014 d_ready", false,-1);
        tracep->declBit(c+714,"opentitan_soc_top periph_switch DCCM drsp_fifo_o\014 d_valid", false,-1);
        tracep->declBus(c+715,"opentitan_soc_top periph_switch DCCM drsp_fifo_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+716,"opentitan_soc_top periph_switch DCCM drsp_fifo_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+717,"opentitan_soc_top periph_switch DCCM drsp_fifo_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+718,"opentitan_soc_top periph_switch DCCM drsp_fifo_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+719,"opentitan_soc_top periph_switch DCCM drsp_fifo_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+720,"opentitan_soc_top periph_switch DCCM drsp_fifo_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+721,"opentitan_soc_top periph_switch DCCM drsp_fifo_o\014 d_error", false,-1);
        tracep->declBit(c+722,"opentitan_soc_top periph_switch DCCM drsp_fifo_o\014 a_ready", false,-1);
        tracep->declBit(c+5181,"opentitan_soc_top periph_switch DCCM arb_valid", false,-1);
        tracep->declBit(c+723,"opentitan_soc_top periph_switch DCCM arb_ready", false,-1);
        tracep->declBit(c+7479,"opentitan_soc_top periph_switch DCCM arb_data\014 a_valid", false,-1);
        tracep->declBus(c+7480,"opentitan_soc_top periph_switch DCCM arb_data\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7481,"opentitan_soc_top periph_switch DCCM arb_data\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7482,"opentitan_soc_top periph_switch DCCM arb_data\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7483,"opentitan_soc_top periph_switch DCCM arb_data\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7484,"opentitan_soc_top periph_switch DCCM arb_data\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7485,"opentitan_soc_top periph_switch DCCM arb_data\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7486,"opentitan_soc_top periph_switch DCCM arb_data\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7487,"opentitan_soc_top periph_switch DCCM arb_data\014 d_ready", false,-1);
        tracep->declBus(c+8653,"opentitan_soc_top periph_switch DCCM hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+7488,"opentitan_soc_top periph_switch DCCM dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+724,"opentitan_soc_top periph_switch DCCM hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+7489,"opentitan_soc_top periph_switch DCCM dfifo_rspready_merged", false,-1);
        tracep->declBit(c+5182,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+5183,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5184,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5185,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5186,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5187,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5188,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5189,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5190,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5191,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5192,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+5193,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+5194,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5195,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5196,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5197,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5198,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5199,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5200,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5201,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8801,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5202,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5203,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM u_devicefifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCCM u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCCM u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCCM u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCCM u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCCM u_devicefifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCCM u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+7470,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+7471,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7472,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7473,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7474,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7475,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7476,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7477,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7478,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+714,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+715,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+716,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+717,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+718,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+719,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+720,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+721,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+722,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+7398,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+7399,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7400,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7401,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7402,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7403,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7404,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7405,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7406,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+705,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+706,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+707,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+708,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+709,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+710,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+711,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+712,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+713,"opentitan_soc_top periph_switch DCCM u_devicefifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DCCM u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DCCM u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7490,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+725,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7491,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7490,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+725,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7491,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCCM u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+726,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7494,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+727,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+726,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7494,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+727,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCCM u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+5182,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+5183,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5184,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5185,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5186,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5187,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5188,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5189,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5190,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+5204,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+5205,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5206,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5207,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5208,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5209,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5210,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5211,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+5212,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+5213,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+5214,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5215,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5216,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5217,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5218,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5219,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5220,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5221,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+5222,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+5223,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5224,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5225,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5226,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5227,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5228,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5229,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+5230,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+5231,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+5232,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+5233,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+5231,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+5232,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+5233,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+5236,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+5237,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+5238,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+5236,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+5237,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+5238,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+5193,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+5194,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5195,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5196,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5197,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5198,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5199,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5200,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5201,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+5240,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+5241,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5242,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5243,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5244,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5245,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5246,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5247,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+5248,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+5249,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+5250,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5251,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5252,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5253,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5254,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5255,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5256,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5257,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+5258,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+5259,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5260,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5261,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5262,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5263,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5264,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5265,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+5266,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+5267,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+5268,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+5269,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+5267,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+5268,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+5269,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+5272,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+5273,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+5274,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+5272,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+5273,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+5274,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCCM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+9435,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+5179,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+7495+i*3,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+5180,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+5276,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+5181,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+7501,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+723,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+5277,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+5278,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+5279,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+587,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+5280,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+5281,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch DCCM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch GPIO M", false,-1, 31,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch GPIO HReqPass", false,-1, 1,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch GPIO HRspPass", false,-1, 1,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch GPIO HReqDepth", false,-1, 7,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch GPIO HRspDepth", false,-1, 7,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO DReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO DRspPass", false,-1);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch GPIO DReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch GPIO DRspDepth", false,-1, 3,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch GPIO clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch GPIO rst_ni", false,-1);
        tracep->declBit(c+5282,"opentitan_soc_top periph_switch GPIO tl_h_i(0)\014 a_valid", false,-1);
        tracep->declBus(c+5283,"opentitan_soc_top periph_switch GPIO tl_h_i(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5284,"opentitan_soc_top periph_switch GPIO tl_h_i(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5285,"opentitan_soc_top periph_switch GPIO tl_h_i(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5286,"opentitan_soc_top periph_switch GPIO tl_h_i(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5287,"opentitan_soc_top periph_switch GPIO tl_h_i(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5288,"opentitan_soc_top periph_switch GPIO tl_h_i(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5289,"opentitan_soc_top periph_switch GPIO tl_h_i(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5290,"opentitan_soc_top periph_switch GPIO tl_h_i(0)\014 d_ready", false,-1);
        tracep->declBit(c+5291,"opentitan_soc_top periph_switch GPIO tl_h_i(1)\014 a_valid", false,-1);
        tracep->declBus(c+5292,"opentitan_soc_top periph_switch GPIO tl_h_i(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5293,"opentitan_soc_top periph_switch GPIO tl_h_i(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5294,"opentitan_soc_top periph_switch GPIO tl_h_i(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5295,"opentitan_soc_top periph_switch GPIO tl_h_i(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5296,"opentitan_soc_top periph_switch GPIO tl_h_i(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5297,"opentitan_soc_top periph_switch GPIO tl_h_i(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5298,"opentitan_soc_top periph_switch GPIO tl_h_i(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5299,"opentitan_soc_top periph_switch GPIO tl_h_i(1)\014 d_ready", false,-1);
        tracep->declBit(c+5300,"opentitan_soc_top periph_switch GPIO tl_h_o(0)\014 d_valid", false,-1);
        tracep->declBus(c+5301,"opentitan_soc_top periph_switch GPIO tl_h_o(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5302,"opentitan_soc_top periph_switch GPIO tl_h_o(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5303,"opentitan_soc_top periph_switch GPIO tl_h_o(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5304,"opentitan_soc_top periph_switch GPIO tl_h_o(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5305,"opentitan_soc_top periph_switch GPIO tl_h_o(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5306,"opentitan_soc_top periph_switch GPIO tl_h_o(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5307,"opentitan_soc_top periph_switch GPIO tl_h_o(0)\014 d_error", false,-1);
        tracep->declBit(c+5308,"opentitan_soc_top periph_switch GPIO tl_h_o(0)\014 a_ready", false,-1);
        tracep->declBit(c+5309,"opentitan_soc_top periph_switch GPIO tl_h_o(1)\014 d_valid", false,-1);
        tracep->declBus(c+5310,"opentitan_soc_top periph_switch GPIO tl_h_o(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5311,"opentitan_soc_top periph_switch GPIO tl_h_o(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5312,"opentitan_soc_top periph_switch GPIO tl_h_o(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5313,"opentitan_soc_top periph_switch GPIO tl_h_o(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5314,"opentitan_soc_top periph_switch GPIO tl_h_o(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5315,"opentitan_soc_top periph_switch GPIO tl_h_o(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5316,"opentitan_soc_top periph_switch GPIO tl_h_o(1)\014 d_error", false,-1);
        tracep->declBit(c+5317,"opentitan_soc_top periph_switch GPIO tl_h_o(1)\014 a_ready", false,-1);
        tracep->declBit(c+5687,"opentitan_soc_top periph_switch GPIO tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+5688,"opentitan_soc_top periph_switch GPIO tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5689,"opentitan_soc_top periph_switch GPIO tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5690,"opentitan_soc_top periph_switch GPIO tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5691,"opentitan_soc_top periph_switch GPIO tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5692,"opentitan_soc_top periph_switch GPIO tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5693,"opentitan_soc_top periph_switch GPIO tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5694,"opentitan_soc_top periph_switch GPIO tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5695,"opentitan_soc_top periph_switch GPIO tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+4923,"opentitan_soc_top periph_switch GPIO tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+4924,"opentitan_soc_top periph_switch GPIO tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4925,"opentitan_soc_top periph_switch GPIO tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4926,"opentitan_soc_top periph_switch GPIO tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4927,"opentitan_soc_top periph_switch GPIO tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4928,"opentitan_soc_top periph_switch GPIO tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4929,"opentitan_soc_top periph_switch GPIO tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4930,"opentitan_soc_top periph_switch GPIO tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+4931,"opentitan_soc_top periph_switch GPIO tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+9405,"opentitan_soc_top periph_switch GPIO IDW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch GPIO STIDW", false,-1, 31,0);
        tracep->declBit(c+5318,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+5319,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5320,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5321,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5322,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5323,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5324,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5325,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5326,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+5327,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+5328,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5329,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5330,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5331,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5332,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5333,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5334,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5335,"opentitan_soc_top periph_switch GPIO hreq_fifo_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+5336,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+5337,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5338,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5339,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5340,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5341,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5342,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5343,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(0)\014 d_error", false,-1);
        tracep->declBit(c+5344,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+5345,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+5346,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5347,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5348,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5349,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5350,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5351,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5352,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(1)\014 d_error", false,-1);
        tracep->declBit(c+5353,"opentitan_soc_top periph_switch GPIO hrsp_fifo_i(1)\014 a_ready", false,-1);
        tracep->declBus(c+5354,"opentitan_soc_top periph_switch GPIO hrequest", false,-1, 1,0);
        tracep->declBus(c+5355,"opentitan_soc_top periph_switch GPIO hgrant", false,-1, 1,0);
        tracep->declBit(c+5804,"opentitan_soc_top periph_switch GPIO dreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+5805,"opentitan_soc_top periph_switch GPIO dreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5806,"opentitan_soc_top periph_switch GPIO dreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5807,"opentitan_soc_top periph_switch GPIO dreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5808,"opentitan_soc_top periph_switch GPIO dreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5809,"opentitan_soc_top periph_switch GPIO dreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5810,"opentitan_soc_top periph_switch GPIO dreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5811,"opentitan_soc_top periph_switch GPIO dreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5812,"opentitan_soc_top periph_switch GPIO dreq_fifo_i\014 d_ready", false,-1);
        tracep->declBit(c+4932,"opentitan_soc_top periph_switch GPIO drsp_fifo_o\014 d_valid", false,-1);
        tracep->declBus(c+4933,"opentitan_soc_top periph_switch GPIO drsp_fifo_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4934,"opentitan_soc_top periph_switch GPIO drsp_fifo_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4935,"opentitan_soc_top periph_switch GPIO drsp_fifo_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4936,"opentitan_soc_top periph_switch GPIO drsp_fifo_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4937,"opentitan_soc_top periph_switch GPIO drsp_fifo_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4938,"opentitan_soc_top periph_switch GPIO drsp_fifo_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4939,"opentitan_soc_top periph_switch GPIO drsp_fifo_o\014 d_error", false,-1);
        tracep->declBit(c+4940,"opentitan_soc_top periph_switch GPIO drsp_fifo_o\014 a_ready", false,-1);
        tracep->declBit(c+5356,"opentitan_soc_top periph_switch GPIO arb_valid", false,-1);
        tracep->declBit(c+4941,"opentitan_soc_top periph_switch GPIO arb_ready", false,-1);
        tracep->declBit(c+5813,"opentitan_soc_top periph_switch GPIO arb_data\014 a_valid", false,-1);
        tracep->declBus(c+5814,"opentitan_soc_top periph_switch GPIO arb_data\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5815,"opentitan_soc_top periph_switch GPIO arb_data\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5816,"opentitan_soc_top periph_switch GPIO arb_data\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5817,"opentitan_soc_top periph_switch GPIO arb_data\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5818,"opentitan_soc_top periph_switch GPIO arb_data\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5819,"opentitan_soc_top periph_switch GPIO arb_data\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5820,"opentitan_soc_top periph_switch GPIO arb_data\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5821,"opentitan_soc_top periph_switch GPIO arb_data\014 d_ready", false,-1);
        tracep->declBus(c+4942,"opentitan_soc_top periph_switch GPIO hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+5822,"opentitan_soc_top periph_switch GPIO dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+4943,"opentitan_soc_top periph_switch GPIO hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+5823,"opentitan_soc_top periph_switch GPIO dfifo_rspready_merged", false,-1);
        tracep->declBit(c+5357,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+5358,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5359,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5360,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5361,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5362,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5363,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5364,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5365,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5366,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5367,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+5368,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+5369,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5371,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5372,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5373,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5374,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5375,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5376,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8801,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+5377,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+5378,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO u_devicefifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch GPIO u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch GPIO u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch GPIO u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch GPIO u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch GPIO u_devicefifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch GPIO u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+5804,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+5805,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5806,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5807,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5808,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5809,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5810,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5811,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5812,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+4932,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+4933,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4934,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4935,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4936,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4937,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4938,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4939,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+4940,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+5687,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+5688,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5689,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5690,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5691,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5692,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5693,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5694,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5695,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+4923,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+4924,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4925,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4926,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4927,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4928,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4929,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4930,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+4931,"opentitan_soc_top periph_switch GPIO u_devicefifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch GPIO u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch GPIO u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+5824,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4944,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+5825,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+5824,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4944,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+5825,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch GPIO u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4945,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+5828,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4946,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4945,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+5828,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4946,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch GPIO u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+5357,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+5358,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5359,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5360,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5361,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5362,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5363,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5364,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5365,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+5379,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+5380,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5381,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5382,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5383,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5384,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5385,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5386,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+5387,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+5388,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+5389,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5390,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5391,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5392,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5393,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5394,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5395,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5396,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+5397,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+5398,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5399,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5400,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5401,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5402,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5403,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5404,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+5405,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+5406,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+5407,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+5408,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+5406,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+5407,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+5408,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+5411,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+5412,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+5413,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+5411,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+5412,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+5413,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+5368,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+5369,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5370,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5371,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5372,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5373,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5374,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5375,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5376,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+5415,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+5416,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5417,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5418,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5419,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5420,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5421,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5422,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+5423,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+5424,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+5425,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5426,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5427,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5428,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5429,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5430,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5431,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5432,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+5433,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+5434,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+5435,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+5436,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+5437,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+5438,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+5439,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+5440,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+5441,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+5442,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+5443,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+5444,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+5442,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+5443,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+5444,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+5447,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+5448,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+5449,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+5447,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+5448,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+5449,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch GPIO gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+9435,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+5354,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+5829+i*3,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+5355,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+5451,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+5356,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+5835,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+4941,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+5452,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+5453,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+5454,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+4918,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+5455,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+5456,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch GPIO gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch LDO1 M", false,-1, 31,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch LDO1 HReqPass", false,-1, 1,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch LDO1 HRspPass", false,-1, 1,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch LDO1 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch LDO1 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 DReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 DRspPass", false,-1);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch LDO1 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch LDO1 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO1 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO1 rst_ni", false,-1);
        tracep->declBit(c+2616,"opentitan_soc_top periph_switch LDO1 tl_h_i(0)\014 a_valid", false,-1);
        tracep->declBus(c+2617,"opentitan_soc_top periph_switch LDO1 tl_h_i(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2618,"opentitan_soc_top periph_switch LDO1 tl_h_i(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2619,"opentitan_soc_top periph_switch LDO1 tl_h_i(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2620,"opentitan_soc_top periph_switch LDO1 tl_h_i(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2621,"opentitan_soc_top periph_switch LDO1 tl_h_i(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2622,"opentitan_soc_top periph_switch LDO1 tl_h_i(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2623,"opentitan_soc_top periph_switch LDO1 tl_h_i(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2624,"opentitan_soc_top periph_switch LDO1 tl_h_i(0)\014 d_ready", false,-1);
        tracep->declBit(c+2625,"opentitan_soc_top periph_switch LDO1 tl_h_i(1)\014 a_valid", false,-1);
        tracep->declBus(c+2626,"opentitan_soc_top periph_switch LDO1 tl_h_i(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2627,"opentitan_soc_top periph_switch LDO1 tl_h_i(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2628,"opentitan_soc_top periph_switch LDO1 tl_h_i(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2629,"opentitan_soc_top periph_switch LDO1 tl_h_i(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2630,"opentitan_soc_top periph_switch LDO1 tl_h_i(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2631,"opentitan_soc_top periph_switch LDO1 tl_h_i(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2632,"opentitan_soc_top periph_switch LDO1 tl_h_i(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2633,"opentitan_soc_top periph_switch LDO1 tl_h_i(1)\014 d_ready", false,-1);
        tracep->declBit(c+2634,"opentitan_soc_top periph_switch LDO1 tl_h_o(0)\014 d_valid", false,-1);
        tracep->declBus(c+2635,"opentitan_soc_top periph_switch LDO1 tl_h_o(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2636,"opentitan_soc_top periph_switch LDO1 tl_h_o(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2637,"opentitan_soc_top periph_switch LDO1 tl_h_o(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2638,"opentitan_soc_top periph_switch LDO1 tl_h_o(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2639,"opentitan_soc_top periph_switch LDO1 tl_h_o(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2640,"opentitan_soc_top periph_switch LDO1 tl_h_o(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2641,"opentitan_soc_top periph_switch LDO1 tl_h_o(0)\014 d_error", false,-1);
        tracep->declBit(c+2642,"opentitan_soc_top periph_switch LDO1 tl_h_o(0)\014 a_ready", false,-1);
        tracep->declBit(c+2643,"opentitan_soc_top periph_switch LDO1 tl_h_o(1)\014 d_valid", false,-1);
        tracep->declBus(c+2644,"opentitan_soc_top periph_switch LDO1 tl_h_o(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2645,"opentitan_soc_top periph_switch LDO1 tl_h_o(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2646,"opentitan_soc_top periph_switch LDO1 tl_h_o(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2647,"opentitan_soc_top periph_switch LDO1 tl_h_o(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2648,"opentitan_soc_top periph_switch LDO1 tl_h_o(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2649,"opentitan_soc_top periph_switch LDO1 tl_h_o(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2650,"opentitan_soc_top periph_switch LDO1 tl_h_o(1)\014 d_error", false,-1);
        tracep->declBit(c+2651,"opentitan_soc_top periph_switch LDO1 tl_h_o(1)\014 a_ready", false,-1);
        tracep->declBit(c+2526,"opentitan_soc_top periph_switch LDO1 tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2527,"opentitan_soc_top periph_switch LDO1 tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2528,"opentitan_soc_top periph_switch LDO1 tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2529,"opentitan_soc_top periph_switch LDO1 tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2530,"opentitan_soc_top periph_switch LDO1 tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2531,"opentitan_soc_top periph_switch LDO1 tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2532,"opentitan_soc_top periph_switch LDO1 tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2533,"opentitan_soc_top periph_switch LDO1 tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2534,"opentitan_soc_top periph_switch LDO1 tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9079,"opentitan_soc_top periph_switch LDO1 tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9080,"opentitan_soc_top periph_switch LDO1 tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9081,"opentitan_soc_top periph_switch LDO1 tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9082,"opentitan_soc_top periph_switch LDO1 tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9083,"opentitan_soc_top periph_switch LDO1 tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9084,"opentitan_soc_top periph_switch LDO1 tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9085,"opentitan_soc_top periph_switch LDO1 tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9086,"opentitan_soc_top periph_switch LDO1 tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9087,"opentitan_soc_top periph_switch LDO1 tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+9405,"opentitan_soc_top periph_switch LDO1 IDW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO1 STIDW", false,-1, 31,0);
        tracep->declBit(c+2652,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+2653,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2654,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2655,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2656,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2657,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2658,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2659,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2660,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+2661,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+2662,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2663,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2664,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2665,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2666,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2667,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2668,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2669,"opentitan_soc_top periph_switch LDO1 hreq_fifo_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+2670,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+2671,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2672,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2673,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2674,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2675,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2676,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2677,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(0)\014 d_error", false,-1);
        tracep->declBit(c+2678,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+2679,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+2680,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2681,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2682,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2683,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2684,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2685,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2686,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(1)\014 d_error", false,-1);
        tracep->declBit(c+2687,"opentitan_soc_top periph_switch LDO1 hrsp_fifo_i(1)\014 a_ready", false,-1);
        tracep->declBus(c+2688,"opentitan_soc_top periph_switch LDO1 hrequest", false,-1, 1,0);
        tracep->declBus(c+2689,"opentitan_soc_top periph_switch LDO1 hgrant", false,-1, 1,0);
        tracep->declBit(c+2690,"opentitan_soc_top periph_switch LDO1 dreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+2691,"opentitan_soc_top periph_switch LDO1 dreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2692,"opentitan_soc_top periph_switch LDO1 dreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2693,"opentitan_soc_top periph_switch LDO1 dreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2694,"opentitan_soc_top periph_switch LDO1 dreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2695,"opentitan_soc_top periph_switch LDO1 dreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2696,"opentitan_soc_top periph_switch LDO1 dreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2697,"opentitan_soc_top periph_switch LDO1 dreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2698,"opentitan_soc_top periph_switch LDO1 dreq_fifo_i\014 d_ready", false,-1);
        tracep->declBit(c+124,"opentitan_soc_top periph_switch LDO1 drsp_fifo_o\014 d_valid", false,-1);
        tracep->declBus(c+125,"opentitan_soc_top periph_switch LDO1 drsp_fifo_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+126,"opentitan_soc_top periph_switch LDO1 drsp_fifo_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+127,"opentitan_soc_top periph_switch LDO1 drsp_fifo_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+128,"opentitan_soc_top periph_switch LDO1 drsp_fifo_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+129,"opentitan_soc_top periph_switch LDO1 drsp_fifo_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+130,"opentitan_soc_top periph_switch LDO1 drsp_fifo_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+131,"opentitan_soc_top periph_switch LDO1 drsp_fifo_o\014 d_error", false,-1);
        tracep->declBit(c+132,"opentitan_soc_top periph_switch LDO1 drsp_fifo_o\014 a_ready", false,-1);
        tracep->declBit(c+2699,"opentitan_soc_top periph_switch LDO1 arb_valid", false,-1);
        tracep->declBit(c+133,"opentitan_soc_top periph_switch LDO1 arb_ready", false,-1);
        tracep->declBit(c+2700,"opentitan_soc_top periph_switch LDO1 arb_data\014 a_valid", false,-1);
        tracep->declBus(c+2701,"opentitan_soc_top periph_switch LDO1 arb_data\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2702,"opentitan_soc_top periph_switch LDO1 arb_data\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2703,"opentitan_soc_top periph_switch LDO1 arb_data\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2704,"opentitan_soc_top periph_switch LDO1 arb_data\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2705,"opentitan_soc_top periph_switch LDO1 arb_data\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2706,"opentitan_soc_top periph_switch LDO1 arb_data\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2707,"opentitan_soc_top periph_switch LDO1 arb_data\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2708,"opentitan_soc_top periph_switch LDO1 arb_data\014 d_ready", false,-1);
        tracep->declBus(c+134,"opentitan_soc_top periph_switch LDO1 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+2709,"opentitan_soc_top periph_switch LDO1 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+135,"opentitan_soc_top periph_switch LDO1 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+2710,"opentitan_soc_top periph_switch LDO1 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+2711,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+2712,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2713,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2714,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2715,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2716,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2717,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2718,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2719,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2720,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2721,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+2722,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+2723,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2724,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2725,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2726,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2727,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2728,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2729,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2730,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8801,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2731,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2732,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO1 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO1 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO1 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO1 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO1 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO1 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+2690,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2691,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2692,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2693,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2694,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2695,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2696,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2697,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2698,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+124,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+125,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+126,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+127,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+128,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+129,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+130,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+131,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+132,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2526,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2527,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2528,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2529,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2530,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2531,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2532,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2533,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2534,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9079,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9080,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9081,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9082,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9083,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9084,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9085,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9086,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9087,"opentitan_soc_top periph_switch LDO1 u_devicefifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch LDO1 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch LDO1 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2733,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9436,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2734,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2733,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9436,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2734,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO1 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9437,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2737,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9438,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9437,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2737,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9438,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO1 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+2711,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2712,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2713,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2714,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2715,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2716,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2717,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2718,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2719,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+2738,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+2739,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2740,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2741,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2742,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2743,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2744,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2745,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+2746,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2747,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2748,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2749,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2750,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2751,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2752,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2753,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2754,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2755,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+2756,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+2757,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2758,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2759,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2760,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2761,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2762,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2763,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+2764,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2765,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2766,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2767,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2765,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2766,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2767,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2770,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2771,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2772,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2770,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2771,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2772,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+2722,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2723,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2724,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2725,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2726,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2727,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2728,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2729,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2730,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+2774,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+2775,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2776,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2777,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2778,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2779,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2780,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2781,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+2782,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2784,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2785,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2786,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2787,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2788,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2789,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2790,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2791,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+2792,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+2793,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2794,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2795,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2796,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2797,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2798,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2799,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+2800,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2801,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2802,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2803,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2801,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2802,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2803,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2806,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2807,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2808,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2806,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2807,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2808,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO1 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+9435,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+2688,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+2810+i*3,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+2689,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+2816,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+2699,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+2817,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+133,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+2820,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+2821,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+2822,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+8654,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+2823,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+2824,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch LDO1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch LDO2 M", false,-1, 31,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch LDO2 HReqPass", false,-1, 1,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch LDO2 HRspPass", false,-1, 1,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch LDO2 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch LDO2 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 DReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 DRspPass", false,-1);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch LDO2 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch LDO2 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO2 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO2 rst_ni", false,-1);
        tracep->declBit(c+2825,"opentitan_soc_top periph_switch LDO2 tl_h_i(0)\014 a_valid", false,-1);
        tracep->declBus(c+2826,"opentitan_soc_top periph_switch LDO2 tl_h_i(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2827,"opentitan_soc_top periph_switch LDO2 tl_h_i(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2828,"opentitan_soc_top periph_switch LDO2 tl_h_i(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2829,"opentitan_soc_top periph_switch LDO2 tl_h_i(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2830,"opentitan_soc_top periph_switch LDO2 tl_h_i(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2831,"opentitan_soc_top periph_switch LDO2 tl_h_i(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2832,"opentitan_soc_top periph_switch LDO2 tl_h_i(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2833,"opentitan_soc_top periph_switch LDO2 tl_h_i(0)\014 d_ready", false,-1);
        tracep->declBit(c+2834,"opentitan_soc_top periph_switch LDO2 tl_h_i(1)\014 a_valid", false,-1);
        tracep->declBus(c+2835,"opentitan_soc_top periph_switch LDO2 tl_h_i(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2836,"opentitan_soc_top periph_switch LDO2 tl_h_i(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2837,"opentitan_soc_top periph_switch LDO2 tl_h_i(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2838,"opentitan_soc_top periph_switch LDO2 tl_h_i(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2839,"opentitan_soc_top periph_switch LDO2 tl_h_i(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2840,"opentitan_soc_top periph_switch LDO2 tl_h_i(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2841,"opentitan_soc_top periph_switch LDO2 tl_h_i(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2842,"opentitan_soc_top periph_switch LDO2 tl_h_i(1)\014 d_ready", false,-1);
        tracep->declBit(c+2843,"opentitan_soc_top periph_switch LDO2 tl_h_o(0)\014 d_valid", false,-1);
        tracep->declBus(c+2844,"opentitan_soc_top periph_switch LDO2 tl_h_o(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2845,"opentitan_soc_top periph_switch LDO2 tl_h_o(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2846,"opentitan_soc_top periph_switch LDO2 tl_h_o(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2847,"opentitan_soc_top periph_switch LDO2 tl_h_o(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2848,"opentitan_soc_top periph_switch LDO2 tl_h_o(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2849,"opentitan_soc_top periph_switch LDO2 tl_h_o(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2850,"opentitan_soc_top periph_switch LDO2 tl_h_o(0)\014 d_error", false,-1);
        tracep->declBit(c+2851,"opentitan_soc_top periph_switch LDO2 tl_h_o(0)\014 a_ready", false,-1);
        tracep->declBit(c+2852,"opentitan_soc_top periph_switch LDO2 tl_h_o(1)\014 d_valid", false,-1);
        tracep->declBus(c+2853,"opentitan_soc_top periph_switch LDO2 tl_h_o(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2854,"opentitan_soc_top periph_switch LDO2 tl_h_o(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2855,"opentitan_soc_top periph_switch LDO2 tl_h_o(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2856,"opentitan_soc_top periph_switch LDO2 tl_h_o(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2857,"opentitan_soc_top periph_switch LDO2 tl_h_o(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2858,"opentitan_soc_top periph_switch LDO2 tl_h_o(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2859,"opentitan_soc_top periph_switch LDO2 tl_h_o(1)\014 d_error", false,-1);
        tracep->declBit(c+2860,"opentitan_soc_top periph_switch LDO2 tl_h_o(1)\014 a_ready", false,-1);
        tracep->declBit(c+2535,"opentitan_soc_top periph_switch LDO2 tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2536,"opentitan_soc_top periph_switch LDO2 tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2537,"opentitan_soc_top periph_switch LDO2 tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2538,"opentitan_soc_top periph_switch LDO2 tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2539,"opentitan_soc_top periph_switch LDO2 tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2540,"opentitan_soc_top periph_switch LDO2 tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2541,"opentitan_soc_top periph_switch LDO2 tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2542,"opentitan_soc_top periph_switch LDO2 tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2543,"opentitan_soc_top periph_switch LDO2 tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9088,"opentitan_soc_top periph_switch LDO2 tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9089,"opentitan_soc_top periph_switch LDO2 tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9090,"opentitan_soc_top periph_switch LDO2 tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9091,"opentitan_soc_top periph_switch LDO2 tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9092,"opentitan_soc_top periph_switch LDO2 tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9093,"opentitan_soc_top periph_switch LDO2 tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9094,"opentitan_soc_top periph_switch LDO2 tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9095,"opentitan_soc_top periph_switch LDO2 tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9096,"opentitan_soc_top periph_switch LDO2 tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+9405,"opentitan_soc_top periph_switch LDO2 IDW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO2 STIDW", false,-1, 31,0);
        tracep->declBit(c+2861,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+2862,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2863,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2864,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2865,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2866,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2867,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2868,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2869,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+2870,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+2871,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2872,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2873,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2874,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2875,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2876,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2877,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2878,"opentitan_soc_top periph_switch LDO2 hreq_fifo_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+2879,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+2880,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2881,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2882,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2883,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2884,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2885,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2886,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(0)\014 d_error", false,-1);
        tracep->declBit(c+2887,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+2888,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+2889,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2890,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2891,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2892,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2893,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2894,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2895,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(1)\014 d_error", false,-1);
        tracep->declBit(c+2896,"opentitan_soc_top periph_switch LDO2 hrsp_fifo_i(1)\014 a_ready", false,-1);
        tracep->declBus(c+2897,"opentitan_soc_top periph_switch LDO2 hrequest", false,-1, 1,0);
        tracep->declBus(c+2898,"opentitan_soc_top periph_switch LDO2 hgrant", false,-1, 1,0);
        tracep->declBit(c+2899,"opentitan_soc_top periph_switch LDO2 dreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+2900,"opentitan_soc_top periph_switch LDO2 dreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2901,"opentitan_soc_top periph_switch LDO2 dreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2902,"opentitan_soc_top periph_switch LDO2 dreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2903,"opentitan_soc_top periph_switch LDO2 dreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2904,"opentitan_soc_top periph_switch LDO2 dreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2905,"opentitan_soc_top periph_switch LDO2 dreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2906,"opentitan_soc_top periph_switch LDO2 dreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2907,"opentitan_soc_top periph_switch LDO2 dreq_fifo_i\014 d_ready", false,-1);
        tracep->declBit(c+136,"opentitan_soc_top periph_switch LDO2 drsp_fifo_o\014 d_valid", false,-1);
        tracep->declBus(c+137,"opentitan_soc_top periph_switch LDO2 drsp_fifo_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"opentitan_soc_top periph_switch LDO2 drsp_fifo_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+139,"opentitan_soc_top periph_switch LDO2 drsp_fifo_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+140,"opentitan_soc_top periph_switch LDO2 drsp_fifo_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+141,"opentitan_soc_top periph_switch LDO2 drsp_fifo_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+142,"opentitan_soc_top periph_switch LDO2 drsp_fifo_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+143,"opentitan_soc_top periph_switch LDO2 drsp_fifo_o\014 d_error", false,-1);
        tracep->declBit(c+144,"opentitan_soc_top periph_switch LDO2 drsp_fifo_o\014 a_ready", false,-1);
        tracep->declBit(c+2908,"opentitan_soc_top periph_switch LDO2 arb_valid", false,-1);
        tracep->declBit(c+145,"opentitan_soc_top periph_switch LDO2 arb_ready", false,-1);
        tracep->declBit(c+2909,"opentitan_soc_top periph_switch LDO2 arb_data\014 a_valid", false,-1);
        tracep->declBus(c+2910,"opentitan_soc_top periph_switch LDO2 arb_data\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2911,"opentitan_soc_top periph_switch LDO2 arb_data\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2912,"opentitan_soc_top periph_switch LDO2 arb_data\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2913,"opentitan_soc_top periph_switch LDO2 arb_data\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2914,"opentitan_soc_top periph_switch LDO2 arb_data\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2915,"opentitan_soc_top periph_switch LDO2 arb_data\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2916,"opentitan_soc_top periph_switch LDO2 arb_data\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2917,"opentitan_soc_top periph_switch LDO2 arb_data\014 d_ready", false,-1);
        tracep->declBus(c+146,"opentitan_soc_top periph_switch LDO2 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+2918,"opentitan_soc_top periph_switch LDO2 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+147,"opentitan_soc_top periph_switch LDO2 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+2919,"opentitan_soc_top periph_switch LDO2 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+2920,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+2921,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2922,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2923,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2924,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2925,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2926,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2927,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2928,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2929,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2930,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+2931,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+2932,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2933,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2934,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2935,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2936,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2937,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2938,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2939,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8801,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2940,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2941,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO2 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO2 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO2 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO2 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO2 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO2 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+2899,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2900,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2901,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2902,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2903,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2904,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2905,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2906,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2907,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+136,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+137,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+138,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+139,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+140,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+141,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+142,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+143,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+144,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2535,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2536,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2537,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2538,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2539,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2540,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2541,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2542,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2543,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9088,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9089,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9090,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9091,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9092,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9093,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9094,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9095,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9096,"opentitan_soc_top periph_switch LDO2 u_devicefifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch LDO2 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch LDO2 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2942,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9440,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2943,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2942,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9440,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2943,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO2 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9441,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2946,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9442,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9441,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2946,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9442,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO2 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+2920,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2921,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2922,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2923,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2924,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2925,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2926,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2927,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2928,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+2947,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+2948,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2949,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2950,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2951,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2952,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2953,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2954,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+2955,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2956,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2957,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2958,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2959,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2960,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2961,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2962,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2963,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2964,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+2965,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+2966,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2967,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2968,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2969,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2970,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2971,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2972,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+2973,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2974,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+2975,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2976,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2974,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+2975,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2976,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+2979,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2980,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+2981,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+2979,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2980,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+2981,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+2931,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2932,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2933,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2934,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2935,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2936,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2937,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2938,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2939,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+2983,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+2984,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+2985,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+2986,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+2987,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+2988,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+2989,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+2990,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+2991,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2992,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2993,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2994,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2995,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2996,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2997,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2998,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2999,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3000,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+3001,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+3002,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3003,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3004,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3005,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3006,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3007,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3008,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+3009,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+3010,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3011,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+3012,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3010,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3011,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+3012,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3015,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3016,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3017,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3015,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3016,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3017,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch LDO2 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+9435,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+2897,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+3019+i*3,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+2898,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+3025,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+2908,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+3026,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+145,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+3029,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+3030,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+3031,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+8655,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+3032,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+3033,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch LDO2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch DCDC M", false,-1, 31,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch DCDC HReqPass", false,-1, 1,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch DCDC HRspPass", false,-1, 1,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch DCDC HReqDepth", false,-1, 7,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch DCDC HRspDepth", false,-1, 7,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC DReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC DRspPass", false,-1);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch DCDC DReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch DCDC DRspDepth", false,-1, 3,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCDC clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCDC rst_ni", false,-1);
        tracep->declBit(c+4054,"opentitan_soc_top periph_switch DCDC tl_h_i(0)\014 a_valid", false,-1);
        tracep->declBus(c+4055,"opentitan_soc_top periph_switch DCDC tl_h_i(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4056,"opentitan_soc_top periph_switch DCDC tl_h_i(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4057,"opentitan_soc_top periph_switch DCDC tl_h_i(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4058,"opentitan_soc_top periph_switch DCDC tl_h_i(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4059,"opentitan_soc_top periph_switch DCDC tl_h_i(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4060,"opentitan_soc_top periph_switch DCDC tl_h_i(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4061,"opentitan_soc_top periph_switch DCDC tl_h_i(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4062,"opentitan_soc_top periph_switch DCDC tl_h_i(0)\014 d_ready", false,-1);
        tracep->declBit(c+4063,"opentitan_soc_top periph_switch DCDC tl_h_i(1)\014 a_valid", false,-1);
        tracep->declBus(c+4064,"opentitan_soc_top periph_switch DCDC tl_h_i(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4065,"opentitan_soc_top periph_switch DCDC tl_h_i(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4066,"opentitan_soc_top periph_switch DCDC tl_h_i(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4067,"opentitan_soc_top periph_switch DCDC tl_h_i(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4068,"opentitan_soc_top periph_switch DCDC tl_h_i(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4069,"opentitan_soc_top periph_switch DCDC tl_h_i(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4070,"opentitan_soc_top periph_switch DCDC tl_h_i(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4071,"opentitan_soc_top periph_switch DCDC tl_h_i(1)\014 d_ready", false,-1);
        tracep->declBit(c+4072,"opentitan_soc_top periph_switch DCDC tl_h_o(0)\014 d_valid", false,-1);
        tracep->declBus(c+4073,"opentitan_soc_top periph_switch DCDC tl_h_o(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4074,"opentitan_soc_top periph_switch DCDC tl_h_o(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4075,"opentitan_soc_top periph_switch DCDC tl_h_o(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4076,"opentitan_soc_top periph_switch DCDC tl_h_o(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4077,"opentitan_soc_top periph_switch DCDC tl_h_o(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4078,"opentitan_soc_top periph_switch DCDC tl_h_o(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4079,"opentitan_soc_top periph_switch DCDC tl_h_o(0)\014 d_error", false,-1);
        tracep->declBit(c+4080,"opentitan_soc_top periph_switch DCDC tl_h_o(0)\014 a_ready", false,-1);
        tracep->declBit(c+4081,"opentitan_soc_top periph_switch DCDC tl_h_o(1)\014 d_valid", false,-1);
        tracep->declBus(c+4082,"opentitan_soc_top periph_switch DCDC tl_h_o(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4083,"opentitan_soc_top periph_switch DCDC tl_h_o(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4084,"opentitan_soc_top periph_switch DCDC tl_h_o(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4085,"opentitan_soc_top periph_switch DCDC tl_h_o(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4086,"opentitan_soc_top periph_switch DCDC tl_h_o(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4087,"opentitan_soc_top periph_switch DCDC tl_h_o(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4088,"opentitan_soc_top periph_switch DCDC tl_h_o(1)\014 d_error", false,-1);
        tracep->declBit(c+4089,"opentitan_soc_top periph_switch DCDC tl_h_o(1)\014 a_ready", false,-1);
        tracep->declBit(c+3964,"opentitan_soc_top periph_switch DCDC tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3965,"opentitan_soc_top periph_switch DCDC tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3966,"opentitan_soc_top periph_switch DCDC tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3967,"opentitan_soc_top periph_switch DCDC tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3968,"opentitan_soc_top periph_switch DCDC tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3969,"opentitan_soc_top periph_switch DCDC tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3970,"opentitan_soc_top periph_switch DCDC tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3971,"opentitan_soc_top periph_switch DCDC tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3972,"opentitan_soc_top periph_switch DCDC tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9097,"opentitan_soc_top periph_switch DCDC tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9098,"opentitan_soc_top periph_switch DCDC tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9099,"opentitan_soc_top periph_switch DCDC tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9100,"opentitan_soc_top periph_switch DCDC tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9101,"opentitan_soc_top periph_switch DCDC tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9102,"opentitan_soc_top periph_switch DCDC tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9103,"opentitan_soc_top periph_switch DCDC tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9104,"opentitan_soc_top periph_switch DCDC tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9105,"opentitan_soc_top periph_switch DCDC tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+9405,"opentitan_soc_top periph_switch DCDC IDW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCDC STIDW", false,-1, 31,0);
        tracep->declBit(c+4090,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+4091,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4092,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4093,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4094,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4095,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4096,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4097,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4098,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+4099,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+4100,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4101,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4102,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4103,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4104,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4105,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4106,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4107,"opentitan_soc_top periph_switch DCDC hreq_fifo_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+4108,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+4109,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4110,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4111,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4112,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4113,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4114,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4115,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(0)\014 d_error", false,-1);
        tracep->declBit(c+4116,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+4117,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+4118,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4119,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4120,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4121,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4122,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4123,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4124,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(1)\014 d_error", false,-1);
        tracep->declBit(c+4125,"opentitan_soc_top periph_switch DCDC hrsp_fifo_i(1)\014 a_ready", false,-1);
        tracep->declBus(c+4126,"opentitan_soc_top periph_switch DCDC hrequest", false,-1, 1,0);
        tracep->declBus(c+4127,"opentitan_soc_top periph_switch DCDC hgrant", false,-1, 1,0);
        tracep->declBit(c+4128,"opentitan_soc_top periph_switch DCDC dreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+4129,"opentitan_soc_top periph_switch DCDC dreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4130,"opentitan_soc_top periph_switch DCDC dreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4131,"opentitan_soc_top periph_switch DCDC dreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4132,"opentitan_soc_top periph_switch DCDC dreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4133,"opentitan_soc_top periph_switch DCDC dreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4134,"opentitan_soc_top periph_switch DCDC dreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4135,"opentitan_soc_top periph_switch DCDC dreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4136,"opentitan_soc_top periph_switch DCDC dreq_fifo_i\014 d_ready", false,-1);
        tracep->declBit(c+148,"opentitan_soc_top periph_switch DCDC drsp_fifo_o\014 d_valid", false,-1);
        tracep->declBus(c+149,"opentitan_soc_top periph_switch DCDC drsp_fifo_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"opentitan_soc_top periph_switch DCDC drsp_fifo_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+151,"opentitan_soc_top periph_switch DCDC drsp_fifo_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+152,"opentitan_soc_top periph_switch DCDC drsp_fifo_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+153,"opentitan_soc_top periph_switch DCDC drsp_fifo_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+154,"opentitan_soc_top periph_switch DCDC drsp_fifo_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+155,"opentitan_soc_top periph_switch DCDC drsp_fifo_o\014 d_error", false,-1);
        tracep->declBit(c+156,"opentitan_soc_top periph_switch DCDC drsp_fifo_o\014 a_ready", false,-1);
        tracep->declBit(c+4137,"opentitan_soc_top periph_switch DCDC arb_valid", false,-1);
        tracep->declBit(c+157,"opentitan_soc_top periph_switch DCDC arb_ready", false,-1);
        tracep->declBit(c+4138,"opentitan_soc_top periph_switch DCDC arb_data\014 a_valid", false,-1);
        tracep->declBus(c+4139,"opentitan_soc_top periph_switch DCDC arb_data\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4140,"opentitan_soc_top periph_switch DCDC arb_data\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4141,"opentitan_soc_top periph_switch DCDC arb_data\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4142,"opentitan_soc_top periph_switch DCDC arb_data\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4143,"opentitan_soc_top periph_switch DCDC arb_data\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4144,"opentitan_soc_top periph_switch DCDC arb_data\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4145,"opentitan_soc_top periph_switch DCDC arb_data\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4146,"opentitan_soc_top periph_switch DCDC arb_data\014 d_ready", false,-1);
        tracep->declBus(c+158,"opentitan_soc_top periph_switch DCDC hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+4147,"opentitan_soc_top periph_switch DCDC dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+159,"opentitan_soc_top periph_switch DCDC hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+4148,"opentitan_soc_top periph_switch DCDC dfifo_rspready_merged", false,-1);
        tracep->declBit(c+4149,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+4150,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4151,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4152,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4153,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4154,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4155,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4156,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4157,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+4158,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+4159,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4160,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+4161,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4162,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4163,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4164,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4165,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4166,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4167,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4168,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8801,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+4169,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+4170,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC u_devicefifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCDC u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCDC u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCDC u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCDC u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCDC u_devicefifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCDC u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+4128,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+4129,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4130,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4131,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4132,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4133,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4134,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4135,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4136,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+148,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+149,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+150,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+151,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+152,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+153,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+154,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+155,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+156,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+3964,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3965,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3966,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3967,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3968,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3969,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3970,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3971,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3972,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9097,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9098,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9099,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9100,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9101,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9102,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9103,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9104,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9105,"opentitan_soc_top periph_switch DCDC u_devicefifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DCDC u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DCDC u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+4171,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9444,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+4172,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4171,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9444,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+4172,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCDC u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9445,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4175,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9446,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9445,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4175,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9446,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCDC u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+4149,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+4150,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4151,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4152,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4153,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4154,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4155,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4156,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4157,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+4176,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+4177,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4178,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4179,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4180,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4181,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4182,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4183,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+4184,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+4185,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+4186,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4187,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4188,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4189,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4190,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4191,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4192,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4193,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+4194,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+4195,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4196,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4197,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4198,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4199,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4200,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4201,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+4202,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+4203,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4204,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+4205,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4203,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4204,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+4205,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4208,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4209,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4210,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4208,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4209,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4210,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+4160,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+4161,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4162,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4163,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4164,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4165,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4166,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4167,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4168,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+4212,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+4213,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4214,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4215,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4216,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4217,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4218,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4219,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+4220,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+4221,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+4222,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4223,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4224,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4225,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4226,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4227,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4228,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4229,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+4230,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+4231,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4232,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4233,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4234,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4235,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4236,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4237,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+4238,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+4239,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4240,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+4241,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4239,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4240,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+4241,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4244,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4245,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4246,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4244,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4245,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4246,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DCDC gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+9435,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+4126,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+4248+i*3,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+4127,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+4254,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+4137,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+4255,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+157,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+4258,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+4259,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+4260,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+8656,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+4261,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+4262,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch DCDC gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch PLL1 M", false,-1, 31,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch PLL1 HReqPass", false,-1, 1,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch PLL1 HRspPass", false,-1, 1,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch PLL1 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch PLL1 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 DReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 DRspPass", false,-1);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch PLL1 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch PLL1 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLL1 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLL1 rst_ni", false,-1);
        tracep->declBit(c+3124,"opentitan_soc_top periph_switch PLL1 tl_h_i(0)\014 a_valid", false,-1);
        tracep->declBus(c+3125,"opentitan_soc_top periph_switch PLL1 tl_h_i(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3126,"opentitan_soc_top periph_switch PLL1 tl_h_i(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3127,"opentitan_soc_top periph_switch PLL1 tl_h_i(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3128,"opentitan_soc_top periph_switch PLL1 tl_h_i(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3129,"opentitan_soc_top periph_switch PLL1 tl_h_i(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3130,"opentitan_soc_top periph_switch PLL1 tl_h_i(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3131,"opentitan_soc_top periph_switch PLL1 tl_h_i(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3132,"opentitan_soc_top periph_switch PLL1 tl_h_i(0)\014 d_ready", false,-1);
        tracep->declBit(c+3133,"opentitan_soc_top periph_switch PLL1 tl_h_i(1)\014 a_valid", false,-1);
        tracep->declBus(c+3134,"opentitan_soc_top periph_switch PLL1 tl_h_i(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3135,"opentitan_soc_top periph_switch PLL1 tl_h_i(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3136,"opentitan_soc_top periph_switch PLL1 tl_h_i(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3137,"opentitan_soc_top periph_switch PLL1 tl_h_i(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3138,"opentitan_soc_top periph_switch PLL1 tl_h_i(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3139,"opentitan_soc_top periph_switch PLL1 tl_h_i(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3140,"opentitan_soc_top periph_switch PLL1 tl_h_i(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3141,"opentitan_soc_top periph_switch PLL1 tl_h_i(1)\014 d_ready", false,-1);
        tracep->declBit(c+3142,"opentitan_soc_top periph_switch PLL1 tl_h_o(0)\014 d_valid", false,-1);
        tracep->declBus(c+3143,"opentitan_soc_top periph_switch PLL1 tl_h_o(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3144,"opentitan_soc_top periph_switch PLL1 tl_h_o(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3145,"opentitan_soc_top periph_switch PLL1 tl_h_o(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3146,"opentitan_soc_top periph_switch PLL1 tl_h_o(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3147,"opentitan_soc_top periph_switch PLL1 tl_h_o(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3148,"opentitan_soc_top periph_switch PLL1 tl_h_o(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3149,"opentitan_soc_top periph_switch PLL1 tl_h_o(0)\014 d_error", false,-1);
        tracep->declBit(c+3150,"opentitan_soc_top periph_switch PLL1 tl_h_o(0)\014 a_ready", false,-1);
        tracep->declBit(c+3151,"opentitan_soc_top periph_switch PLL1 tl_h_o(1)\014 d_valid", false,-1);
        tracep->declBus(c+3152,"opentitan_soc_top periph_switch PLL1 tl_h_o(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3153,"opentitan_soc_top periph_switch PLL1 tl_h_o(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3154,"opentitan_soc_top periph_switch PLL1 tl_h_o(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3155,"opentitan_soc_top periph_switch PLL1 tl_h_o(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3156,"opentitan_soc_top periph_switch PLL1 tl_h_o(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3157,"opentitan_soc_top periph_switch PLL1 tl_h_o(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3158,"opentitan_soc_top periph_switch PLL1 tl_h_o(1)\014 d_error", false,-1);
        tracep->declBit(c+3159,"opentitan_soc_top periph_switch PLL1 tl_h_o(1)\014 a_ready", false,-1);
        tracep->declBit(c+3034,"opentitan_soc_top periph_switch PLL1 tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3035,"opentitan_soc_top periph_switch PLL1 tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3036,"opentitan_soc_top periph_switch PLL1 tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3037,"opentitan_soc_top periph_switch PLL1 tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3038,"opentitan_soc_top periph_switch PLL1 tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3039,"opentitan_soc_top periph_switch PLL1 tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3040,"opentitan_soc_top periph_switch PLL1 tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3041,"opentitan_soc_top periph_switch PLL1 tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3042,"opentitan_soc_top periph_switch PLL1 tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9106,"opentitan_soc_top periph_switch PLL1 tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9107,"opentitan_soc_top periph_switch PLL1 tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9108,"opentitan_soc_top periph_switch PLL1 tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9109,"opentitan_soc_top periph_switch PLL1 tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9110,"opentitan_soc_top periph_switch PLL1 tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9111,"opentitan_soc_top periph_switch PLL1 tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9112,"opentitan_soc_top periph_switch PLL1 tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9113,"opentitan_soc_top periph_switch PLL1 tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9114,"opentitan_soc_top periph_switch PLL1 tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+9405,"opentitan_soc_top periph_switch PLL1 IDW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLL1 STIDW", false,-1, 31,0);
        tracep->declBit(c+3160,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+3161,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3162,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3163,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3164,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3165,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3166,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3167,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3168,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+3169,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+3170,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3171,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3172,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3173,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3174,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3175,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3176,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3177,"opentitan_soc_top periph_switch PLL1 hreq_fifo_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+3178,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+3179,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3180,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3181,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3182,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3183,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3184,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3185,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(0)\014 d_error", false,-1);
        tracep->declBit(c+3186,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+3187,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+3188,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3189,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3190,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3191,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3192,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3193,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3194,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(1)\014 d_error", false,-1);
        tracep->declBit(c+3195,"opentitan_soc_top periph_switch PLL1 hrsp_fifo_i(1)\014 a_ready", false,-1);
        tracep->declBus(c+3196,"opentitan_soc_top periph_switch PLL1 hrequest", false,-1, 1,0);
        tracep->declBus(c+3197,"opentitan_soc_top periph_switch PLL1 hgrant", false,-1, 1,0);
        tracep->declBit(c+3198,"opentitan_soc_top periph_switch PLL1 dreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+3199,"opentitan_soc_top periph_switch PLL1 dreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3200,"opentitan_soc_top periph_switch PLL1 dreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3201,"opentitan_soc_top periph_switch PLL1 dreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3202,"opentitan_soc_top periph_switch PLL1 dreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3203,"opentitan_soc_top periph_switch PLL1 dreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3204,"opentitan_soc_top periph_switch PLL1 dreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3205,"opentitan_soc_top periph_switch PLL1 dreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3206,"opentitan_soc_top periph_switch PLL1 dreq_fifo_i\014 d_ready", false,-1);
        tracep->declBit(c+160,"opentitan_soc_top periph_switch PLL1 drsp_fifo_o\014 d_valid", false,-1);
        tracep->declBus(c+161,"opentitan_soc_top periph_switch PLL1 drsp_fifo_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+162,"opentitan_soc_top periph_switch PLL1 drsp_fifo_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+163,"opentitan_soc_top periph_switch PLL1 drsp_fifo_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+164,"opentitan_soc_top periph_switch PLL1 drsp_fifo_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+165,"opentitan_soc_top periph_switch PLL1 drsp_fifo_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+166,"opentitan_soc_top periph_switch PLL1 drsp_fifo_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+167,"opentitan_soc_top periph_switch PLL1 drsp_fifo_o\014 d_error", false,-1);
        tracep->declBit(c+168,"opentitan_soc_top periph_switch PLL1 drsp_fifo_o\014 a_ready", false,-1);
        tracep->declBit(c+3207,"opentitan_soc_top periph_switch PLL1 arb_valid", false,-1);
        tracep->declBit(c+169,"opentitan_soc_top periph_switch PLL1 arb_ready", false,-1);
        tracep->declBit(c+3208,"opentitan_soc_top periph_switch PLL1 arb_data\014 a_valid", false,-1);
        tracep->declBus(c+3209,"opentitan_soc_top periph_switch PLL1 arb_data\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3210,"opentitan_soc_top periph_switch PLL1 arb_data\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3211,"opentitan_soc_top periph_switch PLL1 arb_data\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3212,"opentitan_soc_top periph_switch PLL1 arb_data\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3213,"opentitan_soc_top periph_switch PLL1 arb_data\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3214,"opentitan_soc_top periph_switch PLL1 arb_data\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3215,"opentitan_soc_top periph_switch PLL1 arb_data\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3216,"opentitan_soc_top periph_switch PLL1 arb_data\014 d_ready", false,-1);
        tracep->declBus(c+170,"opentitan_soc_top periph_switch PLL1 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+3217,"opentitan_soc_top periph_switch PLL1 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+171,"opentitan_soc_top periph_switch PLL1 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+3218,"opentitan_soc_top periph_switch PLL1 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+3219,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+3220,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3221,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3222,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3223,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3224,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3225,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3226,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3227,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3228,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3229,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+3230,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+3231,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3232,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3233,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3234,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3235,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3236,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3237,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3238,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8801,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3239,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3240,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLL1 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLL1 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLL1 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLL1 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLL1 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLL1 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+3198,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+3199,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3200,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3201,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3202,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3203,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3204,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3205,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3206,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+160,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+161,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+162,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+163,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+164,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+165,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+166,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+167,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+168,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+3034,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3035,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3036,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3037,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3038,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3039,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3040,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3041,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3042,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9106,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9107,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9108,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9109,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9110,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9111,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9112,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9113,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9114,"opentitan_soc_top periph_switch PLL1 u_devicefifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch PLL1 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch PLL1 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+3241,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9448,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+3242,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3241,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9448,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+3242,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLL1 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9449,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3245,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9450,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9449,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3245,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9450,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLL1 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+3219,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+3220,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3221,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3222,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3223,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3224,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3225,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3226,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3227,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+3246,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+3247,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3248,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3249,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3250,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3251,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3252,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3253,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+3254,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+3255,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3256,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3257,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3258,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3259,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3260,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3261,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3262,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3263,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+3264,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+3265,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3266,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3267,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3268,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3269,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3270,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3271,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+3272,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+3273,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3274,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+3275,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3273,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3274,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+3275,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3278,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3279,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3280,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3278,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3279,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3280,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+3230,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+3231,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3232,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3233,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3234,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3235,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3236,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3237,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3238,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+3282,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+3283,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3284,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3285,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3286,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3287,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3288,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3289,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+3290,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+3291,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3292,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3293,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3294,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3295,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3296,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3297,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3298,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3299,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+3300,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+3301,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3302,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3303,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3304,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3305,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3306,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3307,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+3308,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+3309,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3310,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+3311,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3309,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3310,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+3311,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3314,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3315,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3316,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3314,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3315,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3316,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLL1 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+9435,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+3196,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+3318+i*3,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+3197,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+3324,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+3207,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+3325,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+169,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+3328,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+3329,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+3330,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+8657,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+3331,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+3332,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch PLL1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch TSEN1 M", false,-1, 31,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch TSEN1 HReqPass", false,-1, 1,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch TSEN1 HRspPass", false,-1, 1,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch TSEN1 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch TSEN1 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 DReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 DRspPass", false,-1);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch TSEN1 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch TSEN1 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN1 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN1 rst_ni", false,-1);
        tracep->declBit(c+3614,"opentitan_soc_top periph_switch TSEN1 tl_h_i(0)\014 a_valid", false,-1);
        tracep->declBus(c+3615,"opentitan_soc_top periph_switch TSEN1 tl_h_i(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3616,"opentitan_soc_top periph_switch TSEN1 tl_h_i(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3617,"opentitan_soc_top periph_switch TSEN1 tl_h_i(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3618,"opentitan_soc_top periph_switch TSEN1 tl_h_i(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3619,"opentitan_soc_top periph_switch TSEN1 tl_h_i(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3620,"opentitan_soc_top periph_switch TSEN1 tl_h_i(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3621,"opentitan_soc_top periph_switch TSEN1 tl_h_i(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3622,"opentitan_soc_top periph_switch TSEN1 tl_h_i(0)\014 d_ready", false,-1);
        tracep->declBit(c+3623,"opentitan_soc_top periph_switch TSEN1 tl_h_i(1)\014 a_valid", false,-1);
        tracep->declBus(c+3624,"opentitan_soc_top periph_switch TSEN1 tl_h_i(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3625,"opentitan_soc_top periph_switch TSEN1 tl_h_i(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3626,"opentitan_soc_top periph_switch TSEN1 tl_h_i(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3627,"opentitan_soc_top periph_switch TSEN1 tl_h_i(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3628,"opentitan_soc_top periph_switch TSEN1 tl_h_i(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3629,"opentitan_soc_top periph_switch TSEN1 tl_h_i(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3630,"opentitan_soc_top periph_switch TSEN1 tl_h_i(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3631,"opentitan_soc_top periph_switch TSEN1 tl_h_i(1)\014 d_ready", false,-1);
        tracep->declBit(c+3632,"opentitan_soc_top periph_switch TSEN1 tl_h_o(0)\014 d_valid", false,-1);
        tracep->declBus(c+3633,"opentitan_soc_top periph_switch TSEN1 tl_h_o(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3634,"opentitan_soc_top periph_switch TSEN1 tl_h_o(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3635,"opentitan_soc_top periph_switch TSEN1 tl_h_o(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3636,"opentitan_soc_top periph_switch TSEN1 tl_h_o(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3637,"opentitan_soc_top periph_switch TSEN1 tl_h_o(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3638,"opentitan_soc_top periph_switch TSEN1 tl_h_o(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3639,"opentitan_soc_top periph_switch TSEN1 tl_h_o(0)\014 d_error", false,-1);
        tracep->declBit(c+3640,"opentitan_soc_top periph_switch TSEN1 tl_h_o(0)\014 a_ready", false,-1);
        tracep->declBit(c+3641,"opentitan_soc_top periph_switch TSEN1 tl_h_o(1)\014 d_valid", false,-1);
        tracep->declBus(c+3642,"opentitan_soc_top periph_switch TSEN1 tl_h_o(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3643,"opentitan_soc_top periph_switch TSEN1 tl_h_o(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3644,"opentitan_soc_top periph_switch TSEN1 tl_h_o(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3645,"opentitan_soc_top periph_switch TSEN1 tl_h_o(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3646,"opentitan_soc_top periph_switch TSEN1 tl_h_o(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3647,"opentitan_soc_top periph_switch TSEN1 tl_h_o(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3648,"opentitan_soc_top periph_switch TSEN1 tl_h_o(1)\014 d_error", false,-1);
        tracep->declBit(c+3649,"opentitan_soc_top periph_switch TSEN1 tl_h_o(1)\014 a_ready", false,-1);
        tracep->declBit(c+7094,"opentitan_soc_top periph_switch TSEN1 tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+7095,"opentitan_soc_top periph_switch TSEN1 tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7096,"opentitan_soc_top periph_switch TSEN1 tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7097,"opentitan_soc_top periph_switch TSEN1 tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7098,"opentitan_soc_top periph_switch TSEN1 tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7099,"opentitan_soc_top periph_switch TSEN1 tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7100,"opentitan_soc_top periph_switch TSEN1 tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7101,"opentitan_soc_top periph_switch TSEN1 tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7102,"opentitan_soc_top periph_switch TSEN1 tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9115,"opentitan_soc_top periph_switch TSEN1 tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9116,"opentitan_soc_top periph_switch TSEN1 tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9117,"opentitan_soc_top periph_switch TSEN1 tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9118,"opentitan_soc_top periph_switch TSEN1 tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9119,"opentitan_soc_top periph_switch TSEN1 tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9120,"opentitan_soc_top periph_switch TSEN1 tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9121,"opentitan_soc_top periph_switch TSEN1 tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9122,"opentitan_soc_top periph_switch TSEN1 tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9123,"opentitan_soc_top periph_switch TSEN1 tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+9405,"opentitan_soc_top periph_switch TSEN1 IDW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN1 STIDW", false,-1, 31,0);
        tracep->declBit(c+3650,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+3651,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3652,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3653,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3654,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3655,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3656,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3657,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3658,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+3659,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+3660,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3661,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3662,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3663,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3664,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3665,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3666,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3667,"opentitan_soc_top periph_switch TSEN1 hreq_fifo_o(1)\014 d_ready", false,-1);
    }
}

void Vopentitan_soc_top::traceInitSub3(void* userp, VerilatedVcd* tracep) {
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    Vopentitan_soc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+3668,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+3669,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3670,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3671,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3672,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3673,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3674,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3675,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(0)\014 d_error", false,-1);
        tracep->declBit(c+3676,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+3677,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+3678,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3679,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3680,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3681,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3682,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3683,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3684,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(1)\014 d_error", false,-1);
        tracep->declBit(c+3685,"opentitan_soc_top periph_switch TSEN1 hrsp_fifo_i(1)\014 a_ready", false,-1);
        tracep->declBus(c+3686,"opentitan_soc_top periph_switch TSEN1 hrequest", false,-1, 1,0);
        tracep->declBus(c+3687,"opentitan_soc_top periph_switch TSEN1 hgrant", false,-1, 1,0);
        tracep->declBit(c+7133,"opentitan_soc_top periph_switch TSEN1 dreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+7134,"opentitan_soc_top periph_switch TSEN1 dreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7135,"opentitan_soc_top periph_switch TSEN1 dreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7136,"opentitan_soc_top periph_switch TSEN1 dreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7137,"opentitan_soc_top periph_switch TSEN1 dreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7138,"opentitan_soc_top periph_switch TSEN1 dreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7139,"opentitan_soc_top periph_switch TSEN1 dreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7140,"opentitan_soc_top periph_switch TSEN1 dreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7141,"opentitan_soc_top periph_switch TSEN1 dreq_fifo_i\014 d_ready", false,-1);
        tracep->declBit(c+172,"opentitan_soc_top periph_switch TSEN1 drsp_fifo_o\014 d_valid", false,-1);
        tracep->declBus(c+173,"opentitan_soc_top periph_switch TSEN1 drsp_fifo_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+174,"opentitan_soc_top periph_switch TSEN1 drsp_fifo_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+175,"opentitan_soc_top periph_switch TSEN1 drsp_fifo_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+176,"opentitan_soc_top periph_switch TSEN1 drsp_fifo_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+177,"opentitan_soc_top periph_switch TSEN1 drsp_fifo_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+178,"opentitan_soc_top periph_switch TSEN1 drsp_fifo_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+179,"opentitan_soc_top periph_switch TSEN1 drsp_fifo_o\014 d_error", false,-1);
        tracep->declBit(c+180,"opentitan_soc_top periph_switch TSEN1 drsp_fifo_o\014 a_ready", false,-1);
        tracep->declBit(c+3688,"opentitan_soc_top periph_switch TSEN1 arb_valid", false,-1);
        tracep->declBit(c+181,"opentitan_soc_top periph_switch TSEN1 arb_ready", false,-1);
        tracep->declBit(c+7142,"opentitan_soc_top periph_switch TSEN1 arb_data\014 a_valid", false,-1);
        tracep->declBus(c+7143,"opentitan_soc_top periph_switch TSEN1 arb_data\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7144,"opentitan_soc_top periph_switch TSEN1 arb_data\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7145,"opentitan_soc_top periph_switch TSEN1 arb_data\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7146,"opentitan_soc_top periph_switch TSEN1 arb_data\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7147,"opentitan_soc_top periph_switch TSEN1 arb_data\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7148,"opentitan_soc_top periph_switch TSEN1 arb_data\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7149,"opentitan_soc_top periph_switch TSEN1 arb_data\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7150,"opentitan_soc_top periph_switch TSEN1 arb_data\014 d_ready", false,-1);
        tracep->declBus(c+182,"opentitan_soc_top periph_switch TSEN1 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+7151,"opentitan_soc_top periph_switch TSEN1 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+183,"opentitan_soc_top periph_switch TSEN1 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+7152,"opentitan_soc_top periph_switch TSEN1 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+3690,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3691,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3692,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3693,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3694,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3695,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3696,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3697,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3698,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3699,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+3700,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+3701,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3702,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3703,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3704,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3705,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3706,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3707,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3708,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8801,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3709,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3710,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN1 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN1 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN1 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN1 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN1 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+7133,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+7134,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7135,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7136,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7137,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7138,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7139,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7140,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7141,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+172,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+173,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+174,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+175,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+176,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+177,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+178,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+179,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+180,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+7094,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+7095,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+7096,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+7097,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+7098,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+7099,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+7100,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+7101,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+7102,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9115,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9116,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9117,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9118,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9119,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9120,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9121,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9122,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9123,"opentitan_soc_top periph_switch TSEN1 u_devicefifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch TSEN1 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch TSEN1 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+7153,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9452,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+7154,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+7153,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9452,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+7154,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN1 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9453,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+7157,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9454,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9453,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+7157,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9454,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN1 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+3689,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+3690,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3691,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3692,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3693,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3694,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3695,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3696,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3697,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+3711,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+3712,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3713,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3714,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3715,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3716,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3717,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3718,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+3719,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+3720,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3721,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3722,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3723,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3724,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3725,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3726,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3727,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3728,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+3729,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+3730,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3731,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3732,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3733,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3734,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3735,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3736,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+3737,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+3738,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3739,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+3740,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3738,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3739,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+3740,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3743,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3744,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3745,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3743,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3744,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3745,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+3700,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+3701,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3702,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3703,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3704,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3705,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3706,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3707,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3708,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+3747,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+3748,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3749,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3750,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3751,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3752,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3753,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3754,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+3755,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+3756,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3757,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3758,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3759,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3760,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3761,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3762,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3763,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3764,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+3765,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+3766,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3767,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3768,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3769,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3770,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3771,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3772,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+3773,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+3774,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3775,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+3776,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3774,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3775,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+3776,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3779,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3780,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3781,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3779,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3780,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3781,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN1 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+9435,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+3686,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+7158+i*3,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+3687,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+3783,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+3688,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+7164,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+181,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+3784,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+3785,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+3786,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+8658,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+3787,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+3788,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch TSEN1 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch TSEN2 M", false,-1, 31,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch TSEN2 HReqPass", false,-1, 1,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch TSEN2 HRspPass", false,-1, 1,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch TSEN2 HReqDepth", false,-1, 7,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch TSEN2 HRspDepth", false,-1, 7,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 DReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 DRspPass", false,-1);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch TSEN2 DReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch TSEN2 DRspDepth", false,-1, 3,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN2 clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN2 rst_ni", false,-1);
        tracep->declBit(c+3333,"opentitan_soc_top periph_switch TSEN2 tl_h_i(0)\014 a_valid", false,-1);
        tracep->declBus(c+3334,"opentitan_soc_top periph_switch TSEN2 tl_h_i(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3335,"opentitan_soc_top periph_switch TSEN2 tl_h_i(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3336,"opentitan_soc_top periph_switch TSEN2 tl_h_i(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3337,"opentitan_soc_top periph_switch TSEN2 tl_h_i(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3338,"opentitan_soc_top periph_switch TSEN2 tl_h_i(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3339,"opentitan_soc_top periph_switch TSEN2 tl_h_i(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3340,"opentitan_soc_top periph_switch TSEN2 tl_h_i(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3341,"opentitan_soc_top periph_switch TSEN2 tl_h_i(0)\014 d_ready", false,-1);
        tracep->declBit(c+3342,"opentitan_soc_top periph_switch TSEN2 tl_h_i(1)\014 a_valid", false,-1);
        tracep->declBus(c+3343,"opentitan_soc_top periph_switch TSEN2 tl_h_i(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3344,"opentitan_soc_top periph_switch TSEN2 tl_h_i(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3345,"opentitan_soc_top periph_switch TSEN2 tl_h_i(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3346,"opentitan_soc_top periph_switch TSEN2 tl_h_i(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3347,"opentitan_soc_top periph_switch TSEN2 tl_h_i(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3348,"opentitan_soc_top periph_switch TSEN2 tl_h_i(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3349,"opentitan_soc_top periph_switch TSEN2 tl_h_i(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3350,"opentitan_soc_top periph_switch TSEN2 tl_h_i(1)\014 d_ready", false,-1);
        tracep->declBit(c+3351,"opentitan_soc_top periph_switch TSEN2 tl_h_o(0)\014 d_valid", false,-1);
        tracep->declBus(c+3352,"opentitan_soc_top periph_switch TSEN2 tl_h_o(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3353,"opentitan_soc_top periph_switch TSEN2 tl_h_o(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3354,"opentitan_soc_top periph_switch TSEN2 tl_h_o(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3355,"opentitan_soc_top periph_switch TSEN2 tl_h_o(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3356,"opentitan_soc_top periph_switch TSEN2 tl_h_o(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3357,"opentitan_soc_top periph_switch TSEN2 tl_h_o(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3358,"opentitan_soc_top periph_switch TSEN2 tl_h_o(0)\014 d_error", false,-1);
        tracep->declBit(c+3359,"opentitan_soc_top periph_switch TSEN2 tl_h_o(0)\014 a_ready", false,-1);
        tracep->declBit(c+3360,"opentitan_soc_top periph_switch TSEN2 tl_h_o(1)\014 d_valid", false,-1);
        tracep->declBus(c+3361,"opentitan_soc_top periph_switch TSEN2 tl_h_o(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3362,"opentitan_soc_top periph_switch TSEN2 tl_h_o(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3363,"opentitan_soc_top periph_switch TSEN2 tl_h_o(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3364,"opentitan_soc_top periph_switch TSEN2 tl_h_o(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3365,"opentitan_soc_top periph_switch TSEN2 tl_h_o(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3366,"opentitan_soc_top periph_switch TSEN2 tl_h_o(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3367,"opentitan_soc_top periph_switch TSEN2 tl_h_o(1)\014 d_error", false,-1);
        tracep->declBit(c+3368,"opentitan_soc_top periph_switch TSEN2 tl_h_o(1)\014 a_ready", false,-1);
        tracep->declBit(c+3043,"opentitan_soc_top periph_switch TSEN2 tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3044,"opentitan_soc_top periph_switch TSEN2 tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3045,"opentitan_soc_top periph_switch TSEN2 tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3046,"opentitan_soc_top periph_switch TSEN2 tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3047,"opentitan_soc_top periph_switch TSEN2 tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3048,"opentitan_soc_top periph_switch TSEN2 tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3049,"opentitan_soc_top periph_switch TSEN2 tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3050,"opentitan_soc_top periph_switch TSEN2 tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3051,"opentitan_soc_top periph_switch TSEN2 tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9115,"opentitan_soc_top periph_switch TSEN2 tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9116,"opentitan_soc_top periph_switch TSEN2 tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9117,"opentitan_soc_top periph_switch TSEN2 tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9118,"opentitan_soc_top periph_switch TSEN2 tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9119,"opentitan_soc_top periph_switch TSEN2 tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9120,"opentitan_soc_top periph_switch TSEN2 tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9121,"opentitan_soc_top periph_switch TSEN2 tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9122,"opentitan_soc_top periph_switch TSEN2 tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9123,"opentitan_soc_top periph_switch TSEN2 tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+9405,"opentitan_soc_top periph_switch TSEN2 IDW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN2 STIDW", false,-1, 31,0);
        tracep->declBit(c+3369,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+3370,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3371,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3372,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3373,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3374,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3375,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3376,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3377,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+3378,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+3379,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3380,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3381,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3382,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3383,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3384,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3385,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3386,"opentitan_soc_top periph_switch TSEN2 hreq_fifo_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+3387,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+3388,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3389,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3390,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3391,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3392,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3393,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3394,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(0)\014 d_error", false,-1);
        tracep->declBit(c+3395,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+3396,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+3397,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3398,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3399,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3400,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3401,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3402,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3403,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(1)\014 d_error", false,-1);
        tracep->declBit(c+3404,"opentitan_soc_top periph_switch TSEN2 hrsp_fifo_i(1)\014 a_ready", false,-1);
        tracep->declBus(c+3405,"opentitan_soc_top periph_switch TSEN2 hrequest", false,-1, 1,0);
        tracep->declBus(c+3406,"opentitan_soc_top periph_switch TSEN2 hgrant", false,-1, 1,0);
        tracep->declBit(c+3407,"opentitan_soc_top periph_switch TSEN2 dreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+3408,"opentitan_soc_top periph_switch TSEN2 dreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3409,"opentitan_soc_top periph_switch TSEN2 dreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3410,"opentitan_soc_top periph_switch TSEN2 dreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3411,"opentitan_soc_top periph_switch TSEN2 dreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3412,"opentitan_soc_top periph_switch TSEN2 dreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3413,"opentitan_soc_top periph_switch TSEN2 dreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3414,"opentitan_soc_top periph_switch TSEN2 dreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3415,"opentitan_soc_top periph_switch TSEN2 dreq_fifo_i\014 d_ready", false,-1);
        tracep->declBit(c+184,"opentitan_soc_top periph_switch TSEN2 drsp_fifo_o\014 d_valid", false,-1);
        tracep->declBus(c+185,"opentitan_soc_top periph_switch TSEN2 drsp_fifo_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"opentitan_soc_top periph_switch TSEN2 drsp_fifo_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+187,"opentitan_soc_top periph_switch TSEN2 drsp_fifo_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+188,"opentitan_soc_top periph_switch TSEN2 drsp_fifo_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+189,"opentitan_soc_top periph_switch TSEN2 drsp_fifo_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+190,"opentitan_soc_top periph_switch TSEN2 drsp_fifo_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+191,"opentitan_soc_top periph_switch TSEN2 drsp_fifo_o\014 d_error", false,-1);
        tracep->declBit(c+192,"opentitan_soc_top periph_switch TSEN2 drsp_fifo_o\014 a_ready", false,-1);
        tracep->declBit(c+3416,"opentitan_soc_top periph_switch TSEN2 arb_valid", false,-1);
        tracep->declBit(c+193,"opentitan_soc_top periph_switch TSEN2 arb_ready", false,-1);
        tracep->declBit(c+3417,"opentitan_soc_top periph_switch TSEN2 arb_data\014 a_valid", false,-1);
        tracep->declBus(c+3418,"opentitan_soc_top periph_switch TSEN2 arb_data\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3419,"opentitan_soc_top periph_switch TSEN2 arb_data\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3420,"opentitan_soc_top periph_switch TSEN2 arb_data\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3421,"opentitan_soc_top periph_switch TSEN2 arb_data\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3422,"opentitan_soc_top periph_switch TSEN2 arb_data\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3423,"opentitan_soc_top periph_switch TSEN2 arb_data\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3424,"opentitan_soc_top periph_switch TSEN2 arb_data\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3425,"opentitan_soc_top periph_switch TSEN2 arb_data\014 d_ready", false,-1);
        tracep->declBus(c+194,"opentitan_soc_top periph_switch TSEN2 hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+3426,"opentitan_soc_top periph_switch TSEN2 dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+195,"opentitan_soc_top periph_switch TSEN2 hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+3427,"opentitan_soc_top periph_switch TSEN2 dfifo_rspready_merged", false,-1);
        tracep->declBit(c+3428,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+3429,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3430,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3431,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3432,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3433,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3434,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3435,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3436,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3437,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3438,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+3439,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+3440,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3441,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3442,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3443,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3444,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3445,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3446,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3447,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8801,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3448,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3449,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 u_devicefifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN2 u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN2 u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN2 u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN2 u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN2 u_devicefifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+3407,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+3408,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3409,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3410,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3411,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3412,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3413,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3414,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3415,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+184,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+185,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+186,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+187,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+188,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+189,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+190,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+191,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+192,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+3043,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3044,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3045,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3046,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3047,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3048,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3049,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3050,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3051,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9115,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9116,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9117,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9118,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9119,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9120,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9121,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9122,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9123,"opentitan_soc_top periph_switch TSEN2 u_devicefifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch TSEN2 u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch TSEN2 u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+3450,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9452,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+3451,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3450,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9452,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+3451,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN2 u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9453,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3454,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9454,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9453,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3454,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9454,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN2 u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+3428,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+3429,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3430,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3431,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3432,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3433,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3434,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3435,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3436,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+3455,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+3456,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3457,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3458,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3459,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3460,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3461,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3462,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+3463,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+3464,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3465,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3466,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3467,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3468,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3469,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3470,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3471,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3472,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+3473,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+3474,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3475,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3476,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3477,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3478,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3479,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3480,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+3481,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+3482,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3483,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+3484,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3482,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3483,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+3484,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3487,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3488,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3489,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3487,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3488,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3489,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+3439,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+3440,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3441,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3442,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3443,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3444,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3445,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3446,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3447,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+3491,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+3492,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3493,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3494,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3495,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3496,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3497,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3498,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+3499,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+3500,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3501,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3502,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3503,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3504,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3505,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3506,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3507,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3508,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+3509,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+3510,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3511,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3512,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3513,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3514,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3515,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3516,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+3517,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+3518,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3519,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+3520,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3518,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3519,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+3520,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3523,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3524,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3525,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3523,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3524,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3525,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch TSEN2 gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+9435,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+3405,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+3527+i*3,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+3406,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+3533,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+3416,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+3534,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+193,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+3537,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+3538,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+3539,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+8659,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+3540,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+3541,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch TSEN2 gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch DAP M", false,-1, 31,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch DAP HReqPass", false,-1, 1,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch DAP HRspPass", false,-1, 1,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch DAP HReqDepth", false,-1, 7,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch DAP HRspDepth", false,-1, 7,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP DReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP DRspPass", false,-1);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch DAP DReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch DAP DRspDepth", false,-1, 3,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DAP clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DAP rst_ni", false,-1);
        tracep->declBit(c+4263,"opentitan_soc_top periph_switch DAP tl_h_i(0)\014 a_valid", false,-1);
        tracep->declBus(c+4264,"opentitan_soc_top periph_switch DAP tl_h_i(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4265,"opentitan_soc_top periph_switch DAP tl_h_i(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4266,"opentitan_soc_top periph_switch DAP tl_h_i(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4267,"opentitan_soc_top periph_switch DAP tl_h_i(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4268,"opentitan_soc_top periph_switch DAP tl_h_i(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4269,"opentitan_soc_top periph_switch DAP tl_h_i(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4270,"opentitan_soc_top periph_switch DAP tl_h_i(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4271,"opentitan_soc_top periph_switch DAP tl_h_i(0)\014 d_ready", false,-1);
        tracep->declBit(c+4272,"opentitan_soc_top periph_switch DAP tl_h_i(1)\014 a_valid", false,-1);
        tracep->declBus(c+4273,"opentitan_soc_top periph_switch DAP tl_h_i(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4274,"opentitan_soc_top periph_switch DAP tl_h_i(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4275,"opentitan_soc_top periph_switch DAP tl_h_i(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4276,"opentitan_soc_top periph_switch DAP tl_h_i(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4277,"opentitan_soc_top periph_switch DAP tl_h_i(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4278,"opentitan_soc_top periph_switch DAP tl_h_i(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4279,"opentitan_soc_top periph_switch DAP tl_h_i(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4280,"opentitan_soc_top periph_switch DAP tl_h_i(1)\014 d_ready", false,-1);
        tracep->declBit(c+4281,"opentitan_soc_top periph_switch DAP tl_h_o(0)\014 d_valid", false,-1);
        tracep->declBus(c+4282,"opentitan_soc_top periph_switch DAP tl_h_o(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4283,"opentitan_soc_top periph_switch DAP tl_h_o(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4284,"opentitan_soc_top periph_switch DAP tl_h_o(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4285,"opentitan_soc_top periph_switch DAP tl_h_o(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4286,"opentitan_soc_top periph_switch DAP tl_h_o(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4287,"opentitan_soc_top periph_switch DAP tl_h_o(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4288,"opentitan_soc_top periph_switch DAP tl_h_o(0)\014 d_error", false,-1);
        tracep->declBit(c+4289,"opentitan_soc_top periph_switch DAP tl_h_o(0)\014 a_ready", false,-1);
        tracep->declBit(c+4290,"opentitan_soc_top periph_switch DAP tl_h_o(1)\014 d_valid", false,-1);
        tracep->declBus(c+4291,"opentitan_soc_top periph_switch DAP tl_h_o(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4292,"opentitan_soc_top periph_switch DAP tl_h_o(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4293,"opentitan_soc_top periph_switch DAP tl_h_o(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4294,"opentitan_soc_top periph_switch DAP tl_h_o(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4295,"opentitan_soc_top periph_switch DAP tl_h_o(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4296,"opentitan_soc_top periph_switch DAP tl_h_o(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4297,"opentitan_soc_top periph_switch DAP tl_h_o(1)\014 d_error", false,-1);
        tracep->declBit(c+4298,"opentitan_soc_top periph_switch DAP tl_h_o(1)\014 a_ready", false,-1);
        tracep->declBit(c+3973,"opentitan_soc_top periph_switch DAP tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3974,"opentitan_soc_top periph_switch DAP tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3975,"opentitan_soc_top periph_switch DAP tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3976,"opentitan_soc_top periph_switch DAP tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3977,"opentitan_soc_top periph_switch DAP tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3978,"opentitan_soc_top periph_switch DAP tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3979,"opentitan_soc_top periph_switch DAP tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3980,"opentitan_soc_top periph_switch DAP tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3981,"opentitan_soc_top periph_switch DAP tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9124,"opentitan_soc_top periph_switch DAP tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9125,"opentitan_soc_top periph_switch DAP tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9126,"opentitan_soc_top periph_switch DAP tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9127,"opentitan_soc_top periph_switch DAP tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9128,"opentitan_soc_top periph_switch DAP tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9129,"opentitan_soc_top periph_switch DAP tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9130,"opentitan_soc_top periph_switch DAP tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9131,"opentitan_soc_top periph_switch DAP tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9132,"opentitan_soc_top periph_switch DAP tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+9405,"opentitan_soc_top periph_switch DAP IDW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DAP STIDW", false,-1, 31,0);
        tracep->declBit(c+4299,"opentitan_soc_top periph_switch DAP hreq_fifo_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+4300,"opentitan_soc_top periph_switch DAP hreq_fifo_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4301,"opentitan_soc_top periph_switch DAP hreq_fifo_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4302,"opentitan_soc_top periph_switch DAP hreq_fifo_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4303,"opentitan_soc_top periph_switch DAP hreq_fifo_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4304,"opentitan_soc_top periph_switch DAP hreq_fifo_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4305,"opentitan_soc_top periph_switch DAP hreq_fifo_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4306,"opentitan_soc_top periph_switch DAP hreq_fifo_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4307,"opentitan_soc_top periph_switch DAP hreq_fifo_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+4308,"opentitan_soc_top periph_switch DAP hreq_fifo_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+4309,"opentitan_soc_top periph_switch DAP hreq_fifo_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4310,"opentitan_soc_top periph_switch DAP hreq_fifo_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4311,"opentitan_soc_top periph_switch DAP hreq_fifo_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4312,"opentitan_soc_top periph_switch DAP hreq_fifo_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4313,"opentitan_soc_top periph_switch DAP hreq_fifo_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4314,"opentitan_soc_top periph_switch DAP hreq_fifo_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4315,"opentitan_soc_top periph_switch DAP hreq_fifo_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4316,"opentitan_soc_top periph_switch DAP hreq_fifo_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+4317,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+4318,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4319,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4320,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4321,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4322,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4323,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4324,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(0)\014 d_error", false,-1);
        tracep->declBit(c+4325,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+4326,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+4327,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4328,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4329,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4330,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4331,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4332,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4333,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(1)\014 d_error", false,-1);
        tracep->declBit(c+4334,"opentitan_soc_top periph_switch DAP hrsp_fifo_i(1)\014 a_ready", false,-1);
        tracep->declBus(c+4335,"opentitan_soc_top periph_switch DAP hrequest", false,-1, 1,0);
        tracep->declBus(c+4336,"opentitan_soc_top periph_switch DAP hgrant", false,-1, 1,0);
        tracep->declBit(c+4337,"opentitan_soc_top periph_switch DAP dreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+4338,"opentitan_soc_top periph_switch DAP dreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4339,"opentitan_soc_top periph_switch DAP dreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4340,"opentitan_soc_top periph_switch DAP dreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4341,"opentitan_soc_top periph_switch DAP dreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4342,"opentitan_soc_top periph_switch DAP dreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4343,"opentitan_soc_top periph_switch DAP dreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4344,"opentitan_soc_top periph_switch DAP dreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4345,"opentitan_soc_top periph_switch DAP dreq_fifo_i\014 d_ready", false,-1);
        tracep->declBit(c+196,"opentitan_soc_top periph_switch DAP drsp_fifo_o\014 d_valid", false,-1);
        tracep->declBus(c+197,"opentitan_soc_top periph_switch DAP drsp_fifo_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+198,"opentitan_soc_top periph_switch DAP drsp_fifo_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+199,"opentitan_soc_top periph_switch DAP drsp_fifo_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+200,"opentitan_soc_top periph_switch DAP drsp_fifo_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+201,"opentitan_soc_top periph_switch DAP drsp_fifo_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+202,"opentitan_soc_top periph_switch DAP drsp_fifo_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+203,"opentitan_soc_top periph_switch DAP drsp_fifo_o\014 d_error", false,-1);
        tracep->declBit(c+204,"opentitan_soc_top periph_switch DAP drsp_fifo_o\014 a_ready", false,-1);
        tracep->declBit(c+4346,"opentitan_soc_top periph_switch DAP arb_valid", false,-1);
        tracep->declBit(c+205,"opentitan_soc_top periph_switch DAP arb_ready", false,-1);
        tracep->declBit(c+4347,"opentitan_soc_top periph_switch DAP arb_data\014 a_valid", false,-1);
        tracep->declBus(c+4348,"opentitan_soc_top periph_switch DAP arb_data\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4349,"opentitan_soc_top periph_switch DAP arb_data\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4350,"opentitan_soc_top periph_switch DAP arb_data\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4351,"opentitan_soc_top periph_switch DAP arb_data\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4352,"opentitan_soc_top periph_switch DAP arb_data\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4353,"opentitan_soc_top periph_switch DAP arb_data\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4354,"opentitan_soc_top periph_switch DAP arb_data\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4355,"opentitan_soc_top periph_switch DAP arb_data\014 d_ready", false,-1);
        tracep->declBus(c+206,"opentitan_soc_top periph_switch DAP hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+4356,"opentitan_soc_top periph_switch DAP dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+207,"opentitan_soc_top periph_switch DAP hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+4357,"opentitan_soc_top periph_switch DAP dfifo_rspready_merged", false,-1);
        tracep->declBit(c+4358,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+4359,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4360,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4361,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4362,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4363,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4364,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4365,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4366,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+4367,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+4368,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+4369,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+4370,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4371,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4372,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4373,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4374,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4375,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4376,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4377,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8801,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+4378,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+4379,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP u_devicefifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DAP u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DAP u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DAP u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DAP u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DAP u_devicefifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DAP u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+4337,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+4338,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4339,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4340,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4341,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4342,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4343,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4344,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4345,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+196,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+197,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+198,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+199,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+200,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+201,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+202,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+203,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+204,"opentitan_soc_top periph_switch DAP u_devicefifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+3973,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3974,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3975,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3976,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3977,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3978,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3979,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3980,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3981,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9124,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9125,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9126,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9127,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9128,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9129,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9130,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9131,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9132,"opentitan_soc_top periph_switch DAP u_devicefifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DAP u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DAP u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+4380,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9456,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+4381,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4380,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9456,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+4381,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DAP u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9457,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4384,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9458,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9457,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4384,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9458,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DAP u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+4358,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+4359,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4360,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4361,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4362,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4363,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4364,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4365,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4366,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+4385,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+4386,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4387,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4388,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4389,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4390,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4391,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4392,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+4393,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+4394,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+4395,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4396,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4397,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4398,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4399,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4400,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4401,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4402,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+4403,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+4404,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4405,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4406,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4407,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4408,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4409,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4410,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+4411,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+4412,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4413,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+4414,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4412,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4413,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+4414,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4417,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4418,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4419,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4417,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4418,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4419,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+4369,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+4370,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4371,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4372,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4373,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4374,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4375,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4376,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4377,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+4421,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+4422,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4423,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4424,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4425,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4426,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4427,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4428,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+4429,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+4430,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+4431,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+4432,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+4433,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+4434,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+4435,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+4436,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+4437,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+4438,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+4439,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+4440,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4441,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4442,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4443,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4444,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4445,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4446,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+4447,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+4448,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4449,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+4450,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+4448,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4449,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+4450,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4453,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+4454,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4455,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4453,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+4454,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4455,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DAP gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+9435,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+4335,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+4457+i*3,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+4336,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+4463,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+4346,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+4464,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+205,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+4467,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+4468,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+4469,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+8660,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+4470,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+4471,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch DAP gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch PLIC M", false,-1, 31,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch PLIC HReqPass", false,-1, 1,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch PLIC HRspPass", false,-1, 1,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch PLIC HReqDepth", false,-1, 7,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch PLIC HRspDepth", false,-1, 7,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC DReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC DRspPass", false,-1);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch PLIC DReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch PLIC DRspDepth", false,-1, 3,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLIC clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLIC rst_ni", false,-1);
        tracep->declBit(c+2458,"opentitan_soc_top periph_switch PLIC tl_h_i(0)\014 a_valid", false,-1);
        tracep->declBus(c+2459,"opentitan_soc_top periph_switch PLIC tl_h_i(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2460,"opentitan_soc_top periph_switch PLIC tl_h_i(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2461,"opentitan_soc_top periph_switch PLIC tl_h_i(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2462,"opentitan_soc_top periph_switch PLIC tl_h_i(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2463,"opentitan_soc_top periph_switch PLIC tl_h_i(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2464,"opentitan_soc_top periph_switch PLIC tl_h_i(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2465,"opentitan_soc_top periph_switch PLIC tl_h_i(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2466,"opentitan_soc_top periph_switch PLIC tl_h_i(0)\014 d_ready", false,-1);
        tracep->declBit(c+2467,"opentitan_soc_top periph_switch PLIC tl_h_i(1)\014 a_valid", false,-1);
        tracep->declBus(c+2468,"opentitan_soc_top periph_switch PLIC tl_h_i(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2469,"opentitan_soc_top periph_switch PLIC tl_h_i(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2470,"opentitan_soc_top periph_switch PLIC tl_h_i(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2471,"opentitan_soc_top periph_switch PLIC tl_h_i(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2472,"opentitan_soc_top periph_switch PLIC tl_h_i(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2473,"opentitan_soc_top periph_switch PLIC tl_h_i(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2474,"opentitan_soc_top periph_switch PLIC tl_h_i(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2475,"opentitan_soc_top periph_switch PLIC tl_h_i(1)\014 d_ready", false,-1);
        tracep->declBit(c+6717,"opentitan_soc_top periph_switch PLIC tl_h_o(0)\014 d_valid", false,-1);
        tracep->declBus(c+6718,"opentitan_soc_top periph_switch PLIC tl_h_o(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6719,"opentitan_soc_top periph_switch PLIC tl_h_o(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6720,"opentitan_soc_top periph_switch PLIC tl_h_o(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6721,"opentitan_soc_top periph_switch PLIC tl_h_o(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6722,"opentitan_soc_top periph_switch PLIC tl_h_o(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6723,"opentitan_soc_top periph_switch PLIC tl_h_o(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6724,"opentitan_soc_top periph_switch PLIC tl_h_o(0)\014 d_error", false,-1);
        tracep->declBit(c+6725,"opentitan_soc_top periph_switch PLIC tl_h_o(0)\014 a_ready", false,-1);
        tracep->declBit(c+6726,"opentitan_soc_top periph_switch PLIC tl_h_o(1)\014 d_valid", false,-1);
        tracep->declBus(c+6727,"opentitan_soc_top periph_switch PLIC tl_h_o(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6728,"opentitan_soc_top periph_switch PLIC tl_h_o(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6729,"opentitan_soc_top periph_switch PLIC tl_h_o(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6730,"opentitan_soc_top periph_switch PLIC tl_h_o(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6731,"opentitan_soc_top periph_switch PLIC tl_h_o(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6732,"opentitan_soc_top periph_switch PLIC tl_h_o(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6733,"opentitan_soc_top periph_switch PLIC tl_h_o(1)\014 d_error", false,-1);
        tracep->declBit(c+6734,"opentitan_soc_top periph_switch PLIC tl_h_o(1)\014 a_ready", false,-1);
        tracep->declBit(c+5468,"opentitan_soc_top periph_switch PLIC tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+5469,"opentitan_soc_top periph_switch PLIC tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5470,"opentitan_soc_top periph_switch PLIC tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5471,"opentitan_soc_top periph_switch PLIC tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5472,"opentitan_soc_top periph_switch PLIC tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5473,"opentitan_soc_top periph_switch PLIC tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5474,"opentitan_soc_top periph_switch PLIC tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5475,"opentitan_soc_top periph_switch PLIC tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5476,"opentitan_soc_top periph_switch PLIC tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+4587,"opentitan_soc_top periph_switch PLIC tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+4588,"opentitan_soc_top periph_switch PLIC tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"opentitan_soc_top periph_switch PLIC tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4590,"opentitan_soc_top periph_switch PLIC tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4591,"opentitan_soc_top periph_switch PLIC tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4592,"opentitan_soc_top periph_switch PLIC tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4593,"opentitan_soc_top periph_switch PLIC tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4594,"opentitan_soc_top periph_switch PLIC tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+4595,"opentitan_soc_top periph_switch PLIC tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+9405,"opentitan_soc_top periph_switch PLIC IDW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLIC STIDW", false,-1, 31,0);
        tracep->declBit(c+5535,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+5536,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5537,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5538,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5539,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5540,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5541,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5542,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5543,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+5544,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+5545,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5546,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5547,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5548,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5549,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5550,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5551,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5552,"opentitan_soc_top periph_switch PLIC hreq_fifo_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+6735,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+6736,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6737,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6738,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6739,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6740,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6741,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6742,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(0)\014 d_error", false,-1);
        tracep->declBit(c+6743,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+6744,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+6745,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6746,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6747,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6748,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6749,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6750,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6751,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(1)\014 d_error", false,-1);
        tracep->declBit(c+6752,"opentitan_soc_top periph_switch PLIC hrsp_fifo_i(1)\014 a_ready", false,-1);
        tracep->declBus(c+5553,"opentitan_soc_top periph_switch PLIC hrequest", false,-1, 1,0);
        tracep->declBus(c+6753,"opentitan_soc_top periph_switch PLIC hgrant", false,-1, 1,0);
        tracep->declBit(c+5554,"opentitan_soc_top periph_switch PLIC dreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+5555,"opentitan_soc_top periph_switch PLIC dreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5556,"opentitan_soc_top periph_switch PLIC dreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5557,"opentitan_soc_top periph_switch PLIC dreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5558,"opentitan_soc_top periph_switch PLIC dreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5559,"opentitan_soc_top periph_switch PLIC dreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5560,"opentitan_soc_top periph_switch PLIC dreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5561,"opentitan_soc_top periph_switch PLIC dreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5562,"opentitan_soc_top periph_switch PLIC dreq_fifo_i\014 d_ready", false,-1);
        tracep->declBit(c+4646,"opentitan_soc_top periph_switch PLIC drsp_fifo_o\014 d_valid", false,-1);
        tracep->declBus(c+4647,"opentitan_soc_top periph_switch PLIC drsp_fifo_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4648,"opentitan_soc_top periph_switch PLIC drsp_fifo_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4649,"opentitan_soc_top periph_switch PLIC drsp_fifo_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4650,"opentitan_soc_top periph_switch PLIC drsp_fifo_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4651,"opentitan_soc_top periph_switch PLIC drsp_fifo_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4652,"opentitan_soc_top periph_switch PLIC drsp_fifo_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4653,"opentitan_soc_top periph_switch PLIC drsp_fifo_o\014 d_error", false,-1);
        tracep->declBit(c+4654,"opentitan_soc_top periph_switch PLIC drsp_fifo_o\014 a_ready", false,-1);
        tracep->declBit(c+5563,"opentitan_soc_top periph_switch PLIC arb_valid", false,-1);
        tracep->declBit(c+4655,"opentitan_soc_top periph_switch PLIC arb_ready", false,-1);
        tracep->declBit(c+5564,"opentitan_soc_top periph_switch PLIC arb_data\014 a_valid", false,-1);
        tracep->declBus(c+5565,"opentitan_soc_top periph_switch PLIC arb_data\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5566,"opentitan_soc_top periph_switch PLIC arb_data\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5567,"opentitan_soc_top periph_switch PLIC arb_data\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5568,"opentitan_soc_top periph_switch PLIC arb_data\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5569,"opentitan_soc_top periph_switch PLIC arb_data\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5570,"opentitan_soc_top periph_switch PLIC arb_data\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5571,"opentitan_soc_top periph_switch PLIC arb_data\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5572,"opentitan_soc_top periph_switch PLIC arb_data\014 d_ready", false,-1);
        tracep->declBus(c+4656,"opentitan_soc_top periph_switch PLIC hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+5573,"opentitan_soc_top periph_switch PLIC dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+4657,"opentitan_soc_top periph_switch PLIC hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+5574,"opentitan_soc_top periph_switch PLIC dfifo_rspready_merged", false,-1);
        tracep->declBit(c+2476,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+2477,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2478,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2479,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2480,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2481,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2482,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2483,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2484,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2485,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2486,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+2487,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+2488,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2489,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2490,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2491,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2492,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2493,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2494,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2495,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8801,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+2496,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+2497,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC u_devicefifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLIC u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLIC u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLIC u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLIC u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLIC u_devicefifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLIC u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+5554,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+5555,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5556,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5557,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5558,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5559,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5560,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5561,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5562,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+4646,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+4647,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4648,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4649,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4650,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4651,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4652,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4653,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+4654,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+5468,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+5469,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+5470,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+5471,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+5472,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+5473,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+5474,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+5475,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+5476,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+4587,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+4588,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+4589,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+4590,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+4591,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+4592,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+4593,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+4594,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+4595,"opentitan_soc_top periph_switch PLIC u_devicefifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch PLIC u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch PLIC u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+5575,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+4658,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+5576,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+5575,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+4658,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+5576,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLIC u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+4659,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+5579,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+4660,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+4659,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+5579,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+4660,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLIC u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+2476,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2477,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2478,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2479,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2480,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2481,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2482,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2483,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2484,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6754,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6755,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6756,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6757,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6758,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6759,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6760,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6761,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6762,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2498,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2499,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2500,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2501,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2502,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2503,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2504,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2505,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2506,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6763,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6764,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6765,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6766,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6767,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6768,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6769,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6770,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6771,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2507,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6772,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2508,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2507,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6772,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2508,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+6773,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2511,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+6774,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6773,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2511,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+6774,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+2487,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+2488,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2489,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2490,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2491,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2492,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2493,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2494,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2495,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+6776,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+6777,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6778,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6779,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6780,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6781,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6782,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+6784,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+2512,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+2513,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+2514,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+2515,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+2516,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+2517,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+2518,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+2519,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+2520,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+6785,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+6786,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+6787,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+6788,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+6789,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+6790,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+6791,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+6792,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+6793,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+2521,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+6794,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+2522,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+2521,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+6794,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+2522,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+6795,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+2525,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+6796,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+6795,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+2525,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+6796,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch PLIC gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+9435,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+5553,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+5580+i*3,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+6753,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+6798,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+5563,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+5586,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+4655,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+5589,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+5590,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+5591,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+4662,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+5592,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+5593,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch PLIC gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch DEBUG_ROM M", false,-1, 31,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch DEBUG_ROM HReqPass", false,-1, 1,0);
        tracep->declBus(c+9433,"opentitan_soc_top periph_switch DEBUG_ROM HRspPass", false,-1, 1,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch DEBUG_ROM HReqDepth", false,-1, 7,0);
        tracep->declBus(c+9434,"opentitan_soc_top periph_switch DEBUG_ROM HRspDepth", false,-1, 7,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM DReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM DRspPass", false,-1);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch DEBUG_ROM DReqDepth", false,-1, 3,0);
        tracep->declBus(c+9426,"opentitan_soc_top periph_switch DEBUG_ROM DRspDepth", false,-1, 3,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DEBUG_ROM clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DEBUG_ROM rst_ni", false,-1);
        tracep->declBit(c+3789,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(0)\014 a_valid", false,-1);
        tracep->declBus(c+3790,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3791,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3792,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3793,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3794,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3795,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3796,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3797,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(0)\014 d_ready", false,-1);
        tracep->declBit(c+3798,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(1)\014 a_valid", false,-1);
        tracep->declBus(c+3799,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3800,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3801,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3802,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3803,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3804,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3805,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3806,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_i(1)\014 d_ready", false,-1);
        tracep->declBit(c+3807,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(0)\014 d_valid", false,-1);
        tracep->declBus(c+3808,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3809,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3810,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3811,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3812,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3813,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3814,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(0)\014 d_error", false,-1);
        tracep->declBit(c+3815,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(0)\014 a_ready", false,-1);
        tracep->declBit(c+3816,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(1)\014 d_valid", false,-1);
        tracep->declBus(c+3817,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3818,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3819,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3820,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3821,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3822,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3823,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(1)\014 d_error", false,-1);
        tracep->declBit(c+3824,"opentitan_soc_top periph_switch DEBUG_ROM tl_h_o(1)\014 a_ready", false,-1);
        tracep->declBit(c+8313,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+8314,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8315,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8316,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8317,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8318,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8319,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8320,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8321,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9133,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9134,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9135,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9136,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9137,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9138,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9139,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9140,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9141,"opentitan_soc_top periph_switch DEBUG_ROM tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+9405,"opentitan_soc_top periph_switch DEBUG_ROM IDW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DEBUG_ROM STIDW", false,-1, 31,0);
        tracep->declBit(c+3825,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(0)\014 a_valid", false,-1);
        tracep->declBus(c+3826,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(0)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3827,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(0)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3828,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(0)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3829,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(0)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3830,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(0)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3831,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(0)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3832,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(0)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3833,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(0)\014 d_ready", false,-1);
        tracep->declBit(c+3834,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(1)\014 a_valid", false,-1);
        tracep->declBus(c+3835,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(1)\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3836,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(1)\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3837,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(1)\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3838,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(1)\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3839,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(1)\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3840,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(1)\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3841,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(1)\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3842,"opentitan_soc_top periph_switch DEBUG_ROM hreq_fifo_o(1)\014 d_ready", false,-1);
        tracep->declBit(c+3843,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(0)\014 d_valid", false,-1);
        tracep->declBus(c+3844,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(0)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3845,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(0)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3846,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(0)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3847,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(0)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3848,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(0)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3849,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(0)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3850,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(0)\014 d_error", false,-1);
        tracep->declBit(c+3851,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(0)\014 a_ready", false,-1);
        tracep->declBit(c+3852,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(1)\014 d_valid", false,-1);
        tracep->declBus(c+3853,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(1)\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3854,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(1)\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3855,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(1)\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3856,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(1)\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3857,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(1)\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3858,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(1)\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3859,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(1)\014 d_error", false,-1);
        tracep->declBit(c+3860,"opentitan_soc_top periph_switch DEBUG_ROM hrsp_fifo_i(1)\014 a_ready", false,-1);
        tracep->declBus(c+3861,"opentitan_soc_top periph_switch DEBUG_ROM hrequest", false,-1, 1,0);
        tracep->declBus(c+3862,"opentitan_soc_top periph_switch DEBUG_ROM hgrant", false,-1, 1,0);
        tracep->declBit(c+8341,"opentitan_soc_top periph_switch DEBUG_ROM dreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+8342,"opentitan_soc_top periph_switch DEBUG_ROM dreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8343,"opentitan_soc_top periph_switch DEBUG_ROM dreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8344,"opentitan_soc_top periph_switch DEBUG_ROM dreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8345,"opentitan_soc_top periph_switch DEBUG_ROM dreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8346,"opentitan_soc_top periph_switch DEBUG_ROM dreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8347,"opentitan_soc_top periph_switch DEBUG_ROM dreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8348,"opentitan_soc_top periph_switch DEBUG_ROM dreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8349,"opentitan_soc_top periph_switch DEBUG_ROM dreq_fifo_i\014 d_ready", false,-1);
        tracep->declBit(c+208,"opentitan_soc_top periph_switch DEBUG_ROM drsp_fifo_o\014 d_valid", false,-1);
        tracep->declBus(c+209,"opentitan_soc_top periph_switch DEBUG_ROM drsp_fifo_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+210,"opentitan_soc_top periph_switch DEBUG_ROM drsp_fifo_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+211,"opentitan_soc_top periph_switch DEBUG_ROM drsp_fifo_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+212,"opentitan_soc_top periph_switch DEBUG_ROM drsp_fifo_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+213,"opentitan_soc_top periph_switch DEBUG_ROM drsp_fifo_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+214,"opentitan_soc_top periph_switch DEBUG_ROM drsp_fifo_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+215,"opentitan_soc_top periph_switch DEBUG_ROM drsp_fifo_o\014 d_error", false,-1);
        tracep->declBit(c+216,"opentitan_soc_top periph_switch DEBUG_ROM drsp_fifo_o\014 a_ready", false,-1);
        tracep->declBit(c+3863,"opentitan_soc_top periph_switch DEBUG_ROM arb_valid", false,-1);
        tracep->declBit(c+217,"opentitan_soc_top periph_switch DEBUG_ROM arb_ready", false,-1);
        tracep->declBit(c+8350,"opentitan_soc_top periph_switch DEBUG_ROM arb_data\014 a_valid", false,-1);
        tracep->declBus(c+8351,"opentitan_soc_top periph_switch DEBUG_ROM arb_data\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8352,"opentitan_soc_top periph_switch DEBUG_ROM arb_data\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8353,"opentitan_soc_top periph_switch DEBUG_ROM arb_data\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8354,"opentitan_soc_top periph_switch DEBUG_ROM arb_data\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8355,"opentitan_soc_top periph_switch DEBUG_ROM arb_data\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8356,"opentitan_soc_top periph_switch DEBUG_ROM arb_data\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8357,"opentitan_soc_top periph_switch DEBUG_ROM arb_data\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8358,"opentitan_soc_top periph_switch DEBUG_ROM arb_data\014 d_ready", false,-1);
        tracep->declBus(c+218,"opentitan_soc_top periph_switch DEBUG_ROM hfifo_rspvalid", false,-1, 1,0);
        tracep->declBus(c+8359,"opentitan_soc_top periph_switch DEBUG_ROM dfifo_rspready", false,-1, 1,0);
        tracep->declBus(c+219,"opentitan_soc_top periph_switch DEBUG_ROM hfifo_rspid", false,-1, 7,0);
        tracep->declBit(c+8360,"opentitan_soc_top periph_switch DEBUG_ROM dfifo_rspready_merged", false,-1);
        tracep->declBit(c+3864,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+3865,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3866,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3867,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3868,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3869,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3870,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3871,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3872,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8797,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3873,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3874,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+3875,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] hreq_fifo_i\014 a_valid", false,-1);
        tracep->declBus(c+3876,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] hreq_fifo_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3877,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] hreq_fifo_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3878,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] hreq_fifo_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3879,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] hreq_fifo_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3880,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] hreq_fifo_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3881,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] hreq_fifo_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3882,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] hreq_fifo_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3883,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] hreq_fifo_i\014 d_ready", false,-1);
        tracep->declBus(c+8801,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] reqid_sub", false,-1, 0,0);
        tracep->declBus(c+3884,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] shifted_id", false,-1, 7,0);
        tracep->declBus(c+3885,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] unused_tl_h_source", false,-1, 7,7);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rst_ni", false,-1);
        tracep->declBit(c+8341,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+8342,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8343,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8344,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8345,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8346,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8347,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8348,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8349,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+208,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+209,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+210,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+211,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+212,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+213,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+214,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+215,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+216,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+8313,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+8314,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+8315,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+8316,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+8317,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+8318,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+8319,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+8320,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+8321,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+9133,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+9134,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9135,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9136,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9137,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9138,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9139,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9140,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+9141,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo clr_i", false,-1);
        tracep->declBit(c+8361,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+9141,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo wready_o", false,-1);
        tracep->declArray(c+8362,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+8361,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+9141,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo rready_i", false,-1);
        tracep->declArray(c+8362,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo clr_i", false,-1);
        tracep->declBit(c+9133,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+8365,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+9460,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+9133,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+8365,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+9460,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM u_devicefifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+3864,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+3865,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3866,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3867,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3868,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3869,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3870,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3871,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3872,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+3886,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+3887,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3888,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3889,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3890,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3891,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3892,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3893,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+3894,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+3895,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3896,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3897,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3898,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3899,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3900,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3901,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3902,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3903,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+3904,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+3905,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3906,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3907,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3908,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3909,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3910,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3911,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+3912,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+3913,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3914,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+3915,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3913,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3914,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+3915,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3918,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3919,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3920,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3918,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3919,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3920,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[0] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo ReqPass", false,-1);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo RspPass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo ReqDepth", false,-1, 31,0);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo RspDepth", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo SpareReqW", false,-1, 31,0);
        tracep->declBus(c+8792,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo SpareRspW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rst_ni", false,-1);
        tracep->declBit(c+3875,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_valid", false,-1);
        tracep->declBus(c+3876,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3877,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3878,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3879,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3880,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3881,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3882,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3883,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_i\014 d_ready", false,-1);
        tracep->declBit(c+3922,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_valid", false,-1);
        tracep->declBus(c+3923,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3924,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3925,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3926,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3927,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3928,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3929,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o\014 d_error", false,-1);
        tracep->declBit(c+3930,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_h_o\014 a_ready", false,-1);
        tracep->declBit(c+3931,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_valid", false,-1);
        tracep->declBus(c+3932,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+3933,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_param", false,-1, 2,0);
        tracep->declBus(c+3934,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_size", false,-1, 1,0);
        tracep->declBus(c+3935,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_source", false,-1, 7,0);
        tracep->declBus(c+3936,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_address", false,-1, 31,0);
        tracep->declBus(c+3937,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+3938,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o\014 a_data", false,-1, 31,0);
        tracep->declBit(c+3939,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_o\014 d_ready", false,-1);
        tracep->declBit(c+3940,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_valid", false,-1);
        tracep->declBus(c+3941,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+3942,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_param", false,-1, 2,0);
        tracep->declBus(c+3943,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_size", false,-1, 1,0);
        tracep->declBus(c+3944,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_source", false,-1, 7,0);
        tracep->declBus(c+3945,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+3946,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_data", false,-1, 31,0);
        tracep->declBit(c+3947,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i\014 d_error", false,-1);
        tracep->declBit(c+3948,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo tl_d_i\014 a_ready", false,-1);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_req_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_req_o", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_rsp_i", false,-1, 0,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo spare_rsp_o", false,-1, 0,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo REQFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo RSPFIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+9432,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo clr_i", false,-1);
        tracep->declBit(c+3949,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wvalid_i", false,-1);
        tracep->declBit(c+3950,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wready_o", false,-1);
        tracep->declArray(c+3951,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo wdata_i", false,-1, 84,0);
        tracep->declBit(c+3949,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rvalid_o", false,-1);
        tracep->declBit(c+3950,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rready_i", false,-1);
        tracep->declArray(c+3951,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo rdata_o", false,-1, 84,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo reqfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9431,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Width", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Pass", false,-1);
        tracep->declBus(c+8789,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo Depth", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo OutputZeroIfEmpty", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo DepthW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rst_ni", false,-1);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo clr_i", false,-1);
        tracep->declBit(c+3954,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wvalid_i", false,-1);
        tracep->declBit(c+3955,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wready_o", false,-1);
        tracep->declQuad(c+3956,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo wdata_i", false,-1, 50,0);
        tracep->declBit(c+3954,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rvalid_o", false,-1);
        tracep->declBit(c+3955,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rready_i", false,-1);
        tracep->declQuad(c+3956,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo rdata_o", false,-1, 50,0);
        tracep->declBus(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo depth_o", false,-1, 0,0);
        tracep->declBit(c+8783,"opentitan_soc_top periph_switch DEBUG_ROM gen_host_fifo[1] u_hostfifo rspfifo gen_passthru_fifo unused_clr", false,-1);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb N", false,-1, 31,0);
        tracep->declBus(c+9435,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb DW", false,-1, 31,0);
        tracep->declBit(c+8791,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb EnDataPort", false,-1);
        tracep->declBit(c+8788,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb EnReqStabA", false,-1);
        tracep->declBus(c+9078,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb IdxW", false,-1, 31,0);
        tracep->declBit(c+8375,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb clk_i", false,-1);
        tracep->declBit(c+8376,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb rst_ni", false,-1);
        tracep->declBus(c+3861,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb req_i", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declArray(c+8366+i*3,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb data_i", true,(i+0), 85,0);}}
        tracep->declBus(c+3862,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb gnt_o", false,-1, 1,0);
        tracep->declBus(c+3958,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb idx_o", false,-1, 0,0);
        tracep->declBit(c+3863,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb valid_o", false,-1);
        tracep->declArray(c+8372,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb data_o", false,-1, 85,0);
        tracep->declBit(c+217,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb ready_i", false,-1);
        tracep->declBus(c+3959,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case masked_req", false,-1, 1,0);
        tracep->declBus(c+3960,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case ppc_out", false,-1, 1,0);
        tracep->declBus(c+3961,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case arb_req", false,-1, 1,0);
        tracep->declBus(c+8661,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case mask", false,-1, 1,0);
        tracep->declBus(c+3962,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case mask_next", false,-1, 1,0);
        tracep->declBus(c+3963,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case winner", false,-1, 1,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+8807,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case gen_datapath unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+9075,"opentitan_soc_top periph_switch DEBUG_ROM gen_arb_ppc u_reqarb gen_normal_case unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+8855,"gpio_reg_pkg GPIO_INTR_STATE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8856,"gpio_reg_pkg GPIO_INTR_ENABLE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8907,"gpio_reg_pkg GPIO_INTR_TEST_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8904,"gpio_reg_pkg GPIO_DATA_IN_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8879,"gpio_reg_pkg GPIO_DIRECT_OUT_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8882,"gpio_reg_pkg GPIO_MASKED_OUT_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8887,"gpio_reg_pkg GPIO_MASKED_OUT_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8884,"gpio_reg_pkg GPIO_DIRECT_OE_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8900,"gpio_reg_pkg GPIO_MASKED_OE_LOWER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8893,"gpio_reg_pkg GPIO_MASKED_OE_UPPER_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8865,"gpio_reg_pkg GPIO_INTR_CTRL_EN_RISING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8896,"gpio_reg_pkg GPIO_INTR_CTRL_EN_FALLING_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8858,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLHIGH_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8862,"gpio_reg_pkg GPIO_INTR_CTRL_EN_LVLLOW_OFFSET", false,-1, 5,0);
        tracep->declBus(c+8868,"gpio_reg_pkg GPIO_CTRL_EN_INPUT_FILTER_OFFSET", false,-1, 5,0);
        {int i; for (i=0; i<15; i++) {
                tracep->declBus(c+220+i*1,"gpio_reg_pkg GPIO_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+9162,"rv_plic_reg_pkg NumSrc", false,-1, 31,0);
        tracep->declBus(c+9078,"rv_plic_reg_pkg NumTarget", false,-1, 31,0);
        tracep->declBus(c+9187,"rv_plic_reg_pkg BlockAw", false,-1, 31,0);
        tracep->declBus(c+9462,"rv_plic_reg_pkg RV_PLIC_IP_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9463,"rv_plic_reg_pkg RV_PLIC_LE_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9464,"rv_plic_reg_pkg RV_PLIC_PRIO0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9465,"rv_plic_reg_pkg RV_PLIC_PRIO1_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9466,"rv_plic_reg_pkg RV_PLIC_PRIO2_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9467,"rv_plic_reg_pkg RV_PLIC_PRIO3_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9468,"rv_plic_reg_pkg RV_PLIC_PRIO4_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9469,"rv_plic_reg_pkg RV_PLIC_PRIO5_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9470,"rv_plic_reg_pkg RV_PLIC_PRIO6_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9471,"rv_plic_reg_pkg RV_PLIC_PRIO7_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9472,"rv_plic_reg_pkg RV_PLIC_PRIO8_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9473,"rv_plic_reg_pkg RV_PLIC_PRIO9_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9474,"rv_plic_reg_pkg RV_PLIC_PRIO10_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9475,"rv_plic_reg_pkg RV_PLIC_PRIO11_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9476,"rv_plic_reg_pkg RV_PLIC_PRIO12_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9477,"rv_plic_reg_pkg RV_PLIC_PRIO13_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9478,"rv_plic_reg_pkg RV_PLIC_PRIO14_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9479,"rv_plic_reg_pkg RV_PLIC_PRIO15_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9480,"rv_plic_reg_pkg RV_PLIC_PRIO16_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9481,"rv_plic_reg_pkg RV_PLIC_PRIO17_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9482,"rv_plic_reg_pkg RV_PLIC_PRIO18_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9483,"rv_plic_reg_pkg RV_PLIC_PRIO19_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9484,"rv_plic_reg_pkg RV_PLIC_PRIO20_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9485,"rv_plic_reg_pkg RV_PLIC_PRIO21_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9486,"rv_plic_reg_pkg RV_PLIC_PRIO22_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9487,"rv_plic_reg_pkg RV_PLIC_PRIO23_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9488,"rv_plic_reg_pkg RV_PLIC_PRIO24_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9489,"rv_plic_reg_pkg RV_PLIC_PRIO25_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9490,"rv_plic_reg_pkg RV_PLIC_PRIO26_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9491,"rv_plic_reg_pkg RV_PLIC_PRIO27_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9492,"rv_plic_reg_pkg RV_PLIC_PRIO28_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9493,"rv_plic_reg_pkg RV_PLIC_PRIO29_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9494,"rv_plic_reg_pkg RV_PLIC_PRIO30_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9495,"rv_plic_reg_pkg RV_PLIC_PRIO31_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9496,"rv_plic_reg_pkg RV_PLIC_IE0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9497,"rv_plic_reg_pkg RV_PLIC_THRESHOLD0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9498,"rv_plic_reg_pkg RV_PLIC_CC0_OFFSET", false,-1, 8,0);
        tracep->declBus(c+9499,"rv_plic_reg_pkg RV_PLIC_MSIP0_OFFSET", false,-1, 8,0);
        {int i; for (i=0; i<38; i++) {
                tracep->declBus(c+235+i*1,"rv_plic_reg_pkg RV_PLIC_PERMIT", true,(i+0), 3,0);}}
        tracep->declBus(c+9500,"tlul_pkg ArbiterImpl", false,-1, 23,0);
        tracep->declBus(c+9162,"tlul_pkg TL_AW", false,-1, 31,0);
        tracep->declBus(c+9162,"tlul_pkg TL_DW", false,-1, 31,0);
        tracep->declBus(c+9164,"tlul_pkg TL_AIW", false,-1, 31,0);
        tracep->declBus(c+9078,"tlul_pkg TL_DIW", false,-1, 31,0);
        tracep->declBus(c+9163,"tlul_pkg TL_DBW", false,-1, 31,0);
        tracep->declBus(c+9077,"tlul_pkg TL_SZW", false,-1, 31,0);
        tracep->declBit(c+9501,"tlul_pkg TL_H2D_DEFAULT\014 a_valid", false,-1);
        tracep->declBus(c+9502,"tlul_pkg TL_H2D_DEFAULT\014 a_opcode", false,-1, 2,0);
        tracep->declBus(c+9503,"tlul_pkg TL_H2D_DEFAULT\014 a_param", false,-1, 2,0);
        tracep->declBus(c+9504,"tlul_pkg TL_H2D_DEFAULT\014 a_size", false,-1, 1,0);
        tracep->declBus(c+9505,"tlul_pkg TL_H2D_DEFAULT\014 a_source", false,-1, 7,0);
        tracep->declBus(c+9506,"tlul_pkg TL_H2D_DEFAULT\014 a_address", false,-1, 31,0);
        tracep->declBus(c+9507,"tlul_pkg TL_H2D_DEFAULT\014 a_mask", false,-1, 3,0);
        tracep->declBus(c+9508,"tlul_pkg TL_H2D_DEFAULT\014 a_data", false,-1, 31,0);
        tracep->declBit(c+9509,"tlul_pkg TL_H2D_DEFAULT\014 d_ready", false,-1);
        tracep->declBit(c+9510,"tlul_pkg TL_D2H_DEFAULT\014 d_valid", false,-1);
        tracep->declBus(c+9511,"tlul_pkg TL_D2H_DEFAULT\014 d_opcode", false,-1, 2,0);
        tracep->declBus(c+9512,"tlul_pkg TL_D2H_DEFAULT\014 d_param", false,-1, 2,0);
        tracep->declBus(c+9513,"tlul_pkg TL_D2H_DEFAULT\014 d_size", false,-1, 1,0);
        tracep->declBus(c+9514,"tlul_pkg TL_D2H_DEFAULT\014 d_source", false,-1, 7,0);
        tracep->declBus(c+9515,"tlul_pkg TL_D2H_DEFAULT\014 d_sink", false,-1, 0,0);
        tracep->declBus(c+9516,"tlul_pkg TL_D2H_DEFAULT\014 d_data", false,-1, 31,0);
        tracep->declBit(c+9517,"tlul_pkg TL_D2H_DEFAULT\014 d_error", false,-1);
        tracep->declBit(c+9518,"tlul_pkg TL_D2H_DEFAULT\014 a_ready", false,-1);
    }
}

void Vopentitan_soc_top::traceRegister(VerilatedVcd* tracep) {
    // Body
    {
        tracep->addFullCb(&traceFullTop0, __VlSymsp);
        tracep->addChgCb(&traceChgTop0, __VlSymsp);
        tracep->addCleanupCb(&traceCleanup, __VlSymsp);
    }
}

void Vopentitan_soc_top::traceFullTop0(void* userp, VerilatedVcd* tracep) {
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    Vopentitan_soc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceFullSub0(userp, tracep);
        vlTOPp->traceFullSub1(userp, tracep);
        vlTOPp->traceFullSub2(userp, tracep);
    }
}

void Vopentitan_soc_top::traceFullSub0(void* userp, VerilatedVcd* tracep) {
    Vopentitan_soc_top__Syms* __restrict vlSymsp = static_cast<Vopentitan_soc_top__Syms*>(userp);
    Vopentitan_soc_top* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    vluint32_t* const oldp = tracep->oldp(vlSymsp->__Vm_baseCode);
    if (false && oldp) {}  // Prevent unused
    // Variables
    // Begin mtask footprint all: 
    WData/*95:0*/ __Vtemp1018[3];
    WData/*95:0*/ __Vtemp1022[3];
    WData/*95:0*/ __Vtemp1026[3];
    WData/*95:0*/ __Vtemp1356[3];
    WData/*95:0*/ __Vtemp1372[3];
    WData/*95:0*/ __Vtemp1388[3];
    WData/*95:0*/ __Vtemp1404[3];
    WData/*95:0*/ __Vtemp1420[3];
    WData/*95:0*/ __Vtemp1436[3];
    WData/*95:0*/ __Vtemp1452[3];
    WData/*95:0*/ __Vtemp1468[3];
    WData/*95:0*/ __Vtemp1484[3];
    WData/*95:0*/ __Vtemp1500[3];
    WData/*95:0*/ __Vtemp1516[3];
    WData/*95:0*/ __Vtemp1847[3];
    WData/*95:0*/ __Vtemp1863[3];
    WData/*95:0*/ __Vtemp1879[3];
    WData/*95:0*/ __Vtemp1895[3];
    WData/*95:0*/ __Vtemp1911[3];
    WData/*95:0*/ __Vtemp1927[3];
    WData/*95:0*/ __Vtemp1943[3];
    WData/*95:0*/ __Vtemp1959[3];
    WData/*95:0*/ __Vtemp1975[3];
    WData/*95:0*/ __Vtemp1991[3];
    WData/*95:0*/ __Vtemp2007[3];
    WData/*95:0*/ __Vtemp2052[3];
    WData/*95:0*/ __Vtemp2056[3];
    WData/*95:0*/ __Vtemp2136[3];
    WData/*95:0*/ __Vtemp2140[3];
    WData/*95:0*/ __Vtemp2144[3];
    WData/*95:0*/ __Vtemp2188[3];
    WData/*95:0*/ __Vtemp2192[3];
    WData/*95:0*/ __Vtemp2196[3];
    WData/*95:0*/ __Vtemp2276[3];
    WData/*95:0*/ __Vtemp2280[3];
    WData/*95:0*/ __Vtemp2284[3];
    WData/*95:0*/ __Vtemp2328[3];
    WData/*95:0*/ __Vtemp2332[3];
    WData/*95:0*/ __Vtemp2336[3];
    WData/*95:0*/ __Vtemp2416[3];
    // Body
    {
        tracep->fullCData(oldp+1,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pmp_req_err),2);
        tracep->fullBit(oldp+2,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pmp_req_err))));
        tracep->fullBit(oldp+3,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_alu));
        tracep->fullIData(oldp+4,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__bfp_mask_rev),32);
        tracep->fullBit(oldp+5,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pmp_req_err) 
                                       >> 1U))));
        tracep->fullIData(oldp+6,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[0]),32);
        tracep->fullIData(oldp+7,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[1]),32);
        tracep->fullIData(oldp+8,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[2]),32);
        tracep->fullIData(oldp+9,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[3]),32);
        tracep->fullIData(oldp+10,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[4]),32);
        tracep->fullIData(oldp+11,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[5]),32);
        tracep->fullIData(oldp+12,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[6]),32);
        tracep->fullIData(oldp+13,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[7]),32);
        tracep->fullIData(oldp+14,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[8]),32);
        tracep->fullIData(oldp+15,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[9]),32);
        tracep->fullIData(oldp+16,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[10]),32);
        tracep->fullIData(oldp+17,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[11]),32);
        tracep->fullIData(oldp+18,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[12]),32);
        tracep->fullIData(oldp+19,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[13]),32);
        tracep->fullIData(oldp+20,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[14]),32);
        tracep->fullIData(oldp+21,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_addr_rdata[15]),32);
        tracep->fullCData(oldp+22,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[0]),8);
        tracep->fullCData(oldp+23,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[1]),8);
        tracep->fullCData(oldp+24,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[2]),8);
        tracep->fullCData(oldp+25,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[3]),8);
        tracep->fullCData(oldp+26,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[4]),8);
        tracep->fullCData(oldp+27,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[5]),8);
        tracep->fullCData(oldp+28,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[6]),8);
        tracep->fullCData(oldp+29,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[7]),8);
        tracep->fullCData(oldp+30,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[8]),8);
        tracep->fullCData(oldp+31,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[9]),8);
        tracep->fullCData(oldp+32,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[10]),8);
        tracep->fullCData(oldp+33,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[11]),8);
        tracep->fullCData(oldp+34,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[12]),8);
        tracep->fullCData(oldp+35,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[13]),8);
        tracep->fullCData(oldp+36,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[14]),8);
        tracep->fullCData(oldp+37,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__pmp_cfg_rdata[15]),8);
        tracep->fullIData(oldp+38,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[0]),32);
        tracep->fullIData(oldp+39,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[1]),32);
        tracep->fullIData(oldp+40,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[2]),32);
        tracep->fullIData(oldp+41,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[3]),32);
        tracep->fullIData(oldp+42,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[4]),32);
        tracep->fullIData(oldp+43,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[5]),32);
        tracep->fullIData(oldp+44,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[6]),32);
        tracep->fullIData(oldp+45,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[7]),32);
        tracep->fullIData(oldp+46,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[8]),32);
        tracep->fullIData(oldp+47,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[9]),32);
        tracep->fullIData(oldp+48,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[10]),32);
        tracep->fullIData(oldp+49,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[11]),32);
        tracep->fullIData(oldp+50,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[12]),32);
        tracep->fullIData(oldp+51,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[13]),32);
        tracep->fullIData(oldp+52,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[14]),32);
        tracep->fullIData(oldp+53,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[15]),32);
        tracep->fullIData(oldp+54,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[16]),32);
        tracep->fullIData(oldp+55,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[17]),32);
        tracep->fullIData(oldp+56,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[18]),32);
        tracep->fullIData(oldp+57,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[19]),32);
        tracep->fullIData(oldp+58,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[20]),32);
        tracep->fullIData(oldp+59,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[21]),32);
        tracep->fullIData(oldp+60,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[22]),32);
        tracep->fullIData(oldp+61,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[23]),32);
        tracep->fullIData(oldp+62,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[24]),32);
        tracep->fullIData(oldp+63,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[25]),32);
        tracep->fullIData(oldp+64,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[26]),32);
        tracep->fullIData(oldp+65,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[27]),32);
        tracep->fullIData(oldp+66,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[28]),32);
        tracep->fullIData(oldp+67,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[29]),32);
        tracep->fullIData(oldp+68,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[30]),32);
        tracep->fullIData(oldp+69,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmevent[31]),32);
        tracep->fullCData(oldp+70,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__cpuctrl_d),6);
        tracep->fullBit(oldp+71,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__we));
        tracep->fullIData(oldp+72,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+73,((vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__addr_w 
                                    << 2U)),32);
        tracep->fullIData(oldp+74,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__addr_w),30);
        tracep->fullCData(oldp+75,((0xffU & (IData)(
                                                    (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0x18U)))),8);
        tracep->fullCData(oldp+76,((0xfU & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                    >> 0x14U)))),4);
        tracep->fullCData(oldp+77,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                  >> 0x11U)))),3);
        tracep->fullBit(oldp+78,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                >> 0x10U)))));
        tracep->fullCData(oldp+79,((0xfU & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                    >> 0xcU)))),4);
        tracep->fullSData(oldp+80,((0xfffU & (IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned))),12);
        tracep->fullCData(oldp+81,((0xffU & (IData)(
                                                    (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                     >> 0x38U)))),8);
        tracep->fullCData(oldp+82,((0xfU & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                    >> 0x34U)))),4);
        tracep->fullCData(oldp+83,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                  >> 0x31U)))),3);
        tracep->fullBit(oldp+84,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                >> 0x30U)))));
        tracep->fullCData(oldp+85,((0xfU & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                    >> 0x2cU)))),4);
        tracep->fullSData(oldp+86,((0xfffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                                      >> 0x20U)))),12);
        tracep->fullBit(oldp+87,((1U & vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__wdata_int)));
        tracep->fullBit(oldp+88,((0x800U <= (0xffcU 
                                             & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__addr_w 
                                                << 2U)))));
        tracep->fullQData(oldp+89,((QData)((IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__addr_w 
                                                    << 2U)))),64);
        tracep->fullIData(oldp+91,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__wmask_int),32);
        tracep->fullBit(oldp+92,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__error_internal));
        tracep->fullBit(oldp+93,((1U & (~ ((((0U == 
                                              (7U & 
                                               (vlTOPp->opentitan_soc_top__DOT__dbgrom_to_xbar[2U] 
                                                >> 0x12U))) 
                                             | (1U 
                                                == 
                                                (7U 
                                                 & (vlTOPp->opentitan_soc_top__DOT__dbgrom_to_xbar[2U] 
                                                    >> 0x12U)))) 
                                            | (4U == 
                                               (7U 
                                                & (vlTOPp->opentitan_soc_top__DOT__dbgrom_to_xbar[2U] 
                                                   >> 0x12U)))) 
                                           & (((IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__addr_sz_chk) 
                                               & (IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__mask_chk)) 
                                              & (((4U 
                                                   == 
                                                   (7U 
                                                    & (vlTOPp->opentitan_soc_top__DOT__dbgrom_to_xbar[2U] 
                                                       >> 0x12U))) 
                                                  | (1U 
                                                     == 
                                                     (7U 
                                                      & (vlTOPp->opentitan_soc_top__DOT__dbgrom_to_xbar[2U] 
                                                         >> 0x12U)))) 
                                                 | (IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__fulldata_chk))))))));
        tracep->fullIData(oldp+94,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__wmask_int),32);
        tracep->fullIData(oldp+95,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__wdata_int),32);
        tracep->fullIData(oldp+96,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__unnamedblk1__DOT__i),32);
        tracep->fullBit(oldp+97,((((IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__addr_sz_chk) 
                                   & (IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__mask_chk)) 
                                  & (((4U == (7U & 
                                              (vlTOPp->opentitan_soc_top__DOT__dbgrom_to_xbar[2U] 
                                               >> 0x12U))) 
                                      | (1U == (7U 
                                                & (vlTOPp->opentitan_soc_top__DOT__dbgrom_to_xbar[2U] 
                                                   >> 0x12U)))) 
                                     | (IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__fulldata_chk)))));
        tracep->fullBit(oldp+98,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__addr_sz_chk));
        tracep->fullBit(oldp+99,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__mask_chk));
        tracep->fullBit(oldp+100,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_err__DOT__fulldata_chk));
        tracep->fullSData(oldp+101,(((((4U != (7U & 
                                               (vlTOPp->opentitan_soc_top__DOT__dbgrom_to_xbar[2U] 
                                                >> 0x12U)))
                                        ? 0U : 1U) 
                                      << 0xbU) | (((IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__error_internal) 
                                                   << 0xaU) 
                                                  | (0x3ffU 
                                                     & (vlTOPp->opentitan_soc_top__DOT__dbgrom_to_xbar[2U] 
                                                        >> 5U))))),13);
        tracep->fullBit(oldp+102,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                         [0U][2U] >> 0x15U))));
        tracep->fullCData(oldp+103,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                           [0U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+104,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                           [0U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+105,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                           [0U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+106,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                              [0U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+107,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                      [0U][2U] << 0x1bU) 
                                     | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                        [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+108,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                              [0U][2U] 
                                              << 0x1fU) 
                                             | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                                [0U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+109,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                      [0U][1U] << 0x1fU) 
                                     | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                        [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+110,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                   [0U][0U])));
        tracep->fullBit(oldp+111,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                         [1U][2U] >> 0x15U))));
        tracep->fullCData(oldp+112,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                           [1U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+113,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                           [1U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+114,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                           [1U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+115,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                              [1U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+116,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                      [1U][2U] << 0x1bU) 
                                     | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                        [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+117,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                              [1U][2U] 
                                              << 0x1fU) 
                                             | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                                [1U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+118,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                      [1U][1U] << 0x1fU) 
                                     | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                        [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+119,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                   [1U][0U])));
        tracep->fullCData(oldp+120,((0xfeU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                              [0U][2U] 
                                              >> 4U))),8);
        tracep->fullBit(oldp+121,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                         [0U][2U] >> 0xcU))));
        tracep->fullCData(oldp+122,((1U | (0xfeU & 
                                           (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                            [1U][2U] 
                                            >> 4U)))),8);
        tracep->fullBit(oldp+123,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_i
                                         [1U][2U] >> 0xcU))));
        tracep->fullBit(oldp+124,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+125,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+126,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+127,((3U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+128,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+129,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+130,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+131,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+132,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+133,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+134,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+135,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+136,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+137,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+138,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+139,((3U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+140,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+141,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+142,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+143,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+144,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+145,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+146,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+147,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+148,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCDC.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+149,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCDC.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+150,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCDC.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+151,((3U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCDC.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+152,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCDC.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+153,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCDC.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+154,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCDC.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+155,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCDC.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+156,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCDC.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+157,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCDC.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+158,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCDC.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+159,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCDC.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+160,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+161,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+162,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+163,((3U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+164,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+165,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+166,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+167,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+168,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+169,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+170,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+171,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+172,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+173,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+174,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+175,((3U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+176,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+177,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+178,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+179,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+180,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+181,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+182,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+183,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+184,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+185,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+186,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+187,((3U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+188,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+189,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+190,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+191,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+192,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+193,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+194,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+195,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+196,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DAP.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+197,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DAP.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+198,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DAP.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+199,((3U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DAP.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+200,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DAP.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+201,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DAP.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+202,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DAP.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+203,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DAP.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+204,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DAP.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+205,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DAP.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+206,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DAP.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+207,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DAP.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+208,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+209,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+210,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+211,((3U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+212,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+213,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+214,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+215,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+216,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DEBUG_ROM.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+217,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DEBUG_ROM.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+218,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DEBUG_ROM.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+219,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DEBUG_ROM.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullCData(oldp+220,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[0]),4);
        tracep->fullCData(oldp+221,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[1]),4);
        tracep->fullCData(oldp+222,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[2]),4);
        tracep->fullCData(oldp+223,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[3]),4);
        tracep->fullCData(oldp+224,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[4]),4);
        tracep->fullCData(oldp+225,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[5]),4);
        tracep->fullCData(oldp+226,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[6]),4);
        tracep->fullCData(oldp+227,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[7]),4);
        tracep->fullCData(oldp+228,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[8]),4);
        tracep->fullCData(oldp+229,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[9]),4);
        tracep->fullCData(oldp+230,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[10]),4);
        tracep->fullCData(oldp+231,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[11]),4);
        tracep->fullCData(oldp+232,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[12]),4);
        tracep->fullCData(oldp+233,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[13]),4);
        tracep->fullCData(oldp+234,(vlSymsp->TOP__gpio_reg_pkg.__PVT__GPIO_PERMIT[14]),4);
        tracep->fullCData(oldp+235,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[0]),4);
        tracep->fullCData(oldp+236,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[1]),4);
        tracep->fullCData(oldp+237,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[2]),4);
        tracep->fullCData(oldp+238,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[3]),4);
        tracep->fullCData(oldp+239,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[4]),4);
        tracep->fullCData(oldp+240,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[5]),4);
        tracep->fullCData(oldp+241,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[6]),4);
        tracep->fullCData(oldp+242,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[7]),4);
        tracep->fullCData(oldp+243,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[8]),4);
        tracep->fullCData(oldp+244,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[9]),4);
        tracep->fullCData(oldp+245,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[10]),4);
        tracep->fullCData(oldp+246,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[11]),4);
        tracep->fullCData(oldp+247,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[12]),4);
        tracep->fullCData(oldp+248,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[13]),4);
        tracep->fullCData(oldp+249,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[14]),4);
        tracep->fullCData(oldp+250,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[15]),4);
        tracep->fullCData(oldp+251,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[16]),4);
        tracep->fullCData(oldp+252,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[17]),4);
        tracep->fullCData(oldp+253,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[18]),4);
        tracep->fullCData(oldp+254,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[19]),4);
        tracep->fullCData(oldp+255,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[20]),4);
        tracep->fullCData(oldp+256,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[21]),4);
        tracep->fullCData(oldp+257,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[22]),4);
        tracep->fullCData(oldp+258,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[23]),4);
        tracep->fullCData(oldp+259,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[24]),4);
        tracep->fullCData(oldp+260,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[25]),4);
        tracep->fullCData(oldp+261,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[26]),4);
        tracep->fullCData(oldp+262,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[27]),4);
        tracep->fullCData(oldp+263,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[28]),4);
        tracep->fullCData(oldp+264,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[29]),4);
        tracep->fullCData(oldp+265,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[30]),4);
        tracep->fullCData(oldp+266,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[31]),4);
        tracep->fullCData(oldp+267,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[32]),4);
        tracep->fullCData(oldp+268,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[33]),4);
        tracep->fullCData(oldp+269,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[34]),4);
        tracep->fullCData(oldp+270,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[35]),4);
        tracep->fullCData(oldp+271,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[36]),4);
        tracep->fullCData(oldp+272,(vlSymsp->TOP__rv_plic_reg_pkg.__PVT__RV_PLIC_PERMIT[37]),4);
        tracep->fullBit(oldp+273,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__data_req));
        tracep->fullBit(oldp+274,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__clk));
        tracep->fullBit(oldp+275,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__core_clock_gate_i__DOT__en_latch));
        tracep->fullBit(oldp+276,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__data_req_out));
        tracep->fullBit(oldp+277,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__core_busy_q));
        tracep->fullBit(oldp+278,(vlTOPp->opentitan_soc_top__DOT__gpio_32__DOT__u_reg__DOT__u_data_in__DOT__qe));
        tracep->fullBit(oldp+279,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_0__DOT__qe));
        tracep->fullBit(oldp+280,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_1__DOT__qe));
        tracep->fullBit(oldp+281,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_2__DOT__qe));
        tracep->fullBit(oldp+282,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_3__DOT__qe));
        tracep->fullBit(oldp+283,((0U != (IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_sba__DOT__state_q))));
        tracep->fullCData(oldp+284,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_sba__DOT__state_q),3);
        tracep->fullIData(oldp+285,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_alu_id),32);
        tracep->fullBit(oldp+286,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_c_insn_id));
        tracep->fullSData(oldp+287,(((0x3e0U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_alu_id 
                                                >> 0xaU)) 
                                     | (0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_alu_id 
                                                 >> 7U)))),10);
        tracep->fullBit(oldp+288,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_count_q));
        tracep->fullBit(oldp+289,((0U != (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_cs))));
        tracep->fullCData(oldp+290,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_type_q),2);
        tracep->fullBit(oldp+291,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_sign_ext_q));
        tracep->fullBit(oldp+292,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_we_q));
        tracep->fullBit(oldp+293,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__handle_misaligned_q));
        tracep->fullCData(oldp+294,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__ls_fsm_cs),3);
        tracep->fullBit(oldp+295,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+296,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+297,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+298,((3U & (IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+299,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+300,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+301,((IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                             >> 2U))),32);
        tracep->fullBit(oldp+302,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                 >> 1U)))));
        tracep->fullBit(oldp+303,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar))));
        tracep->fullBit(oldp+304,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+305,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+306,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+307,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+308,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+309,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+310,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+311,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+312,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                [0U]))));
        tracep->fullBit(oldp+313,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+314,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+315,((7U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+316,((3U & (IData)((
                                                   vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+317,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+318,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+319,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+320,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+321,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_1
                                                [1U]))));
        tracep->fullIData(oldp+322,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__rdata_tlword),32);
        tracep->fullIData(oldp+323,((IData)((vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o 
                                             >> 1U))),32);
        tracep->fullBit(oldp+324,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o))));
        tracep->fullQData(oldp+325,(((QData)((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__rdata_tlword)) 
                                     << 1U)),33);
        tracep->fullQData(oldp+327,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+329,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+330,((7U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+331,((7U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+332,((3U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+333,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+334,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+335,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+336,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+337,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                [0U]))));
        tracep->fullBit(oldp+338,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+339,((7U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+340,((7U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+341,((3U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+342,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+343,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+344,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+345,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+346,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_h_o
                                                [1U]))));
        tracep->fullBit(oldp+347,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+348,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_d_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+349,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_d_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+350,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_d_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+351,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_d_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+352,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_d_o[2U] 
                                      << 0x1bU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_d_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+353,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_d_o[2U] 
                                              << 0x1fU) 
                                             | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_d_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+354,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_d_o[1U] 
                                      << 0x1fU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_d_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+355,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.tl_d_o[0U])));
        tracep->fullBit(oldp+356,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                         [0U][2U] >> 0x15U))));
        tracep->fullCData(oldp+357,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                           [0U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+358,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                           [0U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+359,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                           [0U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+360,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                              [0U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+361,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                      [0U][2U] << 0x1bU) 
                                     | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                        [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+362,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                              [0U][2U] 
                                              << 0x1fU) 
                                             | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                                [0U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+363,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                      [0U][1U] << 0x1fU) 
                                     | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                        [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+364,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                   [0U][0U])));
        tracep->fullBit(oldp+365,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                         [1U][2U] >> 0x15U))));
        tracep->fullCData(oldp+366,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                           [1U][2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+367,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                           [1U][2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+368,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                           [1U][2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+369,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                              [1U][2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+370,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                      [1U][2U] << 0x1bU) 
                                     | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                        [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+371,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                              [1U][2U] 
                                              << 0x1fU) 
                                             | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                                [1U][1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+372,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                      [1U][1U] << 0x1fU) 
                                     | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                        [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+373,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hreq_fifo_o
                                   [1U][0U])));
        tracep->fullBit(oldp+374,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+375,((7U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+376,((7U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+377,((3U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+378,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+379,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+380,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+381,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+382,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                [0U]))));
        tracep->fullBit(oldp+383,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+384,((7U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+385,((7U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+386,((3U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+387,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+388,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+389,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+390,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+391,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                [1U]))));
        tracep->fullCData(oldp+392,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrequest),2);
        tracep->fullCData(oldp+393,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hgrant),2);
        tracep->fullBit(oldp+394,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+395,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+396,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+397,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+398,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+399,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[2U] 
                                      << 0x1bU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+400,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[2U] 
                                              << 0x1fU) 
                                             | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+401,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[1U] 
                                      << 0x1fU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+402,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[0U])));
        tracep->fullBit(oldp+403,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+404,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+405,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+406,((3U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+407,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+408,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+409,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+410,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+411,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+412,((0U != (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrequest))));
        tracep->fullBit(oldp+413,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+414,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+415,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+416,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+417,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+418,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+419,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                      << 0x1bU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+420,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                              << 0x1fU) 
                                             | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+421,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                      << 0x1fU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+422,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[0U])));
        tracep->fullCData(oldp+423,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hfifo_rspvalid),2);
        tracep->fullCData(oldp+424,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dfifo_rspready),2);
        tracep->fullCData(oldp+425,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+426,((0U != (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dfifo_rspready))));
        tracep->fullBit(oldp+427,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+428,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+429,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+430,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+431,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+432,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                      << 0x1bU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+433,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                              << 0x1fU) 
                                             | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+434,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                      << 0x1fU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+435,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullBit(oldp+436,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+437,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+438,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+439,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+440,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+441,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                      << 0x1bU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+442,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                              << 0x1fU) 
                                             | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+443,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                      << 0x1fU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+444,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullBit(oldp+445,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[2U] 
                                         >> 0x15U))));
        tracep->fullBit(oldp+446,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar))));
        __Vtemp1018[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[0U]);
        __Vtemp1018[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[1U]));
        __Vtemp1018[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+447,(__Vtemp1018),85);
        tracep->fullBit(oldp+450,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                 >> 0x33U)))));
        tracep->fullBit(oldp+451,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__dreq_fifo_i[0U])));
        tracep->fullQData(oldp+452,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullBit(oldp+454,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+455,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+456,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+457,((3U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+458,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+459,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+460,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+461,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+462,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o))));
        tracep->fullBit(oldp+463,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+464,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+465,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+466,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+467,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+468,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                      << 0x1bU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+469,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                              << 0x1fU) 
                                             | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+470,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                      << 0x1fU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+471,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+472,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+473,((7U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+474,((7U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+475,((3U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                   [0U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+476,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                      [0U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+477,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+478,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                             [0U] >> 2U))),32);
        tracep->fullBit(oldp+479,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+480,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                [0U]))));
        tracep->fullBit(oldp+481,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                         >> 0x15U))));
        tracep->fullBit(oldp+482,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                [0U]))));
        __Vtemp1022[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp1022[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp1022[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+483,(__Vtemp1022),85);
        tracep->fullBit(oldp+486,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [0U] 
                                                 >> 0x33U)))));
        tracep->fullBit(oldp+487,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+488,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                                  [0U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                                                [0U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                                                [0U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                                                [0U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullBit(oldp+490,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+491,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+492,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+493,((3U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+494,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+495,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+496,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+497,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+498,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o))));
        tracep->fullBit(oldp+499,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+500,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+501,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+502,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+503,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+504,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                      << 0x1bU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+505,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                              << 0x1fU) 
                                             | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+506,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                      << 0x1fU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+507,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+508,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+509,((7U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+510,((7U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+511,((3U & (IData)((
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                   [1U] 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+512,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                      [1U] 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+513,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+514,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                             [1U] >> 2U))),32);
        tracep->fullBit(oldp+515,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 1U)))));
        tracep->fullBit(oldp+516,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                [1U]))));
        tracep->fullBit(oldp+517,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                         >> 0x15U))));
        tracep->fullBit(oldp+518,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                [1U]))));
        __Vtemp1026[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp1026[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp1026[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+519,(__Vtemp1026),85);
        tracep->fullBit(oldp+522,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                 [1U] 
                                                 >> 0x33U)))));
        tracep->fullBit(oldp+523,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+524,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                                  [1U] 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                                                [1U] 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                                                [1U] 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__hrsp_fifo_i
                                                                                [1U] 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullWData(oldp+526,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+529,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+532,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullWData(oldp+533,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+536,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+537,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+538,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+539,((2U & ((IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                           << 1U))),2);
        tracep->fullCData(oldp+540,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullBit(oldp+541,((1U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+542,((7U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+543,((7U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+544,((3U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+545,((0xffU & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+546,(((vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+547,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+548,(((vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+549,((1U & vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[0U])));
        tracep->fullBit(oldp+550,((1U & ((vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                          >> 0x15U) 
                                         & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm_to_xbar)))));
        tracep->fullCData(oldp+551,(((4U != (7U & (
                                                   vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                                   >> 0x12U)))
                                      ? 0U : 1U)),2);
        tracep->fullCData(oldp+552,((3U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+553,((0xffU & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                              >> 5U))),8);
        tracep->fullCData(oldp+554,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[1U] 
                                                >> 1U)))),4);
        tracep->fullBit(oldp+555,((((0U == (7U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                                  >> 0x12U))) 
                                    | (1U == (7U & 
                                              (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                               >> 0x12U)))) 
                                   | (4U == (7U & (
                                                   vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                                   >> 0x12U))))));
        tracep->fullBit(oldp+556,((0U == (7U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                                >> 0x12U)))));
        tracep->fullBit(oldp+557,((1U == (7U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                                >> 0x12U)))));
        tracep->fullBit(oldp+558,((4U == (7U & (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                                >> 0x12U)))));
        tracep->fullCData(oldp+559,((0xfU & ((IData)(1U) 
                                             << (3U 
                                                 & ((vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[2U] 
                                                     << 0x1bU) 
                                                    | (vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[1U] 
                                                       >> 5U)))))),4);
        tracep->fullCData(oldp+560,((0x1eU & vlTOPp->opentitan_soc_top__DOT__xbar_to_iccm[1U])),5);
        tracep->fullCData(oldp+561,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+562,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+563,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+564,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+565,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+566,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+567,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+568,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+569,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+570,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+571,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 2U))));
        tracep->fullCData(oldp+572,((3U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+573,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+574,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 2U))));
        tracep->fullCData(oldp+575,((3U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullCData(oldp+576,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),3);
        tracep->fullBit(oldp+577,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 2U))));
        tracep->fullCData(oldp+578,((3U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))),2);
        tracep->fullBit(oldp+579,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__rvalid));
        tracep->fullCData(oldp+580,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullCData(oldp+581,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr),2);
        tracep->fullBit(oldp+582,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+583,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+584,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullBit(oldp+585,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))));
        tracep->fullCData(oldp+586,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__ICCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullCData(oldp+587,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCCM.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__mask),2);
        tracep->fullSData(oldp+588,(((0x19U >= (0x1fU 
                                                & ((IData)(0xdU) 
                                                   * 
                                                   (1U 
                                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                      ? (0x1fffU & 
                                         (vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                          >> (0x1fU 
                                              & ((IData)(0xdU) 
                                                 * 
                                                 (1U 
                                                  & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))
                                      : 0U)),13);
        tracep->fullCData(oldp+589,(((9U >= (0xfU & 
                                             ((IData)(5U) 
                                              * (1U 
                                                 & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                      ? (0x1fU & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage) 
                                                  >> 
                                                  (0xfU 
                                                   & ((IData)(5U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))
                                      : 0U)),5);
        tracep->fullQData(oldp+590,(((0x41U >= (0x7fU 
                                                & ((IData)(0x21U) 
                                                   * 
                                                   (1U 
                                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                      ? (0x1ffffffffULL 
                                         & (((0U == 
                                              (0x1fU 
                                               & ((IData)(0x21U) 
                                                  * 
                                                  (1U 
                                                   & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                              ? 0ULL
                                              : ((QData)((IData)(
                                                                 vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                 ((IData)(2U) 
                                                                  + 
                                                                  (3U 
                                                                   & (((IData)(0x21U) 
                                                                       * 
                                                                       (1U 
                                                                        & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                      >> 5U)))])) 
                                                 << 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                            | (((QData)((IData)(
                                                                vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                ((IData)(1U) 
                                                                 + 
                                                                 (3U 
                                                                  & (((IData)(0x21U) 
                                                                      * 
                                                                      (1U 
                                                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                     >> 5U)))])) 
                                                << 
                                                ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                  (3U 
                                                                   & (((IData)(0x21U) 
                                                                       * 
                                                                       (1U 
                                                                        & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                      >> 5U))])) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (1U 
                                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))))
                                      : 0ULL)),33);
        tracep->fullSData(oldp+592,(((0x33U >= (0x3fU 
                                                & ((IData)(0xdU) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                      ? (0x1fffU & (IData)(
                                                           (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                            >> 
                                                            (0x3fU 
                                                             & ((IData)(0xdU) 
                                                                * 
                                                                (3U 
                                                                 & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))))
                                      : 0U)),13);
        tracep->fullCData(oldp+593,(((0x13U >= (0x1fU 
                                                & ((IData)(5U) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                      ? (0x1fU & (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(5U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))
                                      : 0U)),5);
        tracep->fullQData(oldp+594,(((0x83U >= (0xffU 
                                                & ((IData)(0x21U) 
                                                   * 
                                                   (3U 
                                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                      ? (0x1ffffffffULL 
                                         & (((0U == 
                                              (0x1fU 
                                               & ((IData)(0x21U) 
                                                  * 
                                                  (3U 
                                                   & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                              ? 0ULL
                                              : ((QData)((IData)(
                                                                 vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                 ((IData)(2U) 
                                                                  + 
                                                                  (7U 
                                                                   & (((IData)(0x21U) 
                                                                       * 
                                                                       (3U 
                                                                        & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                      >> 5U)))])) 
                                                 << 
                                                 ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                            | (((QData)((IData)(
                                                                vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                ((IData)(1U) 
                                                                 + 
                                                                 (7U 
                                                                  & (((IData)(0x21U) 
                                                                      * 
                                                                      (3U 
                                                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                     >> 5U)))])) 
                                                << 
                                                ((0U 
                                                  == 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr)))))
                                                  ? 0x20U
                                                  : 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[
                                                                  (7U 
                                                                   & (((IData)(0x21U) 
                                                                       * 
                                                                       (3U 
                                                                        & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))) 
                                                                      >> 5U))])) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(0x21U) 
                                                      * 
                                                      (3U 
                                                       & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_rptr))))))))
                                      : 0ULL)),33);
        tracep->fullCData(oldp+596,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_q),8);
        tracep->fullBit(oldp+597,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__intr_interface__DOT__genblk1__DOT__source_q));
        tracep->fullBit(oldp+598,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__instr_valid));
        tracep->fullSData(oldp+599,((0x1fffU & vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage)),13);
        tracep->fullSData(oldp+600,((0x1fffU & (vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                >> 0xdU))),13);
        tracep->fullCData(oldp+601,((0x1fU & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage))),5);
        tracep->fullCData(oldp+602,((0x1fU & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage) 
                                              >> 5U))),5);
        tracep->fullQData(oldp+603,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[0U]))))),33);
        tracep->fullQData(oldp+605,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                         << 0x1fU) 
                                        | ((QData)((IData)(
                                                           vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                           >> 1U)))),33);
        tracep->fullBit(oldp+607,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__rvalid));
        tracep->fullSData(oldp+608,((0x1fffU & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage))),13);
        tracep->fullSData(oldp+609,((0x1fffU & (IData)(
                                                       (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                        >> 0xdU)))),13);
        tracep->fullSData(oldp+610,((0x1fffU & (IData)(
                                                       (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                        >> 0x1aU)))),13);
        tracep->fullSData(oldp+611,((0x1fffU & (IData)(
                                                       (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__storage 
                                                        >> 0x27U)))),13);
        tracep->fullCData(oldp+612,((0x1fU & vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage)),5);
        tracep->fullCData(oldp+613,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                              >> 5U))),5);
        tracep->fullCData(oldp+614,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                              >> 0xaU))),5);
        tracep->fullCData(oldp+615,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__storage 
                                              >> 0xfU))),5);
        tracep->fullQData(oldp+616,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                         << 0x20U) 
                                        | (QData)((IData)(
                                                          vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[0U]))))),33);
        tracep->fullQData(oldp+618,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                         << 0x3fU) 
                                        | (((QData)((IData)(
                                                            vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                            << 0x1fU) 
                                           | ((QData)((IData)(
                                                              vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[1U])) 
                                              >> 1U))))),33);
        tracep->fullQData(oldp+620,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[4U])) 
                                         << 0x3eU) 
                                        | (((QData)((IData)(
                                                            vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                            << 0x1eU) 
                                           | ((QData)((IData)(
                                                              vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[2U])) 
                                              >> 2U))))),33);
        tracep->fullQData(oldp+622,((0x1ffffffffULL 
                                     & (((QData)((IData)(
                                                         vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[4U])) 
                                         << 0x1dU) 
                                        | ((QData)((IData)(
                                                           vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__storage[3U])) 
                                           >> 3U)))),33);
        tracep->fullCData(oldp+624,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_mem__DOT__gen_rom_snd_scratch__DOT__i_debug_rom__DOT__addr_q),5);
        tracep->fullCData(oldp+625,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+626,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+627,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+628,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+629,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+630,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+631,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),2);
        tracep->fullBit(oldp+632,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 1U))));
        tracep->fullBit(oldp+633,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))));
        tracep->fullCData(oldp+634,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+635,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 2U))));
        tracep->fullCData(oldp+636,((3U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+637,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+638,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 2U))));
        tracep->fullCData(oldp+639,((3U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullCData(oldp+640,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr),3);
        tracep->fullBit(oldp+641,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr) 
                                         >> 2U))));
        tracep->fullCData(oldp+642,((3U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_wptr))),2);
        tracep->fullBit(oldp+643,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+644,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+645,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+646,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+647,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+648,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+649,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+650,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+651,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+652,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+653,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+654,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+655,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+656,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+657,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+658,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+659,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+660,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty)))));
        tracep->fullBit(oldp+661,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+662,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_sramreqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+663,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_empty));
        tracep->fullBit(oldp+664,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullBit(oldp+665,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full)))));
        tracep->fullBit(oldp+666,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__tl_adapter_device_mem__DOT__u_reqfifo__DOT__gen_normal_fifo__DOT__full));
        tracep->fullCData(oldp+667,((3U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                           >> 0xbU))),2);
        tracep->fullBit(oldp+668,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                         >> 0xaU))));
        tracep->fullCData(oldp+669,((3U & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                           >> 8U))),2);
        tracep->fullCData(oldp+670,((0xffU & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o))),8);
        tracep->fullBit(oldp+671,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+672,((0xfU & ((IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o) 
                                             >> 1U))),4);
        tracep->fullBit(oldp+673,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o))));
        tracep->fullSData(oldp+674,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullCData(oldp+675,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullCData(oldp+676,((3U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                           >> 0xbU))),2);
        tracep->fullBit(oldp+677,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                         >> 0xaU))));
        tracep->fullCData(oldp+678,((3U & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o) 
                                           >> 8U))),2);
        tracep->fullCData(oldp+679,((0xffU & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o))),8);
        tracep->fullBit(oldp+680,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__rspfifo_wvalid));
        tracep->fullCData(oldp+681,((0xfU & ((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o) 
                                             >> 1U))),4);
        tracep->fullBit(oldp+682,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o))));
        tracep->fullSData(oldp+683,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_reqfifo__rdata_o),13);
        tracep->fullCData(oldp+684,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_sramreqfifo__rdata_o),5);
        tracep->fullBit(oldp+685,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__req));
        tracep->fullBit(oldp+686,(((IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__req) 
                                   & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__we)))));
        tracep->fullBit(oldp+687,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullIData(oldp+688,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__rmask),32);
        tracep->fullBit(oldp+689,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+690,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullBit(oldp+691,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty)))));
        tracep->fullIData(oldp+692,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__rmask),32);
        tracep->fullBit(oldp+693,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__fifo_incr_wptr));
        tracep->fullBit(oldp+694,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__u_rspfifo__DOT__gen_normal_fifo__DOT__empty));
        tracep->fullBit(oldp+695,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_mem__DOT__exception));
        tracep->fullBit(oldp+696,(vlTOPp->opentitan_soc_top__DOT__iccm__DOT__inst_mem__DOT__d_valid));
        tracep->fullIData(oldp+697,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__rdata_tlword),32);
        tracep->fullBit(oldp+698,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__d_valid));
        tracep->fullQData(oldp+699,(((QData)((IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT__rdata_tlword)) 
                                     << 1U)),33);
        tracep->fullIData(oldp+701,((IData)((vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o 
                                             >> 1U))),32);
        tracep->fullBit(oldp+702,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o))));
        tracep->fullQData(oldp+703,(vlTOPp->opentitan_soc_top__DOT__dccm__DOT__data_mem__DOT____Vcellout__u_rspfifo__rdata_o),33);
        tracep->fullBit(oldp+705,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+706,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+707,((7U & (IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+708,((3U & (IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+709,((0xffU & (IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+710,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+711,((IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                             >> 2U))),32);
        tracep->fullBit(oldp+712,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                 >> 1U)))));
        tracep->fullBit(oldp+713,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar))));
        tracep->fullBit(oldp+714,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCCM.__PVT__drsp_fifo_o 
                                                 >> 0x33U)))));
        tracep->fullCData(oldp+715,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCCM.__PVT__drsp_fifo_o 
                                                   >> 0x30U)))),3);
        tracep->fullCData(oldp+716,((7U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCCM.__PVT__drsp_fifo_o 
                                                   >> 0x2dU)))),3);
        tracep->fullCData(oldp+717,((3U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCCM.__PVT__drsp_fifo_o 
                                                   >> 0x2bU)))),2);
        tracep->fullCData(oldp+718,((0xffU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCCM.__PVT__drsp_fifo_o 
                                                      >> 0x23U)))),8);
        tracep->fullBit(oldp+719,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCCM.__PVT__drsp_fifo_o 
                                                 >> 0x22U)))));
        tracep->fullIData(oldp+720,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCCM.__PVT__drsp_fifo_o 
                                             >> 2U))),32);
        tracep->fullBit(oldp+721,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCCM.__PVT__drsp_fifo_o 
                                                 >> 1U)))));
        tracep->fullBit(oldp+722,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCCM.__PVT__drsp_fifo_o))));
        tracep->fullBit(oldp+723,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCCM.__PVT__drsp_fifo_o))));
        tracep->fullCData(oldp+724,((0x7fU & (IData)(
                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__DCCM.__PVT__drsp_fifo_o 
                                                      >> 0x24U)))),8);
        tracep->fullBit(oldp+725,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar))));
        tracep->fullBit(oldp+726,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                 >> 0x33U)))));
        tracep->fullQData(oldp+727,((((QData)((IData)(
                                                      (0x1ffffU 
                                                       & (IData)(
                                                                 (vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                                  >> 0x22U))))) 
                                      << 0x22U) | (
                                                   ((QData)((IData)(
                                                                    ((1U 
                                                                      == 
                                                                      (7U 
                                                                       & (IData)(
                                                                                (vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                                                >> 0x30U))))
                                                                      ? (IData)(
                                                                                (vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                                                >> 2U))
                                                                      : 0U))) 
                                                    << 2U) 
                                                   | (QData)((IData)(
                                                                     (2U 
                                                                      & ((IData)(
                                                                                (vlTOPp->opentitan_soc_top__DOT__dccm_to_xbar 
                                                                                >> 1U)) 
                                                                         << 1U))))))),51);
        tracep->fullBit(oldp+729,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__jtag_req) 
                                         >> 3U))));
        tracep->fullBit(oldp+730,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__jtag_req) 
                                         >> 2U))));
        tracep->fullBit(oldp+731,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__jtag_req) 
                                         >> 1U))));
        tracep->fullBit(oldp+732,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__jtag_req))));
        tracep->fullBit(oldp+733,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT____Vcellinp__dap__tck_i));
        tracep->fullBit(oldp+734,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__jtag_req) 
                                         >> 2U))));
        tracep->fullBit(oldp+735,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__jtag_req))));
        tracep->fullBit(oldp+736,((1U & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT____Vcellinp__dap__tck_i)))));
        tracep->fullBit(oldp+737,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                         >> 1U))));
        tracep->fullBit(oldp+738,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_le_le_21__q));
        tracep->fullCData(oldp+739,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_prio10__q),3);
        tracep->fullBit(oldp+740,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_22__q));
        tracep->fullBit(oldp+741,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT____Vcellout__u_ie0_e_23__q));
        tracep->fullBit(oldp+742,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_24__DOT__qe));
        tracep->fullBit(oldp+743,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_25__DOT__qe));
        tracep->fullBit(oldp+744,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_26__DOT__qe));
        tracep->fullBit(oldp+745,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_27__DOT__qe));
        tracep->fullBit(oldp+746,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_28__DOT__qe));
        tracep->fullBit(oldp+747,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_29__DOT__qe));
        tracep->fullBit(oldp+748,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_30__DOT__qe));
        tracep->fullBit(oldp+749,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_31__DOT__qe));
        tracep->fullBit(oldp+750,((1U & vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q)));
        tracep->fullBit(oldp+751,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__cmd_valid_q));
        tracep->fullCData(oldp+752,((0xffU & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                              >> 0x18U))),8);
        tracep->fullIData(oldp+753,((0xffffffU & vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q)),24);
        tracep->fullIData(oldp+754,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[0U]),32);
        tracep->fullIData(oldp+755,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[1U]),32);
        tracep->fullIData(oldp+756,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[2U]),32);
        tracep->fullIData(oldp+757,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[3U]),32);
        tracep->fullIData(oldp+758,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[4U]),32);
        tracep->fullIData(oldp+759,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[5U]),32);
        tracep->fullIData(oldp+760,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[6U]),32);
        tracep->fullIData(oldp+761,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[7U]),32);
        tracep->fullIData(oldp+762,((IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__data_q)),32);
        tracep->fullIData(oldp+763,((IData)((vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__data_q 
                                             >> 0x20U))),32);
        tracep->fullIData(oldp+764,((IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_q)),32);
        tracep->fullBit(oldp+765,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x14U))));
        tracep->fullBit(oldp+766,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x10U))));
        tracep->fullCData(oldp+767,((7U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                           >> 0x11U))),3);
        tracep->fullBit(oldp+768,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0xfU))));
        tracep->fullIData(oldp+769,((IData)(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_q)),32);
        tracep->fullBit(oldp+770,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                         >> 0x1fU))));
        tracep->fullBit(oldp+771,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                         >> 0x1eU))));
        tracep->fullBit(oldp+772,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                         >> 0x1dU))));
        tracep->fullBit(oldp+773,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                         >> 0x1cU))));
        tracep->fullBit(oldp+774,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                         >> 0x1bU))));
        tracep->fullBit(oldp+775,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                         >> 0x1aU))));
        tracep->fullSData(oldp+776,((0x3ffU & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                               >> 0x10U))),10);
        tracep->fullSData(oldp+777,((0x3ffU & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                               >> 6U))),10);
        tracep->fullCData(oldp+778,((3U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                           >> 4U))),2);
        tracep->fullBit(oldp+779,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                         >> 3U))));
        tracep->fullBit(oldp+780,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                         >> 2U))));
        tracep->fullBit(oldp+781,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q 
                                         >> 1U))));
        tracep->fullBit(oldp+782,((1U & vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__dmcontrol_q)));
        tracep->fullCData(oldp+783,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__cmderr_q),3);
        tracep->fullSData(oldp+784,((0xffffU & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q 
                                                >> 0x10U))),16);
        tracep->fullCData(oldp+785,((0xfU & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q 
                                             >> 0xcU))),4);
        tracep->fullSData(oldp+786,((0xfffU & vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__abstractauto_q)),12);
        tracep->fullCData(oldp+787,((7U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                           >> 0x1dU))),3);
        tracep->fullCData(oldp+788,((0x3fU & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                              >> 0x17U))),6);
        tracep->fullBit(oldp+789,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x16U))));
        tracep->fullBit(oldp+790,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x15U))));
        tracep->fullBit(oldp+791,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x14U))));
        tracep->fullBit(oldp+792,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0x10U))));
        tracep->fullBit(oldp+793,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 0xfU))));
        tracep->fullCData(oldp+794,((7U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                           >> 0xcU))),3);
        tracep->fullCData(oldp+795,((0x7fU & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                              >> 5U))),7);
        tracep->fullBit(oldp+796,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 4U))));
        tracep->fullBit(oldp+797,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 3U))));
        tracep->fullBit(oldp+798,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 2U))));
        tracep->fullBit(oldp+799,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q 
                                         >> 1U))));
        tracep->fullBit(oldp+800,((1U & vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbcs_q)));
        tracep->fullQData(oldp+801,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbaddr_q),64);
        tracep->fullQData(oldp+803,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__sbdata_q),64);
        tracep->fullQData(oldp+805,((((QData)((IData)(
                                                      vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[1U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[0U])))),64);
        tracep->fullQData(oldp+807,((((QData)((IData)(
                                                      vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[3U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[2U])))),64);
        tracep->fullQData(oldp+809,((((QData)((IData)(
                                                      vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[5U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[4U])))),64);
        tracep->fullQData(oldp+811,((((QData)((IData)(
                                                      vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[7U])) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__progbuf_q[6U])))),64);
        tracep->fullBit(oldp+813,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x17U))));
        tracep->fullCData(oldp+814,((7U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                           >> 0x14U))),3);
        tracep->fullBit(oldp+815,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x13U))));
        tracep->fullBit(oldp+816,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x12U))));
        tracep->fullBit(oldp+817,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x11U))));
        tracep->fullBit(oldp+818,((1U & (vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q 
                                         >> 0x10U))));
        tracep->fullSData(oldp+819,((0xffffU & vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_csrs__DOT__command_q)),16);
        tracep->fullCData(oldp+820,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__dev_select_outstanding),4);
        tracep->fullCData(oldp+821,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+822,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+823,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+824,((1U & (vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+825,((7U & (vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+826,((7U & (vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+827,((3U & (vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+828,((0xffU & (vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+829,(((vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[2U] 
                                      << 0x1bU) | (
                                                   vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+830,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[2U] 
                                              << 0x1fU) 
                                             | (vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+831,(((vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[1U] 
                                      << 0x1fU) | (
                                                   vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+832,((1U & vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[0U])));
        tracep->fullBit(oldp+833,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_sba__DOT__req));
        tracep->fullCData(oldp+834,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_sba__DOT__be),4);
        tracep->fullCData(oldp+835,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_sba__DOT__be_idx),2);
        tracep->fullIData(oldp+836,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__num_req_outstanding),17);
        tracep->fullBit(oldp+837,((1U & (vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[2U] 
                                         >> 0x15U))));
        tracep->fullBit(oldp+838,((1U & vlTOPp->opentitan_soc_top__DOT__dm_to_xbar[0U])));
        tracep->fullBit(oldp+839,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+840,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_t_o[2U] 
                                         >> 0x15U))));
        tracep->fullCData(oldp+841,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_t_o[2U] 
                                           >> 0x12U))),3);
        tracep->fullCData(oldp+842,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_t_o[2U] 
                                           >> 0xfU))),3);
        tracep->fullCData(oldp+843,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_t_o[2U] 
                                           >> 0xdU))),2);
        tracep->fullCData(oldp+844,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_t_o[2U] 
                                              >> 5U))),8);
        tracep->fullIData(oldp+845,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_t_o[2U] 
                                      << 0x1bU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_t_o[1U] 
                                                   >> 5U))),32);
        tracep->fullCData(oldp+846,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_t_o[2U] 
                                              << 0x1fU) 
                                             | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_t_o[1U] 
                                                >> 1U)))),4);
        tracep->fullIData(oldp+847,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_t_o[1U] 
                                      << 0x1fU) | (
                                                   vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_t_o[0U] 
                                                   >> 1U))),32);
        tracep->fullBit(oldp+848,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_t_o[0U])));
        tracep->fullCData(oldp+849,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_waddr_wb_q),5);
        tracep->fullIData(oldp+850,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_pc_q),32);
        tracep->fullIData(oldp+851,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_wdata_wb_q),32);
        tracep->fullBit(oldp+852,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__rf_we_wb_q));
        tracep->fullBit(oldp+853,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_compressed_q));
        tracep->fullCData(oldp+854,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_instr_type_q),2);
        tracep->fullBit(oldp+855,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_valid_id_q));
        tracep->fullWData(oldp+856,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q),68);
        tracep->fullIData(oldp+859,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__addr_last_q),32);
        tracep->fullBit(oldp+860,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__id_fsm_q));
        tracep->fullQData(oldp+861,((((QData)((IData)(
                                                      ((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[2U] 
                                                        << 0x1eU) 
                                                       | (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[1U] 
                                                          >> 2U)))) 
                                      << 0x20U) | (QData)((IData)(
                                                                  vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[0U])))),64);
        tracep->fullIData(oldp+863,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[0U]),32);
        tracep->fullCData(oldp+864,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__md_state_q),3);
        tracep->fullCData(oldp+865,((3U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imd_val_q[1U])),2);
        tracep->fullCData(oldp+866,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_offset_q),2);
        tracep->fullBit(oldp+867,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__wb_stage_i__DOT__g_writeback_stage__DOT__wb_valid_q));
        tracep->fullCData(oldp+868,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 0xfU))),5);
        tracep->fullCData(oldp+869,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 0x14U))),5);
        tracep->fullIData(oldp+870,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id),32);
        tracep->fullBit(oldp+871,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_is_compressed_id));
        tracep->fullIData(oldp+872,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_id),32);
        tracep->fullCData(oldp+873,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 7U))),5);
        tracep->fullIData(oldp+874,(((0xfffff000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xcU)) | 
                                     (0xfffU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                >> 0x14U)))),32);
        tracep->fullIData(oldp+875,(((0xfffff000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xcU)) | 
                                     ((0xfe0U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                 >> 0x14U)) 
                                      | (0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                  >> 7U))))),32);
        tracep->fullIData(oldp+876,(((0xffffe000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0xdU)) | 
                                     ((0x1000U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                  >> 0x13U)) 
                                      | ((0x800U & 
                                          (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                           << 4U)) 
                                         | ((0x7e0U 
                                             & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                >> 0x14U)) 
                                            | (0x1eU 
                                               & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                  >> 7U))))))),32);
        tracep->fullIData(oldp+877,((0xfffff000U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id)),32);
        tracep->fullIData(oldp+878,(((0xfff00000U & 
                                      ((- (IData)((1U 
                                                   & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                                      >> 0x1fU)))) 
                                       << 0x14U)) | 
                                     ((0xff000U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id) 
                                      | ((0x800U & 
                                          (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                           >> 9U)) 
                                         | (0x7feU 
                                            & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                               >> 0x14U)))))),32);
        tracep->fullIData(oldp+879,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 0xfU))),32);
        tracep->fullCData(oldp+880,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_rdata_id 
                                              >> 0x1bU))),5);
        tracep->fullBit(oldp+881,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_first_cycle));
        tracep->fullBit(oldp+882,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__rf_write_wb));
        tracep->fullQData(oldp+883,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_a),33);
        tracep->fullBit(oldp+885,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_we));
        tracep->fullBit(oldp+886,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__icache_inval));
        tracep->fullCData(oldp+887,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator),6);
        tracep->fullBit(oldp+888,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__mult_sel_ex));
        tracep->fullBit(oldp+889,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__div_sel_ex));
        tracep->fullCData(oldp+890,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_operator),2);
        tracep->fullCData(oldp+891,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_signed_mode),2);
        tracep->fullBit(oldp+892,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_access));
        tracep->fullCData(oldp+893,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_type),2);
        tracep->fullBit(oldp+894,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_sign_ext));
        tracep->fullCData(oldp+895,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req_dec)
                                      ? ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_we)
                                          ? 1U : 0U)
                                      : 2U)),2);
        tracep->fullBit(oldp+896,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__illegal_insn));
        tracep->fullBit(oldp+897,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+898,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mret_insn_dec));
        tracep->fullBit(oldp+899,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__dret_insn_dec));
        tracep->fullBit(oldp+900,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__ecall_insn_dec));
        tracep->fullBit(oldp+901,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__wfi_insn_dec));
        tracep->fullBit(oldp+902,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_in_dec));
        tracep->fullBit(oldp+903,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_in_dec));
        tracep->fullBit(oldp+904,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set_dec));
        tracep->fullBit(oldp+905,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_wdata_sel));
        tracep->fullBit(oldp+906,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__rf_we));
        tracep->fullBit(oldp+907,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_a_dec));
        tracep->fullBit(oldp+908,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_ren_b_dec));
        tracep->fullCData(oldp+909,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel_dec),2);
        tracep->fullBit(oldp+910,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_b_mux_sel_dec));
        tracep->fullBit(oldp+911,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_a_mux_sel));
        tracep->fullCData(oldp+912,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b_mux_sel_dec),3);
        tracep->fullBit(oldp+913,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__lsu_req_dec));
        tracep->fullBit(oldp+914,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_illegal));
        tracep->fullCData(oldp+915,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__csr_op),2);
        tracep->fullCData(oldp+916,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode),7);
        tracep->fullCData(oldp+917,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__decoder_i__DOT__opcode_alu),7);
        tracep->fullBit(oldp+918,((8U == (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator))));
        tracep->fullBit(oldp+919,(((3U == (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator)) 
                                   | (6U == (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullBit(oldp+920,(((4U == (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator)) 
                                   | (7U == (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operator)))));
        tracep->fullBit(oldp+921,((0U != (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_signed_mode))));
        tracep->fullIData(oldp+922,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b),32);
        tracep->fullCData(oldp+923,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_op_a_mux_sel),2);
        tracep->fullCData(oldp+924,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__imm_b_mux_sel),3);
        tracep->fullBit(oldp+925,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_sel));
        tracep->fullBit(oldp+926,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__adder_op_b_negate));
        tracep->fullWData(oldp+927,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg),1024);
        tracep->fullWData(oldp+959,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__gen_regfile_ff__DOT__register_file_i__DOT__rf_reg_q),992);
        tracep->fullBit(oldp+990,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__irq_q));
        tracep->fullIData(oldp+991,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__ip),32);
        tracep->fullBit(oldp+992,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_0__DOT__q));
        tracep->fullBit(oldp+993,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_1__DOT__q));
        tracep->fullBit(oldp+994,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_2__DOT__q));
        tracep->fullBit(oldp+995,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_3__DOT__q));
        tracep->fullBit(oldp+996,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_4__DOT__qe));
        tracep->fullBit(oldp+997,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_5__DOT__qe));
        tracep->fullBit(oldp+998,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_6__DOT__qe));
        tracep->fullBit(oldp+999,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_7__DOT__qe));
        tracep->fullBit(oldp+1000,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_8__DOT__qe));
        tracep->fullBit(oldp+1001,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_9__DOT__qe));
        tracep->fullBit(oldp+1002,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_10__DOT__qe));
        tracep->fullBit(oldp+1003,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_11__DOT__qe));
        tracep->fullBit(oldp+1004,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_12__DOT__qe));
        tracep->fullBit(oldp+1005,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_13__DOT__qe));
        tracep->fullBit(oldp+1006,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_14__DOT__qe));
        tracep->fullBit(oldp+1007,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_15__DOT__qe));
        tracep->fullBit(oldp+1008,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_16__DOT__qe));
        tracep->fullBit(oldp+1009,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_17__DOT__qe));
        tracep->fullBit(oldp+1010,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_18__DOT__qe));
        tracep->fullBit(oldp+1011,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_19__DOT__qe));
        tracep->fullBit(oldp+1012,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_20__DOT__qe));
        tracep->fullBit(oldp+1013,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_21__DOT__qe));
        tracep->fullBit(oldp+1014,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_22__DOT__qe));
        tracep->fullBit(oldp+1015,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__u_reg__DOT__u_ip_p_23__DOT__qe));
        tracep->fullCData(oldp+1016,(vlTOPp->opentitan_soc_top__DOT__intr_controller__DOT__gen_target__BRA__0__KET____DOT__u_target__DOT__irq_id_q),6);
        tracep->fullBit(oldp+1017,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_mem__DOT__halted_q));
        tracep->fullCData(oldp+1018,(vlTOPp->opentitan_soc_top__DOT__debug_module__DOT__i_dm_mem__DOT__halted_q),2);
        tracep->fullBit(oldp+1019,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_fetch_err_plus2));
        tracep->fullIData(oldp+1020,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__stored_addr_q),32);
        tracep->fullIData(oldp+1021,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fetch_addr_q),32);
        tracep->fullWData(oldp+1022,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__rdata_q),96);
        tracep->fullBit(oldp+1025,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 1U))));
        tracep->fullBit(oldp+1026,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                          >> 2U))));
        tracep->fullCData(oldp+1027,((7U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q) 
                                            >> 3U))),3);
        tracep->fullBit(oldp+1028,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q))));
        tracep->fullBit(oldp+1029,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                          >> 5U))));
        tracep->fullIData(oldp+1030,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_depc_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+1031,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+1032,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))));
        tracep->fullCData(oldp+1033,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_q),2);
        tracep->fullCData(oldp+1034,((3U & ((2U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q))
                                             ? ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q) 
                                                >> 2U)
                                             : (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__priv_lvl_q)))),2);
        tracep->fullBit(oldp+1035,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__debug_mode_q));
        tracep->fullBit(oldp+1036,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 2U))));
        tracep->fullBit(oldp+1037,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xfU))));
        tracep->fullBit(oldp+1038,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q 
                                          >> 0xcU))));
        tracep->fullCData(oldp+1039,((0xffU & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtvec_csr__DOT__rdata_q)),8);
        tracep->fullBit(oldp+1040,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__discard_req_q));
        tracep->fullCData(oldp+1041,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ctrl_fsm_cs),4);
        tracep->fullBit(oldp+1042,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_q));
        tracep->fullBit(oldp+1043,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_q));
        tracep->fullBit(oldp+1044,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_q));
        tracep->fullBit(oldp+1045,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_q));
        tracep->fullCData(oldp+1046,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_q),2);
        tracep->fullIData(oldp+1047,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__rdata_q),24);
        tracep->fullBit(oldp+1048,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__pmp_err_q));
        tracep->fullCData(oldp+1049,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstatus_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+1050,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mscratch_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+1051,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mtval_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+1052,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dcsr_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+1053,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dscratch0_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+1054,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_dscratch1_csr__DOT__rdata_q),32);
        tracep->fullIData(oldp+1055,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_epc_csr__DOT__rdata_q),32);
        tracep->fullCData(oldp+1056,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_cause_csr__DOT__rdata_q),6);
        tracep->fullIData(oldp+1057,((0xfffffff8U | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_q))),32);
        tracep->fullCData(oldp+1058,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcountinhibit_q),3);
        tracep->fullCData(oldp+1059,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_cpuctrl_csr__DOT__rdata_q),6);
        tracep->fullQData(oldp+1060,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mcycle_counter_i__DOT__counter_q),64);
        tracep->fullQData(oldp+1062,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__minstret_counter_i__DOT__counter_q),64);
        tracep->fullBit(oldp+1064,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__valid_req_q));
        tracep->fullCData(oldp+1065,((3U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q) 
                                            >> 1U))),2);
        tracep->fullCData(oldp+1066,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__valid_q),3);
        tracep->fullBit(oldp+1067,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__instr_req_int));
        tracep->fullBit(oldp+1068,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__outstanding_load_wb));
        tracep->fullIData(oldp+1069,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mepc_csr__DOT__rdata_q),32);
        tracep->fullBit(oldp+1070,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_run));
        tracep->fullBit(oldp+1071,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebreak_into_debug));
        tracep->fullCData(oldp+1072,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mcause_csr__DOT__rdata_q),6);
        tracep->fullQData(oldp+1073,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[0]),64);
        tracep->fullQData(oldp+1075,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[1]),64);
        tracep->fullQData(oldp+1077,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[2]),64);
        tracep->fullQData(oldp+1079,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[3]),64);
        tracep->fullQData(oldp+1081,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[4]),64);
        tracep->fullQData(oldp+1083,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[5]),64);
        tracep->fullQData(oldp+1085,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[6]),64);
        tracep->fullQData(oldp+1087,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[7]),64);
        tracep->fullQData(oldp+1089,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[8]),64);
        tracep->fullQData(oldp+1091,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[9]),64);
        tracep->fullQData(oldp+1093,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[10]),64);
        tracep->fullQData(oldp+1095,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[11]),64);
        tracep->fullQData(oldp+1097,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[12]),64);
        tracep->fullQData(oldp+1099,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[13]),64);
        tracep->fullQData(oldp+1101,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[14]),64);
        tracep->fullQData(oldp+1103,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[15]),64);
        tracep->fullQData(oldp+1105,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[16]),64);
        tracep->fullQData(oldp+1107,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[17]),64);
        tracep->fullQData(oldp+1109,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[18]),64);
        tracep->fullQData(oldp+1111,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[19]),64);
        tracep->fullQData(oldp+1113,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[20]),64);
        tracep->fullQData(oldp+1115,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[21]),64);
        tracep->fullQData(oldp+1117,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[22]),64);
        tracep->fullQData(oldp+1119,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[23]),64);
        tracep->fullQData(oldp+1121,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[24]),64);
        tracep->fullQData(oldp+1123,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[25]),64);
        tracep->fullQData(oldp+1125,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[26]),64);
        tracep->fullQData(oldp+1127,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[27]),64);
        tracep->fullQData(oldp+1129,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[28]),64);
        tracep->fullQData(oldp+1131,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[29]),64);
        tracep->fullQData(oldp+1133,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[30]),64);
        tracep->fullQData(oldp+1135,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mhpmcounter[31]),64);
        tracep->fullCData(oldp+1137,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__debug_cause),3);
        tracep->fullBit(oldp+1138,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__debug_csr_save));
        tracep->fullCData(oldp+1139,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__fifo_i__DOT__lowest_free_entry),3);
        tracep->fullBit(oldp+1140,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err));
        tracep->fullCData(oldp+1141,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__data_be),4);
        tracep->fullIData(oldp+1142,((0xfffffffcU & 
                                      ((IData)((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                >> 3U)) 
                                       << 2U))),32);
        tracep->fullIData(oldp+1143,(((1U & (IData)(
                                                    (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                     >> 2U)))
                                       ? ((1U & (IData)(
                                                        (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 1U)))
                                           ? ((0xff000000U 
                                               & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                  << 0x18U)) 
                                              | (0xffffffU 
                                                 & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                    >> 8U)))
                                           : ((0xffff0000U 
                                               & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                  << 0x10U)) 
                                              | (0xffffU 
                                                 & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                    >> 0x10U))))
                                       : ((1U & (IData)(
                                                        (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                         >> 1U)))
                                           ? ((0xffffff00U 
                                               & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                  << 8U)) 
                                              | (0xffU 
                                                 & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd 
                                                    >> 0x18U)))
                                           : vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd))),32);
        tracep->fullIData(oldp+1144,((IData)((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                              >> 1U))),32);
        tracep->fullIData(oldp+1145,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a),32);
        tracep->fullIData(oldp+1146,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b),32);
        tracep->fullIData(oldp+1147,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_a_fwd),32);
        tracep->fullIData(oldp+1148,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__rf_rdata_b_fwd),32);
        tracep->fullQData(oldp+1149,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__multdiv_alu_operand_b),33);
        tracep->fullQData(oldp+1151,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext),34);
        tracep->fullBit(oldp+1153,((0U == (IData)((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                   >> 1U)))));
        tracep->fullQData(oldp+1154,((0x1ffffffffULL 
                                      & (~ ((QData)((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                            << 1U)))),33);
        tracep->fullCData(oldp+1156,((0x3fU & ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)))),6);
        tracep->fullCData(oldp+1157,(((0x10U & ((~ (IData)(
                                                           (0U 
                                                            != 
                                                            (0xfU 
                                                             & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                                >> 0x18U))))) 
                                                << 4U)) 
                                      | (0xfU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b 
                                                 >> 0x18U)))),5);
        tracep->fullCData(oldp+1158,((0x1fU & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b 
                                               >> 0x10U))),5);
        tracep->fullIData(oldp+1159,((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      | vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+1160,((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullIData(oldp+1161,((vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_a 
                                      ^ vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)),32);
        tracep->fullBit(oldp+1162,((1U & (((IData)(0x20U) 
                                           - (0x1fU 
                                              & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__alu_operand_b)) 
                                          >> 5U))));
        tracep->fullCData(oldp+1163,(((2U & ((IData)(
                                                     (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                      >> 0x21U)) 
                                             << 1U)) 
                                      | (1U & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext)))),2);
        tracep->fullCData(oldp+1164,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_adder_result_ext 
                                                    >> 1U)))),2);
        tracep->fullBit(oldp+1165,((1U & (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1166,((7U & (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1167,((7U & (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1168,((3U & (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1169,((0xffU & (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1170,(((vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                       << 0x1bU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1171,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1172,(((vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[1U] 
                                       << 0x1fU) | 
                                      (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1173,((1U & vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[0U])));
        tracep->fullBit(oldp+1174,((1U & (vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+1175,((1U & vlTOPp->opentitan_soc_top__DOT__lsu_to_xbar[0U])));
        tracep->fullBit(oldp+1176,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__instr_new_id_q));
        tracep->fullBit(oldp+1177,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__nmi_mode_q));
        tracep->fullCData(oldp+1178,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_q),2);
        tracep->fullCData(oldp+1179,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__branch_discard_q),2);
        tracep->fullCData(oldp+1180,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_pmp_err_q),2);
        tracep->fullBit(oldp+1181,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_raw_q) 
                                    & (~ (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_jump_set_done_q)))));
        tracep->fullBit(oldp+1182,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__g_branch_set_flop__DOT__branch_set_raw_q));
        tracep->fullBit(oldp+1183,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_jump_set_done_q));
        tracep->fullBit(oldp+1184,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_q));
        tracep->fullBit(oldp+1185,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__enter_debug_mode_prio_q));
        tracep->fullIData(oldp+1186,(((IData)(1U) << (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q))),32);
        tracep->fullIData(oldp+1187,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_numerator_q),32);
        tracep->fullIData(oldp+1188,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__op_quotient_q),32);
        tracep->fullCData(oldp+1189,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_counter_q),5);
        tracep->fullBit(oldp+1190,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_by_zero_q));
        tracep->fullIData(oldp+1191,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mie_csr__DOT__rdata_q),18);
        tracep->fullCData(oldp+1192,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__u_mstack_csr__DOT__rdata_q),3);
        tracep->fullQData(oldp+1193,(((QData)((IData)(vlTOPp->opentitan_soc_top__DOT__intr_gpio)) 
                                      << 1U)),33);
        tracep->fullIData(oldp+1195,(vlTOPp->opentitan_soc_top__DOT__intr_gpio),32);
        tracep->fullIData(oldp+1196,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mip),18);
        tracep->fullIData(oldp+1197,((0xfffffffeU & 
                                      (vlTOPp->opentitan_soc_top__DOT__intr_gpio 
                                       << 1U))),32);
        tracep->fullBit(oldp+1198,((0U != vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)));
        tracep->fullIData(oldp+1199,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs),18);
        tracep->fullCData(oldp+1200,(((0x4000U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                       ? 0xeU : ((0x2000U 
                                                  & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                  ? 0xdU
                                                  : 
                                                 ((0x1000U 
                                                   & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                   ? 0xcU
                                                   : 
                                                  ((0x800U 
                                                    & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                    ? 0xbU
                                                    : 
                                                   ((0x400U 
                                                     & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                     ? 0xaU
                                                     : 
                                                    ((0x200U 
                                                      & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                      ? 9U
                                                      : 
                                                     ((0x100U 
                                                       & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                       ? 8U
                                                       : 
                                                      ((0x80U 
                                                        & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                        ? 7U
                                                        : 
                                                       ((0x40U 
                                                         & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                         ? 6U
                                                         : 
                                                        ((0x20U 
                                                          & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                          ? 5U
                                                          : 
                                                         ((0x10U 
                                                           & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                           ? 4U
                                                           : 
                                                          ((8U 
                                                            & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                            ? 3U
                                                            : 
                                                           ((4U 
                                                             & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                             ? 2U
                                                             : 
                                                            ((2U 
                                                              & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs)
                                                              ? 1U
                                                              : 0U))))))))))))))),4);
        tracep->fullBit(oldp+1201,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__irqs 
                                          >> 0x10U))));
        tracep->fullCData(oldp+1202,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_pc_mux_id),2);
        tracep->fullBit(oldp+1203,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_save_wb));
        tracep->fullCData(oldp+1204,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__gen_prefetch_buffer__DOT__prefetch_buffer_i__DOT__rdata_outstanding_rev),2);
        tracep->fullBit(oldp+1205,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__branch_set));
        tracep->fullBit(oldp+1206,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__do_single_step_d));
        tracep->fullBit(oldp+1207,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__div_valid));
        tracep->fullCData(oldp+1208,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__mstack_d),3);
        tracep->fullCData(oldp+1209,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_op),2);
        tracep->fullBit(oldp+1210,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mult_en_dec));
        tracep->fullBit(oldp+1211,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__div_en_dec));
        tracep->fullBit(oldp+1212,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn));
        tracep->fullBit(oldp+1213,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__mret_insn));
        tracep->fullBit(oldp+1214,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__dret_insn));
        tracep->fullBit(oldp+1215,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn));
        tracep->fullBit(oldp+1216,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn));
        tracep->fullBit(oldp+1217,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_signed));
        tracep->fullBit(oldp+1218,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_left));
        tracep->fullQData(oldp+1219,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__accum),34);
        tracep->fullBit(oldp+1221,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__mult_valid));
        tracep->fullCData(oldp+1222,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__gen_mult_fast__DOT__mult_state_d),2);
        tracep->fullBit(oldp+1223,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mult_en_dec))));
        tracep->fullBit(oldp+1224,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__div_en_dec))));
        tracep->fullBit(oldp+1225,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_multdiv) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__mult_en_dec))));
        tracep->fullBit(oldp+1226,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_multdiv) 
                                    & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__div_en_dec))));
        tracep->fullBit(oldp+1227,(((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__wfi_insn) 
                                    | (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__csr_pipe_flush))));
        tracep->fullBit(oldp+1228,((1U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT____Vcellout__u_core__crash_dump_o[0U])));
        tracep->fullWData(oldp+1229,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT____Vcellout__u_core__crash_dump_o),128);
        tracep->fullCData(oldp+1233,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__pc_mux_id),3);
        tracep->fullBit(oldp+1234,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_valid));
        tracep->fullBit(oldp+1235,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__multdiv_en_dec));
        tracep->fullBit(oldp+1236,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__instr_fetch_err_prio));
        tracep->fullBit(oldp+1237,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_prio));
        tracep->fullBit(oldp+1238,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ecall_insn_prio));
        tracep->fullBit(oldp+1239,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__ebrk_insn_prio));
        tracep->fullBit(oldp+1240,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__store_err_prio));
        tracep->fullBit(oldp+1241,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__load_err_prio));
        tracep->fullBit(oldp+1242,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wr));
        tracep->fullCData(oldp+1243,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_cause),6);
        tracep->fullBit(oldp+1244,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_save_cause));
        tracep->fullBit(oldp+1245,((1U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__exc_cause) 
                                          >> 5U))));
        tracep->fullSData(oldp+1246,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_addr),12);
        tracep->fullBit(oldp+1247,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__flush_id));
        tracep->fullCData(oldp+1248,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__shift_amt),6);
        tracep->fullIData(oldp+1249,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__bwlogic_result),32);
        tracep->fullCData(oldp+1250,((0x1fU & (IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_addr))),5);
        tracep->fullCData(oldp+1251,((7U & ((IData)(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__csr_addr) 
                                            >> 5U))),3);
        tracep->fullIData(oldp+1252,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_rdata_int),32);
        tracep->fullIData(oldp+1253,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n),32);
        tracep->fullBit(oldp+1254,((1U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n)));
        tracep->fullIData(oldp+1255,((0xfffffffeU & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__if_stage_i__DOT__fetch_addr_n)),32);
        tracep->fullBit(oldp+1256,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__alu_i__DOT__cmp_result));
        tracep->fullBit(oldp+1257,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__is_greater_equal));
        tracep->fullBit(oldp+1258,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__load_store_unit_i__DOT__split_misaligned_access));
        tracep->fullBit(oldp+1259,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__illegal_csr));
        tracep->fullCData(oldp+1260,((0x3fU & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int)),6);
        tracep->fullIData(oldp+1261,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int),32);
        tracep->fullBit(oldp+1262,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 1U))));
        tracep->fullBit(oldp+1263,((1U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                          >> 2U))));
        tracep->fullCData(oldp+1264,((7U & (vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int 
                                            >> 3U))),3);
        tracep->fullBit(oldp+1265,((1U & vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__cs_registers_i__DOT__csr_wdata_int)));
        tracep->fullBit(oldp+1266,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_csr_insn_id));
        tracep->fullBit(oldp+1267,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__illegal_insn_id));
        tracep->fullBit(oldp+1268,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set));
        tracep->fullBit(oldp+1269,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__jump_set_raw));
        tracep->fullBit(oldp+1270,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__instr_executing_spec));
        tracep->fullBit(oldp+1271,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__stall_ld_hz));
        tracep->fullBit(oldp+1272,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__exc_req_d));
        tracep->fullBit(oldp+1273,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__id_stage_i__DOT__controller_i__DOT__illegal_insn_d));
        tracep->fullIData(oldp+1274,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_remainder),32);
        tracep->fullQData(oldp+1275,(vlTOPp->opentitan_soc_top__DOT__u_top__DOT__u_core__DOT__u_ibex_core__DOT__ex_block_i__DOT__gen_multdiv_fast__DOT__multdiv_i__DOT__next_quotient),33);
        tracep->fullIData(oldp+1277,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__num_req_outstanding),17);
        tracep->fullCData(oldp+1278,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__dev_select_outstanding),4);
        tracep->fullCData(oldp+1279,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__err_resp__DOT__err_opcode),3);
        tracep->fullCData(oldp+1280,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__err_resp__DOT__err_source),8);
        tracep->fullCData(oldp+1281,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__err_resp__DOT__err_size),2);
        tracep->fullBit(oldp+1282,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__err_resp__DOT__err_req_pending));
        tracep->fullBit(oldp+1283,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1284,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1285,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1286,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1287,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1288,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1289,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1290,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1291,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [0U][0U])));
        tracep->fullBit(oldp+1292,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1293,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1294,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1295,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1296,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1297,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1298,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1299,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1300,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [1U][0U])));
        tracep->fullBit(oldp+1301,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1302,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1303,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1304,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1305,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1306,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1307,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1308,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1309,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [2U][0U])));
        tracep->fullBit(oldp+1310,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1311,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1312,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1313,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1314,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1315,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1316,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1317,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1318,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [3U][0U])));
        tracep->fullBit(oldp+1319,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1320,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1321,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1322,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1323,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1324,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1325,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1326,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1327,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [4U][0U])));
        tracep->fullBit(oldp+1328,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1329,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1330,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1331,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1332,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1333,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1334,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1335,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1336,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [5U][0U])));
        tracep->fullBit(oldp+1337,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1338,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1339,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1340,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1341,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1342,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1343,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1344,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1345,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [6U][0U])));
        tracep->fullBit(oldp+1346,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1347,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1348,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1349,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1350,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1351,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1352,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1353,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1354,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [7U][0U])));
        tracep->fullBit(oldp+1355,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1356,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1357,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1358,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1359,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1360,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1361,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1362,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1363,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [8U][0U])));
        tracep->fullBit(oldp+1364,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1365,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1366,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1367,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1368,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1369,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1370,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1371,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1372,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [9U][0U])));
        tracep->fullBit(oldp+1373,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1374,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1375,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1376,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1377,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1378,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1379,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1380,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1381,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_10_ds_h2d
                                    [0xaU][0U])));
        tracep->fullCData(oldp+1382,(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__dev_sel_s1n_10),4);
        tracep->fullBit(oldp+1383,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1384,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1385,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1386,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1387,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1388,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1389,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1390,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1391,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1392,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1393,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1394,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1395,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1396,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1397,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1398,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1399,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1400,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                    [1U][0U])));
        tracep->fullBit(oldp+1401,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1402,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1403,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1404,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1405,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1406,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1407,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1408,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1409,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                    [2U][0U])));
        tracep->fullBit(oldp+1410,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1411,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1412,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1413,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1414,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1415,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1416,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1417,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1418,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                    [3U][0U])));
        tracep->fullBit(oldp+1419,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1420,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1421,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1422,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1423,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1424,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1425,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1426,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1427,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                    [4U][0U])));
        tracep->fullBit(oldp+1428,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1429,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1430,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1431,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1432,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1433,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1434,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1435,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1436,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                    [5U][0U])));
        tracep->fullBit(oldp+1437,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1438,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1439,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1440,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1441,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1442,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1443,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1444,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1445,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                    [6U][0U])));
        tracep->fullBit(oldp+1446,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1447,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1448,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1449,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1450,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1451,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1452,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1453,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1454,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                    [7U][0U])));
        tracep->fullBit(oldp+1455,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1456,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1457,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1458,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1459,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1460,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1461,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1462,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1463,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                    [8U][0U])));
        tracep->fullBit(oldp+1464,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1465,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1466,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1467,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1468,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1469,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1470,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1471,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1472,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                    [9U][0U])));
        tracep->fullBit(oldp+1473,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1474,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1475,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1476,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1477,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1478,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1479,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1480,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1481,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.tl_d_o
                                    [0xaU][0U])));
        tracep->fullCData(oldp+1482,((0xfU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),4);
        tracep->fullBit(oldp+1483,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_t_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1484,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_t_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1485,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_t_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1486,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_t_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1487,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_t_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1488,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_t_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_t_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1489,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_t_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_t_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1490,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_t_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_t_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1491,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_t_o[0U])));
        tracep->fullBit(oldp+1492,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__hold_all_requests));
        tracep->fullBit(oldp+1493,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1494,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1495,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1496,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1497,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1498,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1499,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1500,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1501,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1502,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1503,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1504,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1505,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1506,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1507,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1508,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1509,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1510,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+1511,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1512,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1513,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1514,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1515,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1516,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1517,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1518,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1519,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+1520,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1521,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1522,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1523,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1524,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1525,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1526,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1527,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1528,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+1529,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1530,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1531,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1532,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1533,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1534,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1535,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1536,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1537,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+1538,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1539,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1540,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1541,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1542,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1543,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1544,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1545,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1546,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+1547,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1548,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1549,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1550,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1551,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1552,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1553,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1554,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1555,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+1556,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1557,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1558,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1559,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1560,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1561,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1562,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1563,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1564,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+1565,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1566,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1567,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1568,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1569,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1570,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1571,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1572,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1573,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+1574,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1575,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1576,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1577,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1578,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1579,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1580,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1581,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1582,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+1583,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1584,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1585,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1586,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1587,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1588,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1589,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1590,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1591,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+1592,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [0xbU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1593,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1594,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1595,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1596,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [0xbU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1597,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [0xbU][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0xbU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1598,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [0xbU][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [0xbU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1599,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [0xbU][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0xbU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1600,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [0xbU][0U])));
        tracep->fullWData(oldp+1601,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.fifo_h__DOT____Vcellinp__reqfifo__wdata_i),88);
        tracep->fullBit(oldp+1604,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [0xbU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1605,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1606,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1607,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1608,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [0xbU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1609,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [0xbU][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0xbU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1610,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [0xbU][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [0xbU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1611,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [0xbU][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0xbU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1612,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [0xbU][0U])));
        tracep->fullBit(oldp+1613,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1614,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1615,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1616,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1617,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1618,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1619,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1620,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1621,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1622,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1623,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1624,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1625,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1626,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1627,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1628,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1629,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1630,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1631,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        __Vtemp1356[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                           [0U][0U]);
        __Vtemp1356[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [0U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0U][1U]));
        __Vtemp1356[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [0U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0U][2U]));
        tracep->fullWData(oldp+1632,(__Vtemp1356),85);
        tracep->fullBit(oldp+1635,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1636,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1637,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1638,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1639,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1640,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1641,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1642,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1643,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1644,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+1645,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1646,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1647,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1648,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1649,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1650,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1651,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1652,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1653,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1654,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        __Vtemp1372[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                           [1U][0U]);
        __Vtemp1372[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [1U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [1U][1U]));
        __Vtemp1372[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [1U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [1U][2U]));
        tracep->fullWData(oldp+1655,(__Vtemp1372),85);
        tracep->fullBit(oldp+1658,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+1659,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1660,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1661,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1662,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1663,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1664,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1665,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1666,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1667,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+1668,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1669,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1670,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1671,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1672,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1673,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1674,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1675,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1676,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1677,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        __Vtemp1388[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                           [2U][0U]);
        __Vtemp1388[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [2U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [2U][1U]));
        __Vtemp1388[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [2U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [2U][2U]));
        tracep->fullWData(oldp+1678,(__Vtemp1388),85);
        tracep->fullBit(oldp+1681,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+1682,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1683,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1684,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1685,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1686,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1687,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1688,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1689,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1690,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+1691,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1692,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1693,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1694,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1695,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1696,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1697,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1698,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1699,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1700,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        __Vtemp1404[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                           [3U][0U]);
        __Vtemp1404[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [3U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [3U][1U]));
        __Vtemp1404[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [3U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [3U][2U]));
        tracep->fullWData(oldp+1701,(__Vtemp1404),85);
        tracep->fullBit(oldp+1704,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+1705,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1706,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1707,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1708,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1709,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1710,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1711,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1712,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1713,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+1714,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1715,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1716,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1717,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1718,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1719,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1720,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1721,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1722,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1723,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        __Vtemp1420[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                           [4U][0U]);
        __Vtemp1420[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [4U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [4U][1U]));
        __Vtemp1420[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [4U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [4U][2U]));
        tracep->fullWData(oldp+1724,(__Vtemp1420),85);
        tracep->fullBit(oldp+1727,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+1728,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1729,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1730,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1731,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1732,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1733,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1734,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1735,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1736,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+1737,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1738,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1739,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1740,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1741,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1742,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1743,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1744,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1745,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1746,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        __Vtemp1436[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                           [5U][0U]);
        __Vtemp1436[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [5U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [5U][1U]));
        __Vtemp1436[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [5U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [5U][2U]));
        tracep->fullWData(oldp+1747,(__Vtemp1436),85);
        tracep->fullBit(oldp+1750,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+1751,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1752,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1753,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1754,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1755,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1756,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1757,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1758,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1759,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+1760,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1761,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1762,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1763,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1764,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1765,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1766,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1767,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1768,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1769,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        __Vtemp1452[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                           [6U][0U]);
        __Vtemp1452[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [6U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [6U][1U]));
        __Vtemp1452[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [6U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [6U][2U]));
        tracep->fullWData(oldp+1770,(__Vtemp1452),85);
        tracep->fullBit(oldp+1773,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+1774,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1775,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1776,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1777,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1778,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1779,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1780,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1781,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1782,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+1783,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1784,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1785,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1786,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1787,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1788,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1789,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1790,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1791,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1792,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        __Vtemp1468[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                           [7U][0U]);
        __Vtemp1468[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [7U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [7U][1U]));
        __Vtemp1468[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [7U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [7U][2U]));
        tracep->fullWData(oldp+1793,(__Vtemp1468),85);
        tracep->fullBit(oldp+1796,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+1797,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1798,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1799,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1800,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1801,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1802,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1803,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1804,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1805,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+1806,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1807,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1808,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1809,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1810,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1811,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1812,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1813,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1814,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1815,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        __Vtemp1484[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                           [8U][0U]);
        __Vtemp1484[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [8U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [8U][1U]));
        __Vtemp1484[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [8U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [8U][2U]));
        tracep->fullWData(oldp+1816,(__Vtemp1484),85);
        tracep->fullBit(oldp+1819,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+1820,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1821,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1822,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1823,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1824,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1825,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1826,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1827,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1828,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+1829,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1830,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1831,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1832,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1833,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1834,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1835,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1836,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1837,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1838,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        __Vtemp1500[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                           [9U][0U]);
        __Vtemp1500[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [9U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [9U][1U]));
        __Vtemp1500[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [9U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [9U][2U]));
        tracep->fullWData(oldp+1839,(__Vtemp1500),85);
        tracep->fullBit(oldp+1842,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+1843,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1844,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1845,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1846,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1847,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1848,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1849,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1850,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1851,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+1852,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1853,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1854,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1855,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1856,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1857,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+1858,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1859,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+1860,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+1861,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        __Vtemp1516[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                           [0xaU][0U]);
        __Vtemp1516[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [0xaU][1U]) | (0xfffffffeU 
                                           & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                           [0xaU][1U]));
        __Vtemp1516[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                            [0xaU][2U]) | (0x1ffffeU 
                                           & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                           [0xaU][2U]));
        tracep->fullWData(oldp+1862,(__Vtemp1516),85);
        tracep->fullBit(oldp+1865,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_10.__PVT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+1866,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1867,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1868,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1869,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1870,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1871,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1872,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1873,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1874,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                    [0U][0U])));
        tracep->fullBit(oldp+1875,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1876,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1877,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1878,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1879,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1880,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1881,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1882,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1883,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                    [1U][0U])));
        tracep->fullBit(oldp+1884,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1885,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1886,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1887,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1888,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1889,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [2U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1890,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1891,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [2U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1892,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                    [2U][0U])));
        tracep->fullBit(oldp+1893,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1894,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1895,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1896,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1897,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1898,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [3U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1899,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1900,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [3U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1901,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                    [3U][0U])));
        tracep->fullBit(oldp+1902,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1903,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1904,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1905,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1906,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1907,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [4U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1908,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1909,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [4U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1910,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                    [4U][0U])));
        tracep->fullBit(oldp+1911,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1912,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1913,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1914,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1915,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1916,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [5U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1917,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1918,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [5U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1919,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                    [5U][0U])));
        tracep->fullBit(oldp+1920,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1921,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1922,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1923,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1924,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1925,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [6U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1926,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1927,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [6U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1928,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                    [6U][0U])));
        tracep->fullBit(oldp+1929,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1930,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1931,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1932,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1933,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1934,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [7U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1935,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1936,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [7U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1937,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                    [7U][0U])));
        tracep->fullBit(oldp+1938,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1939,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1940,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1941,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1942,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1943,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [8U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1944,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1945,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [8U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1946,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                    [8U][0U])));
        tracep->fullBit(oldp+1947,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1948,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1949,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1950,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1951,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1952,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [9U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1953,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1954,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [9U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1955,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                    [9U][0U])));
        tracep->fullBit(oldp+1956,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1957,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1958,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1959,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1960,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1961,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+1962,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1963,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+1964,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__tl_s1n_11_ds_h2d
                                    [0xaU][0U])));
        tracep->fullCData(oldp+1965,(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__dev_sel_s1n_11),4);
        tracep->fullBit(oldp+1966,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1967,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1968,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1969,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1970,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1971,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1972,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1973,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1974,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                    [0U][0U])));
        tracep->fullBit(oldp+1975,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1976,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1977,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1978,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1979,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1980,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1981,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1982,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1983,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                    [1U][0U])));
        tracep->fullBit(oldp+1984,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1985,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1986,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1987,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1988,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1989,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1990,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+1991,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+1992,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                    [2U][0U])));
        tracep->fullBit(oldp+1993,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+1994,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+1995,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+1996,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+1997,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+1998,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+1999,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2000,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2001,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                    [3U][0U])));
        tracep->fullBit(oldp+2002,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2003,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2004,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2005,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2006,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2007,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2008,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2009,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2010,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                    [4U][0U])));
        tracep->fullBit(oldp+2011,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2012,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2013,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2014,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2015,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2016,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2017,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2018,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2019,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                    [5U][0U])));
        tracep->fullBit(oldp+2020,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2021,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2022,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2023,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2024,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2025,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2026,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2027,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2028,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                    [6U][0U])));
        tracep->fullBit(oldp+2029,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2030,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2031,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2032,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2033,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2034,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2035,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2036,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2037,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                    [7U][0U])));
        tracep->fullBit(oldp+2038,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2039,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2040,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2041,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2042,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2043,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2044,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2045,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2046,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                    [8U][0U])));
        tracep->fullBit(oldp+2047,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2048,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2049,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2050,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2051,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2052,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2053,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2054,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2055,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                    [9U][0U])));
        tracep->fullBit(oldp+2056,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2057,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2058,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2059,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2060,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2061,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+2062,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2063,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+2064,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.tl_d_o
                                    [0xaU][0U])));
        tracep->fullCData(oldp+2065,((0xfU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.fifo_h__DOT____Vcellinp__reqfifo__wdata_i[0U])),4);
        tracep->fullBit(oldp+2066,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__hold_all_requests));
        tracep->fullBit(oldp+2067,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2068,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2069,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2070,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2071,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2072,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2073,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2074,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2075,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+2076,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2077,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2078,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2079,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2080,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2081,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2082,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2083,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2084,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+2085,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2086,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2087,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2088,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2089,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2090,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2091,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2092,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2093,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+2094,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2095,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2096,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2097,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2098,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2099,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2100,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2101,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2102,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+2103,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2104,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2105,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2106,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2107,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2108,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2109,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2110,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2111,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+2112,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2113,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2114,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2115,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2116,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2117,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2118,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2119,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2120,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+2121,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2122,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2123,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2124,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2125,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2126,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2127,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2128,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2129,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+2130,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2131,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2132,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2133,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2134,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2135,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2136,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2137,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2138,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+2139,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2140,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2141,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2142,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2143,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2144,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2145,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2146,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2147,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+2148,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2149,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2150,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2151,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2152,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2153,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2154,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2155,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2156,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+2157,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2158,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2159,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2160,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2161,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2162,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+2163,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2164,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+2165,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+2166,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [0xbU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2167,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2168,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2169,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2170,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [0xbU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2171,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [0xbU][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0xbU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+2172,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [0xbU][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [0xbU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2173,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [0xbU][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0xbU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+2174,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [0xbU][0U])));
        tracep->fullWData(oldp+2175,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.fifo_h__DOT____Vcellinp__reqfifo__wdata_i),88);
        tracep->fullBit(oldp+2178,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [0xbU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2179,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2180,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2181,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0xbU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2182,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [0xbU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2183,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [0xbU][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0xbU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+2184,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [0xbU][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [0xbU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2185,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [0xbU][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0xbU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+2186,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [0xbU][0U])));
        tracep->fullBit(oldp+2187,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2188,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2189,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2190,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2191,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2192,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2193,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2194,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2195,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+2196,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2197,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2198,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2199,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2200,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2201,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2202,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2203,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2204,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__0__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+2205,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [0U][2U] 
                                          >> 0x15U))));
        __Vtemp1847[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                           [0U][0U]);
        __Vtemp1847[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [0U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0U][1U]));
        __Vtemp1847[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [0U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0U][2U]));
        tracep->fullWData(oldp+2206,(__Vtemp1847),85);
        tracep->fullBit(oldp+2209,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [0U][0U])));
        tracep->fullBit(oldp+2210,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2211,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2212,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2213,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2214,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2215,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2216,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2217,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2218,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+2219,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2220,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2221,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2222,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2223,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2224,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2225,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2226,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2227,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__1__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+2228,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [1U][2U] 
                                          >> 0x15U))));
        __Vtemp1863[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                           [1U][0U]);
        __Vtemp1863[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [1U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [1U][1U]));
        __Vtemp1863[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [1U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [1U][2U]));
        tracep->fullWData(oldp+2229,(__Vtemp1863),85);
        tracep->fullBit(oldp+2232,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [1U][0U])));
        tracep->fullBit(oldp+2233,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2234,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [2U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2235,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [2U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2236,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [2U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2237,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [2U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2238,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [2U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [2U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2239,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [2U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [2U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2240,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [2U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [2U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2241,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+2242,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2243,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2244,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2245,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2246,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2247,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2248,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2249,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2250,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__2__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+2251,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [2U][2U] 
                                          >> 0x15U))));
        __Vtemp1879[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                           [2U][0U]);
        __Vtemp1879[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [2U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [2U][1U]));
        __Vtemp1879[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [2U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [2U][2U]));
        tracep->fullWData(oldp+2252,(__Vtemp1879),85);
        tracep->fullBit(oldp+2255,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [2U][0U])));
        tracep->fullBit(oldp+2256,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2257,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [3U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2258,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [3U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2259,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [3U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2260,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [3U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2261,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [3U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [3U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2262,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [3U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [3U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2263,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [3U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [3U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2264,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+2265,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2266,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2267,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2268,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2269,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2270,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2271,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2272,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2273,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__3__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+2274,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [3U][2U] 
                                          >> 0x15U))));
        __Vtemp1895[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                           [3U][0U]);
        __Vtemp1895[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [3U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [3U][1U]));
        __Vtemp1895[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [3U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [3U][2U]));
        tracep->fullWData(oldp+2275,(__Vtemp1895),85);
        tracep->fullBit(oldp+2278,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [3U][0U])));
        tracep->fullBit(oldp+2279,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2280,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [4U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2281,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [4U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2282,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [4U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2283,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [4U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2284,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [4U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [4U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2285,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [4U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [4U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2286,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [4U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [4U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2287,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+2288,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2289,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2290,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2291,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2292,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2293,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2294,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2295,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2296,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__4__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+2297,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [4U][2U] 
                                          >> 0x15U))));
        __Vtemp1911[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                           [4U][0U]);
        __Vtemp1911[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [4U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [4U][1U]));
        __Vtemp1911[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [4U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [4U][2U]));
        tracep->fullWData(oldp+2298,(__Vtemp1911),85);
        tracep->fullBit(oldp+2301,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [4U][0U])));
        tracep->fullBit(oldp+2302,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2303,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [5U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2304,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [5U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2305,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [5U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2306,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [5U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2307,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [5U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [5U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2308,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [5U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [5U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2309,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [5U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [5U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2310,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+2311,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2312,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2313,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2314,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2315,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2316,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2317,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2318,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2319,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__5__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+2320,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [5U][2U] 
                                          >> 0x15U))));
        __Vtemp1927[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                           [5U][0U]);
        __Vtemp1927[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [5U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [5U][1U]));
        __Vtemp1927[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [5U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [5U][2U]));
        tracep->fullWData(oldp+2321,(__Vtemp1927),85);
        tracep->fullBit(oldp+2324,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [5U][0U])));
        tracep->fullBit(oldp+2325,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2326,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [6U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2327,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [6U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2328,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [6U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2329,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [6U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2330,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [6U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [6U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2331,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [6U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [6U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2332,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [6U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [6U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2333,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+2334,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2335,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2336,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2337,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2338,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2339,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2340,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2341,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2342,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__6__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+2343,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [6U][2U] 
                                          >> 0x15U))));
        __Vtemp1943[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                           [6U][0U]);
        __Vtemp1943[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [6U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [6U][1U]));
        __Vtemp1943[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [6U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [6U][2U]));
        tracep->fullWData(oldp+2344,(__Vtemp1943),85);
        tracep->fullBit(oldp+2347,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [6U][0U])));
        tracep->fullBit(oldp+2348,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2349,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [7U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2350,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [7U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2351,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [7U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2352,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [7U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2353,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [7U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [7U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2354,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [7U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [7U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2355,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [7U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [7U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2356,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+2357,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2358,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2359,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2360,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2361,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2362,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2363,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2364,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2365,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__7__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+2366,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [7U][2U] 
                                          >> 0x15U))));
        __Vtemp1959[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                           [7U][0U]);
        __Vtemp1959[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [7U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [7U][1U]));
        __Vtemp1959[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [7U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [7U][2U]));
        tracep->fullWData(oldp+2367,(__Vtemp1959),85);
        tracep->fullBit(oldp+2370,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [7U][0U])));
        tracep->fullBit(oldp+2371,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2372,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [8U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2373,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [8U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2374,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [8U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2375,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [8U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2376,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [8U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [8U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2377,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [8U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [8U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2378,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [8U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [8U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2379,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+2380,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2381,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2382,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2383,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2384,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2385,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2386,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2387,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2388,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__8__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+2389,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [8U][2U] 
                                          >> 0x15U))));
        __Vtemp1975[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                           [8U][0U]);
        __Vtemp1975[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [8U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [8U][1U]));
        __Vtemp1975[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [8U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [8U][2U]));
        tracep->fullWData(oldp+2390,(__Vtemp1975),85);
        tracep->fullBit(oldp+2393,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [8U][0U])));
        tracep->fullBit(oldp+2394,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2395,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [9U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2396,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [9U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2397,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [9U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2398,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [9U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2399,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [9U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [9U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2400,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [9U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [9U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2401,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [9U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [9U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2402,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+2403,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2404,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2405,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2406,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2407,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2408,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2409,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2410,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2411,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__9__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+2412,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [9U][2U] 
                                          >> 0x15U))));
        __Vtemp1991[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                           [9U][0U]);
        __Vtemp1991[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [9U][1U]) | (0xfffffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [9U][1U]));
        __Vtemp1991[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [9U][2U]) | (0x1ffffeU 
                                         & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [9U][2U]));
        tracep->fullWData(oldp+2413,(__Vtemp1991),85);
        tracep->fullBit(oldp+2416,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [9U][0U])));
        tracep->fullBit(oldp+2417,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2418,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2419,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2420,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                            [0xaU][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2421,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [0xaU][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2422,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [0xaU][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0xaU][1U] 
                                         >> 5U))),32);
        tracep->fullCData(oldp+2423,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                               [0xaU][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                                 [0xaU][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2424,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                       [0xaU][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                         [0xaU][0U] 
                                         >> 1U))),32);
        tracep->fullBit(oldp+2425,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+2426,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2427,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2428,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2429,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2430,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2431,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2432,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2433,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2434,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__Vcellout__gen_dfifo__BRA__10__KET____DOT__fifo_d__tl_d_o[0U])));
        tracep->fullBit(oldp+2435,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                          [0xaU][2U] 
                                          >> 0x15U))));
        __Vtemp2007[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                           [0xaU][0U]);
        __Vtemp2007[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [0xaU][1U]) | (0xfffffffeU 
                                           & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                           [0xaU][1U]));
        __Vtemp2007[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                            [0xaU][2U]) | (0x1ffffeU 
                                           & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                           [0xaU][2U]));
        tracep->fullWData(oldp+2436,(__Vtemp2007),85);
        tracep->fullBit(oldp+2439,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__u_s1n_11.__PVT__tl_u_o
                                    [0xaU][0U])));
        tracep->fullBit(oldp+2440,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2441,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2442,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2443,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2444,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2445,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2446,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2447,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2448,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                    [0U][0U])));
        tracep->fullBit(oldp+2449,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2450,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2451,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2452,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2453,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2454,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2455,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2456,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2457,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_11
                                    [1U][0U])));
        tracep->fullBit(oldp+2458,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2459,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2460,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2461,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2462,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2463,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2464,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2465,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2466,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                    [0U][0U])));
        tracep->fullBit(oldp+2467,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2468,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2469,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2470,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2471,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2472,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2473,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2474,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2475,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                    [1U][0U])));
        tracep->fullBit(oldp+2476,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2477,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2478,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2479,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2480,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2481,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2482,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2483,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2484,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullCData(oldp+2485,((0xfeU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+2486,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2487,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2488,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2489,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2490,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2491,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2492,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2493,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2494,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2495,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullCData(oldp+2496,((1U | (0xfeU & 
                                            (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+2497,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2498,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2499,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2500,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2501,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2502,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2503,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2504,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2505,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2506,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+2507,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp2052[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp2052[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp2052[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2508,(__Vtemp2052),85);
        tracep->fullBit(oldp+2511,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullBit(oldp+2512,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2513,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2514,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2515,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2516,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2517,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2518,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2519,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2520,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+2521,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp2056[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp2056[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp2056[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2522,(__Vtemp2056),85);
        tracep->fullBit(oldp+2525,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLIC.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullBit(oldp+2526,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2527,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2528,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2529,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2530,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2531,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2532,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2533,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2534,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_d_o[0U])));
        tracep->fullBit(oldp+2535,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2536,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2537,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2538,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2539,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2540,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2541,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2542,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2543,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_d_o[0U])));
        tracep->fullBit(oldp+2544,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2545,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2546,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2547,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2548,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2549,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2550,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2551,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2552,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                    [0U][0U])));
        tracep->fullBit(oldp+2553,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2554,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2555,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2556,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2557,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2558,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2559,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2560,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2561,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_4
                                    [1U][0U])));
        tracep->fullBit(oldp+2562,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2563,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2564,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2565,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2566,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2567,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2568,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2569,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2570,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                 [0U]))));
        tracep->fullBit(oldp+2571,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2572,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2573,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2574,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2575,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2576,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2577,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2578,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2579,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_4
                                                 [1U]))));
        tracep->fullBit(oldp+2580,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2581,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2582,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2583,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2584,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2585,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2586,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2587,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2588,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                    [0U][0U])));
        tracep->fullBit(oldp+2589,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2590,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2591,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2592,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2593,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2594,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2595,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2596,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2597,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_5
                                    [1U][0U])));
        tracep->fullBit(oldp+2598,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2599,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2600,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2601,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2602,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2603,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2604,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2605,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2606,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                 [0U]))));
        tracep->fullBit(oldp+2607,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2608,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2609,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2610,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2611,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2612,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2613,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2614,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2615,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_5
                                                 [1U]))));
        tracep->fullBit(oldp+2616,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2617,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2618,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2619,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2620,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2621,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2622,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2623,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2624,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                    [0U][0U])));
        tracep->fullBit(oldp+2625,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2626,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2627,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2628,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2629,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2630,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2631,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2632,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2633,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                    [1U][0U])));
        tracep->fullBit(oldp+2634,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2635,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2636,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2637,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2638,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2639,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2640,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2641,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2642,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                 [0U]))));
        tracep->fullBit(oldp+2643,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2644,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2645,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2646,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2647,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2648,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2649,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2650,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2651,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_o
                                                 [1U]))));
        tracep->fullBit(oldp+2652,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2653,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2654,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2655,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2656,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2657,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2658,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2659,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2660,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                    [0U][0U])));
        tracep->fullBit(oldp+2661,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2662,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2663,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2664,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2665,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2666,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2667,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2668,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2669,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hreq_fifo_o
                                    [1U][0U])));
        tracep->fullBit(oldp+2670,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2671,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2672,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2673,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2674,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2675,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2676,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2677,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2678,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+2679,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2680,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2681,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2682,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2683,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2684,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2685,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2686,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2687,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullCData(oldp+2688,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrequest),2);
        tracep->fullCData(oldp+2689,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hgrant),2);
        tracep->fullBit(oldp+2690,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2691,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2692,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2693,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2694,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2695,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2696,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2697,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2698,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[0U])));
        tracep->fullBit(oldp+2699,((0U != (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrequest))));
        tracep->fullBit(oldp+2700,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2701,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2702,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2703,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2704,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2705,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2706,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2707,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2708,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[0U])));
        tracep->fullCData(oldp+2709,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+2710,((0U != (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dfifo_rspready))));
        tracep->fullBit(oldp+2711,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2712,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2713,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2714,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2715,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2716,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2717,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2718,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2719,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullCData(oldp+2720,((0xfeU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+2721,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2722,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2723,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2724,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2725,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2726,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2727,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2728,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2729,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2730,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullCData(oldp+2731,((1U | (0xfeU & 
                                            (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+2732,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2733,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp2136[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[0U]);
        __Vtemp2136[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[1U]));
        __Vtemp2136[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+2734,(__Vtemp2136),85);
        tracep->fullBit(oldp+2737,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__dreq_fifo_i[0U])));
        tracep->fullBit(oldp+2738,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2739,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2740,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2741,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2742,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2743,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2744,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2745,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2746,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o))));
        tracep->fullBit(oldp+2747,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2748,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2749,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2750,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2751,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2752,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2753,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2754,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2755,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+2756,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2757,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2758,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2759,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2760,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2761,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2762,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2763,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2764,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+2765,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2766,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp2140[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp2140[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp2140[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2767,(__Vtemp2140),85);
        tracep->fullBit(oldp+2770,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2771,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2772,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2774,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2775,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2776,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2777,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2778,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2779,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2780,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2781,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2782,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o))));
        tracep->fullBit(oldp+2783,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2784,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2785,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2786,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2787,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2788,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2789,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2790,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2791,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+2792,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2793,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2794,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2795,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2796,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2797,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2798,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2799,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2800,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+2801,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2802,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp2144[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp2144[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp2144[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2803,(__Vtemp2144),85);
        tracep->fullBit(oldp+2806,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2807,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2808,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullWData(oldp+2810,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+2813,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+2816,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullWData(oldp+2817,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+2820,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+2821,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+2822,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+2823,((2U & ((IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+2824,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullBit(oldp+2825,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2826,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2827,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2828,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2829,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2830,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2831,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2832,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2833,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                    [0U][0U])));
        tracep->fullBit(oldp+2834,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2835,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2836,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2837,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2838,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2839,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2840,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2841,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2842,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                    [1U][0U])));
        tracep->fullBit(oldp+2843,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2844,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2845,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2846,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2847,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2848,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2849,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2850,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2851,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                 [0U]))));
        tracep->fullBit(oldp+2852,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2853,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2854,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2855,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2856,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2857,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2858,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2859,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2860,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_o
                                                 [1U]))));
        tracep->fullBit(oldp+2861,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2862,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2863,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2864,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2865,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2866,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2867,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2868,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2869,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                    [0U][0U])));
        tracep->fullBit(oldp+2870,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2871,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2872,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2873,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2874,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2875,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+2876,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2877,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+2878,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hreq_fifo_o
                                    [1U][0U])));
        tracep->fullBit(oldp+2879,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2880,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2881,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2882,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2883,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2884,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2885,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2886,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2887,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+2888,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2889,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2890,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2891,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2892,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2893,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2894,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2895,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2896,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullCData(oldp+2897,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrequest),2);
        tracep->fullCData(oldp+2898,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hgrant),2);
        tracep->fullBit(oldp+2899,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2900,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2901,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2902,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2903,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2904,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2905,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2906,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2907,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[0U])));
        tracep->fullBit(oldp+2908,((0U != (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrequest))));
        tracep->fullBit(oldp+2909,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2910,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2911,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2912,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2913,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2914,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2915,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2916,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2917,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[0U])));
        tracep->fullCData(oldp+2918,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+2919,((0U != (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dfifo_rspready))));
        tracep->fullBit(oldp+2920,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2921,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2922,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2923,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2924,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2925,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2926,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2927,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2928,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullCData(oldp+2929,((0xfeU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+2930,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2931,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2932,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2933,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2934,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2935,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2936,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2937,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2938,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2939,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullCData(oldp+2940,((1U | (0xfeU & 
                                            (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+2941,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+2942,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp2188[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[0U]);
        __Vtemp2188[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[1U]));
        __Vtemp2188[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+2943,(__Vtemp2188),85);
        tracep->fullBit(oldp+2946,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__dreq_fifo_i[0U])));
        tracep->fullBit(oldp+2947,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2948,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2949,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2950,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2951,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2952,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2953,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2954,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2955,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o))));
        tracep->fullBit(oldp+2956,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2957,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2958,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2959,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2960,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2961,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2962,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2963,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+2964,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+2965,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2966,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2967,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2968,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2969,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2970,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2971,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2972,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2973,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+2974,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+2975,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp2192[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp2192[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp2192[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+2976,(__Vtemp2192),85);
        tracep->fullBit(oldp+2979,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+2980,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+2981,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+2983,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+2984,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+2985,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+2986,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+2987,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+2988,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+2989,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+2990,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+2991,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o))));
        tracep->fullBit(oldp+2992,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+2993,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+2994,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+2995,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+2996,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+2997,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+2998,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+2999,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3000,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+3001,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3002,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3003,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3004,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3005,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3006,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3007,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3008,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3009,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+3010,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3011,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp2196[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp2196[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp2196[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+3012,(__Vtemp2196),85);
        tracep->fullBit(oldp+3015,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+3016,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+3017,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullWData(oldp+3019,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+3022,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+3025,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullWData(oldp+3026,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+3029,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+3030,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+3031,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+3032,((2U & ((IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+3033,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__LDO2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullBit(oldp+3034,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3035,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3036,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3037,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3038,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3039,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3040,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3041,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3042,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_d_o[0U])));
        tracep->fullBit(oldp+3043,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3044,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3045,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3046,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3047,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3048,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3049,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3050,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3051,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_d_o[0U])));
        tracep->fullBit(oldp+3052,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3053,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3054,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3055,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3056,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3057,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3058,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3059,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3060,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                    [0U][0U])));
        tracep->fullBit(oldp+3061,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3062,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3063,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3064,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3065,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3066,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3067,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3068,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3069,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_7
                                    [1U][0U])));
        tracep->fullBit(oldp+3070,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3071,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3072,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3073,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3074,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3075,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3076,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3077,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3078,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                 [0U]))));
        tracep->fullBit(oldp+3079,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3080,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3081,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3082,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3083,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3084,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3085,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3086,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3087,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_7
                                                 [1U]))));
        tracep->fullBit(oldp+3088,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3089,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3090,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3091,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3092,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3093,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3094,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3095,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3096,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                    [0U][0U])));
        tracep->fullBit(oldp+3097,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3098,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3099,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3100,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3101,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3102,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3103,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3104,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3105,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_9
                                    [1U][0U])));
        tracep->fullBit(oldp+3106,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3107,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3108,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3109,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3110,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3111,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3112,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3113,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3114,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                 [0U]))));
        tracep->fullBit(oldp+3115,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3116,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3117,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3118,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3119,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3120,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3121,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3122,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3123,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_9
                                                 [1U]))));
        tracep->fullBit(oldp+3124,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3125,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3126,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3127,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3128,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3129,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3130,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3131,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3132,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                    [0U][0U])));
        tracep->fullBit(oldp+3133,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3134,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3135,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3136,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3137,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3138,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3139,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3140,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3141,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                    [1U][0U])));
        tracep->fullBit(oldp+3142,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3143,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3144,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3145,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3146,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3147,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3148,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3149,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3150,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                 [0U]))));
        tracep->fullBit(oldp+3151,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3152,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3153,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3154,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3155,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3156,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3157,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3158,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3159,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_o
                                                 [1U]))));
        tracep->fullBit(oldp+3160,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3161,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3162,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3163,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3164,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3165,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3166,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3167,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3168,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                    [0U][0U])));
        tracep->fullBit(oldp+3169,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3170,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3171,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3172,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3173,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3174,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3175,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3176,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3177,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hreq_fifo_o
                                    [1U][0U])));
        tracep->fullBit(oldp+3178,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3179,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3180,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3181,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3182,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3183,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3184,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3185,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3186,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3187,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3188,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3189,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3190,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3191,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3192,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3193,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3194,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3195,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullCData(oldp+3196,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrequest),2);
        tracep->fullCData(oldp+3197,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hgrant),2);
        tracep->fullBit(oldp+3198,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3199,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3200,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3201,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3202,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3203,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3204,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3205,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3206,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[0U])));
        tracep->fullBit(oldp+3207,((0U != (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrequest))));
        tracep->fullBit(oldp+3208,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3209,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3210,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3211,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3212,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3213,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3214,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3215,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3216,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[0U])));
        tracep->fullCData(oldp+3217,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+3218,((0U != (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dfifo_rspready))));
        tracep->fullBit(oldp+3219,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3220,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3221,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3222,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3223,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3224,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3225,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3226,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3227,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullCData(oldp+3228,((0xfeU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+3229,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3230,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3231,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3232,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3233,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3234,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3235,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3236,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3237,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3238,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullCData(oldp+3239,((1U | (0xfeU & 
                                            (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+3240,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3241,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp2276[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[0U]);
        __Vtemp2276[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[1U]));
        __Vtemp2276[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+3242,(__Vtemp2276),85);
        tracep->fullBit(oldp+3245,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__dreq_fifo_i[0U])));
        tracep->fullBit(oldp+3246,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3247,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3248,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3249,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3250,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3251,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3252,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3253,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3254,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o))));
        tracep->fullBit(oldp+3255,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3256,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3257,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3258,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3259,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3260,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3261,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3262,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3263,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+3264,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3265,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3266,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3267,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3268,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3269,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3270,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3271,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3272,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3273,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3274,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp2280[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp2280[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp2280[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+3275,(__Vtemp2280),85);
        tracep->fullBit(oldp+3278,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+3279,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+3280,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3282,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3283,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3284,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3285,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3286,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3287,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3288,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3289,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3290,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o))));
        tracep->fullBit(oldp+3291,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3292,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3293,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3294,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3295,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3296,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3297,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3298,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3299,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+3300,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3301,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3302,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3303,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3304,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3305,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3306,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3307,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3308,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+3309,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3310,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp2284[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp2284[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp2284[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+3311,(__Vtemp2284),85);
        tracep->fullBit(oldp+3314,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+3315,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+3316,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullWData(oldp+3318,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+3321,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+3324,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullWData(oldp+3325,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+3328,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+3329,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+3330,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+3331,((2U & ((IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+3332,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__PLL1.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullBit(oldp+3333,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3334,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3335,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3336,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3337,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3338,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3339,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3340,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3341,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                    [0U][0U])));
        tracep->fullBit(oldp+3342,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3343,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3344,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3345,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3346,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3347,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3348,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3349,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3350,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                    [1U][0U])));
        tracep->fullBit(oldp+3351,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3352,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3353,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3354,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3355,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3356,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3357,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3358,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3359,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                 [0U]))));
        tracep->fullBit(oldp+3360,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3361,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3362,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3363,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3364,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3365,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3366,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3367,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3368,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_o
                                                 [1U]))));
        tracep->fullBit(oldp+3369,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3370,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3371,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3372,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3373,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3374,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3375,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3376,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3377,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                    [0U][0U])));
        tracep->fullBit(oldp+3378,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3379,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3380,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3381,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3382,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3383,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3384,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3385,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3386,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hreq_fifo_o
                                    [1U][0U])));
        tracep->fullBit(oldp+3387,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3388,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3389,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3390,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3391,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3392,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3393,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3394,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3395,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3396,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3397,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3398,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3399,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3400,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3401,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3402,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3403,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3404,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullCData(oldp+3405,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrequest),2);
        tracep->fullCData(oldp+3406,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hgrant),2);
        tracep->fullBit(oldp+3407,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3408,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3409,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3410,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3411,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3412,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3413,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3414,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3415,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[0U])));
        tracep->fullBit(oldp+3416,((0U != (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrequest))));
        tracep->fullBit(oldp+3417,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3418,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3419,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3420,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3421,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3422,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3423,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3424,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3425,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o[0U])));
        tracep->fullCData(oldp+3426,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dfifo_rspready),2);
        tracep->fullBit(oldp+3427,((0U != (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dfifo_rspready))));
        tracep->fullBit(oldp+3428,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3429,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3430,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3431,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3432,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3433,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3434,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3435,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3436,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullCData(oldp+3437,((0xfeU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+3438,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3439,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3440,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3441,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3442,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3443,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3444,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3445,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3446,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3447,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullCData(oldp+3448,((1U | (0xfeU & 
                                            (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+3449,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3450,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[2U] 
                                          >> 0x15U))));
        __Vtemp2328[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[0U]);
        __Vtemp2328[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[1U]));
        __Vtemp2328[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[2U]));
        tracep->fullWData(oldp+3451,(__Vtemp2328),85);
        tracep->fullBit(oldp+3454,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__dreq_fifo_i[0U])));
        tracep->fullBit(oldp+3455,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3456,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3457,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3458,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3459,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3460,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3461,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3462,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3463,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o))));
        tracep->fullBit(oldp+3464,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3465,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3466,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3467,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3468,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3469,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3470,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3471,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3472,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+3473,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3474,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3475,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3476,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3477,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3478,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3479,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3480,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3481,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3482,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3483,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp2332[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp2332[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp2332[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+3484,(__Vtemp2332),85);
        tracep->fullBit(oldp+3487,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+3488,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+3489,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3491,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3492,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3493,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3494,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3495,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3496,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3497,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3498,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3499,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o))));
        tracep->fullBit(oldp+3500,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3501,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3502,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3503,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3504,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3505,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3506,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3507,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3508,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+3509,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3510,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3511,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3512,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3513,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3514,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3515,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3516,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3517,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullBit(oldp+3518,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3519,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                 [1U]))));
        __Vtemp2336[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp2336[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp2336[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+3520,(__Vtemp2336),85);
        tracep->fullBit(oldp+3523,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+3524,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+3525,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                                   [1U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                                      [1U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                                     [1U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__hrsp_fifo_i
                                                                              [1U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullWData(oldp+3527,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[0]),86);
        tracep->fullWData(oldp+3530,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellinp__gen_arb_ppc__DOT__u_reqarb__data_i[1]),86);
        tracep->fullBit(oldp+3533,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__idx_o));
        tracep->fullWData(oldp+3534,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__Vcellout__gen_arb_ppc__DOT__u_reqarb__data_o),86);
        tracep->fullCData(oldp+3537,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__masked_req),2);
        tracep->fullCData(oldp+3538,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out),2);
        tracep->fullCData(oldp+3539,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__arb_req),2);
        tracep->fullCData(oldp+3540,((2U & ((IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__ppc_out) 
                                            << 1U))),2);
        tracep->fullCData(oldp+3541,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN2.__PVT__gen_arb_ppc__DOT__u_reqarb__DOT__gen_normal_case__DOT__winner),2);
        tracep->fullBit(oldp+3542,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3543,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3544,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3545,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3546,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3547,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3548,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3549,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3550,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                    [0U][0U])));
        tracep->fullBit(oldp+3551,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3552,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3553,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3554,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3555,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3556,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3557,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3558,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3559,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_8
                                    [1U][0U])));
        tracep->fullBit(oldp+3560,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3561,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3562,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3563,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3564,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3565,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3566,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3567,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3568,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                 [0U]))));
        tracep->fullBit(oldp+3569,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3570,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3571,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3572,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3573,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3574,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3575,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3576,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3577,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_8
                                                 [1U]))));
        tracep->fullBit(oldp+3578,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3579,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3580,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3581,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3582,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3583,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                       [0U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3584,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3585,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                       [0U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3586,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                    [0U][0U])));
        tracep->fullBit(oldp+3587,((1U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3588,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3589,((7U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3590,((3U & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3591,((0xffU & (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3592,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                       [1U][2U] << 0x1bU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3593,((0xfU & ((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3594,(((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                       [1U][1U] << 0x1fU) 
                                      | (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3595,((1U & vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__s1n_sm1_12
                                    [1U][0U])));
        tracep->fullBit(oldp+3596,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3597,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3598,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3599,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3600,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3601,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3602,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3603,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3604,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                 [0U]))));
        tracep->fullBit(oldp+3605,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3606,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3607,((7U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3608,((3U & (IData)(
                                                   (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3609,((0xffU & (IData)(
                                                      (vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3610,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3611,((IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3612,((1U & (IData)((vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3613,((1U & (IData)(vlTOPp->opentitan_soc_top__DOT__periph_switch__DOT__sm1_s1n_12
                                                 [1U]))));
        tracep->fullBit(oldp+3614,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3615,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3616,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3617,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3618,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3619,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3620,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3621,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3622,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                    [0U][0U])));
        tracep->fullBit(oldp+3623,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3624,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3625,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3626,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3627,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3628,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3629,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3630,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3631,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                    [1U][0U])));
        tracep->fullBit(oldp+3632,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3633,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3634,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3635,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3636,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3637,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3638,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3639,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3640,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                 [0U]))));
        tracep->fullBit(oldp+3641,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3642,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3643,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3644,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3645,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3646,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3647,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3648,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3649,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_o
                                                 [1U]))));
        tracep->fullBit(oldp+3650,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                          [0U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3651,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3652,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3653,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                            [0U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3654,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                               [0U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3655,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                       [0U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                         [0U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3656,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                               [0U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                                 [0U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3657,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                       [0U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                         [0U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3658,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                    [0U][0U])));
        tracep->fullBit(oldp+3659,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                          [1U][2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3660,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3661,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3662,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                            [1U][2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3663,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                               [1U][2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3664,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                       [1U][2U] << 0x1bU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                         [1U][1U] >> 5U))),32);
        tracep->fullCData(oldp+3665,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                               [1U][2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                                 [1U][1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3666,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                       [1U][1U] << 0x1fU) 
                                      | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                         [1U][0U] >> 1U))),32);
        tracep->fullBit(oldp+3667,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hreq_fifo_o
                                    [1U][0U])));
        tracep->fullBit(oldp+3668,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3669,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3670,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3671,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3672,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3673,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3674,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3675,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3676,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3677,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3678,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3679,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3680,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3681,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                       [1U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3682,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3683,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                              [1U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3684,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3685,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                 [1U]))));
        tracep->fullCData(oldp+3686,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrequest),2);
        tracep->fullCData(oldp+3687,(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hgrant),2);
        tracep->fullBit(oldp+3688,((0U != (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrequest))));
        tracep->fullBit(oldp+3689,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3690,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3691,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3692,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3693,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3694,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3695,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3696,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3697,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullCData(oldp+3698,((0xfeU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                               [0U][2U] 
                                               >> 4U))),8);
        tracep->fullBit(oldp+3699,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                          [0U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3700,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3701,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3702,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3703,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3704,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3705,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3706,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3707,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3708,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__1__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullCData(oldp+3709,((1U | (0xfeU & 
                                            (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                             [1U][2U] 
                                             >> 4U)))),8);
        tracep->fullBit(oldp+3710,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.tl_h_i
                                          [1U][2U] 
                                          >> 0xcU))));
        tracep->fullBit(oldp+3711,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3712,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3713,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3714,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3715,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3716,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3717,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3718,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3719,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_h_o))));
        tracep->fullBit(oldp+3720,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3721,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3722,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3723,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3724,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3725,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3726,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3727,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3728,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__0__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+3729,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3730,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3731,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3732,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                    [0U] 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3733,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                       [0U] 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3734,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3735,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                              [0U] 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3736,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3737,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                 [0U]))));
        tracep->fullBit(oldp+3738,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U] 
                                          >> 0x15U))));
        tracep->fullBit(oldp+3739,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                 [0U]))));
        __Vtemp2416[0U] = (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U]);
        __Vtemp2416[1U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]) 
                           | (0xfffffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[1U]));
        __Vtemp2416[2U] = ((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]) 
                           | (0x1ffffeU & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[2U]));
        tracep->fullWData(oldp+3740,(__Vtemp2416),85);
        tracep->fullBit(oldp+3743,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                  [0U] 
                                                  >> 0x33U)))));
        tracep->fullBit(oldp+3744,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__gen_host_fifo__BRA__0__KET____DOT__hreq_fifo_i[0U])));
        tracep->fullQData(oldp+3745,((((QData)((IData)(
                                                       (0x1ffffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                                   [0U] 
                                                                   >> 0x22U))))) 
                                       << 0x22U) | 
                                      (((QData)((IData)(
                                                        ((1U 
                                                          == 
                                                          (7U 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                                      [0U] 
                                                                      >> 0x30U))))
                                                          ? (IData)(
                                                                    (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                                     [0U] 
                                                                     >> 2U))
                                                          : 0U))) 
                                        << 2U) | (QData)((IData)(
                                                                 (2U 
                                                                  & ((IData)(
                                                                             (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                                              [0U] 
                                                                              >> 1U)) 
                                                                     << 1U))))))),51);
        tracep->fullBit(oldp+3747,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3748,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3749,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2dU)))),3);
        tracep->fullCData(oldp+3750,((3U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                    >> 0x2bU)))),2);
        tracep->fullCData(oldp+3751,((0xffU & (IData)(
                                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                       >> 0x23U)))),8);
        tracep->fullBit(oldp+3752,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 0x22U)))));
        tracep->fullIData(oldp+3753,((IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                              >> 2U))),32);
        tracep->fullBit(oldp+3754,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o 
                                                  >> 1U)))));
        tracep->fullBit(oldp+3755,((1U & (IData)(vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_h_o))));
        tracep->fullBit(oldp+3756,((1U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                          >> 0x15U))));
        tracep->fullCData(oldp+3757,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0x12U))),3);
        tracep->fullCData(oldp+3758,((7U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xfU))),3);
        tracep->fullCData(oldp+3759,((3U & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                            >> 0xdU))),2);
        tracep->fullCData(oldp+3760,((0xffU & (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               >> 5U))),8);
        tracep->fullIData(oldp+3761,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                       << 0x1bU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       >> 5U))),32);
        tracep->fullCData(oldp+3762,((0xfU & ((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[2U] 
                                               << 0x1fU) 
                                              | (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                                 >> 1U)))),4);
        tracep->fullIData(oldp+3763,(((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[1U] 
                                       << 0x1fU) | 
                                      (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U] 
                                       >> 1U))),32);
        tracep->fullBit(oldp+3764,((1U & vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__Vcellout__gen_host_fifo__BRA__1__KET____DOT__u_hostfifo__tl_d_o[0U])));
        tracep->fullBit(oldp+3765,((1U & (IData)((vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                  [1U] 
                                                  >> 0x33U)))));
        tracep->fullCData(oldp+3766,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x30U)))),3);
        tracep->fullCData(oldp+3767,((7U & (IData)(
                                                   (vlSymsp->TOP__opentitan_soc_top__DOT__periph_switch__DOT__TSEN1.__PVT__hrsp_fifo_i
                                                    [1U] 
                                                    >> 0x2dU)))),3);
    }
}
