// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="uplane_packetiser,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu19eg-ffvd1760-3-e,HLS_INPUT_CLOCK=3.200000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.965850,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=356,HLS_SYN_LUT=337,HLS_VERSION=2019_1}" *)

module uplane_packetiser (
        ap_clk,
        ap_rst_n,
        Ethernet_header_V_TDATA,
        Ethernet_header_V_TVALID,
        Ethernet_header_V_TREADY,
        eCPRI_header_V_TDATA,
        eCPRI_header_V_TVALID,
        eCPRI_header_V_TREADY,
        application_header_V_TDATA,
        application_header_V_TVALID,
        application_header_V_TREADY,
        section_header_V_TDATA,
        section_header_V_TVALID,
        section_header_V_TREADY,
        IQ_data_V_data_V_TDATA,
        IQ_data_V_data_V_TVALID,
        IQ_data_V_data_V_TREADY,
        eth_data_TDATA,
        eth_data_TVALID,
        eth_data_TREADY,
        eth_data_TKEEP,
        eth_data_TLAST,
        state_out,
        symbol_number_V,
        Total_PRB_count_V,
        symbol_id_check_V,
        symbol_id_check_V_ap_vld
);

parameter    ap_ST_iter0_fsm_state1 = 1'd0;
parameter    ap_ST_iter1_fsm_state2 = 1'd0;
parameter    ap_ST_iter1_fsm_state0 = 1'd1;
parameter    ap_const_lv128_lc_2 = 128'd0;

input   ap_clk;
input   ap_rst_n;
input  [111:0] Ethernet_header_V_TDATA;
input   Ethernet_header_V_TVALID;
output   Ethernet_header_V_TREADY;
input  [63:0] eCPRI_header_V_TDATA;
input   eCPRI_header_V_TVALID;
output   eCPRI_header_V_TREADY;
input  [31:0] application_header_V_TDATA;
input   application_header_V_TVALID;
output   application_header_V_TREADY;
input  [47:0] section_header_V_TDATA;
input   section_header_V_TVALID;
output   section_header_V_TREADY;
input  [127:0] IQ_data_V_data_V_TDATA;
input   IQ_data_V_data_V_TVALID;
output   IQ_data_V_data_V_TREADY;
output  [127:0] eth_data_TDATA;
output   eth_data_TVALID;
input   eth_data_TREADY;
output  [15:0] eth_data_TKEEP;
output  [0:0] eth_data_TLAST;
output  [7:0] state_out;
output  [3:0] symbol_number_V;
output  [11:0] Total_PRB_count_V;
output  [5:0] symbol_id_check_V;
output   symbol_id_check_V_ap_vld;

reg Ethernet_header_V_TREADY;
reg eCPRI_header_V_TREADY;
reg application_header_V_TREADY;
reg section_header_V_TREADY;
reg IQ_data_V_data_V_TREADY;
reg[127:0] eth_data_TDATA;
reg eth_data_TVALID;
reg[15:0] eth_data_TKEEP;
reg[0:0] eth_data_TLAST;
reg symbol_id_check_V_ap_vld;

 reg    ap_rst_n_inv;
reg   [3:0] oran_ctrl_state;
reg   [31:0] PRB_fragmentation;
reg   [11:0] PRB_count_V;
reg   [15:0] ecpri_header_payload;
reg   [15:0] ecpri_header_pcid1_V;
reg   [15:0] ecpri_header_seqid_V;
reg   [9:0] count_value_V;
reg    Ethernet_header_V_TDATA_blk_n;
reg   [0:0] ap_CS_iter0_fsm;
reg   [0:0] ap_CS_iter1_fsm;
wire   [3:0] oran_ctrl_state_load_load_fu_586_p1;
reg    eCPRI_header_V_TDATA_blk_n;
reg    application_header_V_TDATA_blk_n;
reg    section_header_V_TDATA_blk_n;
reg    IQ_data_V_data_V_TDATA_blk_n;
reg    eth_data_TDATA_blk_n;
reg   [3:0] oran_ctrl_state_load_reg_1134;
wire   [3:0] oran_ctrl_state_load_reg_1134_pp0_iter0_reg;
reg   [7:0] reg_526;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg   [7:0] reg_530;
reg   [7:0] reg_534;
reg   [7:0] reg_538;
reg   [7:0] reg_542;
reg   [7:0] reg_546;
reg   [7:0] reg_550;
reg   [7:0] reg_554;
reg   [7:0] reg_558;
reg   [7:0] reg_562;
reg   [7:0] reg_566;
reg   [7:0] reg_570;
reg   [7:0] reg_574;
reg   [7:0] reg_578;
reg   [7:0] reg_582;
wire   [7:0] trunc_ln647_6_fu_594_p1;
reg   [7:0] trunc_ln647_6_reg_1139;
wire   [0:0] icmp_ln251_fu_610_p2;
reg   [0:0] icmp_ln251_reg_1144;
wire   [0:0] icmp_ln251_reg_1144_pp0_iter0_reg;
wire   [0:0] icmp_ln879_fu_616_p2;
reg   [0:0] icmp_ln879_reg_1148;
wire   [0:0] icmp_ln879_reg_1148_pp0_iter0_reg;
wire   [7:0] trunc_ln647_5_fu_638_p1;
reg   [7:0] trunc_ln647_5_reg_1152;
wire   [7:0] trunc_ln647_4_fu_660_p1;
reg   [7:0] trunc_ln647_4_reg_1157;
reg   [2:0] tmp_payloadVersion_V_reg_1162;
reg   [3:0] tmp_filterIndex_V_lo_reg_1167;
reg   [7:0] tmp_frameId_V_load_n_reg_1172;
reg   [3:0] tmp_subframeId_V_loa_reg_1177;
reg   [5:0] tmp_startsymbolId_V_s_reg_1182;
reg   [3:0] p_Result_4_reg_1188;
reg   [1:0] p_Result_5_reg_1193;
reg   [7:0] tmp_numPrbu_V_load_n_reg_1198;
reg   [7:0] p_Result_7_reg_1203;
reg   [1:0] p_Result_9_reg_1208;
wire   [3:0] trunc_ln647_3_fu_770_p1;
reg   [3:0] trunc_ln647_3_reg_1213;
reg   [7:0] p_Result_1_reg_1218;
reg   [23:0] tmp_5_reg_1223;
reg   [1:0] tmp_6_fu_794_p4;
reg   [1:0] tmp_6_reg_1228;
reg   [3:0] trunc_ln_reg_1233;
reg   [7:0] tmp_msg_type_V_load_s_reg_1238;
reg   [9:0] ap_phi_mux_count_value_V_new_0_phi_fu_324_p6;
wire   [9:0] add_ln214_fu_602_p2;
wire   [9:0] ap_phi_reg_pp0_iter0_count_value_V_new_0_reg_321;
reg   [2:0] ap_phi_mux_storemerge2747_phi_fu_336_p6;
wire   [2:0] ap_phi_reg_pp0_iter0_storemerge2747_reg_333;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_V_reg_347;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_V_reg_347;
wire   [3:0] zext_ln255_fu_622_p1;
wire   [31:0] add_ln219_fu_642_p2;
wire   [11:0] add_ln209_fu_1101_p2;
wire   [127:0] p_Result_56_fu_900_p17;
wire   [127:0] p_Result_55_fu_936_p17;
wire   [127:0] p_Result_54_fu_972_p17;
wire   [127:0] p_Result_53_fu_1062_p21;
wire   [127:0] p_Result_s_fu_1121_p5;
wire   [7:0] trunc_ln647_2_fu_1058_p1;
wire   [7:0] p_Result_2_fu_1048_p4;
wire   [7:0] trunc_ln647_1_fu_1040_p1;
wire   [7:0] p_Result_s_15_fu_1030_p4;
wire   [7:0] trunc_ln647_fu_1022_p1;
wire   [7:0] p_Result_6_fu_1012_p4;
wire   [11:0] zext_ln209_fu_1098_p1;
wire   [31:0] tmp_4_fu_1114_p3;
reg   [0:0] ap_NS_iter0_fsm;
reg   [0:0] ap_NS_iter1_fsm;
reg    ap_condition_147;

// power-on initialization
initial begin
#0 oran_ctrl_state = 4'd0;
#0 PRB_fragmentation = 32'd0;
#0 PRB_count_V = 12'd0;
#0 ecpri_header_payload = 16'd0;
#0 ecpri_header_pcid1_V = 16'd0;
#0 ecpri_header_seqid_V = 16'd0;
#0 count_value_V = 10'd0;
#0 ap_CS_iter0_fsm = 1'd0;
#0 ap_CS_iter1_fsm = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        PRB_count_V <= 12'd0;
    end else begin
        if (((oran_ctrl_state_load_reg_1134 == 4'd3) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b0 == ap_block_state2_io))) begin
            PRB_count_V <= add_ln209_fu_1101_p2;
        end else if ((((oran_ctrl_state_load_reg_1134 == 4'd6) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (icmp_ln879_reg_1148_pp0_iter0_reg == 1'd1) & (icmp_ln251_reg_1144_pp0_iter0_reg == 1'd0) & (1'b0 == ap_block_state2_io)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (oran_ctrl_state_load_reg_1134_pp0_iter0_reg == 4'd0) & (1'b0 == ap_block_state2_io)))) begin
            PRB_count_V <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        PRB_fragmentation <= 32'd0;
    end else begin
        if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd5) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
            PRB_fragmentation <= add_ln219_fu_642_p2;
        end else if (((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (icmp_ln251_fu_610_p2 == 1'd1)) | (~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (icmp_ln879_fu_616_p2 == 1'd1) & (icmp_ln251_fu_610_p2 == 1'd0)) | (~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (oran_ctrl_state_load_load_fu_586_p1 == 4'd0)))) begin
            PRB_fragmentation <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        count_value_V <= 10'd0;
    end else begin
        if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
            count_value_V <= ap_phi_mux_count_value_V_new_0_phi_fu_324_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ecpri_header_payload <= 16'd0;
    end else begin
        if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd2) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
            ecpri_header_payload <= {{eCPRI_header_V_TDATA[31:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ecpri_header_pcid1_V <= 16'd0;
    end else begin
        if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd2) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
            ecpri_header_pcid1_V <= {{eCPRI_header_V_TDATA[47:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ecpri_header_seqid_V <= 16'd0;
    end else begin
        if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd2) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
            ecpri_header_seqid_V <= {{eCPRI_header_V_TDATA[63:48]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
                oran_ctrl_state[0] <= 1'b0;
        oran_ctrl_state[1] <= 1'b0;
        oran_ctrl_state[2] <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_147)) begin
            if ((oran_ctrl_state_load_load_fu_586_p1 == 4'd0)) begin
                                oran_ctrl_state[0] <= 1'b1;
                oran_ctrl_state[1] <= 1'b0;
                oran_ctrl_state[2] <= 1'b0;
            end else if ((oran_ctrl_state == 4'd1)) begin
                                oran_ctrl_state[0] <= 1'b0;
                oran_ctrl_state[1] <= 1'b1;
                oran_ctrl_state[2] <= 1'b0;
            end else if ((oran_ctrl_state == 4'd2)) begin
                                oran_ctrl_state[0] <= 1'b1;
                oran_ctrl_state[1] <= 1'b1;
                oran_ctrl_state[2] <= 1'b0;
            end else if ((oran_ctrl_state == 4'd3)) begin
                                oran_ctrl_state[0] <= 1'b0;
                oran_ctrl_state[1] <= 1'b0;
                oran_ctrl_state[2] <= 1'b1;
            end else if ((oran_ctrl_state == 4'd4)) begin
                                oran_ctrl_state[0] <= 1'b1;
                oran_ctrl_state[1] <= 1'b0;
                oran_ctrl_state[2] <= 1'b1;
            end else if ((oran_ctrl_state == 4'd5)) begin
                                oran_ctrl_state[0] <= 1'b0;
                oran_ctrl_state[1] <= 1'b1;
                oran_ctrl_state[2] <= 1'b1;
            end else if ((oran_ctrl_state == 4'd6)) begin
                                oran_ctrl_state[2 : 0] <= zext_ln255_fu_622_p1[2 : 0];
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (icmp_ln879_fu_616_p2 == 1'd0) & (icmp_ln251_fu_610_p2 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_tmp_last_V_reg_347 <= 1'd0;
    end else if (((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (icmp_ln251_fu_610_p2 == 1'd1)) | (~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (icmp_ln879_fu_616_p2 == 1'd1) & (icmp_ln251_fu_610_p2 == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_tmp_last_V_reg_347 <= 1'd1;
    end else if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        ap_phi_reg_pp0_iter1_tmp_last_V_reg_347 <= ap_phi_reg_pp0_iter0_tmp_last_V_reg_347;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        icmp_ln251_reg_1144 <= icmp_ln251_fu_610_p2;
        trunc_ln647_6_reg_1139 <= trunc_ln647_6_fu_594_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (icmp_ln251_fu_610_p2 == 1'd0))) begin
        icmp_ln879_reg_1148 <= icmp_ln879_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        oran_ctrl_state_load_reg_1134[2 : 0] <= oran_ctrl_state[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd3) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        p_Result_1_reg_1218 <= {{section_header_V_TDATA[21:14]}};
        p_Result_4_reg_1188 <= {{application_header_V_TDATA[25:22]}};
        p_Result_5_reg_1193 <= {{application_header_V_TDATA[21:20]}};
        p_Result_7_reg_1203 <= {{section_header_V_TDATA[11:4]}};
        p_Result_9_reg_1208 <= {{section_header_V_TDATA[23:22]}};
        tmp_5_reg_1223 <= {{section_header_V_TDATA[47:24]}};
        tmp_6_reg_1228 <= tmp_6_fu_794_p4;
        tmp_filterIndex_V_lo_reg_1167 <= {{application_header_V_TDATA[7:4]}};
        tmp_frameId_V_load_n_reg_1172 <= {{application_header_V_TDATA[15:8]}};
        tmp_numPrbu_V_load_n_reg_1198 <= {{section_header_V_TDATA[31:24]}};
        tmp_payloadVersion_V_reg_1162 <= {{application_header_V_TDATA[3:1]}};
        tmp_startsymbolId_V_s_reg_1182 <= {{application_header_V_TDATA[31:26]}};
        tmp_subframeId_V_loa_reg_1177 <= {{application_header_V_TDATA[19:16]}};
        trunc_ln647_3_reg_1213 <= trunc_ln647_3_fu_770_p1;
        trunc_ln_reg_1233 <= {{application_header_V_TDATA[29:26]}};
    end
end

always @ (posedge ap_clk) begin
    if (((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm)) | (~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd5) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm)) | (~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd4) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm)))) begin
        reg_526 <= {{IQ_data_V_data_V_TDATA[127:120]}};
        reg_530 <= {{IQ_data_V_data_V_TDATA[119:112]}};
        reg_534 <= {{IQ_data_V_data_V_TDATA[111:104]}};
        reg_538 <= {{IQ_data_V_data_V_TDATA[103:96]}};
        reg_542 <= {{IQ_data_V_data_V_TDATA[95:88]}};
        reg_546 <= {{IQ_data_V_data_V_TDATA[87:80]}};
        reg_550 <= {{IQ_data_V_data_V_TDATA[79:72]}};
        reg_554 <= {{IQ_data_V_data_V_TDATA[71:64]}};
        reg_558 <= {{IQ_data_V_data_V_TDATA[63:56]}};
        reg_562 <= {{IQ_data_V_data_V_TDATA[55:48]}};
        reg_566 <= {{IQ_data_V_data_V_TDATA[47:40]}};
        reg_570 <= {{IQ_data_V_data_V_TDATA[39:32]}};
        reg_574 <= {{IQ_data_V_data_V_TDATA[31:24]}};
        reg_578 <= {{IQ_data_V_data_V_TDATA[23:16]}};
        reg_582 <= {{IQ_data_V_data_V_TDATA[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd2) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        tmp_msg_type_V_load_s_reg_1238 <= {{eCPRI_header_V_TDATA[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd4) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        trunc_ln647_4_reg_1157 <= trunc_ln647_4_fu_660_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd5) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        trunc_ln647_5_reg_1152 <= trunc_ln647_5_fu_638_p1;
    end
end

always @ (*) begin
    if (((oran_ctrl_state == 4'd1) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        Ethernet_header_V_TDATA_blk_n = Ethernet_header_V_TVALID;
    end else begin
        Ethernet_header_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd1) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        Ethernet_header_V_TREADY = 1'b1;
    end else begin
        Ethernet_header_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm)) | ((oran_ctrl_state == 4'd5) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm)) | ((oran_ctrl_state == 4'd4) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm)))) begin
        IQ_data_V_data_V_TDATA_blk_n = IQ_data_V_data_V_TVALID;
    end else begin
        IQ_data_V_data_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm)) | (~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd5) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm)) | (~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd4) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm)))) begin
        IQ_data_V_data_V_TREADY = 1'b1;
    end else begin
        IQ_data_V_data_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (icmp_ln879_fu_616_p2 == 1'd1) & (icmp_ln251_fu_610_p2 == 1'd0))) begin
        ap_phi_mux_count_value_V_new_0_phi_fu_324_p6 = 10'd0;
    end else if ((((oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (icmp_ln251_fu_610_p2 == 1'd1)) | ((oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (icmp_ln879_fu_616_p2 == 1'd0) & (icmp_ln251_fu_610_p2 == 1'd0)))) begin
        ap_phi_mux_count_value_V_new_0_phi_fu_324_p6 = add_ln214_fu_602_p2;
    end else begin
        ap_phi_mux_count_value_V_new_0_phi_fu_324_p6 = ap_phi_reg_pp0_iter0_count_value_V_new_0_reg_321;
    end
end

always @ (*) begin
    if (((oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (icmp_ln879_fu_616_p2 == 1'd0) & (icmp_ln251_fu_610_p2 == 1'd0))) begin
        ap_phi_mux_storemerge2747_phi_fu_336_p6 = 3'd4;
    end else if ((((oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (icmp_ln251_fu_610_p2 == 1'd1)) | ((oran_ctrl_state == 4'd6) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (icmp_ln879_fu_616_p2 == 1'd1) & (icmp_ln251_fu_610_p2 == 1'd0)))) begin
        ap_phi_mux_storemerge2747_phi_fu_336_p6 = 3'd1;
    end else begin
        ap_phi_mux_storemerge2747_phi_fu_336_p6 = ap_phi_reg_pp0_iter0_storemerge2747_reg_333;
    end
end

always @ (*) begin
    if (((oran_ctrl_state == 4'd3) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        application_header_V_TDATA_blk_n = application_header_V_TVALID;
    end else begin
        application_header_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd3) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        application_header_V_TREADY = 1'b1;
    end else begin
        application_header_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((oran_ctrl_state == 4'd2) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        eCPRI_header_V_TDATA_blk_n = eCPRI_header_V_TVALID;
    end else begin
        eCPRI_header_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd2) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        eCPRI_header_V_TREADY = 1'b1;
    end else begin
        eCPRI_header_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) begin
        if ((oran_ctrl_state_load_reg_1134 == 4'd1)) begin
            eth_data_TDATA = 128'd1329238242606554472656667684588486655;
        end else if ((oran_ctrl_state_load_reg_1134 == 4'd2)) begin
            eth_data_TDATA = p_Result_s_fu_1121_p5;
        end else if ((oran_ctrl_state_load_reg_1134 == 4'd3)) begin
            eth_data_TDATA = p_Result_53_fu_1062_p21;
        end else if ((oran_ctrl_state_load_reg_1134 == 4'd4)) begin
            eth_data_TDATA = p_Result_54_fu_972_p17;
        end else if ((oran_ctrl_state_load_reg_1134 == 4'd5)) begin
            eth_data_TDATA = p_Result_55_fu_936_p17;
        end else if ((oran_ctrl_state_load_reg_1134 == 4'd6)) begin
            eth_data_TDATA = p_Result_56_fu_900_p17;
        end else begin
            eth_data_TDATA = 'bx;
        end
    end else begin
        eth_data_TDATA = 'bx;
    end
end

always @ (*) begin
    if ((((oran_ctrl_state_load_reg_1134 == 4'd6) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) | ((oran_ctrl_state_load_reg_1134 == 4'd5) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) | ((oran_ctrl_state_load_reg_1134 == 4'd4) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) | ((oran_ctrl_state_load_reg_1134 == 4'd3) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) | ((oran_ctrl_state_load_reg_1134 == 4'd2) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (oran_ctrl_state_load_reg_1134 == 4'd1)))) begin
        eth_data_TDATA_blk_n = eth_data_TREADY;
    end else begin
        eth_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((oran_ctrl_state_load_reg_1134 == 4'd2) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm))) begin
        eth_data_TKEEP = 16'd15;
    end else if ((((oran_ctrl_state_load_reg_1134 == 4'd6) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) | ((oran_ctrl_state_load_reg_1134 == 4'd5) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) | ((oran_ctrl_state_load_reg_1134 == 4'd4) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) | ((oran_ctrl_state_load_reg_1134 == 4'd3) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (oran_ctrl_state_load_reg_1134 == 4'd1)))) begin
        eth_data_TKEEP = 16'd65535;
    end else begin
        eth_data_TKEEP = 'bx;
    end
end

always @ (*) begin
    if ((((oran_ctrl_state_load_reg_1134 == 4'd5) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) | ((oran_ctrl_state_load_reg_1134 == 4'd4) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) | ((oran_ctrl_state_load_reg_1134 == 4'd3) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) | ((oran_ctrl_state_load_reg_1134 == 4'd2) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (oran_ctrl_state_load_reg_1134 == 4'd1)))) begin
        eth_data_TLAST = 1'd0;
    end else if (((oran_ctrl_state_load_reg_1134 == 4'd6) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm))) begin
        eth_data_TLAST = ap_phi_reg_pp0_iter1_tmp_last_V_reg_347;
    end else begin
        eth_data_TLAST = 'bx;
    end
end

always @ (*) begin
    if ((((oran_ctrl_state_load_reg_1134 == 4'd6) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b0 == ap_block_state2_io)) | ((oran_ctrl_state_load_reg_1134 == 4'd5) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b0 == ap_block_state2_io)) | ((oran_ctrl_state_load_reg_1134 == 4'd4) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b0 == ap_block_state2_io)) | ((oran_ctrl_state_load_reg_1134 == 4'd3) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b0 == ap_block_state2_io)) | ((oran_ctrl_state_load_reg_1134 == 4'd2) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b0 == ap_block_state2_io)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (oran_ctrl_state_load_reg_1134 == 4'd1) & (1'b0 == ap_block_state2_io)))) begin
        eth_data_TVALID = 1'b1;
    end else begin
        eth_data_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((oran_ctrl_state == 4'd3) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        section_header_V_TDATA_blk_n = section_header_V_TVALID;
    end else begin
        section_header_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (oran_ctrl_state == 4'd3) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
        section_header_V_TREADY = 1'b1;
    end else begin
        section_header_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((oran_ctrl_state_load_reg_1134 == 4'd3) & (ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b0 == ap_block_state2_io))) begin
        symbol_id_check_V_ap_vld = 1'b1;
    end else begin
        symbol_id_check_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (1'b0 == ap_block_state2_io))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if (((1'b0 == ap_block_state2_io) & (~(ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) | ((ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm) & (((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

assign Total_PRB_count_V = (zext_ln209_fu_1098_p1 + PRB_count_V);

assign add_ln209_fu_1101_p2 = (zext_ln209_fu_1098_p1 + PRB_count_V);

assign add_ln214_fu_602_p2 = (10'd1 + count_value_V);

assign add_ln219_fu_642_p2 = (32'd1 + PRB_fragmentation);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)));
end

always @ (*) begin
    ap_block_state2_io = (((oran_ctrl_state_load_reg_1134 == 4'd6) & (eth_data_TREADY == 1'b0)) | ((oran_ctrl_state_load_reg_1134 == 4'd5) & (eth_data_TREADY == 1'b0)) | ((oran_ctrl_state_load_reg_1134 == 4'd4) & (eth_data_TREADY == 1'b0)) | ((oran_ctrl_state_load_reg_1134 == 4'd3) & (eth_data_TREADY == 1'b0)) | ((oran_ctrl_state_load_reg_1134 == 4'd2) & (eth_data_TREADY == 1'b0)) | ((oran_ctrl_state_load_reg_1134 == 4'd1) & (eth_data_TREADY == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_147 = (~(((oran_ctrl_state == 4'd6) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd5) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd4) & (1'b0 == IQ_data_V_data_V_TVALID)) | ((oran_ctrl_state == 4'd3) & (section_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd3) & (application_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd2) & (eCPRI_header_V_TVALID == 1'b0)) | ((oran_ctrl_state == 4'd1) & (1'b0 == Ethernet_header_V_TVALID)) | ((ap_ST_iter1_fsm_state2 == ap_CS_iter1_fsm) & (1'b1 == ap_block_state2_io))) & (ap_ST_iter0_fsm_state1 == ap_CS_iter0_fsm));
end

assign ap_phi_reg_pp0_iter0_count_value_V_new_0_reg_321 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge2747_reg_333 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_last_V_reg_347 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign icmp_ln251_fu_610_p2 = ((PRB_fragmentation == 32'd30) ? 1'b1 : 1'b0);

assign icmp_ln251_reg_1144_pp0_iter0_reg = icmp_ln251_reg_1144;

assign icmp_ln879_fu_616_p2 = ((add_ln214_fu_602_p2 == 10'd273) ? 1'b1 : 1'b0);

assign icmp_ln879_reg_1148_pp0_iter0_reg = icmp_ln879_reg_1148;

assign oran_ctrl_state_load_load_fu_586_p1 = oran_ctrl_state;

assign oran_ctrl_state_load_reg_1134_pp0_iter0_reg = oran_ctrl_state_load_reg_1134;

assign p_Result_2_fu_1048_p4 = {{ecpri_header_seqid_V[15:8]}};

assign p_Result_53_fu_1062_p21 = {{{{{{{{{{{{{{{{{{{{tmp_5_reg_1223}, {p_Result_1_reg_1218}}, {trunc_ln647_3_reg_1213}}, {tmp_6_reg_1228}}, {p_Result_9_reg_1208}}, {p_Result_7_reg_1203}}, {p_Result_5_reg_1193}}, {tmp_startsymbolId_V_s_reg_1182}}, {tmp_subframeId_V_loa_reg_1177}}, {p_Result_4_reg_1188}}, {tmp_frameId_V_load_n_reg_1172}}, {1'd0}}, {tmp_payloadVersion_V_reg_1162}}, {tmp_filterIndex_V_lo_reg_1167}}, {trunc_ln647_2_fu_1058_p1}}, {p_Result_2_fu_1048_p4}}, {trunc_ln647_1_fu_1040_p1}}, {p_Result_s_15_fu_1030_p4}}, {trunc_ln647_fu_1022_p1}}, {p_Result_6_fu_1012_p4}};

assign p_Result_54_fu_972_p17 = {{{{{{{{{{{{{{{{trunc_ln647_4_reg_1157}, {reg_582}}, {reg_578}}, {reg_574}}, {reg_570}}, {reg_566}}, {reg_562}}, {reg_558}}, {reg_554}}, {reg_550}}, {reg_546}}, {reg_542}}, {reg_538}}, {reg_534}}, {reg_530}}, {reg_526}};

assign p_Result_55_fu_936_p17 = {{{{{{{{{{{{{{{{trunc_ln647_5_reg_1152}, {reg_582}}, {reg_578}}, {reg_574}}, {reg_570}}, {reg_566}}, {reg_562}}, {reg_558}}, {reg_554}}, {reg_550}}, {reg_546}}, {reg_542}}, {reg_538}}, {reg_534}}, {reg_530}}, {reg_526}};

assign p_Result_56_fu_900_p17 = {{{{{{{{{{{{{{{{trunc_ln647_6_reg_1139}, {reg_582}}, {reg_578}}, {reg_574}}, {reg_570}}, {reg_566}}, {reg_562}}, {reg_558}}, {reg_554}}, {reg_550}}, {reg_546}}, {reg_542}}, {reg_538}}, {reg_534}}, {reg_530}}, {reg_526}};

assign p_Result_6_fu_1012_p4 = {{ecpri_header_payload[15:8]}};

assign p_Result_s_15_fu_1030_p4 = {{ecpri_header_pcid1_V[15:8]}};

assign p_Result_s_fu_1121_p5 = {{ap_const_lv128_lc_2[127:32]}, {tmp_4_fu_1114_p3}};

assign state_out = oran_ctrl_state_load_reg_1134;

assign symbol_id_check_V = tmp_startsymbolId_V_s_reg_1182;

assign symbol_number_V = trunc_ln_reg_1233;

assign tmp_4_fu_1114_p3 = {{tmp_msg_type_V_load_s_reg_1238}, {24'd1113774}};

integer ap_tvar_int_0;

always @ (section_header_V_TDATA) begin
    for (ap_tvar_int_0 = 2 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 13 - 12) begin
            tmp_6_fu_794_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_6_fu_794_p4[ap_tvar_int_0] = section_header_V_TDATA[13 - ap_tvar_int_0];
        end
    end
end

assign trunc_ln647_1_fu_1040_p1 = ecpri_header_pcid1_V[7:0];

assign trunc_ln647_2_fu_1058_p1 = ecpri_header_seqid_V[7:0];

assign trunc_ln647_3_fu_770_p1 = section_header_V_TDATA[3:0];

assign trunc_ln647_4_fu_660_p1 = IQ_data_V_data_V_TDATA[7:0];

assign trunc_ln647_5_fu_638_p1 = IQ_data_V_data_V_TDATA[7:0];

assign trunc_ln647_6_fu_594_p1 = IQ_data_V_data_V_TDATA[7:0];

assign trunc_ln647_fu_1022_p1 = ecpri_header_payload[7:0];

assign zext_ln209_fu_1098_p1 = tmp_numPrbu_V_load_n_reg_1198;

assign zext_ln255_fu_622_p1 = ap_phi_mux_storemerge2747_phi_fu_336_p6;

always @ (posedge ap_clk) begin
    oran_ctrl_state[3] <= 1'b0;
    oran_ctrl_state_load_reg_1134[3] <= 1'b0;
end

endmodule //uplane_packetiser
