$date
	Thu Aug 28 10:38:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_traffic_lights $end
$var wire 3 ! lights [2:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 3 & lights [2:0] $end
$var reg 2 ' next_state [1:0] $end
$var reg 2 ( state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1 '
b100 &
1%
0$
1#
0"
b100 !
$end
#5
1"
1$
#10
0"
0$
0#
0%
#15
b10 '
b101 &
b101 !
b1 (
1"
1$
#20
0"
0$
#25
b0 '
b1 &
b1 !
b10 (
1"
1$
#30
0"
0$
#35
b1 '
b100 &
b100 !
b0 (
1"
1$
#40
0"
0$
#45
b10 '
b101 &
b101 !
b1 (
1"
1$
#50
0"
0$
#55
b0 '
b1 &
b1 !
b10 (
1"
1$
#60
0"
0$
#65
b1 '
b100 &
b100 !
b0 (
1"
1$
#70
0"
0$
#75
b10 '
b101 &
b101 !
b1 (
1"
1$
#80
0"
0$
#85
b0 '
b1 &
b1 !
b10 (
1"
1$
#90
0"
0$
#95
b1 '
b100 &
b100 !
b0 (
1"
1$
#100
0"
0$
#105
b10 '
b101 &
b101 !
b1 (
1"
1$
#110
0"
0$
#115
b0 '
b1 &
b1 !
b10 (
1"
1$
#120
0"
0$
#125
b1 '
b100 &
b100 !
b0 (
1"
1$
#130
0"
0$
#135
b10 '
b101 &
b101 !
b1 (
1"
1$
#140
0"
0$
#145
b0 '
b1 &
b1 !
b10 (
1"
1$
#150
0"
0$
#155
b1 '
b100 &
b100 !
b0 (
1"
1$
#160
0"
0$
#165
b10 '
b101 &
b101 !
b1 (
1"
1$
#170
0"
0$
#175
b0 '
b1 &
b1 !
b10 (
1"
1$
#180
0"
0$
#185
b1 '
b100 &
b100 !
b0 (
1"
1$
#190
0"
0$
#195
b10 '
b101 &
b101 !
b1 (
1"
1$
#200
0"
0$
#205
b0 '
b1 &
b1 !
b10 (
1"
1$
#210
0"
0$
