<h1 align="center">Hi 👋, I'm Lin Hung Lai</h1>
<h3 align="center">A passionate frontend developer from Taiwan</h3>

|Github State|Top Language|
|:-:|:-:|
|[![Anurag's GitHub stats](https://github-readme-stats-eight-beta-67.vercel.app/api?username=lhlaib&show_icons=true&theme=light&card_width=320\&include_all_commits=true\&show=reviews,prs_merged\&rank_icon=github)](https://github.com/anuraghazra/github-readme-stats)|[![Top Langs](https://github-readme-stats-eight-beta-67.vercel.app/api/top-langs/?username=lhlaib&theme=light&layout=compact&langs_count=12&card_width=320&hide=jupyter%20notebook)](https://github.com/anuraghazra/github-readme-stats)|


我是王語，交通大學研究生，我的專長是數位電路設計，具備高熟練度的 Verilog 與 Python 。

目前開源了一些專案作為學習數位電路的借鏡，以下是我自豪的作品：

* ASIC: 
[Single core CPU with domain specific IP](https://github.com/kevin861222/NYCU-ICLAB-2024-Spring/tree/main/Mycode/Final_Project)

* SOC:
[FSIC Design](https://github.com/kevin861222/112_SOC_final_project)

* Memory controller:
[SDRAM controller](https://github.com/kevin861222/SOC-Lab-D-SDRAM)

* ML Accelerator:
[4x4 TPU](https://github.com/kevin861222/general-purpose-4x4-TPU), [Bit-serial-CIM-Convolution-IP](https://github.com/kevin861222/bit-serial-CIM-Convolution-IP)

* FPGA: 
[AAML final proj](https://github.com/kevin861222/AAML-final-project)

<!--
**lhlaib/lhlaib** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- 🔭 I’m currently working on ...
- 🌱 I’m currently learning ...
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->
