// Seed: 3839951254
module module_0 (
    input  wor   id_0,
    output wire  id_1,
    input  tri0  id_2,
    input  tri   id_3,
    input  uwire id_4,
    output wor   id_5,
    input  wand  id_6,
    input  uwire id_7,
    input  wand  id_8,
    input  wand  id_9,
    input  wand  id_10,
    input  tri   id_11,
    output wand  id_12,
    input  wand  id_13,
    input  wire  id_14,
    input  wor   id_15
);
  wire id_17;
endmodule
module module_1 #(
    parameter id_13 = 32'd71,
    parameter id_25 = 32'd71,
    parameter id_6  = 32'd18,
    parameter id_9  = 32'd96
) (
    output wor  id_0,
    input  wand id_1,
    input  tri0 id_2
);
  wire [1  ==  1 'd0 : -1] id_4;
  assign id_0 = -1;
  logic [1 : -1 'b0] id_5 = -1;
  nor primCall (
      id_0, id_29, id_18, id_28, id_23, id_10, id_31, id_12, id_7, id_19, id_17, id_14, id_24, id_27
  );
  wire _id_6;
  localparam id_7 = -1'b0;
  logic [7:0] id_8;
  wire _id_9;
  logic id_10 = id_2 - -1 > -1;
  logic id_11 = 1;
  parameter id_12 = -1;
  wire _id_13;
  wire id_14;
  id_15 :
  assert property (@(posedge 1'd0) -1)
  else $unsigned(57);
  ;
  assign id_11 = id_2 == 1;
  uwire [-1 : -1 'b0 -  -1] id_16;
  assign id_16 = -1;
  assign id_8[id_6] = 1'b0 == 1 + id_15;
  wire [1 : id_13] id_17;
  wire [-1 : -1] id_18, id_19, id_20, id_21, id_22, id_23, id_24, _id_25, id_26;
  wire [(  1  ) : 1 'b0] id_27;
  assign id_16 = id_12 ? -1 : id_25 - id_8[-1];
  struct packed {
    logic [id_25 : id_9] id_28;
    logic id_29;
  } id_30;
  wire id_31;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
