
centos-preinstalled/fonttosfnt:     file format elf32-littlearm


Disassembly of section .init:

00010c6c <_init@@Base>:
   10c6c:	push	{r3, lr}
   10c70:	bl	11110 <cos@plt+0x298>
   10c74:	pop	{r3, pc}

Disassembly of section .plt:

00010c78 <calloc@plt-0x14>:
   10c78:	push	{lr}		; (str lr, [sp, #-4]!)
   10c7c:	ldr	lr, [pc, #4]	; 10c88 <_init@@Base+0x1c>
   10c80:	add	lr, pc, lr
   10c84:	ldr	pc, [lr, #8]!
   10c88:	andeq	r6, r1, r8, ror r3

00010c8c <calloc@plt>:
   10c8c:	add	ip, pc, #0, 12
   10c90:	add	ip, ip, #90112	; 0x16000
   10c94:	ldr	pc, [ip, #888]!	; 0x378

00010c98 <vasprintf@plt>:
   10c98:	add	ip, pc, #0, 12
   10c9c:	add	ip, ip, #90112	; 0x16000
   10ca0:	ldr	pc, [ip, #880]!	; 0x370

00010ca4 <strcmp@plt>:
   10ca4:	add	ip, pc, #0, 12
   10ca8:	add	ip, ip, #90112	; 0x16000
   10cac:	ldr	pc, [ip, #872]!	; 0x368

00010cb0 <strtol@plt>:
   10cb0:	add	ip, pc, #0, 12
   10cb4:	add	ip, ip, #90112	; 0x16000
   10cb8:	ldr	pc, [ip, #864]!	; 0x360

00010cbc <FT_Load_Glyph@plt>:
   10cbc:	add	ip, pc, #0, 12
   10cc0:	add	ip, ip, #90112	; 0x16000
   10cc4:	ldr	pc, [ip, #856]!	; 0x358

00010cc8 <fopen@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #90112	; 0x16000
   10cd0:	ldr	pc, [ip, #848]!	; 0x350

00010cd4 <FT_Set_Pixel_Sizes@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #90112	; 0x16000
   10cdc:	ldr	pc, [ip, #840]!	; 0x348

00010ce0 <free@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #90112	; 0x16000
   10ce8:	ldr	pc, [ip, #832]!	; 0x340

00010cec <time@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #90112	; 0x16000
   10cf4:	ldr	pc, [ip, #824]!	; 0x338

00010cf8 <FontEncMapFind@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #90112	; 0x16000
   10d00:	ldr	pc, [ip, #816]!	; 0x330

00010d04 <ftell@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #90112	; 0x16000
   10d0c:	ldr	pc, [ip, #808]!	; 0x328

00010d10 <fwrite_unlocked@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #90112	; 0x16000
   10d18:	ldr	pc, [ip, #800]!	; 0x320

00010d1c <FT_Done_Face@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #90112	; 0x16000
   10d24:	ldr	pc, [ip, #792]!	; 0x318

00010d28 <__stack_chk_fail@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #90112	; 0x16000
   10d30:	ldr	pc, [ip, #784]!	; 0x310

00010d34 <unlink@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #90112	; 0x16000
   10d3c:	ldr	pc, [ip, #776]!	; 0x308

00010d40 <FT_New_Face@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #90112	; 0x16000
   10d48:	ldr	pc, [ip, #768]!	; 0x300

00010d4c <FT_Init_FreeType@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #90112	; 0x16000
   10d54:	ldr	pc, [ip, #760]!	; 0x2f8

00010d58 <strcasecmp@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #90112	; 0x16000
   10d60:	ldr	pc, [ip, #752]!	; 0x2f0

00010d64 <perror@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #90112	; 0x16000
   10d6c:	ldr	pc, [ip, #744]!	; 0x2e8

00010d70 <FontMapReverse@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #90112	; 0x16000
   10d78:	ldr	pc, [ip, #736]!	; 0x2e0

00010d7c <fwrite@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #90112	; 0x16000
   10d84:	ldr	pc, [ip, #728]!	; 0x2d8

00010d88 <FT_Select_Charmap@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #90112	; 0x16000
   10d90:	ldr	pc, [ip, #720]!	; 0x2d0

00010d94 <malloc@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #90112	; 0x16000
   10d9c:	ldr	pc, [ip, #712]!	; 0x2c8

00010da0 <__libc_start_main@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #90112	; 0x16000
   10da8:	ldr	pc, [ip, #704]!	; 0x2c0

00010dac <__gmon_start__@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #90112	; 0x16000
   10db4:	ldr	pc, [ip, #696]!	; 0x2b8

00010db8 <exit@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #90112	; 0x16000
   10dc0:	ldr	pc, [ip, #688]!	; 0x2b0

00010dc4 <sin@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #90112	; 0x16000
   10dcc:	ldr	pc, [ip, #680]!	; 0x2a8

00010dd0 <strlen@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #90112	; 0x16000
   10dd8:	ldr	pc, [ip, #672]!	; 0x2a0

00010ddc <__errno_location@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #90112	; 0x16000
   10de4:	ldr	pc, [ip, #664]!	; 0x298

00010de8 <memset@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #90112	; 0x16000
   10df0:	ldr	pc, [ip, #656]!	; 0x290

00010df4 <__fprintf_chk@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #90112	; 0x16000
   10dfc:	ldr	pc, [ip, #648]!	; 0x288

00010e00 <fclose@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #90112	; 0x16000
   10e08:	ldr	pc, [ip, #640]!	; 0x280

00010e0c <FT_Get_Char_Index@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #90112	; 0x16000
   10e14:	ldr	pc, [ip, #632]!	; 0x278

00010e18 <__uflow@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #90112	; 0x16000
   10e20:	ldr	pc, [ip, #624]!	; 0x270

00010e24 <__overflow@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #90112	; 0x16000
   10e2c:	ldr	pc, [ip, #616]!	; 0x268

00010e30 <timegm@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #90112	; 0x16000
   10e38:	ldr	pc, [ip, #608]!	; 0x260

00010e3c <fseek@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #90112	; 0x16000
   10e44:	ldr	pc, [ip, #600]!	; 0x258

00010e48 <fputs@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #90112	; 0x16000
   10e50:	ldr	pc, [ip, #592]!	; 0x250

00010e54 <abort@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #90112	; 0x16000
   10e5c:	ldr	pc, [ip, #584]!	; 0x248

00010e60 <FT_Get_BDF_Property@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #90112	; 0x16000
   10e68:	ldr	pc, [ip, #576]!	; 0x240

00010e6c <atan2@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #90112	; 0x16000
   10e74:	ldr	pc, [ip, #568]!	; 0x238

00010e78 <cos@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #90112	; 0x16000
   10e80:	ldr	pc, [ip, #560]!	; 0x230

Disassembly of section .text:

00010e88 <.text>:
   10e88:	push	{r4, lr}
   10e8c:	movw	r4, #28884	; 0x70d4
   10e90:	movt	r4, #2
   10e94:	movw	r0, #24768	; 0x60c0
   10e98:	movt	r0, #1
   10e9c:	ldr	r1, [r4]
   10ea0:	bl	10e48 <fputs@plt>
   10ea4:	ldr	r1, [r4]
   10ea8:	movw	r0, #24776	; 0x60c8
   10eac:	movt	r0, #1
   10eb0:	pop	{r4, lr}
   10eb4:	b	10e48 <fputs@plt>
   10eb8:	cmp	r0, #1
   10ebc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10ec0:	mov	r5, r0
   10ec4:	mov	sl, r1
   10ec8:	ble	10f24 <cos@plt+0xac>
   10ecc:	ldr	r1, [r1, #4]
   10ed0:	ldrb	r2, [r1]
   10ed4:	cmp	r2, #45	; 0x2d
   10ed8:	bne	10f24 <cos@plt+0xac>
   10edc:	mov	r0, #1
   10ee0:	movw	r7, #28860	; 0x70bc
   10ee4:	movw	r6, #28892	; 0x70dc
   10ee8:	movt	r7, #2
   10eec:	movt	r6, #2
   10ef0:	mov	r4, r0
   10ef4:	mov	r9, r0
   10ef8:	mov	r8, #0
   10efc:	ldrb	r2, [r1, #1]
   10f00:	cmp	r2, #111	; 0x6f
   10f04:	beq	10f30 <cos@plt+0xb8>
   10f08:	cmp	r2, #118	; 0x76
   10f0c:	beq	10fe0 <cos@plt+0x168>
   10f10:	cmp	r2, #99	; 0x63
   10f14:	bne	11000 <cos@plt+0x188>
   10f18:	ldrb	r3, [r1, #2]
   10f1c:	cmp	r3, #0
   10f20:	beq	10fd4 <cos@plt+0x15c>
   10f24:	bl	10e88 <cos@plt+0x10>
   10f28:	mov	r0, #1
   10f2c:	bl	10db8 <exit@plt>
   10f30:	ldrb	r2, [r1, #2]
   10f34:	cmp	r2, #0
   10f38:	addeq	r3, r0, #1
   10f3c:	addne	r1, r1, #2
   10f40:	movweq	r0, #24864	; 0x6120
   10f44:	movwne	r0, #24864	; 0x6120
   10f48:	movteq	r0, #1
   10f4c:	ldreq	r1, [sl, r3, lsl #2]
   10f50:	movtne	r0, #1
   10f54:	addeq	r4, r4, #2
   10f58:	addne	r4, r4, #1
   10f5c:	bl	12cf0 <cos@plt+0x1e78>
   10f60:	mov	r8, r0
   10f64:	cmp	r5, r4
   10f68:	ble	10f80 <cos@plt+0x108>
   10f6c:	ldr	r1, [sl, r4, lsl #2]
   10f70:	mov	r0, r4
   10f74:	ldrb	r2, [r1]
   10f78:	cmp	r2, #45	; 0x2d
   10f7c:	beq	10efc <cos@plt+0x84>
   10f80:	cmp	r8, #0
   10f84:	beq	10f24 <cos@plt+0xac>
   10f88:	bl	11d44 <cos@plt+0xecc>
   10f8c:	cmp	r4, r5
   10f90:	mov	r7, r0
   10f94:	bge	10fc0 <cos@plt+0x148>
   10f98:	sub	r6, r4, #-1073741823	; 0xc0000001
   10f9c:	add	r6, sl, r6, lsl #2
   10fa0:	ldr	r0, [r6, #4]!
   10fa4:	mov	r1, r7
   10fa8:	bl	11208 <cos@plt+0x390>
   10fac:	cmp	r0, #0
   10fb0:	bne	10ff8 <cos@plt+0x180>
   10fb4:	add	r4, r4, #1
   10fb8:	cmp	r4, r5
   10fbc:	bne	10fa0 <cos@plt+0x128>
   10fc0:	mov	r0, r8
   10fc4:	mov	r1, r7
   10fc8:	bl	15978 <cos@plt+0x4b00>
   10fcc:	mov	r0, #0
   10fd0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10fd4:	str	r3, [r7]
   10fd8:	add	r4, r4, #1
   10fdc:	b	10f64 <cos@plt+0xec>
   10fe0:	ldrb	r3, [r1, #2]
   10fe4:	cmp	r3, #0
   10fe8:	bne	10f24 <cos@plt+0xac>
   10fec:	str	r9, [r6]
   10ff0:	add	r4, r4, #1
   10ff4:	b	10f64 <cos@plt+0xec>
   10ff8:	mov	r0, #1
   10ffc:	bl	10db8 <exit@plt>
   11000:	cmp	r2, #98	; 0x62
   11004:	bne	11020 <cos@plt+0x1a8>
   11008:	ldrb	r3, [r1, #2]
   1100c:	cmp	r3, #0
   11010:	bne	10f24 <cos@plt+0xac>
   11014:	str	r3, [r7, #4]
   11018:	add	r4, r4, #1
   1101c:	b	10f64 <cos@plt+0xec>
   11020:	cmp	r2, #114	; 0x72
   11024:	bne	11040 <cos@plt+0x1c8>
   11028:	ldrb	r3, [r1, #2]
   1102c:	cmp	r3, #0
   11030:	bne	10f24 <cos@plt+0xac>
   11034:	str	r3, [r7, #8]
   11038:	add	r4, r4, #1
   1103c:	b	10f64 <cos@plt+0xec>
   11040:	cmp	r2, #103	; 0x67
   11044:	bne	1107c <cos@plt+0x204>
   11048:	ldrb	r1, [r1, #2]
   1104c:	cmp	r1, #0
   11050:	bne	10f24 <cos@plt+0xac>
   11054:	add	r3, r4, #1
   11058:	cmp	r5, r3
   1105c:	ble	10f24 <cos@plt+0xac>
   11060:	add	r0, r0, #1
   11064:	mov	r2, #10
   11068:	add	r4, r4, #2
   1106c:	ldr	r0, [sl, r0, lsl #2]
   11070:	bl	10cb0 <strtol@plt>
   11074:	str	r0, [r7, #12]
   11078:	b	10f64 <cos@plt+0xec>
   1107c:	cmp	r2, #109	; 0x6d
   11080:	bne	110b8 <cos@plt+0x240>
   11084:	ldrb	r1, [r1, #2]
   11088:	cmp	r1, #0
   1108c:	bne	10f24 <cos@plt+0xac>
   11090:	add	r3, r4, #1
   11094:	cmp	r5, r3
   11098:	ble	10f24 <cos@plt+0xac>
   1109c:	add	r0, r0, #1
   110a0:	mov	r2, #10
   110a4:	add	r4, r4, #2
   110a8:	ldr	r0, [sl, r0, lsl #2]
   110ac:	bl	10cb0 <strtol@plt>
   110b0:	str	r0, [r7, #16]
   110b4:	b	10f64 <cos@plt+0xec>
   110b8:	cmp	r2, #45	; 0x2d
   110bc:	bne	10f24 <cos@plt+0xac>
   110c0:	ldrb	r3, [r1, #2]
   110c4:	cmp	r3, #0
   110c8:	bne	10f24 <cos@plt+0xac>
   110cc:	add	r4, r4, #1
   110d0:	b	10f80 <cos@plt+0x108>
   110d4:	mov	fp, #0
   110d8:	mov	lr, #0
   110dc:	pop	{r1}		; (ldr r1, [sp], #4)
   110e0:	mov	r2, sp
   110e4:	push	{r2}		; (str r2, [sp, #-4]!)
   110e8:	push	{r0}		; (str r0, [sp, #-4]!)
   110ec:	ldr	ip, [pc, #16]	; 11104 <cos@plt+0x28c>
   110f0:	push	{ip}		; (str ip, [sp, #-4]!)
   110f4:	ldr	r0, [pc, #12]	; 11108 <cos@plt+0x290>
   110f8:	ldr	r3, [pc, #12]	; 1110c <cos@plt+0x294>
   110fc:	bl	10da0 <__libc_start_main@plt>
   11100:	bl	10e54 <abort@plt>
   11104:	andeq	r6, r1, ip, lsr #1
   11108:			; <UNDEFINED> instruction: 0x00010eb8
   1110c:	andeq	r6, r1, r8, asr #32
   11110:	ldr	r3, [pc, #20]	; 1112c <cos@plt+0x2b4>
   11114:	ldr	r2, [pc, #20]	; 11130 <cos@plt+0x2b8>
   11118:	add	r3, pc, r3
   1111c:	ldr	r2, [r3, r2]
   11120:	cmp	r2, #0
   11124:	bxeq	lr
   11128:	b	10dac <__gmon_start__@plt>
   1112c:	andeq	r5, r1, r0, ror #29
   11130:	strheq	r0, [r0], -r4
   11134:	push	{r3, lr}
   11138:	movw	r0, #28880	; 0x70d0
   1113c:	ldr	r3, [pc, #36]	; 11168 <cos@plt+0x2f0>
   11140:	movt	r0, #2
   11144:	rsb	r3, r0, r3
   11148:	cmp	r3, #6
   1114c:	popls	{r3, pc}
   11150:	movw	r3, #0
   11154:	movt	r3, #0
   11158:	cmp	r3, #0
   1115c:	popeq	{r3, pc}
   11160:	blx	r3
   11164:	pop	{r3, pc}
   11168:	ldrdeq	r7, [r2], -r3
   1116c:	push	{r3, lr}
   11170:	movw	r0, #28880	; 0x70d0
   11174:	movw	r3, #28880	; 0x70d0
   11178:	movt	r0, #2
   1117c:	movt	r3, #2
   11180:	rsb	r3, r0, r3
   11184:	asr	r3, r3, #2
   11188:	add	r3, r3, r3, lsr #31
   1118c:	asrs	r1, r3, #1
   11190:	popeq	{r3, pc}
   11194:	movw	r2, #0
   11198:	movt	r2, #0
   1119c:	cmp	r2, #0
   111a0:	popeq	{r3, pc}
   111a4:	blx	r2
   111a8:	pop	{r3, pc}
   111ac:	push	{r4, lr}
   111b0:	movw	r4, #28888	; 0x70d8
   111b4:	movt	r4, #2
   111b8:	ldrb	r3, [r4]
   111bc:	cmp	r3, #0
   111c0:	popne	{r4, pc}
   111c4:	bl	11134 <cos@plt+0x2bc>
   111c8:	mov	r3, #1
   111cc:	strb	r3, [r4]
   111d0:	pop	{r4, pc}
   111d4:	movw	r0, #28396	; 0x6eec
   111d8:	movt	r0, #2
   111dc:	push	{r3, lr}
   111e0:	ldr	r3, [r0]
   111e4:	cmp	r3, #0
   111e8:	beq	11200 <cos@plt+0x388>
   111ec:	movw	r3, #0
   111f0:	movt	r3, #0
   111f4:	cmp	r3, #0
   111f8:	beq	11200 <cos@plt+0x388>
   111fc:	blx	r3
   11200:	pop	{r3, lr}
   11204:	b	1116c <cos@plt+0x2f4>
   11208:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1120c:	movw	r4, #28896	; 0x70e0
   11210:	movt	r4, #2
   11214:	movw	ip, #28880	; 0x70d0
   11218:	movt	ip, #2
   1121c:	sub	sp, sp, #84	; 0x54
   11220:	ldr	r3, [r4]
   11224:	mov	r6, r0
   11228:	ldr	r2, [ip]
   1122c:	mov	r9, r1
   11230:	cmp	r3, #0
   11234:	str	ip, [sp, #40]	; 0x28
   11238:	str	r2, [sp, #76]	; 0x4c
   1123c:	beq	11868 <cos@plt+0x9f0>
   11240:	ldr	r0, [r4, #4]
   11244:	mov	r1, r6
   11248:	mov	r2, #0
   1124c:	add	r3, sp, #64	; 0x40
   11250:	bl	10d40 <FT_New_Face@plt>
   11254:	subs	r7, r0, #0
   11258:	bne	11b84 <cos@plt+0xd0c>
   1125c:	ldr	r0, [sp, #64]	; 0x40
   11260:	bl	13608 <cos@plt+0x2790>
   11264:	subs	r5, r0, #0
   11268:	beq	11898 <cos@plt+0xa20>
   1126c:	movw	r1, #24904	; 0x6148
   11270:	movt	r1, #1
   11274:	bl	10d58 <strcasecmp@plt>
   11278:	cmp	r0, #0
   1127c:	bne	11884 <cos@plt+0xa0c>
   11280:	mov	r4, r0
   11284:	mov	r5, r0
   11288:	mov	fp, r0
   1128c:	movw	ip, #28892	; 0x70dc
   11290:	movt	ip, #2
   11294:	str	ip, [sp, #48]	; 0x30
   11298:	ldr	r3, [ip]
   1129c:	cmp	r3, #0
   112a0:	beq	112fc <cos@plt+0x484>
   112a4:	ldr	r2, [sp, #64]	; 0x40
   112a8:	movw	r3, #28884	; 0x70d4
   112ac:	movt	r3, #2
   112b0:	movw	ip, #25344	; 0x6300
   112b4:	cmp	fp, #0
   112b8:	movt	ip, #1
   112bc:	ldr	r0, [r3]
   112c0:	mov	r3, r6
   112c4:	ldr	lr, [r2, #20]
   112c8:	movw	r1, #24868	; 0x6124
   112cc:	ldr	r6, [r2, #24]
   112d0:	movt	r1, #1
   112d4:	ldr	r7, [r2, #28]
   112d8:	moveq	r1, ip
   112dc:	movw	r2, #24944	; 0x6170
   112e0:	str	r1, [sp, #12]
   112e4:	str	lr, [sp]
   112e8:	movt	r2, #1
   112ec:	str	r6, [sp, #4]
   112f0:	mov	r1, #1
   112f4:	str	r7, [sp, #8]
   112f8:	bl	10df4 <__fprintf_chk@plt>
   112fc:	ldr	r3, [r9]
   11300:	ldr	r0, [sp, #64]	; 0x40
   11304:	cmp	r3, #0
   11308:	bne	11644 <cos@plt+0x7cc>
   1130c:	ldr	r6, [r0, #24]
   11310:	cmp	r6, #0
   11314:	beq	11644 <cos@plt+0x7cc>
   11318:	ldr	r7, [r0, #20]
   1131c:	cmp	r7, #0
   11320:	beq	11644 <cos@plt+0x7cc>
   11324:	movw	r1, #24968	; 0x6188
   11328:	mov	r0, r6
   1132c:	movt	r1, #1
   11330:	bl	10ca4 <strcmp@plt>
   11334:	mov	r1, r7
   11338:	cmp	r0, #0
   1133c:	bne	11a50 <cos@plt+0xbd8>
   11340:	movw	r0, #24864	; 0x6120
   11344:	movt	r0, #1
   11348:	bl	12cf0 <cos@plt+0x1e78>
   1134c:	mov	r6, r0
   11350:	ldr	r3, [sp, #64]	; 0x40
   11354:	ldr	r2, [r3, #28]
   11358:	cmp	r2, #0
   1135c:	ble	11b6c <cos@plt+0xcf4>
   11360:	ldr	r3, [r3, #32]
   11364:	ldrsh	r2, [r3, #2]
   11368:	ldrsh	r3, [r3]
   1136c:	cmp	r2, r3
   11370:	beq	11b2c <cos@plt+0xcb4>
   11374:	movw	r0, #25024	; 0x61c0
   11378:	mov	r1, r6
   1137c:	movt	r0, #1
   11380:	bl	12cf0 <cos@plt+0x1e78>
   11384:	str	r0, [sp, #36]	; 0x24
   11388:	mov	r0, #120	; 0x78
   1138c:	bl	10d94 <malloc@plt>
   11390:	cmp	r0, #0
   11394:	str	r0, [r9, #4]
   11398:	beq	11ca4 <cos@plt+0xe2c>
   1139c:	movw	r1, #25080	; 0x61f8
   113a0:	ldr	r0, [sp, #64]	; 0x40
   113a4:	movt	r1, #1
   113a8:	add	r2, sp, #68	; 0x44
   113ac:	bl	10e60 <FT_Get_BDF_Property@plt>
   113b0:	cmp	r0, #0
   113b4:	bne	11a20 <cos@plt+0xba8>
   113b8:	ldr	r3, [sp, #68]	; 0x44
   113bc:	cmp	r3, #1
   113c0:	beq	11bf0 <cos@plt+0xd78>
   113c4:	mov	r1, #36	; 0x24
   113c8:	mov	r2, r0
   113cc:	str	r1, [sp, #52]	; 0x34
   113d0:	mov	r3, #60	; 0x3c
   113d4:	mov	sl, #5
   113d8:	mov	r1, #12
   113dc:	mov	ip, #48	; 0x30
   113e0:	str	r0, [sp, #60]	; 0x3c
   113e4:	str	ip, [sp, #44]	; 0x2c
   113e8:	mov	ip, #24
   113ec:	str	ip, [sp, #56]	; 0x38
   113f0:	ldr	lr, [sp, #64]	; 0x40
   113f4:	mov	ip, #1
   113f8:	ldr	r0, [r9, #4]
   113fc:	ldr	r7, [lr, #20]
   11400:	add	r8, r0, r2
   11404:	str	ip, [r0, r2]
   11408:	str	r3, [sp, #28]
   1140c:	mov	r0, r7
   11410:	str	r1, [sp, #32]
   11414:	bl	10dd0 <strlen@plt>
   11418:	lsl	r2, r0, #1
   1141c:	mov	r0, r7
   11420:	str	r2, [r8, #4]
   11424:	bl	12da4 <cos@plt+0x1f2c>
   11428:	ldr	r2, [sp, #64]	; 0x40
   1142c:	ldr	ip, [r9, #4]
   11430:	mov	lr, #2
   11434:	ldr	r1, [sp, #32]
   11438:	ldr	r2, [r2, #24]
   1143c:	add	r7, ip, r1
   11440:	str	r0, [r8, #8]
   11444:	mov	r0, r2
   11448:	str	lr, [ip, r1]
   1144c:	str	r2, [sp, #32]
   11450:	bl	10dd0 <strlen@plt>
   11454:	ldr	r2, [sp, #32]
   11458:	lsl	r1, r0, #1
   1145c:	mov	r0, r2
   11460:	str	r1, [r7, #4]
   11464:	bl	12da4 <cos@plt+0x1f2c>
   11468:	ldr	r2, [r9, #4]
   1146c:	ldr	ip, [sp, #56]	; 0x38
   11470:	mov	r1, #3
   11474:	add	r8, r2, ip
   11478:	str	r0, [r7, #8]
   1147c:	str	r1, [r2, ip]
   11480:	ldr	r0, [sp, #36]	; 0x24
   11484:	bl	10dd0 <strlen@plt>
   11488:	lsl	r2, r0, #1
   1148c:	ldr	r0, [sp, #36]	; 0x24
   11490:	str	r2, [r8, #4]
   11494:	bl	12da4 <cos@plt+0x1f2c>
   11498:	ldr	r2, [r9, #4]
   1149c:	ldr	ip, [sp, #52]	; 0x34
   114a0:	mov	r1, #4
   114a4:	add	r7, r2, ip
   114a8:	str	r0, [r8, #8]
   114ac:	mov	r0, r6
   114b0:	str	r1, [r2, ip]
   114b4:	bl	10dd0 <strlen@plt>
   114b8:	lsl	r2, r0, #1
   114bc:	mov	r0, r6
   114c0:	str	r2, [r7, #4]
   114c4:	bl	12da4 <cos@plt+0x1f2c>
   114c8:	ldr	r2, [r9, #4]
   114cc:	ldr	lr, [sp, #44]	; 0x2c
   114d0:	mov	ip, #5
   114d4:	mov	r1, #22
   114d8:	add	r6, r2, lr
   114dc:	str	r0, [r7, #8]
   114e0:	movw	r0, #25092	; 0x6204
   114e4:	str	ip, [r2, lr]
   114e8:	movt	r0, #1
   114ec:	str	r1, [r6, #4]
   114f0:	bl	12da4 <cos@plt+0x1f2c>
   114f4:	movw	r1, #25104	; 0x6210
   114f8:	add	r2, sp, #68	; 0x44
   114fc:	movt	r1, #1
   11500:	str	r0, [r6, #8]
   11504:	ldr	r0, [sp, #64]	; 0x40
   11508:	bl	10e60 <FT_Get_BDF_Property@plt>
   1150c:	ldr	r3, [sp, #28]
   11510:	cmp	r0, #0
   11514:	bne	11524 <cos@plt+0x6ac>
   11518:	ldr	r2, [sp, #68]	; 0x44
   1151c:	cmp	r2, #1
   11520:	beq	11bac <cos@plt+0xd34>
   11524:	ldr	r2, [r9, #4]
   11528:	mov	ip, #10
   1152c:	mov	r1, #54	; 0x36
   11530:	movw	r0, #25112	; 0x6218
   11534:	add	r6, r2, r3
   11538:	movt	r0, #1
   1153c:	str	ip, [r2, r3]
   11540:	add	sl, sl, #1
   11544:	str	r1, [r6, #4]
   11548:	bl	12da4 <cos@plt+0x1f2c>
   1154c:	str	r0, [r6, #8]
   11550:	str	sl, [r9]
   11554:	ldr	r0, [sp, #64]	; 0x40
   11558:	bl	13550 <cos@plt+0x26d8>
   1155c:	cmp	fp, #0
   11560:	movne	r3, #4
   11564:	moveq	r3, #0
   11568:	orr	r3, r3, r0
   1156c:	ldr	r0, [sp, #64]	; 0x40
   11570:	str	r3, [r9, #8]
   11574:	bl	131cc <cos@plt+0x2354>
   11578:	str	r0, [r9, #12]
   1157c:	ldr	r0, [sp, #64]	; 0x40
   11580:	bl	1330c <cos@plt+0x2494>
   11584:	str	r0, [r9, #16]
   11588:	ldr	r0, [sp, #64]	; 0x40
   1158c:	bl	12ed8 <cos@plt+0x2060>
   11590:	str	r0, [r9, #32]
   11594:	ldr	r0, [sp, #64]	; 0x40
   11598:	bl	13468 <cos@plt+0x25f0>
   1159c:	movw	r1, #25144	; 0x6238
   115a0:	add	r2, sp, #68	; 0x44
   115a4:	movt	r1, #1
   115a8:	str	r0, [r9, #20]
   115ac:	ldr	r0, [sp, #64]	; 0x40
   115b0:	bl	10e60 <FT_Get_BDF_Property@plt>
   115b4:	cmp	r0, #0
   115b8:	ldr	r0, [sp, #64]	; 0x40
   115bc:	bne	115cc <cos@plt+0x754>
   115c0:	ldr	r3, [sp, #68]	; 0x44
   115c4:	cmp	r3, #2
   115c8:	beq	11b58 <cos@plt+0xce0>
   115cc:	vmov.f64	d5, #248	; 0xbfc00000 -1.5
   115d0:	ldr	r3, [r0, #32]
   115d4:	vldr	d7, [pc, #948]	; 11990 <cos@plt+0xb18>
   115d8:	ldrsh	r3, [r3]
   115dc:	add	r2, sp, #68	; 0x44
   115e0:	movw	r1, #25164	; 0x624c
   115e4:	movt	r1, #1
   115e8:	vmov	s12, r3
   115ec:	vcvt.f64.s32	d6, s12
   115f0:	vdiv.f64	d6, d5, d6
   115f4:	vmul.f64	d7, d6, d7
   115f8:	vcvt.s32.f64	s14, d7
   115fc:	vstr	s14, [r9, #24]
   11600:	bl	10e60 <FT_Get_BDF_Property@plt>
   11604:	cmp	r0, #0
   11608:	ldr	r0, [sp, #64]	; 0x40
   1160c:	bne	1161c <cos@plt+0x7a4>
   11610:	ldr	r3, [sp, #68]	; 0x44
   11614:	cmp	r3, #2
   11618:	beq	11b44 <cos@plt+0xccc>
   1161c:	vmov.f64	d5, #112	; 0x3f800000  1.0
   11620:	ldr	r3, [r0, #32]
   11624:	vldr	d7, [pc, #868]	; 11990 <cos@plt+0xb18>
   11628:	ldrsh	r3, [r3]
   1162c:	vmov	s12, r3
   11630:	vcvt.f64.s32	d6, s12
   11634:	vdiv.f64	d6, d5, d6
   11638:	vmul.f64	d7, d6, d7
   1163c:	vcvt.s32.f64	s14, d7
   11640:	vstr	s14, [r9, #28]
   11644:	ldr	r3, [r0, #28]
   11648:	cmp	r3, #0
   1164c:	beq	11c7c <cos@plt+0xe04>
   11650:	eor	r1, fp, #1
   11654:	cmp	r5, #0
   11658:	movne	r1, #0
   1165c:	andeq	r1, r1, #1
   11660:	cmp	r1, #0
   11664:	movwne	r1, #26979	; 0x6963
   11668:	movtne	r1, #30062	; 0x756e
   1166c:	bl	10d88 <FT_Select_Charmap@plt>
   11670:	cmp	r0, #0
   11674:	mov	r3, r0
   11678:	bne	11c58 <cos@plt+0xde0>
   1167c:	ldr	r0, [sp, #64]	; 0x40
   11680:	ldr	r2, [r0, #28]
   11684:	cmp	r2, #0
   11688:	ble	11900 <cos@plt+0xa88>
   1168c:	movw	sl, #28884	; 0x70d4
   11690:	movw	r7, #28860	; 0x70bc
   11694:	movt	sl, #2
   11698:	movt	r7, #2
   1169c:	str	r3, [sp, #36]	; 0x24
   116a0:	str	r3, [sp, #44]	; 0x2c
   116a4:	str	r9, [sp, #52]	; 0x34
   116a8:	ldr	ip, [sp, #48]	; 0x30
   116ac:	ldr	r3, [ip]
   116b0:	cmp	r3, #0
   116b4:	bne	119dc <cos@plt+0xb64>
   116b8:	ldr	r3, [r0, #32]
   116bc:	ldr	ip, [sp, #36]	; 0x24
   116c0:	add	r3, r3, ip
   116c4:	ldr	r1, [r3, #8]
   116c8:	ldr	r2, [r3, #12]
   116cc:	asr	r1, r1, #6
   116d0:	asr	r2, r2, #6
   116d4:	bl	10cd4 <FT_Set_Pixel_Sizes@plt>
   116d8:	subs	fp, r0, #0
   116dc:	bne	11adc <cos@plt+0xc64>
   116e0:	ldr	r3, [sp, #64]	; 0x40
   116e4:	ldr	ip, [sp, #36]	; 0x24
   116e8:	ldr	r0, [sp, #52]	; 0x34
   116ec:	ldr	r3, [r3, #32]
   116f0:	add	r3, r3, ip
   116f4:	ldr	r1, [r3, #8]
   116f8:	ldr	r2, [r3, #12]
   116fc:	asr	r1, r1, #6
   11700:	asr	r2, r2, #6
   11704:	bl	11dac <cos@plt+0xf34>
   11708:	subs	r6, r0, #0
   1170c:	bne	11720 <cos@plt+0x8a8>
   11710:	b	11b04 <cos@plt+0xc8c>
   11714:	add	fp, fp, #1
   11718:	cmp	fp, #65536	; 0x10000
   1171c:	beq	118d0 <cos@plt+0xa58>
   11720:	cmp	r5, #0
   11724:	moveq	r0, fp
   11728:	beq	1173c <cos@plt+0x8c4>
   1172c:	ldr	r3, [r4]
   11730:	mov	r0, fp
   11734:	ldr	r1, [r4, #4]
   11738:	blx	r3
   1173c:	adds	r8, fp, #0
   11740:	movne	r8, #1
   11744:	cmp	r0, #0
   11748:	movgt	r3, #0
   1174c:	andle	r3, r8, #1
   11750:	cmp	r3, #0
   11754:	bne	11714 <cos@plt+0x89c>
   11758:	mov	r1, r0
   1175c:	ldr	r0, [sp, #64]	; 0x40
   11760:	bl	10e0c <FT_Get_Char_Index@plt>
   11764:	cmp	r0, #0
   11768:	movne	r8, #0
   1176c:	andeq	r8, r8, #1
   11770:	mov	r9, r0
   11774:	cmp	r8, #0
   11778:	bne	11714 <cos@plt+0x89c>
   1177c:	ldr	r0, [sp, #64]	; 0x40
   11780:	mov	r1, r9
   11784:	movw	r2, #4100	; 0x1004
   11788:	bl	10cbc <FT_Load_Glyph@plt>
   1178c:	cmp	r0, #0
   11790:	bne	118a8 <cos@plt+0xa30>
   11794:	ldr	r3, [sp, #64]	; 0x40
   11798:	ldr	ip, [r3, #84]	; 0x54
   1179c:	ldr	r3, [ip, #40]	; 0x28
   117a0:	cmn	r3, #63	; 0x3f
   117a4:	addge	r3, r3, #63	; 0x3f
   117a8:	asrge	r2, r3, #6
   117ac:	bge	117c8 <cos@plt+0x950>
   117b0:	rsb	r3, r3, #0
   117b4:	add	r2, r3, #63	; 0x3f
   117b8:	cmp	r3, #0
   117bc:	movlt	r3, r2
   117c0:	asr	r2, r3, #6
   117c4:	rsb	r2, r2, #0
   117c8:	ldr	r3, [ip, #32]
   117cc:	cmp	r3, #0
   117d0:	asrge	r3, r3, #6
   117d4:	blt	11998 <cos@plt+0xb20>
   117d8:	ldr	r1, [ip, #36]	; 0x24
   117dc:	cmp	r1, #0
   117e0:	asrge	r1, r1, #6
   117e4:	blt	119c0 <cos@plt+0xb48>
   117e8:	str	r1, [sp]
   117ec:	mov	r0, r6
   117f0:	ldr	r1, [ip, #80]	; 0x50
   117f4:	ldr	lr, [r7]
   117f8:	str	r1, [sp, #4]
   117fc:	mov	r1, fp
   11800:	ldr	r8, [ip, #76]	; 0x4c
   11804:	str	r8, [sp, #8]
   11808:	ldr	r8, [ip, #84]	; 0x54
   1180c:	str	r8, [sp, #12]
   11810:	ldr	ip, [ip, #88]	; 0x58
   11814:	str	lr, [sp, #20]
   11818:	str	ip, [sp, #16]
   1181c:	bl	11e78 <cos@plt+0x1000>
   11820:	cmp	r0, #0
   11824:	bne	11714 <cos@plt+0x89c>
   11828:	movw	r3, #28884	; 0x70d4
   1182c:	movt	r3, #2
   11830:	movw	r0, #25348	; 0x6304
   11834:	mov	r1, #1
   11838:	ldr	r3, [r3]
   1183c:	movt	r0, #1
   11840:	mov	r2, #24
   11844:	bl	10d7c <fwrite@plt>
   11848:	mvn	r0, #0
   1184c:	ldr	ip, [sp, #40]	; 0x28
   11850:	ldr	r2, [sp, #76]	; 0x4c
   11854:	ldr	r3, [ip]
   11858:	cmp	r2, r3
   1185c:	bne	11ccc <cos@plt+0xe54>
   11860:	add	sp, sp, #84	; 0x54
   11864:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11868:	add	r0, r4, #4
   1186c:	bl	10d4c <FT_Init_FreeType@plt>
   11870:	cmp	r0, #0
   11874:	moveq	r3, #1
   11878:	streq	r3, [r4]
   1187c:	beq	11240 <cos@plt+0x3c8>
   11880:	b	1184c <cos@plt+0x9d4>
   11884:	movw	r3, #28868	; 0x70c4
   11888:	movt	r3, #2
   1188c:	ldr	r3, [r3]
   11890:	cmp	r3, #0
   11894:	bne	11a68 <cos@plt+0xbf0>
   11898:	mov	r4, #0
   1189c:	mov	fp, #1
   118a0:	mov	r5, r4
   118a4:	b	1128c <cos@plt+0x414>
   118a8:	ldr	r0, [sl]
   118ac:	mov	r3, fp
   118b0:	movw	r2, #25308	; 0x62dc
   118b4:	str	r9, [sp]
   118b8:	movt	r2, #1
   118bc:	mov	r1, #1
   118c0:	add	fp, fp, #1
   118c4:	bl	10df4 <__fprintf_chk@plt>
   118c8:	cmp	fp, #65536	; 0x10000
   118cc:	bne	11720 <cos@plt+0x8a8>
   118d0:	ldr	ip, [sp, #44]	; 0x2c
   118d4:	ldr	r0, [sp, #64]	; 0x40
   118d8:	add	ip, ip, #1
   118dc:	str	ip, [sp, #44]	; 0x2c
   118e0:	ldr	ip, [sp, #36]	; 0x24
   118e4:	ldr	r3, [r0, #28]
   118e8:	add	ip, ip, #16
   118ec:	str	ip, [sp, #36]	; 0x24
   118f0:	ldr	ip, [sp, #44]	; 0x2c
   118f4:	cmp	r3, ip
   118f8:	bgt	116a8 <cos@plt+0x830>
   118fc:	ldr	r9, [sp, #52]	; 0x34
   11900:	bl	10d1c <FT_Done_Face@plt>
   11904:	mov	r6, #0
   11908:	movw	sl, #28884	; 0x70d4
   1190c:	movt	sl, #2
   11910:	mov	r8, r6
   11914:	ldr	r4, [r9, #36]	; 0x24
   11918:	cmp	r4, #0
   1191c:	beq	11ac8 <cos@plt+0xc50>
   11920:	asr	r5, r8, #7
   11924:	and	r7, r8, #127	; 0x7f
   11928:	mov	r2, #0
   1192c:	lsl	r5, r5, #2
   11930:	lsl	r7, r7, #2
   11934:	b	11958 <cos@plt+0xae0>
   11938:	ldr	r3, [r3, r7]
   1193c:	cmp	r3, #0
   11940:	beq	11968 <cos@plt+0xaf0>
   11944:	mov	r2, #1
   11948:	str	r6, [r3]
   1194c:	ldr	r4, [r4, #12]
   11950:	cmp	r4, #0
   11954:	beq	11ac0 <cos@plt+0xc48>
   11958:	ldr	r3, [r4, #8]
   1195c:	ldr	r3, [r3, r5]
   11960:	cmp	r3, #0
   11964:	bne	11938 <cos@plt+0xac0>
   11968:	cmp	r8, #0
   1196c:	bne	1194c <cos@plt+0xad4>
   11970:	mov	r2, #44	; 0x2c
   11974:	movw	r0, #25376	; 0x6320
   11978:	mov	r1, #1
   1197c:	movt	r0, #1
   11980:	ldr	r3, [sl]
   11984:	bl	10d7c <fwrite@plt>
   11988:	mov	r2, #1
   1198c:	b	1194c <cos@plt+0xad4>
   11990:	andeq	r0, r0, r0
   11994:	rscsmi	r0, r0, r0
   11998:	rsb	r3, r3, #63	; 0x3f
   1199c:	add	r1, r3, #63	; 0x3f
   119a0:	cmp	r3, #0
   119a4:	movlt	r3, r1
   119a8:	ldr	r1, [ip, #36]	; 0x24
   119ac:	asr	r3, r3, #6
   119b0:	cmp	r1, #0
   119b4:	rsb	r3, r3, #0
   119b8:	asrge	r1, r1, #6
   119bc:	bge	117e8 <cos@plt+0x970>
   119c0:	rsb	r1, r1, #63	; 0x3f
   119c4:	add	r0, r1, #63	; 0x3f
   119c8:	cmp	r1, #0
   119cc:	movlt	r1, r0
   119d0:	asr	r1, r1, #6
   119d4:	rsb	r1, r1, #0
   119d8:	b	117e8 <cos@plt+0x970>
   119dc:	ldr	ip, [r0, #32]
   119e0:	movw	r2, #25244	; 0x629c
   119e4:	ldr	lr, [sp, #36]	; 0x24
   119e8:	movt	r2, #1
   119ec:	ldr	r0, [sl]
   119f0:	mov	r1, #1
   119f4:	add	ip, ip, lr
   119f8:	ldr	r3, [sp, #44]	; 0x2c
   119fc:	ldr	lr, [ip, #8]
   11a00:	asr	lr, lr, #6
   11a04:	str	lr, [sp]
   11a08:	ldr	ip, [ip, #12]
   11a0c:	asr	ip, ip, #6
   11a10:	str	ip, [sp, #4]
   11a14:	bl	10df4 <__fprintf_chk@plt>
   11a18:	ldr	r0, [sp, #64]	; 0x40
   11a1c:	b	116b8 <cos@plt+0x840>
   11a20:	mov	r1, #48	; 0x30
   11a24:	mov	r2, #0
   11a28:	str	r1, [sp, #44]	; 0x2c
   11a2c:	mov	ip, #36	; 0x24
   11a30:	mov	r1, #24
   11a34:	mov	r3, #60	; 0x3c
   11a38:	str	r1, [sp, #56]	; 0x38
   11a3c:	mov	sl, #5
   11a40:	str	r2, [sp, #60]	; 0x3c
   11a44:	mov	r1, #12
   11a48:	str	ip, [sp, #52]	; 0x34
   11a4c:	b	113f0 <cos@plt+0x578>
   11a50:	mov	r2, r6
   11a54:	movw	r0, #24976	; 0x6190
   11a58:	movt	r0, #1
   11a5c:	bl	12cf0 <cos@plt+0x1e78>
   11a60:	mov	r6, r0
   11a64:	b	11350 <cos@plt+0x4d8>
   11a68:	mov	r0, r5
   11a6c:	str	r7, [sp]
   11a70:	mov	r1, #1
   11a74:	mov	r2, r7
   11a78:	mov	r3, r7
   11a7c:	bl	10cf8 <FontEncMapFind@plt>
   11a80:	subs	r5, r0, #0
   11a84:	beq	11898 <cos@plt+0xa20>
   11a88:	bl	10d70 <FontMapReverse@plt>
   11a8c:	subs	r4, r0, #0
   11a90:	movne	fp, r7
   11a94:	bne	1128c <cos@plt+0x414>
   11a98:	movw	r3, #28884	; 0x70d4
   11a9c:	movt	r3, #2
   11aa0:	movw	r0, #24916	; 0x6154
   11aa4:	mov	r1, #1
   11aa8:	ldr	r3, [r3]
   11aac:	movt	r0, #1
   11ab0:	mov	r2, #26
   11ab4:	bl	10d7c <fwrite@plt>
   11ab8:	mvn	r0, #0
   11abc:	b	1184c <cos@plt+0x9d4>
   11ac0:	cmp	r2, #0
   11ac4:	addne	r6, r6, #1
   11ac8:	add	r8, r8, #1
   11acc:	cmp	r8, #65536	; 0x10000
   11ad0:	bne	11914 <cos@plt+0xa9c>
   11ad4:	mov	r0, #0
   11ad8:	b	1184c <cos@plt+0x9d4>
   11adc:	movw	r3, #28884	; 0x70d4
   11ae0:	movt	r3, #2
   11ae4:	movw	r0, #25260	; 0x62ac
   11ae8:	mov	r1, #1
   11aec:	ldr	r3, [r3]
   11af0:	movt	r0, #1
   11af4:	mov	r2, #19
   11af8:	bl	10d7c <fwrite@plt>
   11afc:	mvn	r0, #0
   11b00:	b	1184c <cos@plt+0x9d4>
   11b04:	movw	r3, #28884	; 0x70d4
   11b08:	movt	r3, #2
   11b0c:	movw	r0, #25280	; 0x62c0
   11b10:	mov	r1, #1
   11b14:	ldr	r3, [r3]
   11b18:	movt	r0, #1
   11b1c:	mov	r2, #26
   11b20:	bl	10d7c <fwrite@plt>
   11b24:	mvn	r0, #0
   11b28:	b	1184c <cos@plt+0x9d4>
   11b2c:	movw	r0, #25000	; 0x61a8
   11b30:	mov	r1, r6
   11b34:	movt	r0, #1
   11b38:	bl	12cf0 <cos@plt+0x1e78>
   11b3c:	str	r0, [sp, #36]	; 0x24
   11b40:	b	11388 <cos@plt+0x510>
   11b44:	vldr	s13, [sp, #72]	; 0x48
   11b48:	vldr	d7, [pc, #-448]	; 11990 <cos@plt+0xb18>
   11b4c:	ldr	r3, [r0, #32]
   11b50:	vcvt.f64.s32	d5, s13
   11b54:	b	11628 <cos@plt+0x7b0>
   11b58:	vldr	s13, [sp, #72]	; 0x48
   11b5c:	vldr	d7, [pc, #-468]	; 11990 <cos@plt+0xb18>
   11b60:	ldr	r3, [r0, #32]
   11b64:	vcvt.f64.s32	d5, s13
   11b68:	b	115d8 <cos@plt+0x760>
   11b6c:	movw	r0, #24984	; 0x6198
   11b70:	mov	r1, r6
   11b74:	movt	r0, #1
   11b78:	bl	12cf0 <cos@plt+0x1e78>
   11b7c:	str	r0, [sp, #36]	; 0x24
   11b80:	b	11388 <cos@plt+0x510>
   11b84:	movw	r1, #28884	; 0x70d4
   11b88:	movt	r1, #2
   11b8c:	mov	r3, r6
   11b90:	movw	r2, #24880	; 0x6130
   11b94:	ldr	r0, [r1]
   11b98:	movt	r2, #1
   11b9c:	mov	r1, #1
   11ba0:	bl	10df4 <__fprintf_chk@plt>
   11ba4:	mvn	r0, #0
   11ba8:	b	1184c <cos@plt+0x9d4>
   11bac:	ldr	r2, [r9, #4]
   11bb0:	mov	r1, #8
   11bb4:	ldr	ip, [sp, #60]	; 0x3c
   11bb8:	add	r6, r2, r3
   11bbc:	str	r1, [r2, r3]
   11bc0:	add	sl, ip, #6
   11bc4:	ldr	r7, [sp, #72]	; 0x48
   11bc8:	mov	r0, r7
   11bcc:	bl	10dd0 <strlen@plt>
   11bd0:	lsl	r3, r0, #1
   11bd4:	mov	r0, r7
   11bd8:	str	r3, [r6, #4]
   11bdc:	bl	12da4 <cos@plt+0x1f2c>
   11be0:	add	r3, sl, sl, lsl #1
   11be4:	lsl	r3, r3, #2
   11be8:	str	r0, [r6, #8]
   11bec:	b	11524 <cos@plt+0x6ac>
   11bf0:	ldr	r7, [r9, #4]
   11bf4:	mov	r2, #48	; 0x30
   11bf8:	mov	ip, #36	; 0x24
   11bfc:	str	r3, [sp, #60]	; 0x3c
   11c00:	mov	r1, #60	; 0x3c
   11c04:	mov	r3, #72	; 0x48
   11c08:	str	r0, [r7]
   11c0c:	mov	sl, #6
   11c10:	ldr	r8, [sp, #72]	; 0x48
   11c14:	str	r3, [sp, #28]
   11c18:	str	r1, [sp, #44]	; 0x2c
   11c1c:	mov	r1, #24
   11c20:	mov	r0, r8
   11c24:	str	r1, [sp, #32]
   11c28:	str	r2, [sp, #52]	; 0x34
   11c2c:	str	ip, [sp, #56]	; 0x38
   11c30:	bl	10dd0 <strlen@plt>
   11c34:	lsl	r2, r0, #1
   11c38:	mov	r0, r8
   11c3c:	str	r2, [r7, #4]
   11c40:	bl	12da4 <cos@plt+0x1f2c>
   11c44:	mov	r2, #12
   11c48:	ldr	r1, [sp, #32]
   11c4c:	ldr	r3, [sp, #28]
   11c50:	str	r0, [r7, #8]
   11c54:	b	113f0 <cos@plt+0x578>
   11c58:	movw	r1, #28884	; 0x70d4
   11c5c:	movt	r1, #2
   11c60:	movw	r2, #25208	; 0x6278
   11c64:	movt	r2, #1
   11c68:	ldr	r0, [r1]
   11c6c:	mov	r1, #1
   11c70:	bl	10df4 <__fprintf_chk@plt>
   11c74:	mvn	r0, #0
   11c78:	b	1184c <cos@plt+0x9d4>
   11c7c:	movw	r3, #28884	; 0x70d4
   11c80:	movt	r3, #2
   11c84:	movw	r0, #25184	; 0x6260
   11c88:	mov	r1, #1
   11c8c:	ldr	r3, [r3]
   11c90:	movt	r0, #1
   11c94:	mov	r2, #20
   11c98:	bl	10d7c <fwrite@plt>
   11c9c:	mvn	r0, #0
   11ca0:	b	1184c <cos@plt+0x9d4>
   11ca4:	movw	r3, #28884	; 0x70d4
   11ca8:	movt	r3, #2
   11cac:	movw	r0, #25052	; 0x61dc
   11cb0:	mov	r1, #1
   11cb4:	ldr	r3, [r3]
   11cb8:	movt	r0, #1
   11cbc:	mov	r2, #25
   11cc0:	bl	10d7c <fwrite@plt>
   11cc4:	mvn	r0, #0
   11cc8:	b	1184c <cos@plt+0x9d4>
   11ccc:	bl	10d28 <__stack_chk_fail@plt>
   11cd0:	ldr	r3, [r0, #36]	; 0x24
   11cd4:	cmp	r3, #0
   11cd8:	beq	11d3c <cos@plt+0xec4>
   11cdc:	asr	r2, r1, #31
   11ce0:	cmp	r1, #0
   11ce4:	add	ip, r1, #127	; 0x7f
   11ce8:	lsr	r2, r2, #25
   11cec:	movge	ip, r1
   11cf0:	add	r0, r1, r2
   11cf4:	asr	ip, ip, #7
   11cf8:	and	r0, r0, #127	; 0x7f
   11cfc:	rsb	r0, r2, r0
   11d00:	lsl	r1, ip, #2
   11d04:	lsl	r0, r0, #2
   11d08:	b	11d18 <cos@plt+0xea0>
   11d0c:	ldr	r3, [r3, #12]
   11d10:	cmp	r3, #0
   11d14:	beq	11d3c <cos@plt+0xec4>
   11d18:	ldr	r2, [r3, #8]
   11d1c:	ldr	r2, [r2, r1]
   11d20:	cmp	r2, #0
   11d24:	beq	11d0c <cos@plt+0xe94>
   11d28:	ldr	r2, [r2, r0]
   11d2c:	cmp	r2, #0
   11d30:	beq	11d0c <cos@plt+0xe94>
   11d34:	ldr	r0, [r2]
   11d38:	bx	lr
   11d3c:	mvn	r0, #0
   11d40:	bx	lr
   11d44:	push	{r3, r4, r5, lr}
   11d48:	mov	r0, #40	; 0x28
   11d4c:	bl	10d94 <malloc@plt>
   11d50:	subs	r4, r0, #0
   11d54:	beq	11da4 <cos@plt+0xf2c>
   11d58:	mov	r3, #0
   11d5c:	mov	r1, #500	; 0x1f4
   11d60:	mov	r5, r3
   11d64:	mov	r2, #5
   11d68:	movt	r3, #65535	; 0xffff
   11d6c:	str	r5, [r4]
   11d70:	str	r3, [r4, #24]
   11d74:	movw	r0, #25424	; 0x6350
   11d78:	mov	r3, #65536	; 0x10000
   11d7c:	str	r5, [r4, #4]
   11d80:	str	r5, [r4, #8]
   11d84:	movt	r0, #1
   11d88:	str	r5, [r4, #20]
   11d8c:	str	r1, [r4, #12]
   11d90:	str	r2, [r4, #16]
   11d94:	str	r3, [r4, #28]
   11d98:	bl	12df8 <cos@plt+0x1f80>
   11d9c:	str	r5, [r4, #36]	; 0x24
   11da0:	str	r0, [r4, #32]
   11da4:	mov	r0, r4
   11da8:	pop	{r3, r4, r5, pc}
   11dac:	push	{r4, r5, r6, r7, r8, lr}
   11db0:	mov	r8, r0
   11db4:	ldr	r4, [r0, #36]	; 0x24
   11db8:	mov	r5, r1
   11dbc:	mov	r7, r2
   11dc0:	cmp	r4, #0
   11dc4:	bne	11ddc <cos@plt+0xf64>
   11dc8:	b	11dfc <cos@plt+0xf84>
   11dcc:	ldr	r3, [r4, #12]
   11dd0:	cmp	r3, #0
   11dd4:	beq	11dfc <cos@plt+0xf84>
   11dd8:	mov	r4, r3
   11ddc:	ldr	r3, [r4]
   11de0:	cmp	r3, r5
   11de4:	bne	11dcc <cos@plt+0xf54>
   11de8:	ldr	r3, [r4, #4]
   11dec:	cmp	r3, r7
   11df0:	bne	11dcc <cos@plt+0xf54>
   11df4:	mov	r0, r4
   11df8:	pop	{r4, r5, r6, r7, r8, pc}
   11dfc:	mov	r0, #32
   11e00:	bl	10d94 <malloc@plt>
   11e04:	subs	r6, r0, #0
   11e08:	beq	11e60 <cos@plt+0xfe8>
   11e0c:	str	r5, [r6]
   11e10:	mov	r0, #512	; 0x200
   11e14:	str	r7, [r6, #4]
   11e18:	mov	r1, #4
   11e1c:	bl	10c8c <calloc@plt>
   11e20:	cmp	r0, #0
   11e24:	mov	r5, r0
   11e28:	str	r0, [r6, #8]
   11e2c:	beq	11e68 <cos@plt+0xff0>
   11e30:	mov	r3, #0
   11e34:	cmp	r4, #0
   11e38:	str	r3, [r6, #16]
   11e3c:	movw	r2, #64206	; 0xface
   11e40:	str	r3, [r6, #12]
   11e44:	movt	r2, #57005	; 0xdead
   11e48:	str	r3, [r6, #28]
   11e4c:	mov	r0, r6
   11e50:	str	r2, [r6, #20]
   11e54:	strne	r6, [r4, #12]
   11e58:	streq	r6, [r8, #36]	; 0x24
   11e5c:	pop	{r4, r5, r6, r7, r8, pc}
   11e60:	mov	r0, r6
   11e64:	pop	{r4, r5, r6, r7, r8, pc}
   11e68:	mov	r0, r6
   11e6c:	bl	10ce0 <free@plt>
   11e70:	mov	r0, r5
   11e74:	pop	{r4, r5, r6, r7, r8, pc}
   11e78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11e7c:	sub	sp, sp, #28
   11e80:	add	r4, sp, #68	; 0x44
   11e84:	mov	r7, r1
   11e88:	str	r0, [sp]
   11e8c:	mov	r0, #36	; 0x24
   11e90:	str	r2, [sp, #16]
   11e94:	str	r3, [sp, #20]
   11e98:	ldm	r4, {r4, r6, fp}
   11e9c:	bl	10d94 <malloc@plt>
   11ea0:	subs	r5, r0, #0
   11ea4:	beq	12358 <cos@plt+0x14e0>
   11ea8:	cmp	r7, #0
   11eac:	add	r1, r7, #127	; 0x7f
   11eb0:	ldr	r0, [sp]
   11eb4:	asr	r2, r7, #31
   11eb8:	movge	r1, r7
   11ebc:	mov	r3, #0
   11ec0:	asr	r1, r1, #7
   11ec4:	str	r1, [sp, #8]
   11ec8:	ldr	r8, [r0, #8]
   11ecc:	lsr	r2, r2, #25
   11ed0:	ldr	r0, [sp, #8]
   11ed4:	add	r1, r7, r2
   11ed8:	str	r3, [r5, #28]
   11edc:	and	r1, r1, #127	; 0x7f
   11ee0:	str	r3, [r5, #16]
   11ee4:	rsb	r1, r2, r1
   11ee8:	ldr	r9, [r8, r0, lsl #2]
   11eec:	str	r1, [sp, #12]
   11ef0:	cmp	r9, r3
   11ef4:	str	r3, [r5, #20]
   11ef8:	str	r3, [r5, #24]
   11efc:	movw	r3, #64206	; 0xface
   11f00:	movt	r3, #57005	; 0xdead
   11f04:	str	r3, [r5, #32]
   11f08:	mvn	r3, #0
   11f0c:	str	r3, [r5]
   11f10:	beq	1230c <cos@plt+0x1494>
   11f14:	ldr	r0, [sp, #12]
   11f18:	ldr	r3, [r9, r0, lsl #2]
   11f1c:	cmp	r3, #0
   11f20:	beq	11f80 <cos@plt+0x1108>
   11f24:	movw	r3, #28892	; 0x70dc
   11f28:	movt	r3, #2
   11f2c:	ldr	r3, [r3]
   11f30:	cmp	r3, #0
   11f34:	beq	11f58 <cos@plt+0x10e0>
   11f38:	movw	r1, #28884	; 0x70d4
   11f3c:	movt	r1, #2
   11f40:	movw	r2, #25432	; 0x6358
   11f44:	mov	r3, r7
   11f48:	ldr	r0, [r1]
   11f4c:	movt	r2, #1
   11f50:	mov	r1, #1
   11f54:	bl	10df4 <__fprintf_chk@plt>
   11f58:	mov	r0, r5
   11f5c:	bl	10ce0 <free@plt>
   11f60:	ldr	r6, [sp]
   11f64:	ldr	r3, [r6, #8]
   11f68:	ldr	r6, [sp, #8]
   11f6c:	ldr	r3, [r3, r6, lsl #2]
   11f70:	ldr	r6, [sp, #12]
   11f74:	ldr	r0, [r3, r6, lsl #2]
   11f78:	add	sp, sp, #28
   11f7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f80:	ldr	r0, [sp, #84]	; 0x54
   11f84:	cmp	r0, #0
   11f88:	moveq	r7, r0
   11f8c:	moveq	r8, r7
   11f90:	bne	120d0 <cos@plt+0x1258>
   11f94:	adds	r3, r4, #7
   11f98:	ldr	r0, [sp, #20]
   11f9c:	addmi	r3, r4, #14
   11fa0:	str	r4, [r5, #16]
   11fa4:	add	r2, r0, r8
   11fa8:	str	r2, [r5, #8]
   11fac:	asr	r3, r3, #3
   11fb0:	ldr	r2, [sp, #16]
   11fb4:	ldr	r0, [sp, #64]	; 0x40
   11fb8:	mul	sl, r3, r6
   11fbc:	str	r2, [r5, #4]
   11fc0:	str	r6, [r5, #20]
   11fc4:	rsb	r2, r7, r0
   11fc8:	str	r3, [r5, #24]
   11fcc:	str	r2, [r5, #12]
   11fd0:	mov	r0, sl
   11fd4:	bl	10d94 <malloc@plt>
   11fd8:	cmp	r0, #0
   11fdc:	mov	r9, r0
   11fe0:	str	r0, [r5, #28]
   11fe4:	beq	12334 <cos@plt+0x14bc>
   11fe8:	mov	r2, sl
   11fec:	mov	r1, #0
   11ff0:	bl	10de8 <memset@plt>
   11ff4:	cmp	r6, #0
   11ff8:	ble	1209c <cos@plt+0x1224>
   11ffc:	mul	r9, fp, r7
   12000:	mov	sl, #0
   12004:	str	r6, [sp, #4]
   12008:	cmp	r4, #0
   1200c:	ble	12088 <cos@plt+0x1210>
   12010:	ldr	r6, [sp, #80]	; 0x50
   12014:	mov	r3, #0
   12018:	add	r7, r6, r9
   1201c:	add	r2, r3, r8
   12020:	and	r0, r3, #7
   12024:	cmp	r2, #0
   12028:	add	r6, r2, #7
   1202c:	asr	r1, r2, #31
   12030:	asr	ip, r3, #3
   12034:	movge	r6, r2
   12038:	rsb	r0, r0, #7
   1203c:	lsr	r1, r1, #29
   12040:	ldrb	r6, [r7, r6, asr #3]
   12044:	add	r2, r2, r1
   12048:	add	r3, r3, #1
   1204c:	and	r2, r2, #7
   12050:	rsb	r1, r1, r2
   12054:	rsb	r1, r1, #7
   12058:	asr	r1, r6, r1
   1205c:	tst	r1, #1
   12060:	beq	12080 <cos@plt+0x1208>
   12064:	ldr	r1, [r5, #24]
   12068:	mov	r6, #1
   1206c:	ldr	r2, [r5, #28]
   12070:	mla	ip, r1, sl, ip
   12074:	ldrb	r1, [r2, ip]
   12078:	orr	r0, r1, r6, lsl r0
   1207c:	strb	r0, [r2, ip]
   12080:	cmp	r3, r4
   12084:	bne	1201c <cos@plt+0x11a4>
   12088:	ldr	r0, [sp, #4]
   1208c:	add	sl, sl, #1
   12090:	add	r9, r9, fp
   12094:	cmp	sl, r0
   12098:	bne	12008 <cos@plt+0x1190>
   1209c:	ldr	r6, [sp]
   120a0:	mov	r0, r5
   120a4:	ldr	r3, [r6, #16]
   120a8:	ldr	r2, [r6, #8]
   120ac:	ldr	r6, [sp, #8]
   120b0:	add	r3, r3, #1
   120b4:	ldr	r2, [r2, r6, lsl #2]
   120b8:	ldr	r6, [sp, #12]
   120bc:	str	r5, [r2, r6, lsl #2]
   120c0:	ldr	r6, [sp]
   120c4:	str	r3, [r6, #16]
   120c8:	add	sp, sp, #28
   120cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   120d0:	cmp	r4, #0
   120d4:	movgt	r7, #1
   120d8:	ldrgt	r8, [sp, #80]	; 0x50
   120dc:	ble	12140 <cos@plt+0x12c8>
   120e0:	cmp	r6, #0
   120e4:	sub	lr, r4, #1
   120e8:	ble	12138 <cos@plt+0x12c0>
   120ec:	ldrb	r2, [r8, lr, asr #3]
   120f0:	and	r0, lr, #7
   120f4:	rsb	r0, r0, #7
   120f8:	asr	ip, lr, #3
   120fc:	asr	r2, r2, r0
   12100:	ands	r2, r2, #1
   12104:	bne	1215c <cos@plt+0x12e4>
   12108:	add	ip, ip, fp
   1210c:	lsl	r0, r7, r0
   12110:	add	ip, r8, ip
   12114:	mov	r3, r2
   12118:	b	1212c <cos@plt+0x12b4>
   1211c:	ldrb	r1, [ip, r2]
   12120:	add	r2, r2, fp
   12124:	tst	r1, r0
   12128:	bne	1215c <cos@plt+0x12e4>
   1212c:	add	r3, r3, #1
   12130:	cmp	r3, r6
   12134:	bne	1211c <cos@plt+0x12a4>
   12138:	subs	r4, lr, #0
   1213c:	bne	120e0 <cos@plt+0x1268>
   12140:	cmp	r6, #0
   12144:	bgt	1215c <cos@plt+0x12e4>
   12148:	mov	r9, r6
   1214c:	mov	r7, #0
   12150:	mov	r6, r9
   12154:	mov	r8, r7
   12158:	b	11f94 <cos@plt+0x111c>
   1215c:	sub	lr, r6, #1
   12160:	ldr	r1, [sp, #80]	; 0x50
   12164:	rsb	sl, fp, #0
   12168:	str	r5, [sp, #4]
   1216c:	mul	r7, lr, fp
   12170:	mov	r8, #0
   12174:	add	r3, r1, r7
   12178:	mov	r5, r3
   1217c:	cmp	r4, #0
   12180:	mov	r9, lr
   12184:	ble	121e4 <cos@plt+0x136c>
   12188:	ldrb	r3, [r5, r8]
   1218c:	bic	r3, r3, #127	; 0x7f
   12190:	ands	r3, r3, #255	; 0xff
   12194:	bne	12200 <cos@plt+0x1388>
   12198:	ldr	r2, [sp, #80]	; 0x50
   1219c:	add	ip, r2, r7
   121a0:	b	121d0 <cos@plt+0x1358>
   121a4:	cmp	r3, #0
   121a8:	lsr	r2, r2, #29
   121ac:	add	r0, r3, r2
   121b0:	movge	r1, r3
   121b4:	and	r0, r0, #7
   121b8:	ldrb	r1, [ip, r1, asr #3]
   121bc:	rsb	r2, r2, r0
   121c0:	rsb	r2, r2, #7
   121c4:	asr	r2, r1, r2
   121c8:	tst	r2, #1
   121cc:	bne	12200 <cos@plt+0x1388>
   121d0:	add	r3, r3, #1
   121d4:	cmp	r3, r4
   121d8:	add	r1, r3, #7
   121dc:	asr	r2, r3, #31
   121e0:	bne	121a4 <cos@plt+0x132c>
   121e4:	cmp	lr, #0
   121e8:	rsb	r8, fp, r8
   121ec:	add	r7, r7, sl
   121f0:	ble	12344 <cos@plt+0x14cc>
   121f4:	mov	r6, lr
   121f8:	sub	lr, lr, #1
   121fc:	b	1217c <cos@plt+0x1304>
   12200:	ldr	r5, [sp, #4]
   12204:	ldr	r7, [sp, #80]	; 0x50
   12208:	mov	r8, #0
   1220c:	mov	lr, #1
   12210:	cmp	r6, #0
   12214:	ble	12264 <cos@plt+0x13ec>
   12218:	ldrb	r2, [r7, r8, asr #3]
   1221c:	and	sl, r8, #7
   12220:	rsb	ip, sl, #7
   12224:	asr	r9, r8, #3
   12228:	asr	r2, r2, ip
   1222c:	ands	r2, r2, #1
   12230:	bne	12288 <cos@plt+0x1410>
   12234:	add	r0, fp, r9
   12238:	lsl	ip, lr, ip
   1223c:	mov	r3, r2
   12240:	add	r0, r7, r0
   12244:	b	12258 <cos@plt+0x13e0>
   12248:	ldrb	r1, [r0, r2]
   1224c:	add	r2, r2, fp
   12250:	tst	r1, ip
   12254:	bne	12288 <cos@plt+0x1410>
   12258:	add	r3, r3, #1
   1225c:	cmp	r3, r6
   12260:	bne	12248 <cos@plt+0x13d0>
   12264:	sub	r4, r4, #1
   12268:	add	r8, r8, #1
   1226c:	cmp	r4, #0
   12270:	bgt	12210 <cos@plt+0x1398>
   12274:	cmp	r6, #0
   12278:	asrgt	r9, r8, #3
   1227c:	andgt	sl, r8, #7
   12280:	movle	r7, #0
   12284:	ble	11f94 <cos@plt+0x111c>
   12288:	ldr	r0, [sp, #80]	; 0x50
   1228c:	rsb	sl, sl, #7
   12290:	mov	r3, #1
   12294:	mov	lr, #0
   12298:	add	r9, r0, r9
   1229c:	lsl	sl, r3, sl
   122a0:	add	r0, r8, r4
   122a4:	mov	r7, lr
   122a8:	cmp	r4, #0
   122ac:	ble	122f4 <cos@plt+0x147c>
   122b0:	ldrb	r3, [r9, lr]
   122b4:	tst	r3, sl
   122b8:	bne	11f94 <cos@plt+0x111c>
   122bc:	ldr	r1, [sp, #80]	; 0x50
   122c0:	add	r3, r8, #1
   122c4:	add	ip, r1, lr
   122c8:	b	122dc <cos@plt+0x1464>
   122cc:	ldrb	r2, [ip, r2, asr #3]
   122d0:	asr	r1, r2, r1
   122d4:	tst	r1, #1
   122d8:	bne	11f94 <cos@plt+0x111c>
   122dc:	cmp	r3, r0
   122e0:	and	r1, r3, #7
   122e4:	mov	r2, r3
   122e8:	rsb	r1, r1, #7
   122ec:	add	r3, r3, #1
   122f0:	bne	122cc <cos@plt+0x1454>
   122f4:	sub	r6, r6, #1
   122f8:	add	r7, r7, #1
   122fc:	cmp	r6, #0
   12300:	add	lr, lr, fp
   12304:	bgt	122a8 <cos@plt+0x1430>
   12308:	b	11f94 <cos@plt+0x111c>
   1230c:	mov	r1, #4
   12310:	mov	r0, #128	; 0x80
   12314:	bl	10c8c <calloc@plt>
   12318:	ldr	r1, [sp, #8]
   1231c:	ldr	r2, [sp]
   12320:	str	r0, [r8, r1, lsl #2]
   12324:	ldr	r3, [r2, #8]
   12328:	ldr	r9, [r3, r1, lsl #2]
   1232c:	cmp	r9, #0
   12330:	bne	11f14 <cos@plt+0x109c>
   12334:	mov	r0, r5
   12338:	bl	10ce0 <free@plt>
   1233c:	mov	r0, r9
   12340:	b	11f78 <cos@plt+0x1100>
   12344:	cmp	r4, #0
   12348:	ldr	r5, [sp, #4]
   1234c:	ble	1214c <cos@plt+0x12d4>
   12350:	mov	r6, lr
   12354:	b	12204 <cos@plt+0x138c>
   12358:	mov	r0, r5
   1235c:	b	11f78 <cos@plt+0x1100>
   12360:	subs	r3, r1, #0
   12364:	beq	1236c <cos@plt+0x14f4>
   12368:	b	11cd0 <cos@plt+0xe58>
   1236c:	mov	r0, r3
   12370:	bx	lr
   12374:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12378:	mov	r8, #0
   1237c:	sub	sp, sp, #12
   12380:	mov	r7, r0
   12384:	mov	r5, r8
   12388:	mov	sl, r8
   1238c:	mov	r9, r8
   12390:	str	r8, [sp, #4]
   12394:	cmp	r5, #0
   12398:	moveq	r6, r5
   1239c:	moveq	fp, #1
   123a0:	bne	124b0 <cos@plt+0x1638>
   123a4:	mov	r4, #1
   123a8:	b	123bc <cos@plt+0x1544>
   123ac:	add	r4, r4, #1
   123b0:	add	fp, r4, r5
   123b4:	cmp	fp, #65536	; 0x10000
   123b8:	bge	123d4 <cos@plt+0x155c>
   123bc:	mov	r0, r7
   123c0:	mov	r1, fp
   123c4:	bl	11cd0 <cos@plt+0xe58>
   123c8:	add	r2, r4, r6
   123cc:	cmp	r0, r2
   123d0:	beq	123ac <cos@plt+0x1534>
   123d4:	mov	r0, #24
   123d8:	bl	10d94 <malloc@plt>
   123dc:	cmp	r0, #0
   123e0:	beq	124a8 <cos@plt+0x1630>
   123e4:	ldr	r3, [sp, #4]
   123e8:	add	r4, r4, r6
   123ec:	sub	r4, r4, #1
   123f0:	str	r5, [r0]
   123f4:	cmp	r8, r4
   123f8:	movlt	r8, r4
   123fc:	cmp	r3, #0
   12400:	str	r6, [r0, #8]
   12404:	sub	r2, fp, #1
   12408:	str	r9, [r0, #12]
   1240c:	movne	r5, fp
   12410:	str	r9, [r0, #16]
   12414:	moveq	r5, fp
   12418:	str	r2, [r0, #4]
   1241c:	moveq	sl, r0
   12420:	strne	r0, [sl, #12]
   12424:	movne	sl, r0
   12428:	streq	sl, [sp, #4]
   1242c:	cmp	r5, #65536	; 0x10000
   12430:	blt	12394 <cos@plt+0x151c>
   12434:	ldr	r3, [sp, #4]
   12438:	add	r0, r8, #1
   1243c:	mov	r1, #4
   12440:	str	r8, [r3, #16]
   12444:	bl	10c8c <calloc@plt>
   12448:	ldr	r2, [sp, #4]
   1244c:	str	r0, [r2, #20]
   12450:	ldm	r2, {r1, ip}
   12454:	ldr	r3, [r2, #8]
   12458:	rsb	ip, r1, ip
   1245c:	add	ip, ip, r3
   12460:	cmp	r3, ip
   12464:	suble	r4, r3, #-1073741823	; 0xc0000001
   12468:	movle	ip, r3
   1246c:	addle	r4, r0, r4, lsl #2
   12470:	bgt	12498 <cos@plt+0x1620>
   12474:	rsb	ip, ip, r3
   12478:	add	r3, r3, #1
   1247c:	add	r1, r1, ip
   12480:	str	r1, [r4, #4]!
   12484:	ldm	r2, {r1, r5, ip}
   12488:	rsb	r5, r1, r5
   1248c:	add	r5, r5, ip
   12490:	cmp	r5, r3
   12494:	bge	12474 <cos@plt+0x15fc>
   12498:	ldr	r2, [r2, #12]
   1249c:	cmp	r2, #0
   124a0:	bne	12450 <cos@plt+0x15d8>
   124a4:	ldr	r0, [sp, #4]
   124a8:	add	sp, sp, #12
   124ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   124b0:	mov	r1, r5
   124b4:	mov	r0, r7
   124b8:	bl	11cd0 <cos@plt+0xe58>
   124bc:	subs	r6, r0, #0
   124c0:	addlt	r5, r5, #1
   124c4:	blt	1242c <cos@plt+0x15b4>
   124c8:	add	fp, r5, #1
   124cc:	cmp	fp, #65536	; 0x10000
   124d0:	blt	123a4 <cos@plt+0x152c>
   124d4:	mov	r4, #1
   124d8:	b	123d4 <cos@plt+0x155c>
   124dc:	cmp	r0, #0
   124e0:	beq	12528 <cos@plt+0x16b0>
   124e4:	ldr	r3, [r0, #4]
   124e8:	cmp	r1, r3
   124ec:	bge	1250c <cos@plt+0x1694>
   124f0:	b	12528 <cos@plt+0x16b0>
   124f4:	ldr	r0, [r0, #12]
   124f8:	cmp	r0, #0
   124fc:	beq	12528 <cos@plt+0x16b0>
   12500:	ldr	r3, [r0, #4]
   12504:	cmp	r3, r1
   12508:	bgt	12528 <cos@plt+0x16b0>
   1250c:	ldr	r3, [r0]
   12510:	cmp	r1, r3
   12514:	blt	124f4 <cos@plt+0x167c>
   12518:	ldr	r0, [r0, #8]
   1251c:	add	r1, r1, r0
   12520:	rsb	r0, r3, r1
   12524:	bx	lr
   12528:	mvn	r0, #0
   1252c:	bx	lr
   12530:	cmp	r1, #0
   12534:	blt	12550 <cos@plt+0x16d8>
   12538:	ldr	r3, [r0, #16]
   1253c:	cmp	r1, r3
   12540:	bgt	12550 <cos@plt+0x16d8>
   12544:	ldr	r3, [r0, #20]
   12548:	ldr	r0, [r3, r1, lsl #2]
   1254c:	bx	lr
   12550:	mvn	r0, #0
   12554:	bx	lr
   12558:	ldr	r0, [r0, #16]
   1255c:	bx	lr
   12560:	cmp	r2, #0
   12564:	blt	125a0 <cos@plt+0x1728>
   12568:	ldr	r3, [r1, #16]
   1256c:	cmp	r2, r3
   12570:	bgt	125a0 <cos@plt+0x1728>
   12574:	ldr	r3, [r1, #20]
   12578:	ldr	r3, [r3, r2, lsl #2]
   1257c:	cmp	r3, #0
   12580:	blt	125a0 <cos@plt+0x1728>
   12584:	ldr	r2, [r0, #8]
   12588:	asr	r1, r3, #7
   1258c:	ldr	r0, [r2, r1, lsl #2]
   12590:	cmp	r0, #0
   12594:	andne	r3, r3, #127	; 0x7f
   12598:	ldrne	r0, [r0, r3, lsl #2]
   1259c:	bx	lr
   125a0:	mov	r0, #0
   125a4:	bx	lr
   125a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   125ac:	sub	sp, sp, #60	; 0x3c
   125b0:	mov	r9, r0
   125b4:	mov	sl, r1
   125b8:	mov	r3, #0
   125bc:	str	r3, [sp, #28]
   125c0:	movw	r3, #28864	; 0x70c0
   125c4:	movt	r3, #2
   125c8:	str	r3, [sp, #48]	; 0x30
   125cc:	movw	r3, #64206	; 0xface
   125d0:	movt	r3, #57005	; 0xdead
   125d4:	str	r3, [sp, #36]	; 0x24
   125d8:	mov	r3, #0
   125dc:	str	r3, [sp, #40]	; 0x28
   125e0:	str	r3, [sp, #44]	; 0x2c
   125e4:	mov	r0, r9
   125e8:	mov	r1, sl
   125ec:	ldr	r2, [sp, #28]
   125f0:	bl	12560 <cos@plt+0x16e8>
   125f4:	subs	fp, r0, #0
   125f8:	beq	12900 <cos@plt+0x1a88>
   125fc:	ldr	r3, [sp, #48]	; 0x30
   12600:	mov	r5, #1
   12604:	mov	r8, r5
   12608:	ldr	r3, [r3]
   1260c:	str	r3, [sp, #20]
   12610:	ldr	r3, [sp, #28]
   12614:	add	r4, r3, r5
   12618:	b	12650 <cos@plt+0x17d8>
   1261c:	ldr	r2, [fp, #4]
   12620:	ldr	r3, [r7, #4]
   12624:	cmp	r2, r3
   12628:	beq	1284c <cos@plt+0x19d4>
   1262c:	ldr	r3, [sp, #20]
   12630:	cmp	r3, #0
   12634:	beq	12840 <cos@plt+0x19c8>
   12638:	cmp	r5, #3
   1263c:	bgt	12898 <cos@plt+0x1a20>
   12640:	add	r6, r4, #1
   12644:	mov	r8, #0
   12648:	add	r5, r5, #1
   1264c:	mov	r4, r6
   12650:	mov	r0, r9
   12654:	mov	r1, sl
   12658:	mov	r2, r4
   1265c:	str	r4, [sp, #24]
   12660:	bl	12560 <cos@plt+0x16e8>
   12664:	subs	r7, r0, #0
   12668:	beq	12834 <cos@plt+0x19bc>
   1266c:	cmp	r8, #0
   12670:	bne	1261c <cos@plt+0x17a4>
   12674:	ldr	r3, [sp, #20]
   12678:	add	r6, r4, #1
   1267c:	cmp	r3, #0
   12680:	beq	12648 <cos@plt+0x17d0>
   12684:	mov	r1, sl
   12688:	mov	r2, r6
   1268c:	mov	r0, r9
   12690:	bl	12560 <cos@plt+0x16e8>
   12694:	mov	r1, sl
   12698:	add	r2, r4, #2
   1269c:	mov	r3, r0
   126a0:	mov	r0, r9
   126a4:	str	r3, [sp, #12]
   126a8:	bl	12560 <cos@plt+0x16e8>
   126ac:	mov	r1, sl
   126b0:	add	r2, r4, #3
   126b4:	mov	ip, r0
   126b8:	mov	r0, r9
   126bc:	str	ip, [sp, #16]
   126c0:	bl	12560 <cos@plt+0x16e8>
   126c4:	mov	r1, sl
   126c8:	add	r2, r4, #4
   126cc:	str	r0, [sp, #32]
   126d0:	mov	r0, r9
   126d4:	bl	12560 <cos@plt+0x16e8>
   126d8:	ldr	r3, [sp, #12]
   126dc:	ldr	ip, [sp, #16]
   126e0:	cmp	r3, #0
   126e4:	cmpne	ip, #0
   126e8:	beq	12648 <cos@plt+0x17d0>
   126ec:	ldr	lr, [sp, #32]
   126f0:	cmp	lr, #0
   126f4:	cmpne	r0, #0
   126f8:	beq	12648 <cos@plt+0x17d0>
   126fc:	ldr	r2, [r7, #4]
   12700:	ldr	r1, [r3, #4]
   12704:	cmp	r2, r1
   12708:	bne	12648 <cos@plt+0x17d0>
   1270c:	ldr	r1, [r7, #8]
   12710:	ldr	lr, [r3, #8]
   12714:	cmp	r1, lr
   12718:	str	r1, [sp, #8]
   1271c:	bne	12648 <cos@plt+0x17d0>
   12720:	ldr	lr, [r7, #12]
   12724:	ldr	r1, [r3, #12]
   12728:	cmp	lr, r1
   1272c:	str	lr, [sp, #4]
   12730:	bne	12648 <cos@plt+0x17d0>
   12734:	ldr	r1, [r7, #16]
   12738:	ldr	lr, [r3, #16]
   1273c:	cmp	r1, lr
   12740:	str	r1, [sp, #52]	; 0x34
   12744:	bne	12648 <cos@plt+0x17d0>
   12748:	ldr	r7, [r7, #20]
   1274c:	ldr	r3, [r3, #20]
   12750:	cmp	r7, r3
   12754:	bne	12648 <cos@plt+0x17d0>
   12758:	ldr	r3, [ip, #4]
   1275c:	cmp	r2, r3
   12760:	bne	12648 <cos@plt+0x17d0>
   12764:	ldr	r3, [ip, #8]
   12768:	ldr	r1, [sp, #8]
   1276c:	cmp	r1, r3
   12770:	bne	12648 <cos@plt+0x17d0>
   12774:	ldr	r3, [ip, #12]
   12778:	ldr	lr, [sp, #4]
   1277c:	cmp	lr, r3
   12780:	bne	12648 <cos@plt+0x17d0>
   12784:	ldr	r3, [ip, #16]
   12788:	ldr	r1, [sp, #52]	; 0x34
   1278c:	cmp	r1, r3
   12790:	bne	12648 <cos@plt+0x17d0>
   12794:	ldr	r3, [ip, #20]
   12798:	cmp	r7, r3
   1279c:	bne	12648 <cos@plt+0x17d0>
   127a0:	ldr	lr, [sp, #32]
   127a4:	ldr	r3, [lr, #4]
   127a8:	cmp	r2, r3
   127ac:	bne	12648 <cos@plt+0x17d0>
   127b0:	ldr	r3, [lr, #8]
   127b4:	ldr	r1, [sp, #8]
   127b8:	cmp	r1, r3
   127bc:	bne	12648 <cos@plt+0x17d0>
   127c0:	ldr	r3, [lr, #12]
   127c4:	ldr	lr, [sp, #4]
   127c8:	cmp	lr, r3
   127cc:	bne	12648 <cos@plt+0x17d0>
   127d0:	ldr	r1, [sp, #32]
   127d4:	ldr	lr, [sp, #52]	; 0x34
   127d8:	ldr	r3, [r1, #16]
   127dc:	cmp	lr, r3
   127e0:	bne	12648 <cos@plt+0x17d0>
   127e4:	ldr	r3, [r1, #20]
   127e8:	cmp	r7, r3
   127ec:	bne	12648 <cos@plt+0x17d0>
   127f0:	ldr	r3, [r0, #4]
   127f4:	cmp	r2, r3
   127f8:	bne	12648 <cos@plt+0x17d0>
   127fc:	ldr	r3, [r0, #8]
   12800:	ldr	r1, [sp, #8]
   12804:	cmp	r1, r3
   12808:	bne	12648 <cos@plt+0x17d0>
   1280c:	ldr	r3, [r0, #12]
   12810:	ldr	r2, [sp, #4]
   12814:	cmp	r2, r3
   12818:	bne	12648 <cos@plt+0x17d0>
   1281c:	ldr	r3, [r0, #16]
   12820:	cmp	lr, r3
   12824:	bne	12648 <cos@plt+0x17d0>
   12828:	ldr	r3, [r0, #20]
   1282c:	cmp	r7, r3
   12830:	bne	12648 <cos@plt+0x17d0>
   12834:	cmp	r5, #1
   12838:	moveq	r8, #0
   1283c:	b	1289c <cos@plt+0x1a24>
   12840:	add	r6, r4, #1
   12844:	ldr	r8, [sp, #20]
   12848:	b	12648 <cos@plt+0x17d0>
   1284c:	ldr	r2, [fp, #8]
   12850:	ldr	r3, [r7, #8]
   12854:	cmp	r2, r3
   12858:	bne	1262c <cos@plt+0x17b4>
   1285c:	ldr	r2, [fp, #12]
   12860:	ldr	r3, [r7, #12]
   12864:	cmp	r2, r3
   12868:	bne	1262c <cos@plt+0x17b4>
   1286c:	ldr	r2, [fp, #16]
   12870:	ldr	r3, [r7, #16]
   12874:	cmp	r2, r3
   12878:	bne	1262c <cos@plt+0x17b4>
   1287c:	ldr	r3, [r7, #20]
   12880:	ldr	r2, [fp, #20]
   12884:	cmp	r2, r3
   12888:	bne	1262c <cos@plt+0x17b4>
   1288c:	add	r6, r4, #1
   12890:	mov	r8, #1
   12894:	b	12648 <cos@plt+0x17d0>
   12898:	mov	r8, #1
   1289c:	mov	r0, #24
   128a0:	sub	r4, r4, #1
   128a4:	bl	10d94 <malloc@plt>
   128a8:	ldr	r3, [sp, #44]	; 0x2c
   128ac:	mov	r1, #0
   128b0:	cmp	r3, #0
   128b4:	ldr	r3, [sp, #28]
   128b8:	str	r3, [r0, #4]
   128bc:	ldr	r3, [sp, #36]	; 0x24
   128c0:	str	r1, [r0, #20]
   128c4:	movw	r1, #65534	; 0xfffe
   128c8:	str	r8, [r0, #12]
   128cc:	str	r3, [r0]
   128d0:	str	r3, [r0, #16]
   128d4:	ldrne	r3, [sp, #40]	; 0x28
   128d8:	str	r4, [r0, #8]
   128dc:	strne	r0, [sp, #40]	; 0x28
   128e0:	strne	r0, [r3, #20]
   128e4:	ldr	r3, [sp, #24]
   128e8:	streq	r0, [sp, #40]	; 0x28
   128ec:	streq	r0, [sp, #44]	; 0x2c
   128f0:	cmp	r3, r1
   128f4:	bgt	1291c <cos@plt+0x1aa4>
   128f8:	str	r3, [sp, #28]
   128fc:	b	125e4 <cos@plt+0x176c>
   12900:	ldr	r3, [sp, #28]
   12904:	movw	r1, #65534	; 0xfffe
   12908:	add	r3, r3, #1
   1290c:	str	r3, [sp, #24]
   12910:	ldr	r3, [sp, #24]
   12914:	cmp	r3, r1
   12918:	ble	128f8 <cos@plt+0x1a80>
   1291c:	ldr	r0, [sp, #44]	; 0x2c
   12920:	add	sp, sp, #60	; 0x3c
   12924:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12928:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   1292c:	movw	r5, #55536	; 0xd8f0
   12930:	movt	r5, #65535	; 0xffff
   12934:	sub	sp, sp, #8
   12938:	movw	r6, #10000	; 0x2710
   1293c:	mov	r7, #0
   12940:	ldr	sl, [r0, #8]
   12944:	mov	r8, r5
   12948:	mov	r9, r6
   1294c:	mov	r0, r7
   12950:	str	r3, [sp, #4]
   12954:	asr	r3, r0, #7
   12958:	and	ip, r0, #127	; 0x7f
   1295c:	add	r0, r0, #1
   12960:	ldr	r3, [sl, r3, lsl #2]
   12964:	cmp	r3, #0
   12968:	beq	129bc <cos@plt+0x1b44>
   1296c:	ldr	r3, [r3, ip, lsl #2]
   12970:	cmp	r3, #0
   12974:	beq	129bc <cos@plt+0x1b44>
   12978:	ldr	r4, [r3, #8]
   1297c:	ldr	fp, [r3, #16]
   12980:	ldr	ip, [r3, #12]
   12984:	cmp	r9, r4
   12988:	movge	r9, r4
   1298c:	add	r4, r4, fp
   12990:	ldr	fp, [r3, #20]
   12994:	ldr	r3, [r3, #4]
   12998:	cmp	r8, r4
   1299c:	movlt	r8, r4
   129a0:	rsb	fp, fp, ip
   129a4:	cmp	r5, ip
   129a8:	movlt	r5, ip
   129ac:	cmp	r6, fp
   129b0:	movge	r6, fp
   129b4:	cmp	r7, r3
   129b8:	movlt	r7, r3
   129bc:	cmp	r0, #65536	; 0x10000
   129c0:	bne	12954 <cos@plt+0x1adc>
   129c4:	ldr	r0, [sp, #4]
   129c8:	cmp	r1, #0
   129cc:	strne	r7, [r1]
   129d0:	cmp	r2, #0
   129d4:	strne	r9, [r2]
   129d8:	cmp	r0, #0
   129dc:	strne	r6, [r0]
   129e0:	ldr	r0, [sp, #40]	; 0x28
   129e4:	cmp	r0, #0
   129e8:	strne	r8, [r0]
   129ec:	ldr	r0, [sp, #44]	; 0x2c
   129f0:	cmp	r0, #0
   129f4:	strne	r5, [r0]
   129f8:	add	sp, sp, #8
   129fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   12a00:	bx	lr
   12a04:	ldr	r0, [r0, #36]	; 0x24
   12a08:	push	{r4, r5}
   12a0c:	cmp	r0, #0
   12a10:	beq	12ba0 <cos@plt+0x1d28>
   12a14:	asr	r5, r1, #31
   12a18:	cmp	r1, #0
   12a1c:	add	ip, r1, #127	; 0x7f
   12a20:	lsr	r5, r5, #25
   12a24:	movge	ip, r1
   12a28:	add	r4, r1, r5
   12a2c:	asr	ip, ip, #7
   12a30:	and	r4, r4, #127	; 0x7f
   12a34:	rsb	r4, r5, r4
   12a38:	lsl	ip, ip, #2
   12a3c:	lsl	r4, r4, #2
   12a40:	b	12a50 <cos@plt+0x1bd8>
   12a44:	ldr	r0, [r0, #12]
   12a48:	cmp	r0, #0
   12a4c:	beq	12ba0 <cos@plt+0x1d28>
   12a50:	ldr	r1, [r0, #8]
   12a54:	ldr	r1, [r1, ip]
   12a58:	cmp	r1, #0
   12a5c:	beq	12a44 <cos@plt+0x1bcc>
   12a60:	ldr	r1, [r1, r4]
   12a64:	cmp	r1, #0
   12a68:	beq	12a44 <cos@plt+0x1bcc>
   12a6c:	cmp	r2, #0
   12a70:	beq	12aa4 <cos@plt+0x1c2c>
   12a74:	vldr	s9, [r1, #4]
   12a78:	vcvt.f32.s32	s10, s9
   12a7c:	vldr	s9, [r0]
   12a80:	vldr	d6, [pc, #296]	; 12bb0 <cos@plt+0x1d38>
   12a84:	vmov.f64	d7, #96	; 0x3f000000  0.5
   12a88:	vcvt.f64.f32	d5, s10
   12a8c:	vadd.f64	d5, d5, d7
   12a90:	vcvt.f64.s32	d7, s9
   12a94:	vdiv.f64	d7, d5, d7
   12a98:	vmul.f64	d7, d7, d6
   12a9c:	vcvt.s32.f64	s14, d7
   12aa0:	vstr	s14, [r2]
   12aa4:	cmp	r3, #0
   12aa8:	beq	12ad0 <cos@plt+0x1c58>
   12aac:	vldr	s11, [r1, #8]
   12ab0:	vldr	s12, [r0]
   12ab4:	vcvt.f32.s32	s13, s11
   12ab8:	vldr	s14, [pc, #248]	; 12bb8 <cos@plt+0x1d40>
   12abc:	vcvt.f32.s32	s15, s12
   12ac0:	vdiv.f32	s15, s13, s15
   12ac4:	vmul.f32	s15, s15, s14
   12ac8:	vcvt.s32.f32	s15, s15
   12acc:	vstr	s15, [r3]
   12ad0:	ldr	r2, [sp, #8]
   12ad4:	cmp	r2, #0
   12ad8:	beq	12b0c <cos@plt+0x1c94>
   12adc:	vldr	s9, [r1, #12]
   12ae0:	vldr	s11, [r1, #20]
   12ae4:	vcvt.f32.s32	s13, s9
   12ae8:	vldr	s12, [r0, #4]
   12aec:	vldr	s14, [pc, #196]	; 12bb8 <cos@plt+0x1d40>
   12af0:	vcvt.f32.s32	s15, s11
   12af4:	vsub.f32	s13, s13, s15
   12af8:	vcvt.f32.s32	s15, s12
   12afc:	vdiv.f32	s15, s13, s15
   12b00:	vmul.f32	s15, s15, s14
   12b04:	vcvt.s32.f32	s15, s15
   12b08:	vstr	s15, [r2]
   12b0c:	ldr	r2, [sp, #12]
   12b10:	cmp	r2, #0
   12b14:	beq	12b54 <cos@plt+0x1cdc>
   12b18:	vldr	s9, [r1, #8]
   12b1c:	vcvt.f32.s32	s10, s9
   12b20:	vldr	s9, [r1, #16]
   12b24:	vldr	d6, [pc, #132]	; 12bb0 <cos@plt+0x1d38>
   12b28:	vcvt.f32.s32	s11, s9
   12b2c:	vldr	s9, [r0]
   12b30:	vadd.f32	s10, s10, s11
   12b34:	vmov.f64	d7, #96	; 0x3f000000  0.5
   12b38:	vcvt.f64.f32	d5, s10
   12b3c:	vadd.f64	d5, d5, d7
   12b40:	vcvt.f64.s32	d7, s9
   12b44:	vdiv.f64	d7, d5, d7
   12b48:	vmul.f64	d7, d7, d6
   12b4c:	vcvt.s32.f64	s14, d7
   12b50:	vstr	s14, [r2]
   12b54:	ldr	r2, [sp, #16]
   12b58:	cmp	r2, #0
   12b5c:	moveq	r0, #1
   12b60:	beq	12ba4 <cos@plt+0x1d2c>
   12b64:	vldr	s10, [r1, #12]
   12b68:	vcvt.f32.s32	s10, s10
   12b6c:	vldr	s14, [r0, #4]
   12b70:	vldr	d6, [pc, #56]	; 12bb0 <cos@plt+0x1d38>
   12b74:	mov	r0, #1
   12b78:	pop	{r4, r5}
   12b7c:	vmov.f64	d4, #96	; 0x3f000000  0.5
   12b80:	vcvt.f64.f32	d5, s10
   12b84:	vadd.f64	d5, d5, d4
   12b88:	vcvt.f64.s32	d7, s14
   12b8c:	vdiv.f64	d7, d5, d7
   12b90:	vmul.f64	d7, d7, d6
   12b94:	vcvt.s32.f64	s14, d7
   12b98:	vstr	s14, [r2]
   12b9c:	bx	lr
   12ba0:	mvn	r0, #0
   12ba4:	pop	{r4, r5}
   12ba8:	bx	lr
   12bac:	nop	{0}
   12bb0:	andeq	r0, r0, r0
   12bb4:	rscsmi	r0, r0, r0
   12bb8:	strmi	r0, [r0, r0]
   12bbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12bc0:	movw	ip, #28880	; 0x70d0
   12bc4:	sub	sp, sp, #76	; 0x4c
   12bc8:	movt	ip, #2
   12bcc:	mov	r4, #0
   12bd0:	mov	r6, #0
   12bd4:	ldr	lr, [ip]
   12bd8:	mov	r5, r4
   12bdc:	str	ip, [sp, #24]
   12be0:	movt	r4, #55536	; 0xd8f0
   12be4:	ldr	ip, [sp, #112]	; 0x70
   12be8:	movt	r5, #10000	; 0x2710
   12bec:	add	fp, sp, #56	; 0x38
   12bf0:	add	sl, sp, #60	; 0x3c
   12bf4:	mov	r7, r4
   12bf8:	mov	r8, r5
   12bfc:	str	ip, [sp, #44]	; 0x2c
   12c00:	mov	r9, r6
   12c04:	ldr	ip, [sp, #116]	; 0x74
   12c08:	str	r0, [sp, #20]
   12c0c:	str	r1, [sp, #32]
   12c10:	str	ip, [sp, #28]
   12c14:	str	r2, [sp, #36]	; 0x24
   12c18:	str	r3, [sp, #40]	; 0x28
   12c1c:	str	lr, [sp, #68]	; 0x44
   12c20:	add	r3, sp, #64	; 0x40
   12c24:	str	fp, [sp]
   12c28:	str	r3, [sp, #8]
   12c2c:	mov	r1, r9
   12c30:	ldr	r0, [sp, #20]
   12c34:	add	r2, sp, #48	; 0x30
   12c38:	str	sl, [sp, #4]
   12c3c:	add	r3, sp, #52	; 0x34
   12c40:	bl	12a04 <cos@plt+0x1b8c>
   12c44:	cmp	r0, #0
   12c48:	blt	12c88 <cos@plt+0x1e10>
   12c4c:	ldr	r3, [sp, #48]	; 0x30
   12c50:	ldr	r2, [sp, #52]	; 0x34
   12c54:	cmp	r6, r3
   12c58:	movlt	r6, r3
   12c5c:	ldr	r3, [sp, #56]	; 0x38
   12c60:	cmp	r8, r2
   12c64:	movge	r8, r2
   12c68:	ldr	r2, [sp, #60]	; 0x3c
   12c6c:	cmp	r5, r3
   12c70:	movge	r5, r3
   12c74:	ldr	r3, [sp, #64]	; 0x40
   12c78:	cmp	r7, r2
   12c7c:	movlt	r7, r2
   12c80:	cmp	r4, r3
   12c84:	movlt	r4, r3
   12c88:	add	r9, r9, #1
   12c8c:	cmp	r9, #65536	; 0x10000
   12c90:	bne	12c20 <cos@plt+0x1da8>
   12c94:	ldr	ip, [sp, #32]
   12c98:	ldr	r2, [sp, #68]	; 0x44
   12c9c:	cmp	ip, #0
   12ca0:	strne	r6, [ip]
   12ca4:	ldr	ip, [sp, #36]	; 0x24
   12ca8:	cmp	ip, #0
   12cac:	strne	r8, [ip]
   12cb0:	ldr	ip, [sp, #40]	; 0x28
   12cb4:	cmp	ip, #0
   12cb8:	strne	r5, [ip]
   12cbc:	ldr	ip, [sp, #44]	; 0x2c
   12cc0:	cmp	ip, #0
   12cc4:	strne	r7, [ip]
   12cc8:	ldr	ip, [sp, #28]
   12ccc:	cmp	ip, #0
   12cd0:	strne	r4, [ip]
   12cd4:	ldr	ip, [sp, #24]
   12cd8:	ldr	r3, [ip]
   12cdc:	cmp	r2, r3
   12ce0:	bne	12cec <cos@plt+0x1e74>
   12ce4:	add	sp, sp, #76	; 0x4c
   12ce8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12cec:	bl	10d28 <__stack_chk_fail@plt>
   12cf0:	push	{r0, r1, r2, r3}
   12cf4:	push	{r4, lr}
   12cf8:	movw	r4, #28880	; 0x70d0
   12cfc:	movt	r4, #2
   12d00:	sub	sp, sp, #16
   12d04:	add	r3, sp, #28
   12d08:	add	r0, sp, #8
   12d0c:	ldr	ip, [r4]
   12d10:	mov	r2, r3
   12d14:	ldr	r1, [sp, #24]
   12d18:	str	r3, [sp, #4]
   12d1c:	str	ip, [sp, #12]
   12d20:	bl	10c98 <vasprintf@plt>
   12d24:	ldr	r2, [sp, #12]
   12d28:	ldr	r3, [r4]
   12d2c:	cmp	r0, #0
   12d30:	ldrge	r0, [sp, #8]
   12d34:	movlt	r0, #0
   12d38:	cmp	r2, r3
   12d3c:	bne	12d50 <cos@plt+0x1ed8>
   12d40:	add	sp, sp, #16
   12d44:	pop	{r4, lr}
   12d48:	add	sp, sp, #16
   12d4c:	bx	lr
   12d50:	bl	10d28 <__stack_chk_fail@plt>
   12d54:	push	{r4, lr}
   12d58:	movw	r4, #28880	; 0x70d0
   12d5c:	movt	r4, #2
   12d60:	sub	sp, sp, #8
   12d64:	mov	r2, r1
   12d68:	mov	r1, r0
   12d6c:	ldr	r3, [r4]
   12d70:	mov	r0, sp
   12d74:	str	r3, [sp, #4]
   12d78:	bl	10c98 <vasprintf@plt>
   12d7c:	ldr	r2, [sp, #4]
   12d80:	ldr	r3, [r4]
   12d84:	cmp	r0, #0
   12d88:	ldrge	r0, [sp]
   12d8c:	movlt	r0, #0
   12d90:	cmp	r2, r3
   12d94:	bne	12da0 <cos@plt+0x1f28>
   12d98:	add	sp, sp, #8
   12d9c:	pop	{r4, pc}
   12da0:	bl	10d28 <__stack_chk_fail@plt>
   12da4:	push	{r3, r4, r5, lr}
   12da8:	mov	r5, r0
   12dac:	bl	10dd0 <strlen@plt>
   12db0:	mov	r4, r0
   12db4:	lsl	r0, r0, #1
   12db8:	bl	10d94 <malloc@plt>
   12dbc:	cmp	r0, #0
   12dc0:	popeq	{r3, r4, r5, pc}
   12dc4:	cmp	r4, #0
   12dc8:	pople	{r3, r4, r5, pc}
   12dcc:	mov	r3, #0
   12dd0:	mov	r2, r0
   12dd4:	mov	ip, r3
   12dd8:	strb	ip, [r2]
   12ddc:	add	r2, r2, #2
   12de0:	ldrb	r1, [r5, r3]
   12de4:	add	r3, r3, #1
   12de8:	cmp	r4, r3
   12dec:	strb	r1, [r2, #-1]
   12df0:	bne	12dd8 <cos@plt+0x1f60>
   12df4:	pop	{r3, r4, r5, pc}
   12df8:	ldrb	r3, [r0, #1]
   12dfc:	ldrb	r1, [r0]
   12e00:	ldrb	r2, [r0, #3]
   12e04:	lsl	r3, r3, #16
   12e08:	ldrb	r0, [r0, #2]
   12e0c:	orr	r3, r3, r1, lsl #24
   12e10:	orr	r3, r3, r2
   12e14:	orr	r0, r3, r0, lsl #8
   12e18:	bx	lr
   12e1c:	push	{r4, r5, r6, r7, r8, r9, lr}
   12e20:	movw	r5, #28880	; 0x70d0
   12e24:	movt	r5, #2
   12e28:	sub	sp, sp, #52	; 0x34
   12e2c:	mov	r9, r0
   12e30:	mov	r4, #0
   12e34:	ldr	r2, [r5]
   12e38:	mov	r0, sp
   12e3c:	mov	r3, #1
   12e40:	mov	r8, r1
   12e44:	str	r4, [sp]
   12e48:	mov	r1, #4
   12e4c:	str	r2, [sp, #44]	; 0x2c
   12e50:	mvn	r7, #0
   12e54:	str	r4, [sp, #4]
   12e58:	str	r4, [sp, #8]
   12e5c:	str	r3, [sp, #12]
   12e60:	str	r3, [sp, #16]
   12e64:	str	r1, [sp, #20]
   12e68:	str	r7, [sp, #32]
   12e6c:	bl	10e30 <timegm@plt>
   12e70:	subs	r6, r0, #0
   12e74:	blt	12ebc <cos@plt+0x2044>
   12e78:	mov	r0, r4
   12e7c:	bl	10cec <time@plt>
   12e80:	cmp	r0, #0
   12e84:	blt	12ebc <cos@plt+0x2044>
   12e88:	cmp	r0, r6
   12e8c:	blt	12ec4 <cos@plt+0x204c>
   12e90:	mov	r7, r4
   12e94:	str	r4, [r9]
   12e98:	rsb	r6, r6, r0
   12e9c:	str	r6, [r8]
   12ea0:	ldr	r2, [sp, #44]	; 0x2c
   12ea4:	mov	r0, r7
   12ea8:	ldr	r3, [r5]
   12eac:	cmp	r2, r3
   12eb0:	bne	12ed4 <cos@plt+0x205c>
   12eb4:	add	sp, sp, #52	; 0x34
   12eb8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12ebc:	mvn	r7, #0
   12ec0:	b	12ea0 <cos@plt+0x2028>
   12ec4:	bl	10ddc <__errno_location@plt>
   12ec8:	mov	r3, #22
   12ecc:	str	r3, [r0]
   12ed0:	b	12ea0 <cos@plt+0x2028>
   12ed4:	bl	10d28 <__stack_chk_fail@plt>
   12ed8:	push	{r4, r5, lr}
   12edc:	movw	r4, #28880	; 0x70d0
   12ee0:	movt	r4, #2
   12ee4:	sub	sp, sp, #20
   12ee8:	movw	r1, #25104	; 0x6210
   12eec:	add	r2, sp, #4
   12ef0:	ldr	r3, [r4]
   12ef4:	movt	r1, #1
   12ef8:	str	r3, [sp, #12]
   12efc:	bl	10e60 <FT_Get_BDF_Property@plt>
   12f00:	cmp	r0, #0
   12f04:	bne	12f14 <cos@plt+0x209c>
   12f08:	ldr	r3, [sp, #4]
   12f0c:	cmp	r3, #1
   12f10:	beq	12f34 <cos@plt+0x20bc>
   12f14:	movw	r0, #19278	; 0x4b4e
   12f18:	movt	r0, #21838	; 0x554e
   12f1c:	ldr	r2, [sp, #12]
   12f20:	ldr	r3, [r4]
   12f24:	cmp	r2, r3
   12f28:	bne	13168 <cos@plt+0x22f0>
   12f2c:	add	sp, sp, #20
   12f30:	pop	{r4, r5, pc}
   12f34:	ldr	r5, [sp, #8]
   12f38:	movw	r1, #25456	; 0x6370
   12f3c:	movt	r1, #1
   12f40:	mov	r0, r5
   12f44:	bl	10d58 <strcasecmp@plt>
   12f48:	cmp	r0, #0
   12f4c:	movweq	r0, #16965	; 0x4245
   12f50:	movteq	r0, #16708	; 0x4144
   12f54:	beq	12f1c <cos@plt+0x20a4>
   12f58:	movw	r1, #25464	; 0x6378
   12f5c:	mov	r0, r5
   12f60:	movt	r1, #1
   12f64:	bl	10d58 <strcasecmp@plt>
   12f68:	cmp	r0, #0
   12f6c:	movweq	r0, #17985	; 0x4641
   12f70:	movteq	r0, #16711	; 0x4147
   12f74:	beq	12f1c <cos@plt+0x20a4>
   12f78:	movw	r1, #25472	; 0x6380
   12f7c:	mov	r0, r5
   12f80:	movt	r1, #1
   12f84:	bl	10d58 <strcasecmp@plt>
   12f88:	cmp	r0, #0
   12f8c:	movweq	r0, #21587	; 0x5453
   12f90:	movteq	r0, #16716	; 0x414c
   12f94:	beq	12f1c <cos@plt+0x20a4>
   12f98:	movw	r1, #25480	; 0x6388
   12f9c:	mov	r0, r5
   12fa0:	movt	r1, #1
   12fa4:	bl	10d58 <strcasecmp@plt>
   12fa8:	cmp	r0, #0
   12fac:	movweq	r0, #20556	; 0x504c
   12fb0:	movteq	r0, #16720	; 0x4150
   12fb4:	beq	12f1c <cos@plt+0x20a4>
   12fb8:	movw	r1, #25488	; 0x6390
   12fbc:	mov	r0, r5
   12fc0:	movt	r1, #1
   12fc4:	bl	10d58 <strcasecmp@plt>
   12fc8:	cmp	r0, #0
   12fcc:	movweq	r0, #20552	; 0x5048
   12fd0:	movteq	r0, #16722	; 0x4152
   12fd4:	beq	12f1c <cos@plt+0x20a4>
   12fd8:	movw	r1, #25496	; 0x6398
   12fdc:	mov	r0, r5
   12fe0:	movt	r1, #1
   12fe4:	bl	10d58 <strcasecmp@plt>
   12fe8:	cmp	r0, #0
   12fec:	movweq	r0, #17731	; 0x4543
   12ff0:	movteq	r0, #16724	; 0x4154
   12ff4:	beq	12f1c <cos@plt+0x20a4>
   12ff8:	movw	r1, #25504	; 0x63a0
   12ffc:	mov	r0, r5
   13000:	movt	r1, #1
   13004:	bl	10d58 <strcasecmp@plt>
   13008:	cmp	r0, #0
   1300c:	movweq	r0, #18464	; 0x4820
   13010:	movteq	r0, #16934	; 0x4226
   13014:	beq	12f1c <cos@plt+0x20a4>
   13018:	movw	r1, #25508	; 0x63a4
   1301c:	mov	r0, r5
   13020:	movt	r1, #1
   13024:	bl	10d58 <strcasecmp@plt>
   13028:	cmp	r0, #0
   1302c:	movweq	r0, #21587	; 0x5453
   13030:	movteq	r0, #16969	; 0x4249
   13034:	beq	12f1c <cos@plt+0x20a4>
   13038:	movw	r1, #25520	; 0x63b0
   1303c:	mov	r0, r5
   13040:	movt	r1, #1
   13044:	bl	10d58 <strcasecmp@plt>
   13048:	cmp	r0, #0
   1304c:	movweq	r0, #20033	; 0x4e41
   13050:	movteq	r0, #17497	; 0x4459
   13054:	beq	12f1c <cos@plt+0x20a4>
   13058:	movw	r1, #25528	; 0x63b8
   1305c:	mov	r0, r5
   13060:	movt	r1, #1
   13064:	bl	10d58 <strcasecmp@plt>
   13068:	cmp	r0, #0
   1306c:	movweq	r0, #19744	; 0x4d20
   13070:	movteq	r0, #18754	; 0x4942
   13074:	beq	12f1c <cos@plt+0x20a4>
   13078:	movw	r1, #25532	; 0x63bc
   1307c:	mov	r0, r5
   13080:	movt	r1, #1
   13084:	bl	10d58 <strcasecmp@plt>
   13088:	cmp	r0, #0
   1308c:	beq	1316c <cos@plt+0x22f4>
   13090:	movw	r1, #25536	; 0x63c0
   13094:	mov	r0, r5
   13098:	movt	r1, #1
   1309c:	bl	10d58 <strcasecmp@plt>
   130a0:	cmp	r0, #0
   130a4:	beq	13178 <cos@plt+0x2300>
   130a8:	movw	r1, #25548	; 0x63cc
   130ac:	mov	r0, r5
   130b0:	movt	r1, #1
   130b4:	bl	10d58 <strcasecmp@plt>
   130b8:	cmp	r0, #0
   130bc:	beq	13190 <cos@plt+0x2318>
   130c0:	movw	r1, #25556	; 0x63d4
   130c4:	mov	r0, r5
   130c8:	movt	r1, #1
   130cc:	bl	10d58 <strcasecmp@plt>
   130d0:	cmp	r0, #0
   130d4:	beq	13184 <cos@plt+0x230c>
   130d8:	movw	r1, #25572	; 0x63e4
   130dc:	mov	r0, r5
   130e0:	movt	r1, #1
   130e4:	bl	10d58 <strcasecmp@plt>
   130e8:	cmp	r0, #0
   130ec:	beq	1319c <cos@plt+0x2324>
   130f0:	movw	r1, #25584	; 0x63f0
   130f4:	mov	r0, r5
   130f8:	movt	r1, #1
   130fc:	bl	10d58 <strcasecmp@plt>
   13100:	cmp	r0, #0
   13104:	beq	131a8 <cos@plt+0x2330>
   13108:	movw	r1, #25596	; 0x63fc
   1310c:	mov	r0, r5
   13110:	movt	r1, #1
   13114:	bl	10d58 <strcasecmp@plt>
   13118:	cmp	r0, #0
   1311c:	beq	131c0 <cos@plt+0x2348>
   13120:	movw	r1, #25608	; 0x6408
   13124:	mov	r0, r5
   13128:	movt	r1, #1
   1312c:	bl	10d58 <strcasecmp@plt>
   13130:	cmp	r0, #0
   13134:	beq	131b4 <cos@plt+0x233c>
   13138:	mov	r0, r5
   1313c:	movw	r1, #25612	; 0x640c
   13140:	movt	r1, #1
   13144:	bl	10d58 <strcasecmp@plt>
   13148:	movw	r2, #19278	; 0x4b4e
   1314c:	movw	r3, #22816	; 0x5920
   13150:	movt	r2, #21838	; 0x554e
   13154:	movt	r3, #22822	; 0x5926
   13158:	cmp	r0, #0
   1315c:	movne	r0, r2
   13160:	moveq	r0, r3
   13164:	b	12f1c <cos@plt+0x20a4>
   13168:	bl	10d28 <__stack_chk_fail@plt>
   1316c:	movw	r0, #17184	; 0x4320
   13170:	movt	r0, #18772	; 0x4954
   13174:	b	12f1c <cos@plt+0x20a4>
   13178:	movw	r0, #16710	; 0x4146
   1317c:	movt	r0, #19525	; 0x4c45
   13180:	b	12f1c <cos@plt+0x20a4>
   13184:	movw	r0, #21057	; 0x5241
   13188:	movt	r0, #19521	; 0x4c41
   1318c:	b	12f1c <cos@plt+0x20a4>
   13190:	movw	r0, #20562	; 0x5052
   13194:	movt	r0, #18765	; 0x494d
   13198:	b	12f1c <cos@plt+0x20a4>
   1319c:	movw	r0, #20047	; 0x4e4f
   131a0:	movt	r0, #19529	; 0x4c49
   131a4:	b	12f1c <cos@plt+0x20a4>
   131a8:	movw	r0, #8224	; 0x2020
   131ac:	movt	r0, #19796	; 0x4d54
   131b0:	b	12f1c <cos@plt+0x20a4>
   131b4:	movw	r0, #22304	; 0x5720
   131b8:	movt	r0, #21842	; 0x5552
   131bc:	b	12f1c <cos@plt+0x20a4>
   131c0:	movw	r0, #8224	; 0x2020
   131c4:	movt	r0, #19795	; 0x4d53
   131c8:	b	12f1c <cos@plt+0x20a4>
   131cc:	push	{r4, r5, lr}
   131d0:	movw	r4, #28880	; 0x70d0
   131d4:	movt	r4, #2
   131d8:	sub	sp, sp, #20
   131dc:	movw	r1, #25616	; 0x6410
   131e0:	add	r2, sp, #4
   131e4:	ldr	r3, [r4]
   131e8:	movt	r1, #1
   131ec:	str	r3, [sp, #12]
   131f0:	bl	10e60 <FT_Get_BDF_Property@plt>
   131f4:	cmp	r0, #0
   131f8:	bne	13208 <cos@plt+0x2390>
   131fc:	ldr	r3, [sp, #4]
   13200:	cmp	r3, #1
   13204:	beq	13224 <cos@plt+0x23ac>
   13208:	mov	r0, #500	; 0x1f4
   1320c:	ldr	r2, [sp, #12]
   13210:	ldr	r3, [r4]
   13214:	cmp	r2, r3
   13218:	bne	13308 <cos@plt+0x2490>
   1321c:	add	sp, sp, #20
   13220:	pop	{r4, r5, pc}
   13224:	ldr	r5, [sp, #8]
   13228:	movw	r1, #25628	; 0x641c
   1322c:	movt	r1, #1
   13230:	mov	r0, r5
   13234:	bl	10d58 <strcasecmp@plt>
   13238:	cmp	r0, #0
   1323c:	moveq	r0, #100	; 0x64
   13240:	beq	1320c <cos@plt+0x2394>
   13244:	movw	r1, #25636	; 0x6424
   13248:	mov	r0, r5
   1324c:	movt	r1, #1
   13250:	bl	10d58 <strcasecmp@plt>
   13254:	cmp	r0, #0
   13258:	moveq	r0, #200	; 0xc8
   1325c:	beq	1320c <cos@plt+0x2394>
   13260:	movw	r1, #25648	; 0x6430
   13264:	mov	r0, r5
   13268:	movt	r1, #1
   1326c:	bl	10d58 <strcasecmp@plt>
   13270:	cmp	r0, #0
   13274:	moveq	r0, #300	; 0x12c
   13278:	beq	1320c <cos@plt+0x2394>
   1327c:	movw	r1, #25656	; 0x6438
   13280:	mov	r0, r5
   13284:	movt	r1, #1
   13288:	bl	10d58 <strcasecmp@plt>
   1328c:	cmp	r0, #0
   13290:	beq	13208 <cos@plt+0x2390>
   13294:	movw	r1, #25664	; 0x6440
   13298:	mov	r0, r5
   1329c:	movt	r1, #1
   132a0:	bl	10d58 <strcasecmp@plt>
   132a4:	cmp	r0, #0
   132a8:	moveq	r0, #600	; 0x258
   132ac:	beq	1320c <cos@plt+0x2394>
   132b0:	movw	r1, #25668	; 0x6444
   132b4:	mov	r0, r5
   132b8:	movt	r1, #1
   132bc:	bl	10d58 <strcasecmp@plt>
   132c0:	cmp	r0, #0
   132c4:	moveq	r0, #700	; 0x2bc
   132c8:	beq	1320c <cos@plt+0x2394>
   132cc:	movw	r1, #25676	; 0x644c
   132d0:	mov	r0, r5
   132d4:	movt	r1, #1
   132d8:	bl	10d58 <strcasecmp@plt>
   132dc:	cmp	r0, #0
   132e0:	moveq	r0, #800	; 0x320
   132e4:	beq	1320c <cos@plt+0x2394>
   132e8:	mov	r0, r5
   132ec:	movw	r1, #25688	; 0x6458
   132f0:	movt	r1, #1
   132f4:	bl	10d58 <strcasecmp@plt>
   132f8:	cmp	r0, #0
   132fc:	movne	r0, #500	; 0x1f4
   13300:	moveq	r0, #900	; 0x384
   13304:	b	1320c <cos@plt+0x2394>
   13308:	bl	10d28 <__stack_chk_fail@plt>
   1330c:	push	{r4, r5, r6, lr}
   13310:	movw	r4, #28880	; 0x70d0
   13314:	movt	r4, #2
   13318:	sub	sp, sp, #16
   1331c:	movw	r1, #25696	; 0x6460
   13320:	add	r2, sp, #4
   13324:	ldr	r3, [r4]
   13328:	movt	r1, #1
   1332c:	str	r3, [sp, #12]
   13330:	bl	10e60 <FT_Get_BDF_Property@plt>
   13334:	cmp	r0, #0
   13338:	beq	13358 <cos@plt+0x24e0>
   1333c:	mov	r0, #5
   13340:	ldr	r2, [sp, #12]
   13344:	ldr	r3, [r4]
   13348:	cmp	r2, r3
   1334c:	bne	13464 <cos@plt+0x25ec>
   13350:	add	sp, sp, #16
   13354:	pop	{r4, r5, r6, pc}
   13358:	ldr	r5, [sp, #4]
   1335c:	cmp	r5, #1
   13360:	bne	1333c <cos@plt+0x24c4>
   13364:	ldr	r6, [sp, #8]
   13368:	movw	r1, #25712	; 0x6470
   1336c:	movt	r1, #1
   13370:	mov	r0, r6
   13374:	bl	10d58 <strcasecmp@plt>
   13378:	cmp	r0, #0
   1337c:	moveq	r0, r5
   13380:	beq	13340 <cos@plt+0x24c8>
   13384:	movw	r1, #25728	; 0x6480
   13388:	mov	r0, r6
   1338c:	movt	r1, #1
   13390:	bl	10d58 <strcasecmp@plt>
   13394:	cmp	r0, #0
   13398:	moveq	r0, #2
   1339c:	beq	13340 <cos@plt+0x24c8>
   133a0:	movw	r1, #25748	; 0x6494
   133a4:	mov	r0, r6
   133a8:	movt	r1, #1
   133ac:	bl	10d58 <strcasecmp@plt>
   133b0:	cmp	r0, #0
   133b4:	moveq	r0, #3
   133b8:	beq	13340 <cos@plt+0x24c8>
   133bc:	movw	r1, #25744	; 0x6490
   133c0:	mov	r0, r6
   133c4:	movt	r1, #1
   133c8:	bl	10d58 <strcasecmp@plt>
   133cc:	cmp	r0, #0
   133d0:	moveq	r0, #4
   133d4:	beq	13340 <cos@plt+0x24c8>
   133d8:	movw	r1, #25760	; 0x64a0
   133dc:	mov	r0, r6
   133e0:	movt	r1, #1
   133e4:	bl	10d58 <strcasecmp@plt>
   133e8:	cmp	r0, #0
   133ec:	beq	1333c <cos@plt+0x24c4>
   133f0:	movw	r1, #25768	; 0x64a8
   133f4:	mov	r0, r6
   133f8:	movt	r1, #1
   133fc:	bl	10d58 <strcasecmp@plt>
   13400:	cmp	r0, #0
   13404:	moveq	r0, #6
   13408:	beq	13340 <cos@plt+0x24c8>
   1340c:	movw	r1, #25772	; 0x64ac
   13410:	mov	r0, r6
   13414:	movt	r1, #1
   13418:	bl	10d58 <strcasecmp@plt>
   1341c:	cmp	r0, #0
   13420:	moveq	r0, #7
   13424:	beq	13340 <cos@plt+0x24c8>
   13428:	movw	r1, #25784	; 0x64b8
   1342c:	mov	r0, r6
   13430:	movt	r1, #1
   13434:	bl	10d58 <strcasecmp@plt>
   13438:	cmp	r0, #0
   1343c:	moveq	r0, #8
   13440:	beq	13340 <cos@plt+0x24c8>
   13444:	mov	r0, r6
   13448:	movw	r1, #25800	; 0x64c8
   1344c:	movt	r1, #1
   13450:	bl	10d58 <strcasecmp@plt>
   13454:	cmp	r0, #0
   13458:	movne	r0, #5
   1345c:	moveq	r0, #9
   13460:	b	13340 <cos@plt+0x24c8>
   13464:	bl	10d28 <__stack_chk_fail@plt>
   13468:	push	{r4, r5, lr}
   1346c:	movw	r4, #28880	; 0x70d0
   13470:	movt	r4, #2
   13474:	sub	sp, sp, #20
   13478:	movw	r1, #25816	; 0x64d8
   1347c:	add	r2, sp, #4
   13480:	ldr	r3, [r4]
   13484:	movt	r1, #1
   13488:	mov	r5, r0
   1348c:	str	r3, [sp, #12]
   13490:	bl	10e60 <FT_Get_BDF_Property@plt>
   13494:	cmp	r0, #0
   13498:	bne	134a8 <cos@plt+0x2630>
   1349c:	ldr	r3, [sp, #4]
   134a0:	cmp	r3, #2
   134a4:	beq	13530 <cos@plt+0x26b8>
   134a8:	mov	r0, r5
   134ac:	add	r2, sp, #4
   134b0:	movw	r1, #25832	; 0x64e8
   134b4:	movt	r1, #1
   134b8:	bl	10e60 <FT_Get_BDF_Property@plt>
   134bc:	cmp	r0, #0
   134c0:	movne	r0, #0
   134c4:	bne	134d4 <cos@plt+0x265c>
   134c8:	ldr	r3, [sp, #4]
   134cc:	cmp	r3, #1
   134d0:	beq	134ec <cos@plt+0x2674>
   134d4:	ldr	r2, [sp, #12]
   134d8:	ldr	r3, [r4]
   134dc:	cmp	r2, r3
   134e0:	bne	1354c <cos@plt+0x26d4>
   134e4:	add	sp, sp, #20
   134e8:	pop	{r4, r5, pc}
   134ec:	ldr	r5, [sp, #8]
   134f0:	movw	r1, #25840	; 0x64f0
   134f4:	movt	r1, #1
   134f8:	mov	r0, r5
   134fc:	bl	10d58 <strcasecmp@plt>
   13500:	cmp	r0, #0
   13504:	beq	13540 <cos@plt+0x26c8>
   13508:	mov	r0, r5
   1350c:	movw	r1, #24980	; 0x6194
   13510:	movt	r1, #1
   13514:	bl	10d58 <strcasecmp@plt>
   13518:	mov	r3, #0
   1351c:	movt	r3, #65506	; 0xffe2
   13520:	cmp	r0, #0
   13524:	moveq	r0, r3
   13528:	movne	r0, #0
   1352c:	b	134d4 <cos@plt+0x265c>
   13530:	ldr	r0, [sp, #8]
   13534:	sub	r0, r0, #5760	; 0x1680
   13538:	lsl	r0, r0, #10
   1353c:	b	134d4 <cos@plt+0x265c>
   13540:	mov	r0, #0
   13544:	movt	r0, #65506	; 0xffe2
   13548:	b	134d4 <cos@plt+0x265c>
   1354c:	bl	10d28 <__stack_chk_fail@plt>
   13550:	push	{r4, r5, r6, lr}
   13554:	movw	r4, #28880	; 0x70d0
   13558:	movt	r4, #2
   1355c:	sub	sp, sp, #16
   13560:	mov	r6, r0
   13564:	movw	r5, #649	; 0x289
   13568:	ldr	r3, [r4]
   1356c:	str	r3, [sp, #12]
   13570:	bl	131cc <cos@plt+0x2354>
   13574:	movw	r1, #25832	; 0x64e8
   13578:	add	r2, sp, #4
   1357c:	movt	r1, #1
   13580:	cmp	r0, r5
   13584:	mov	r0, r6
   13588:	movle	r5, #0
   1358c:	movgt	r5, #1
   13590:	bl	10e60 <FT_Get_BDF_Property@plt>
   13594:	cmp	r0, #0
   13598:	bne	135a8 <cos@plt+0x2730>
   1359c:	ldr	r3, [sp, #4]
   135a0:	cmp	r3, #1
   135a4:	beq	135c4 <cos@plt+0x274c>
   135a8:	ldr	r2, [sp, #12]
   135ac:	mov	r0, r5
   135b0:	ldr	r3, [r4]
   135b4:	cmp	r2, r3
   135b8:	bne	13604 <cos@plt+0x278c>
   135bc:	add	sp, sp, #16
   135c0:	pop	{r4, r5, r6, pc}
   135c4:	ldr	r6, [sp, #8]
   135c8:	movw	r1, #25840	; 0x64f0
   135cc:	movt	r1, #1
   135d0:	mov	r0, r6
   135d4:	bl	10d58 <strcasecmp@plt>
   135d8:	cmp	r0, #0
   135dc:	bne	135e8 <cos@plt+0x2770>
   135e0:	orr	r5, r5, #2
   135e4:	b	135a8 <cos@plt+0x2730>
   135e8:	mov	r0, r6
   135ec:	movw	r1, #24980	; 0x6194
   135f0:	movt	r1, #1
   135f4:	bl	10d58 <strcasecmp@plt>
   135f8:	cmp	r0, #0
   135fc:	beq	135e0 <cos@plt+0x2768>
   13600:	b	135a8 <cos@plt+0x2730>
   13604:	bl	10d28 <__stack_chk_fail@plt>
   13608:	push	{r4, r5, lr}
   1360c:	movw	r4, #28880	; 0x70d0
   13610:	movt	r4, #2
   13614:	sub	sp, sp, #28
   13618:	movw	r1, #25844	; 0x64f4
   1361c:	add	r2, sp, #4
   13620:	ldr	r3, [r4]
   13624:	movt	r1, #1
   13628:	mov	r5, r0
   1362c:	str	r3, [sp, #20]
   13630:	bl	10e60 <FT_Get_BDF_Property@plt>
   13634:	cmp	r0, #0
   13638:	bne	13688 <cos@plt+0x2810>
   1363c:	ldr	r3, [sp, #4]
   13640:	cmp	r3, #1
   13644:	bne	13688 <cos@plt+0x2810>
   13648:	mov	r0, r5
   1364c:	movw	r1, #25864	; 0x6508
   13650:	add	r2, sp, #12
   13654:	movt	r1, #1
   13658:	bl	10e60 <FT_Get_BDF_Property@plt>
   1365c:	cmp	r0, #0
   13660:	bne	13688 <cos@plt+0x2810>
   13664:	ldr	r3, [sp, #12]
   13668:	cmp	r3, #1
   1366c:	bne	13688 <cos@plt+0x2810>
   13670:	movw	r0, #25884	; 0x651c
   13674:	ldr	r1, [sp, #8]
   13678:	ldr	r2, [sp, #16]
   1367c:	movt	r0, #1
   13680:	bl	12cf0 <cos@plt+0x1e78>
   13684:	b	1368c <cos@plt+0x2814>
   13688:	mov	r0, #0
   1368c:	ldr	r2, [sp, #20]
   13690:	ldr	r3, [r4]
   13694:	cmp	r2, r3
   13698:	bne	136a4 <cos@plt+0x282c>
   1369c:	add	sp, sp, #28
   136a0:	pop	{r4, r5, pc}
   136a4:	bl	10d28 <__stack_chk_fail@plt>
   136a8:	sub	ip, r0, #-67108863	; 0xfc000001
   136ac:	push	{r3, r4, r5, r6, r7, lr}
   136b0:	vpush	{d8-d13}
   136b4:	sub	ip, ip, #63176704	; 0x3c40000
   136b8:	movw	r3, #65534	; 0xfffe
   136bc:	movt	r3, #119	; 0x77
   136c0:	cmp	ip, r3
   136c4:	mov	r6, r1
   136c8:	mov	r7, r2
   136cc:	bhi	137a8 <cos@plt+0x2930>
   136d0:	vmov	d8, r0, r0
   136d4:	vcvt.f64.s32	d8, d8, #16
   136d8:	vldr	d6, [pc, #232]	; 137c8 <cos@plt+0x2950>
   136dc:	vldr	d7, [pc, #236]	; 137d0 <cos@plt+0x2958>
   136e0:	vdiv.f64	d8, d8, d6
   136e4:	vmul.f64	d8, d8, d7
   136e8:	vneg.f64	d0, d8
   136ec:	bl	10dc4 <sin@plt>
   136f0:	vmov.f64	d10, d0
   136f4:	vmov.f64	d0, d8
   136f8:	bl	10e78 <cos@plt>
   136fc:	vldr	d7, [pc, #212]	; 137d8 <cos@plt+0x2960>
   13700:	vcmpe.f64	d0, d7
   13704:	vmov.f64	d8, d0
   13708:	vmrs	APSR_nzcv, fpscr
   1370c:	bmi	137a8 <cos@plt+0x2930>
   13710:	mov	r4, #1
   13714:	movw	r5, #10000	; 0x2710
   13718:	vldr	d12, [pc, #192]	; 137e0 <cos@plt+0x2968>
   1371c:	vmov.f64	d0, d10
   13720:	vmov.f64	d1, d8
   13724:	bl	10e6c <atan2@plt>
   13728:	vmov.f64	d9, #96	; 0x3f000000  0.5
   1372c:	vmov.f64	d11, d0
   13730:	b	1373c <cos@plt+0x28c4>
   13734:	cmp	r4, r5
   13738:	beq	137a8 <cos@plt+0x2930>
   1373c:	vmov	s15, r4
   13740:	add	r4, r4, #1
   13744:	vcvt.f64.s32	d6, s15
   13748:	vmul.f64	d7, d6, d8
   1374c:	vcvt.s32.f64	s10, d7
   13750:	vcvt.f64.s32	d5, s10
   13754:	vcmp.f64	d5, #0.0
   13758:	vmrs	APSR_nzcv, fpscr
   1375c:	beq	13734 <cos@plt+0x28bc>
   13760:	vmov.f64	d13, d9
   13764:	vmla.f64	d13, d10, d6
   13768:	vadd.f64	d7, d7, d9
   1376c:	vcvt.s32.f64	s26, d13
   13770:	vcvt.s32.f64	s27, d7
   13774:	vcvt.f64.s32	d0, s26
   13778:	vcvt.f64.s32	d1, s27
   1377c:	bl	10e6c <atan2@plt>
   13780:	vsub.f64	d0, d0, d11
   13784:	vabs.f64	d0, d0
   13788:	vcmpe.f64	d0, d12
   1378c:	vmrs	APSR_nzcv, fpscr
   13790:	bpl	13734 <cos@plt+0x28bc>
   13794:	vstr	s26, [r6]
   13798:	vstr	s27, [r7]
   1379c:	vpop	{d8-d13}
   137a0:	mov	r0, #0
   137a4:	pop	{r3, r4, r5, r6, r7, pc}
   137a8:	vpop	{d8-d13}
   137ac:	mov	r2, #1
   137b0:	mov	r3, #0
   137b4:	str	r2, [r7]
   137b8:	mvn	r0, #0
   137bc:	str	r3, [r6]
   137c0:	pop	{r3, r4, r5, r6, r7, pc}
   137c4:	nop	{0}
   137c8:	andeq	r0, r0, r0
   137cc:	rsbmi	r8, r6, r0
   137d0:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   137d4:	strdmi	r2, [r9], -fp
   137d8:	rscsle	sl, r1, #252, 18	; 0x3f0000
   137dc:	svccc	0x0050624d
   137e0:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   137e4:	svccc	0x00a99999
   137e8:	mov	r0, #0
   137ec:	bx	lr
   137f0:	movw	r3, #28904	; 0x70e8
   137f4:	movt	r3, #2
   137f8:	ldr	r2, [r3]
   137fc:	cmp	r2, #0
   13800:	bxne	lr
   13804:	cmp	r0, #0
   13808:	mov	r1, #1
   1380c:	str	r1, [r3]
   13810:	blt	13830 <cos@plt+0x29b8>
   13814:	movw	r3, #28884	; 0x70d4
   13818:	movt	r3, #2
   1381c:	movw	r0, #25944	; 0x6558
   13820:	mov	r2, #13
   13824:	ldr	r3, [r3]
   13828:	movt	r0, #1
   1382c:	b	10d7c <fwrite@plt>
   13830:	movw	r0, #25928	; 0x6548
   13834:	movt	r0, #1
   13838:	b	10d64 <perror@plt>
   1383c:	push	{r4, r5, r6, lr}
   13840:	uxth	r1, r1
   13844:	sub	sp, sp, #8
   13848:	mov	r5, r0
   1384c:	add	r4, sp, #8
   13850:	lsl	r3, r1, #8
   13854:	mov	r6, #2
   13858:	orr	r1, r3, r1, lsr #8
   1385c:	strh	r1, [r4, #-2]!
   13860:	ldr	r3, [r5, #20]
   13864:	add	r0, r4, #1
   13868:	ldr	r2, [r5, #24]
   1386c:	add	r1, r3, #1
   13870:	cmp	r3, r2
   13874:	bcs	13898 <cos@plt+0x2a20>
   13878:	ldrb	r2, [r4]
   1387c:	str	r1, [r5, #20]
   13880:	strb	r2, [r3]
   13884:	subs	r6, r6, #1
   13888:	mov	r4, r0
   1388c:	bne	13860 <cos@plt+0x29e8>
   13890:	add	sp, sp, #8
   13894:	pop	{r4, r5, r6, pc}
   13898:	mov	r0, r5
   1389c:	ldrb	r1, [r4]
   138a0:	bl	10e24 <__overflow@plt>
   138a4:	cmn	r0, #1
   138a8:	bne	138b8 <cos@plt+0x2a40>
   138ac:	mov	r0, #0
   138b0:	bl	137f0 <cos@plt+0x2978>
   138b4:	b	13890 <cos@plt+0x2a18>
   138b8:	add	r0, r4, #1
   138bc:	b	13884 <cos@plt+0x2a0c>
   138c0:	push	{r4, r5, r6, lr}
   138c4:	movw	r5, #28904	; 0x70e8
   138c8:	movt	r5, #2
   138cc:	mov	r6, r0
   138d0:	ldr	r3, [r5, #4]
   138d4:	cmp	r3, #0
   138d8:	ble	138fc <cos@plt+0x2a84>
   138dc:	mov	r4, #0
   138e0:	mov	r0, r6
   138e4:	mov	r1, #0
   138e8:	bl	1383c <cos@plt+0x29c4>
   138ec:	ldr	r3, [r5, #4]
   138f0:	add	r4, r4, #1
   138f4:	cmp	r3, r4
   138f8:	bgt	138e0 <cos@plt+0x2a68>
   138fc:	mov	r0, r6
   13900:	mov	r1, #0
   13904:	bl	1383c <cos@plt+0x29c4>
   13908:	mov	r0, #0
   1390c:	pop	{r4, r5, r6, pc}
   13910:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13914:	vpush	{d8-d9}
   13918:	movw	r5, #28904	; 0x70e8
   1391c:	movt	r5, #2
   13920:	movw	sl, #28880	; 0x70d0
   13924:	movt	sl, #2
   13928:	sub	sp, sp, #32
   1392c:	ldr	r3, [r5, #4]
   13930:	mov	r7, r0
   13934:	ldr	r2, [sl]
   13938:	mov	r8, r1
   1393c:	cmp	r3, #0
   13940:	str	r2, [sp, #28]
   13944:	blt	13a48 <cos@plt+0x2bd0>
   13948:	mov	r4, #0
   1394c:	movw	r9, #682	; 0x2aa
   13950:	mov	r6, r4
   13954:	vldr	d9, [pc, #276]	; 13a70 <cos@plt+0x2bf8>
   13958:	vldr	d8, [pc, #280]	; 13a78 <cos@plt+0x2c00>
   1395c:	b	13a28 <cos@plt+0x2bb0>
   13960:	str	r6, [sp]
   13964:	mov	r0, r8
   13968:	str	r6, [sp, #4]
   1396c:	add	r2, sp, #20
   13970:	str	r6, [sp, #8]
   13974:	add	r3, sp, #24
   13978:	bl	12a04 <cos@plt+0x1b8c>
   1397c:	cmp	r0, #0
   13980:	blt	13a3c <cos@plt+0x2bc4>
   13984:	ldr	r3, [r5, #12]
   13988:	vmov.f64	d7, #96	; 0x3f000000  0.5
   1398c:	cmp	r4, r3
   13990:	bge	139d8 <cos@plt+0x2b60>
   13994:	vldr	s11, [sp, #20]
   13998:	mov	r0, r7
   1399c:	vcvt.f64.s32	d6, s11
   139a0:	vmul.f64	d6, d6, d9
   139a4:	vmla.f64	d7, d6, d8
   139a8:	vcmpe.f64	d7, #0.0
   139ac:	vmrs	APSR_nzcv, fpscr
   139b0:	vnegmi.f64	d7, d7
   139b4:	vcvtmi.s32.f64	s13, d7
   139b8:	vcvtpl.s32.f64	s11, d7
   139bc:	vmovmi	r1, s13
   139c0:	vmovpl	r1, s11
   139c4:	rsbmi	r1, r1, #0
   139c8:	uxth	r1, r1
   139cc:	sxth	r1, r1
   139d0:	bl	1383c <cos@plt+0x29c4>
   139d4:	vmov.f64	d7, #96	; 0x3f000000  0.5
   139d8:	vldr	s11, [sp, #24]
   139dc:	mov	r0, r7
   139e0:	add	r4, r4, #1
   139e4:	vcvt.f64.s32	d6, s11
   139e8:	vmul.f64	d6, d6, d9
   139ec:	vmla.f64	d7, d6, d8
   139f0:	vcmpe.f64	d7, #0.0
   139f4:	vmrs	APSR_nzcv, fpscr
   139f8:	vnegmi.f64	d7, d7
   139fc:	vcvtmi.s32.f64	s13, d7
   13a00:	vcvtpl.s32.f64	s11, d7
   13a04:	vmovmi	r1, s13
   13a08:	vmovpl	r1, s11
   13a0c:	rsbmi	r1, r1, #0
   13a10:	uxth	r1, r1
   13a14:	sxth	r1, r1
   13a18:	bl	1383c <cos@plt+0x29c4>
   13a1c:	ldr	r3, [r5, #4]
   13a20:	cmp	r3, r4
   13a24:	blt	13a48 <cos@plt+0x2bd0>
   13a28:	mov	r1, r4
   13a2c:	ldr	r0, [r5, #8]
   13a30:	bl	12530 <cos@plt+0x16b8>
   13a34:	subs	r1, r0, #0
   13a38:	bge	13960 <cos@plt+0x2ae8>
   13a3c:	str	r9, [sp, #20]
   13a40:	str	r6, [sp, #24]
   13a44:	b	13984 <cos@plt+0x2b0c>
   13a48:	ldr	r2, [sp, #28]
   13a4c:	mov	r0, #0
   13a50:	ldr	r3, [sl]
   13a54:	cmp	r2, r3
   13a58:	bne	13a68 <cos@plt+0x2bf0>
   13a5c:	add	sp, sp, #32
   13a60:	vpop	{d8-d9}
   13a64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13a68:	bl	10d28 <__stack_chk_fail@plt>
   13a6c:	nop	{0}
   13a70:	andeq	r0, r0, r0
   13a74:	cdpcc	0, 15, cr0, cr0, cr0, {0}
   13a78:	andeq	r0, r0, r0
   13a7c:	adcmi	r0, r0, r0
   13a80:	push	{r4, r5, r6, lr}
   13a84:	sub	sp, sp, #8
   13a88:	add	r4, sp, #8
   13a8c:	lsl	r3, r1, #8
   13a90:	mov	r5, r0
   13a94:	mov	r6, #2
   13a98:	orr	r1, r3, r1, lsr #8
   13a9c:	strh	r1, [r4, #-2]!
   13aa0:	ldr	r3, [r5, #20]
   13aa4:	add	r0, r4, #1
   13aa8:	ldr	r2, [r5, #24]
   13aac:	add	r1, r3, #1
   13ab0:	cmp	r3, r2
   13ab4:	bcs	13ad8 <cos@plt+0x2c60>
   13ab8:	ldrb	r2, [r4]
   13abc:	str	r1, [r5, #20]
   13ac0:	strb	r2, [r3]
   13ac4:	subs	r6, r6, #1
   13ac8:	mov	r4, r0
   13acc:	bne	13aa0 <cos@plt+0x2c28>
   13ad0:	add	sp, sp, #8
   13ad4:	pop	{r4, r5, r6, pc}
   13ad8:	mov	r0, r5
   13adc:	ldrb	r1, [r4]
   13ae0:	bl	10e24 <__overflow@plt>
   13ae4:	cmn	r0, #1
   13ae8:	bne	13af8 <cos@plt+0x2c80>
   13aec:	mov	r0, #0
   13af0:	bl	137f0 <cos@plt+0x2978>
   13af4:	b	13ad0 <cos@plt+0x2c58>
   13af8:	add	r0, r4, #1
   13afc:	b	13ac4 <cos@plt+0x2c4c>
   13b00:	push	{r4, lr}
   13b04:	mov	ip, r1
   13b08:	ldr	r3, [r0, #20]
   13b0c:	ldr	r4, [r0, #24]
   13b10:	cmp	r3, r4
   13b14:	bcs	13b28 <cos@plt+0x2cb0>
   13b18:	add	r1, r3, #1
   13b1c:	str	r1, [r0, #20]
   13b20:	strb	ip, [r3]
   13b24:	pop	{r4, pc}
   13b28:	bl	10e24 <__overflow@plt>
   13b2c:	cmn	r0, #1
   13b30:	popne	{r4, pc}
   13b34:	mov	r0, #0
   13b38:	pop	{r4, lr}
   13b3c:	b	137f0 <cos@plt+0x2978>
   13b40:	push	{r4, lr}
   13b44:	mov	ip, r1
   13b48:	ldr	r3, [r0, #20]
   13b4c:	ldr	r4, [r0, #24]
   13b50:	cmp	r3, r4
   13b54:	bcs	13b68 <cos@plt+0x2cf0>
   13b58:	add	r1, r3, #1
   13b5c:	str	r1, [r0, #20]
   13b60:	strb	ip, [r3]
   13b64:	pop	{r4, pc}
   13b68:	bl	10e24 <__overflow@plt>
   13b6c:	cmn	r0, #1
   13b70:	popne	{r4, pc}
   13b74:	mov	r0, #0
   13b78:	pop	{r4, lr}
   13b7c:	b	137f0 <cos@plt+0x2978>
   13b80:	push	{r4, r5, r6, r7, lr}
   13b84:	movw	r5, #28880	; 0x70d0
   13b88:	movt	r5, #2
   13b8c:	sub	sp, sp, #36	; 0x24
   13b90:	mov	r4, r0
   13b94:	mov	r7, r2
   13b98:	ldr	ip, [r5]
   13b9c:	mov	r0, r1
   13ba0:	mov	r6, r3
   13ba4:	add	r2, sp, #20
   13ba8:	add	r3, sp, #24
   13bac:	add	r1, sp, #8
   13bb0:	stm	sp, {r2, r3}
   13bb4:	add	r2, sp, #12
   13bb8:	add	r3, sp, #16
   13bbc:	str	ip, [sp, #28]
   13bc0:	bl	12928 <cos@plt+0x1ab0>
   13bc4:	mov	r0, r4
   13bc8:	ldrb	r1, [sp, #24]
   13bcc:	bl	13b00 <cos@plt+0x2c88>
   13bd0:	mov	r0, r4
   13bd4:	ldrb	r1, [sp, #16]
   13bd8:	bl	13b00 <cos@plt+0x2c88>
   13bdc:	mov	r0, r4
   13be0:	ldrb	r1, [sp, #8]
   13be4:	bl	13b40 <cos@plt+0x2cc8>
   13be8:	mov	r0, r4
   13bec:	uxtb	r1, r7
   13bf0:	bl	13b00 <cos@plt+0x2c88>
   13bf4:	mov	r0, r4
   13bf8:	uxtb	r1, r6
   13bfc:	bl	13b00 <cos@plt+0x2c88>
   13c00:	mov	r0, r4
   13c04:	mov	r1, #0
   13c08:	bl	13b00 <cos@plt+0x2c88>
   13c0c:	mov	r0, r4
   13c10:	mov	r1, #0
   13c14:	bl	13b00 <cos@plt+0x2c88>
   13c18:	mov	r0, r4
   13c1c:	mov	r1, #0
   13c20:	bl	13b00 <cos@plt+0x2c88>
   13c24:	mov	r0, r4
   13c28:	mov	r1, #0
   13c2c:	bl	13b00 <cos@plt+0x2c88>
   13c30:	mov	r0, r4
   13c34:	mov	r1, #0
   13c38:	bl	13b00 <cos@plt+0x2c88>
   13c3c:	mov	r0, r4
   13c40:	mov	r1, #0
   13c44:	bl	13b00 <cos@plt+0x2c88>
   13c48:	mov	r0, r4
   13c4c:	mov	r1, #0
   13c50:	bl	13b00 <cos@plt+0x2c88>
   13c54:	ldr	r2, [sp, #28]
   13c58:	ldr	r3, [r5]
   13c5c:	mov	r0, #0
   13c60:	cmp	r2, r3
   13c64:	bne	13c70 <cos@plt+0x2df8>
   13c68:	add	sp, sp, #36	; 0x24
   13c6c:	pop	{r4, r5, r6, r7, pc}
   13c70:	bl	10d28 <__stack_chk_fail@plt>
   13c74:	push	{r4, r5, r6, lr}
   13c78:	sub	sp, sp, #8
   13c7c:	add	r4, sp, #8
   13c80:	mov	r5, r0
   13c84:	mov	r6, #4
   13c88:	rev	r1, r1
   13c8c:	str	r1, [r4, #-4]!
   13c90:	ldr	r3, [r5, #20]
   13c94:	add	r0, r4, #1
   13c98:	ldr	r2, [r5, #24]
   13c9c:	add	r1, r3, #1
   13ca0:	cmp	r3, r2
   13ca4:	bcs	13cc8 <cos@plt+0x2e50>
   13ca8:	ldrb	r2, [r4]
   13cac:	str	r1, [r5, #20]
   13cb0:	strb	r2, [r3]
   13cb4:	subs	r6, r6, #1
   13cb8:	mov	r4, r0
   13cbc:	bne	13c90 <cos@plt+0x2e18>
   13cc0:	add	sp, sp, #8
   13cc4:	pop	{r4, r5, r6, pc}
   13cc8:	mov	r0, r5
   13ccc:	ldrb	r1, [r4]
   13cd0:	bl	10e24 <__overflow@plt>
   13cd4:	cmn	r0, #1
   13cd8:	bne	13cfc <cos@plt+0x2e84>
   13cdc:	rsb	r6, r6, #4
   13ce0:	lsr	r6, r6, #2
   13ce4:	cmp	r6, #1
   13ce8:	beq	13cc0 <cos@plt+0x2e48>
   13cec:	mov	r0, #0
   13cf0:	bl	137f0 <cos@plt+0x2978>
   13cf4:	add	sp, sp, #8
   13cf8:	pop	{r4, r5, r6, pc}
   13cfc:	add	r0, r4, #1
   13d00:	b	13cb4 <cos@plt+0x2e3c>
   13d04:	push	{r4, r5, r6, r7, r8, r9, lr}
   13d08:	movw	r9, #28880	; 0x70d0
   13d0c:	movt	r9, #2
   13d10:	sub	sp, sp, #28
   13d14:	mov	r4, #0
   13d18:	mov	r8, r0
   13d1c:	ldr	r3, [r9]
   13d20:	mov	r7, r1
   13d24:	mov	r5, r4
   13d28:	mvn	r6, #0
   13d2c:	str	r3, [sp, #20]
   13d30:	b	13d40 <cos@plt+0x2ec8>
   13d34:	add	r4, r4, #1
   13d38:	cmp	r4, #65536	; 0x10000
   13d3c:	beq	13e84 <cos@plt+0x300c>
   13d40:	str	r5, [sp]
   13d44:	mov	r0, r7
   13d48:	str	r5, [sp, #4]
   13d4c:	mov	r1, r4
   13d50:	str	r5, [sp, #8]
   13d54:	add	r2, sp, #16
   13d58:	mov	r3, #0
   13d5c:	bl	12a04 <cos@plt+0x1b8c>
   13d60:	cmp	r0, #0
   13d64:	blt	13d34 <cos@plt+0x2ebc>
   13d68:	cmp	r6, #0
   13d6c:	ldrlt	r6, [sp, #16]
   13d70:	blt	13d34 <cos@plt+0x2ebc>
   13d74:	ldr	r3, [sp, #16]
   13d78:	cmp	r3, r6
   13d7c:	beq	13d34 <cos@plt+0x2ebc>
   13d80:	mov	r4, #0
   13d84:	mov	r0, r8
   13d88:	mov	r1, #196608	; 0x30000
   13d8c:	bl	13c74 <cos@plt+0x2dfc>
   13d90:	ldr	r1, [r7, #20]
   13d94:	mov	r0, r8
   13d98:	bl	13c74 <cos@plt+0x2dfc>
   13d9c:	ldr	r3, [r7, #24]
   13da0:	vmov.f64	d7, #96	; 0x3f000000  0.5
   13da4:	vldr	d6, [pc, #228]	; 13e90 <cos@plt+0x3018>
   13da8:	mov	r0, r8
   13dac:	vmov	s10, r3
   13db0:	vcvt.f64.s32	d5, d5, #16
   13db4:	vmla.f64	d7, d5, d6
   13db8:	vcmpe.f64	d7, #0.0
   13dbc:	vmrs	APSR_nzcv, fpscr
   13dc0:	vnegmi.f64	d7, d7
   13dc4:	vcvtmi.s32.f64	s13, d7
   13dc8:	vcvtpl.s32.f64	s13, d7
   13dcc:	vmovmi	r1, s13
   13dd0:	vmovpl	r1, s13
   13dd4:	rsbmi	r1, r1, #0
   13dd8:	uxth	r1, r1
   13ddc:	sxth	r1, r1
   13de0:	bl	1383c <cos@plt+0x29c4>
   13de4:	ldr	r3, [r7, #28]
   13de8:	vmov.f64	d7, #96	; 0x3f000000  0.5
   13dec:	vldr	d6, [pc, #156]	; 13e90 <cos@plt+0x3018>
   13df0:	mov	r0, r8
   13df4:	vmov	s10, r3
   13df8:	vcvt.f64.s32	d5, d5, #16
   13dfc:	vmla.f64	d7, d5, d6
   13e00:	vcmpe.f64	d7, #0.0
   13e04:	vmrs	APSR_nzcv, fpscr
   13e08:	vnegmi.f64	d7, d7
   13e0c:	vcvtmi.s32.f64	s13, d7
   13e10:	vcvtpl.s32.f64	s13, d7
   13e14:	vmovmi	r1, s13
   13e18:	vmovpl	r1, s13
   13e1c:	rsbmi	r1, r1, #0
   13e20:	uxth	r1, r1
   13e24:	sxth	r1, r1
   13e28:	bl	1383c <cos@plt+0x29c4>
   13e2c:	mov	r0, r8
   13e30:	mov	r1, r4
   13e34:	bl	13c74 <cos@plt+0x2dfc>
   13e38:	mov	r0, r8
   13e3c:	mov	r1, #0
   13e40:	bl	13c74 <cos@plt+0x2dfc>
   13e44:	mov	r0, r8
   13e48:	mov	r1, #0
   13e4c:	bl	13c74 <cos@plt+0x2dfc>
   13e50:	mov	r0, r8
   13e54:	mov	r1, #0
   13e58:	bl	13c74 <cos@plt+0x2dfc>
   13e5c:	mov	r0, r8
   13e60:	mov	r1, #0
   13e64:	bl	13c74 <cos@plt+0x2dfc>
   13e68:	ldr	r2, [sp, #20]
   13e6c:	ldr	r3, [r9]
   13e70:	mov	r0, #0
   13e74:	cmp	r2, r3
   13e78:	bne	13e8c <cos@plt+0x3014>
   13e7c:	add	sp, sp, #28
   13e80:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13e84:	mov	r4, #1
   13e88:	b	13d84 <cos@plt+0x2f0c>
   13e8c:	bl	10d28 <__stack_chk_fail@plt>
   13e90:	andeq	r0, r0, r0
   13e94:	adcmi	r0, r0, r0
   13e98:	push	{r3, r4, r5, r6, r7, lr}
   13e9c:	mov	r7, r1
   13ea0:	mov	r1, #1
   13ea4:	mov	r4, r0
   13ea8:	bl	13a80 <cos@plt+0x2c08>
   13eac:	movw	r3, #28940	; 0x710c
   13eb0:	movt	r3, #2
   13eb4:	vmov.f64	d7, #96	; 0x3f000000  0.5
   13eb8:	vldr	d6, [pc, #848]	; 14210 <cos@plt+0x3398>
   13ebc:	mov	r0, r4
   13ec0:	ldr	r3, [r3]
   13ec4:	mov	r5, #10
   13ec8:	add	r3, r3, r3, lsr #31
   13ecc:	asr	r3, r3, #1
   13ed0:	vmov	s10, r3
   13ed4:	vcvt.f64.s32	d5, d5, #16
   13ed8:	vmla.f64	d7, d5, d6
   13edc:	vcmpe.f64	d7, #0.0
   13ee0:	vmrs	APSR_nzcv, fpscr
   13ee4:	vnegmi.f64	d7, d7
   13ee8:	vcvtmi.s32.f64	s13, d7
   13eec:	vcvtpl.s32.f64	s13, d7
   13ef0:	vmovmi	r1, s13
   13ef4:	vmovpl	r1, s13
   13ef8:	rsbmi	r1, r1, #0
   13efc:	uxth	r1, r1
   13f00:	sxth	r1, r1
   13f04:	bl	1383c <cos@plt+0x29c4>
   13f08:	mov	r0, r4
   13f0c:	ldrh	r1, [r7, #12]
   13f10:	bl	13a80 <cos@plt+0x2c08>
   13f14:	mov	r0, r4
   13f18:	ldrh	r1, [r7, #16]
   13f1c:	bl	13a80 <cos@plt+0x2c08>
   13f20:	mov	r0, r4
   13f24:	mov	r1, #0
   13f28:	bl	1383c <cos@plt+0x29c4>
   13f2c:	mov	r0, r4
   13f30:	movw	r1, #409	; 0x199
   13f34:	bl	1383c <cos@plt+0x29c4>
   13f38:	mov	r0, r4
   13f3c:	movw	r1, #409	; 0x199
   13f40:	bl	1383c <cos@plt+0x29c4>
   13f44:	mov	r0, r4
   13f48:	mov	r1, #0
   13f4c:	bl	1383c <cos@plt+0x29c4>
   13f50:	mov	r0, r4
   13f54:	movw	r1, #409	; 0x199
   13f58:	bl	1383c <cos@plt+0x29c4>
   13f5c:	mov	r0, r4
   13f60:	movw	r1, #409	; 0x199
   13f64:	bl	1383c <cos@plt+0x29c4>
   13f68:	mov	r0, r4
   13f6c:	movw	r1, #409	; 0x199
   13f70:	bl	1383c <cos@plt+0x29c4>
   13f74:	mov	r0, r4
   13f78:	mov	r1, #0
   13f7c:	bl	1383c <cos@plt+0x29c4>
   13f80:	movw	r1, #409	; 0x199
   13f84:	mov	r0, r4
   13f88:	bl	1383c <cos@plt+0x29c4>
   13f8c:	ldr	r3, [r7, #28]
   13f90:	vmov.f64	d7, #96	; 0x3f000000  0.5
   13f94:	vldr	d6, [pc, #628]	; 14210 <cos@plt+0x3398>
   13f98:	mov	r0, r4
   13f9c:	vmov	s10, r3
   13fa0:	vcvt.f64.s32	d5, d5, #16
   13fa4:	vmla.f64	d7, d5, d6
   13fa8:	vcmpe.f64	d7, #0.0
   13fac:	vmrs	APSR_nzcv, fpscr
   13fb0:	vnegmi.f64	d7, d7
   13fb4:	vcvtmi.s32.f64	s13, d7
   13fb8:	vcvtpl.s32.f64	s13, d7
   13fbc:	vmovmi	r1, s13
   13fc0:	vmovpl	r1, s13
   13fc4:	rsbmi	r1, r1, #0
   13fc8:	uxth	r1, r1
   13fcc:	sxth	r1, r1
   13fd0:	bl	1383c <cos@plt+0x29c4>
   13fd4:	mov	r0, r4
   13fd8:	mov	r1, #512	; 0x200
   13fdc:	bl	1383c <cos@plt+0x29c4>
   13fe0:	mov	r0, r4
   13fe4:	mov	r1, #0
   13fe8:	bl	1383c <cos@plt+0x29c4>
   13fec:	mov	r0, r4
   13ff0:	mov	r1, #0
   13ff4:	bl	13b40 <cos@plt+0x2cc8>
   13ff8:	subs	r5, r5, #1
   13ffc:	bne	13fec <cos@plt+0x3174>
   14000:	mov	r0, r4
   14004:	movw	r1, #65535	; 0xffff
   14008:	bl	13c74 <cos@plt+0x2dfc>
   1400c:	mov	r0, r4
   14010:	movw	r1, #65535	; 0xffff
   14014:	movw	r6, #28928	; 0x7100
   14018:	bl	13c74 <cos@plt+0x2dfc>
   1401c:	mov	r0, r4
   14020:	movw	r1, #1023	; 0x3ff
   14024:	movt	r6, #2
   14028:	bl	13c74 <cos@plt+0x2dfc>
   1402c:	mov	r0, r4
   14030:	mov	r1, r5
   14034:	movw	r5, #28932	; 0x7104
   14038:	bl	13c74 <cos@plt+0x2dfc>
   1403c:	mov	r0, r4
   14040:	ldr	r1, [r7, #32]
   14044:	movt	r5, #2
   14048:	bl	13c74 <cos@plt+0x2dfc>
   1404c:	mov	r0, r4
   14050:	mov	r1, #64	; 0x40
   14054:	bl	13a80 <cos@plt+0x2c08>
   14058:	mov	r0, r4
   1405c:	mov	r1, #32
   14060:	bl	13a80 <cos@plt+0x2c08>
   14064:	movw	r1, #65533	; 0xfffd
   14068:	mov	r0, r4
   1406c:	bl	13a80 <cos@plt+0x2c08>
   14070:	ldr	r3, [r6]
   14074:	vmov.f64	d7, #112	; 0x3f800000  1.0
   14078:	vldr	d5, [pc, #400]	; 14210 <cos@plt+0x3398>
   1407c:	vldr	d6, [pc, #404]	; 14218 <cos@plt+0x33a0>
   14080:	mov	r0, r4
   14084:	vmov	s8, r3
   14088:	vcvt.f64.s32	d4, d4, #16
   1408c:	vmla.f64	d7, d4, d5
   14090:	vsub.f64	d7, d7, d6
   14094:	vcmpe.f64	d7, #0.0
   14098:	vmrs	APSR_nzcv, fpscr
   1409c:	vnegmi.f64	d7, d7
   140a0:	vcvtmi.s32.f64	s14, d7
   140a4:	vcvtpl.u32.f64	s13, d7
   140a8:	vmovmi	r3, s14
   140ac:	vmovpl	r1, s13
   140b0:	rsbmi	r1, r3, #0
   140b4:	uxth	r1, r1
   140b8:	bl	13a80 <cos@plt+0x2c08>
   140bc:	ldr	r3, [r5]
   140c0:	vldr	d7, [pc, #328]	; 14210 <cos@plt+0x3398>
   140c4:	mov	r0, r4
   140c8:	vmov	s12, r3
   140cc:	vcvt.f64.s32	d6, d6, #16
   140d0:	vmul.f64	d7, d6, d7
   140d4:	vcmpe.f64	d7, #0.0
   140d8:	vneg.f64	d7, d7
   140dc:	vmrs	APSR_nzcv, fpscr
   140e0:	vcvtmi.s32.f64	s14, d7
   140e4:	vmovmi	r3, s14
   140e8:	rsbmi	r3, r3, #0
   140ec:	vmovmi	s14, r3
   140f0:	vcvtmi.f64.s32	d7, s14
   140f4:	vnegmi.f64	d7, d7
   140f8:	vcvt.u32.f64	s13, d7
   140fc:	vmov	r1, s13
   14100:	uxth	r1, r1
   14104:	bl	13a80 <cos@plt+0x2c08>
   14108:	ldr	r2, [r6]
   1410c:	ldr	r3, [r5]
   14110:	vmov.f64	d7, #96	; 0x3f000000  0.5
   14114:	vldr	d6, [pc, #244]	; 14210 <cos@plt+0x3398>
   14118:	mov	r0, r4
   1411c:	rsb	r3, r3, r2
   14120:	vmov	s10, r3
   14124:	vcvt.f64.s32	d5, d5, #16
   14128:	vmla.f64	d7, d5, d6
   1412c:	vcmpe.f64	d7, #0.0
   14130:	vmrs	APSR_nzcv, fpscr
   14134:	vnegmi.f64	d7, d7
   14138:	vcvtmi.s32.f64	s13, d7
   1413c:	vcvtpl.u32.f64	s13, d7
   14140:	vmovmi	r1, s13
   14144:	vmovpl	r1, s13
   14148:	rsbmi	r1, r1, #0
   1414c:	uxth	r1, r1
   14150:	bl	13a80 <cos@plt+0x2c08>
   14154:	ldr	r3, [r6]
   14158:	vmov.f64	d7, #112	; 0x3f800000  1.0
   1415c:	vldr	d5, [pc, #172]	; 14210 <cos@plt+0x3398>
   14160:	vldr	d6, [pc, #176]	; 14218 <cos@plt+0x33a0>
   14164:	mov	r0, r4
   14168:	vmov	s8, r3
   1416c:	vcvt.f64.s32	d4, d4, #16
   14170:	vmla.f64	d7, d4, d5
   14174:	vsub.f64	d7, d7, d6
   14178:	vcmpe.f64	d7, #0.0
   1417c:	vmrs	APSR_nzcv, fpscr
   14180:	vnegmi.f64	d7, d7
   14184:	vcvtmi.s32.f64	s14, d7
   14188:	vcvtpl.u32.f64	s13, d7
   1418c:	vmovmi	r3, s14
   14190:	vmovpl	r1, s13
   14194:	rsbmi	r1, r3, #0
   14198:	uxth	r1, r1
   1419c:	bl	13a80 <cos@plt+0x2c08>
   141a0:	ldr	r3, [r5]
   141a4:	vldr	d7, [pc, #100]	; 14210 <cos@plt+0x3398>
   141a8:	mov	r0, r4
   141ac:	vmov	s12, r3
   141b0:	vcvt.f64.s32	d6, d6, #16
   141b4:	vmul.f64	d7, d6, d7
   141b8:	vcmpe.f64	d7, #0.0
   141bc:	vneg.f64	d7, d7
   141c0:	vmrs	APSR_nzcv, fpscr
   141c4:	vcvtmi.s32.f64	s14, d7
   141c8:	vmovmi	r3, s14
   141cc:	rsbmi	r3, r3, #0
   141d0:	vmovmi	s14, r3
   141d4:	vcvtmi.f64.s32	d7, s14
   141d8:	vnegmi.f64	d7, d7
   141dc:	vcvt.u32.f64	s13, d7
   141e0:	vmov	r1, s13
   141e4:	uxth	r1, r1
   141e8:	bl	13a80 <cos@plt+0x2c08>
   141ec:	mov	r0, r4
   141f0:	mov	r1, #3
   141f4:	bl	13c74 <cos@plt+0x2dfc>
   141f8:	mov	r0, r4
   141fc:	mov	r1, #0
   14200:	bl	13c74 <cos@plt+0x2dfc>
   14204:	mov	r0, #0
   14208:	pop	{r3, r4, r5, r6, r7, pc}
   1420c:	nop	{0}
   14210:	andeq	r0, r0, r0
   14214:	adcmi	r0, r0, r0
   14218:	stmda	r6!, {r0, r2, r4, r7, r9, sl, ip, lr, pc}
   1421c:	cdpcc	14, 1, cr2, cr1, cr11, {0}
   14220:	push	{r4, r5, r6, lr}
   14224:	movw	r5, #28880	; 0x70d0
   14228:	movt	r5, #2
   1422c:	sub	sp, sp, #16
   14230:	add	r2, sp, #8
   14234:	mov	r4, r0
   14238:	ldr	r3, [r5]
   1423c:	movw	r6, #28924	; 0x70fc
   14240:	ldr	r0, [r1, #20]
   14244:	add	r1, sp, #4
   14248:	movt	r6, #2
   1424c:	str	r3, [sp, #12]
   14250:	bl	136a8 <cos@plt+0x2830>
   14254:	mov	r1, #65536	; 0x10000
   14258:	mov	r0, r4
   1425c:	bl	13c74 <cos@plt+0x2dfc>
   14260:	movw	r3, #28928	; 0x7100
   14264:	movt	r3, #2
   14268:	vmov.f64	d7, #112	; 0x3f800000  1.0
   1426c:	vldr	d5, [pc, #604]	; 144d0 <cos@plt+0x3658>
   14270:	vldr	d6, [pc, #608]	; 144d8 <cos@plt+0x3660>
   14274:	ldr	r3, [r3]
   14278:	mov	r0, r4
   1427c:	vmov	s8, r3
   14280:	vcvt.f64.s32	d4, d4, #16
   14284:	vmla.f64	d7, d4, d5
   14288:	vsub.f64	d7, d7, d6
   1428c:	vcmpe.f64	d7, #0.0
   14290:	vmrs	APSR_nzcv, fpscr
   14294:	vnegmi.f64	d7, d7
   14298:	vcvtmi.s32.f64	s14, d7
   1429c:	vcvtpl.s32.f64	s13, d7
   142a0:	vmovmi	r3, s14
   142a4:	vmovpl	r1, s13
   142a8:	rsbmi	r1, r3, #0
   142ac:	uxth	r1, r1
   142b0:	sxth	r1, r1
   142b4:	bl	1383c <cos@plt+0x29c4>
   142b8:	movw	r3, #28932	; 0x7104
   142bc:	movt	r3, #2
   142c0:	vldr	d7, [pc, #520]	; 144d0 <cos@plt+0x3658>
   142c4:	mov	r0, r4
   142c8:	ldr	r3, [r3]
   142cc:	vmov	s12, r3
   142d0:	vcvt.f64.s32	d6, d6, #16
   142d4:	vmul.f64	d7, d6, d7
   142d8:	vcmpe.f64	d7, #0.0
   142dc:	vmrs	APSR_nzcv, fpscr
   142e0:	vnegmi.f64	d7, d7
   142e4:	vcvtmi.s32.f64	s13, d7
   142e8:	vcvtpl.s32.f64	s13, d7
   142ec:	vmovmi	r1, s13
   142f0:	vmovpl	r1, s13
   142f4:	rsbmi	r1, r1, #0
   142f8:	uxth	r1, r1
   142fc:	sxth	r1, r1
   14300:	bl	1383c <cos@plt+0x29c4>
   14304:	mov	r1, #102	; 0x66
   14308:	mov	r0, r4
   1430c:	bl	1383c <cos@plt+0x29c4>
   14310:	movw	r3, #28940	; 0x710c
   14314:	movt	r3, #2
   14318:	vmov.f64	d7, #96	; 0x3f000000  0.5
   1431c:	vldr	d6, [pc, #428]	; 144d0 <cos@plt+0x3658>
   14320:	mov	r0, r4
   14324:	ldr	r3, [r3]
   14328:	vmov	s10, r3
   1432c:	vcvt.f64.s32	d5, d5, #16
   14330:	vmla.f64	d7, d5, d6
   14334:	vcmpe.f64	d7, #0.0
   14338:	vmrs	APSR_nzcv, fpscr
   1433c:	vnegmi.f64	d7, d7
   14340:	vcvtmi.s32.f64	s13, d7
   14344:	vcvtpl.u32.f64	s13, d7
   14348:	vmovmi	r1, s13
   1434c:	vmovpl	r1, s13
   14350:	rsbmi	r1, r1, #0
   14354:	uxth	r1, r1
   14358:	bl	13a80 <cos@plt+0x2c08>
   1435c:	ldr	r3, [r6]
   14360:	vldr	d7, [pc, #360]	; 144d0 <cos@plt+0x3658>
   14364:	mov	r0, r4
   14368:	vmov	s12, r3
   1436c:	vcvt.f64.s32	d6, d6, #16
   14370:	vmul.f64	d7, d6, d7
   14374:	vcmpe.f64	d7, #0.0
   14378:	vmrs	APSR_nzcv, fpscr
   1437c:	vnegmi.f64	d7, d7
   14380:	vcvtmi.s32.f64	s13, d7
   14384:	vcvtpl.s32.f64	s13, d7
   14388:	vmovmi	r1, s13
   1438c:	vmovpl	r1, s13
   14390:	rsbmi	r1, r1, #0
   14394:	uxth	r1, r1
   14398:	sxth	r1, r1
   1439c:	bl	1383c <cos@plt+0x29c4>
   143a0:	ldr	r3, [r6]
   143a4:	vldr	d7, [pc, #292]	; 144d0 <cos@plt+0x3658>
   143a8:	mov	r0, r4
   143ac:	vmov	s12, r3
   143b0:	vcvt.f64.s32	d6, d6, #16
   143b4:	vmul.f64	d7, d6, d7
   143b8:	vcmpe.f64	d7, #0.0
   143bc:	vmrs	APSR_nzcv, fpscr
   143c0:	vnegmi.f64	d7, d7
   143c4:	vcvtmi.s32.f64	s13, d7
   143c8:	vcvtpl.s32.f64	s13, d7
   143cc:	vmovmi	r1, s13
   143d0:	vmovpl	r1, s13
   143d4:	rsbmi	r1, r1, #0
   143d8:	uxth	r1, r1
   143dc:	sxth	r1, r1
   143e0:	bl	1383c <cos@plt+0x29c4>
   143e4:	movw	r3, #28936	; 0x7108
   143e8:	movt	r3, #2
   143ec:	vmov.f64	d7, #112	; 0x3f800000  1.0
   143f0:	vldr	d5, [pc, #216]	; 144d0 <cos@plt+0x3658>
   143f4:	vldr	d6, [pc, #220]	; 144d8 <cos@plt+0x3660>
   143f8:	ldr	r3, [r3]
   143fc:	mov	r0, r4
   14400:	vmov	s8, r3
   14404:	vcvt.f64.s32	d4, d4, #16
   14408:	vmla.f64	d7, d4, d5
   1440c:	vsub.f64	d7, d7, d6
   14410:	vcmpe.f64	d7, #0.0
   14414:	vmrs	APSR_nzcv, fpscr
   14418:	vnegmi.f64	d7, d7
   1441c:	vcvtmi.s32.f64	s14, d7
   14420:	vcvtpl.s32.f64	s13, d7
   14424:	vmovmi	r3, s14
   14428:	vmovpl	r1, s13
   1442c:	rsbmi	r1, r3, #0
   14430:	uxth	r1, r1
   14434:	sxth	r1, r1
   14438:	bl	1383c <cos@plt+0x29c4>
   1443c:	mov	r0, r4
   14440:	ldrsh	r1, [sp, #8]
   14444:	bl	1383c <cos@plt+0x29c4>
   14448:	mov	r0, r4
   1444c:	ldrsh	r1, [sp, #4]
   14450:	bl	1383c <cos@plt+0x29c4>
   14454:	mov	r0, r4
   14458:	mov	r1, #0
   1445c:	bl	1383c <cos@plt+0x29c4>
   14460:	mov	r0, r4
   14464:	mov	r1, #0
   14468:	bl	1383c <cos@plt+0x29c4>
   1446c:	mov	r0, r4
   14470:	mov	r1, #0
   14474:	bl	1383c <cos@plt+0x29c4>
   14478:	mov	r0, r4
   1447c:	mov	r1, #0
   14480:	bl	1383c <cos@plt+0x29c4>
   14484:	mov	r0, r4
   14488:	mov	r1, #0
   1448c:	bl	1383c <cos@plt+0x29c4>
   14490:	mov	r0, r4
   14494:	mov	r1, #0
   14498:	bl	1383c <cos@plt+0x29c4>
   1449c:	movw	r3, #28904	; 0x70e8
   144a0:	movt	r3, #2
   144a4:	mov	r0, r4
   144a8:	ldrsh	r1, [r3, #12]
   144ac:	bl	1383c <cos@plt+0x29c4>
   144b0:	ldr	r2, [sp, #12]
   144b4:	ldr	r3, [r5]
   144b8:	mov	r0, #0
   144bc:	cmp	r2, r3
   144c0:	bne	144cc <cos@plt+0x3654>
   144c4:	add	sp, sp, #16
   144c8:	pop	{r4, r5, r6, pc}
   144cc:	bl	10d28 <__stack_chk_fail@plt>
   144d0:	andeq	r0, r0, r0
   144d4:	adcmi	r0, r0, r0
   144d8:	stmda	r6!, {r0, r2, r4, r7, r9, sl, ip, lr, pc}
   144dc:	cdpcc	14, 1, cr2, cr1, cr11, {0}
   144e0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   144e4:	movw	r6, #28904	; 0x70e8
   144e8:	movt	r6, #2
   144ec:	mov	r4, r0
   144f0:	mov	r8, r1
   144f4:	ldr	r3, [r6, #8]
   144f8:	cmp	r3, #0
   144fc:	beq	14758 <cos@plt+0x38e0>
   14500:	mov	r5, #0
   14504:	ldr	r3, [r3, #12]
   14508:	add	r5, r5, #1
   1450c:	cmp	r3, #0
   14510:	bne	14504 <cos@plt+0x368c>
   14514:	add	r5, r5, #1
   14518:	lsl	r9, r5, #1
   1451c:	uxth	r9, r9
   14520:	mov	r0, r4
   14524:	bl	10d04 <ftell@plt>
   14528:	mov	r1, #0
   1452c:	mov	r7, r0
   14530:	mov	r0, r4
   14534:	bl	13a80 <cos@plt+0x2c08>
   14538:	mov	r0, r4
   1453c:	mov	r1, #1
   14540:	bl	13a80 <cos@plt+0x2c08>
   14544:	mov	r0, r4
   14548:	mov	r1, #3
   1454c:	bl	13a80 <cos@plt+0x2c08>
   14550:	ldr	r3, [r8, #8]
   14554:	mov	r0, r4
   14558:	eor	r1, r3, #4
   1455c:	ubfx	r1, r1, #2, #1
   14560:	bl	13a80 <cos@plt+0x2c08>
   14564:	mov	r0, r4
   14568:	mov	r1, #12
   1456c:	bl	13c74 <cos@plt+0x2dfc>
   14570:	mov	r0, r4
   14574:	mov	r1, #4
   14578:	bl	13a80 <cos@plt+0x2c08>
   1457c:	mov	r0, r4
   14580:	movw	r1, #57005	; 0xdead
   14584:	bl	13a80 <cos@plt+0x2c08>
   14588:	mov	r0, r4
   1458c:	mov	r1, #0
   14590:	bl	13a80 <cos@plt+0x2c08>
   14594:	mov	r0, r4
   14598:	mov	r1, r9
   1459c:	bl	13a80 <cos@plt+0x2c08>
   145a0:	mov	r2, #1
   145a4:	lsl	r3, r2, #1
   145a8:	cmp	r3, r5
   145ac:	mov	r2, r3
   145b0:	blt	145a4 <cos@plt+0x372c>
   145b4:	movw	r1, #65534	; 0xfffe
   145b8:	mov	r0, r4
   145bc:	and	r1, r3, r1
   145c0:	bl	13a80 <cos@plt+0x2c08>
   145c4:	cmp	r5, #2
   145c8:	ble	14764 <cos@plt+0x38ec>
   145cc:	mov	r3, #2
   145d0:	mov	r1, #0
   145d4:	lsl	r3, r3, #1
   145d8:	add	r1, r1, #1
   145dc:	cmp	r3, r5
   145e0:	blt	145d4 <cos@plt+0x375c>
   145e4:	add	r1, r1, #1
   145e8:	uxth	r1, r1
   145ec:	mov	r0, r4
   145f0:	bl	13a80 <cos@plt+0x2c08>
   145f4:	mov	r2, #1
   145f8:	b	14600 <cos@plt+0x3788>
   145fc:	mov	r2, r3
   14600:	lsl	r3, r2, #1
   14604:	cmp	r3, r5
   14608:	blt	145fc <cos@plt+0x3784>
   1460c:	rsb	r2, r2, r5
   14610:	movw	r1, #65534	; 0xfffe
   14614:	mov	r0, r4
   14618:	lsl	r2, r2, #1
   1461c:	and	r1, r2, r1
   14620:	bl	13a80 <cos@plt+0x2c08>
   14624:	ldr	r5, [r6, #8]
   14628:	cmp	r5, #0
   1462c:	beq	14648 <cos@plt+0x37d0>
   14630:	ldrh	r1, [r5, #4]
   14634:	mov	r0, r4
   14638:	bl	13a80 <cos@plt+0x2c08>
   1463c:	ldr	r5, [r5, #12]
   14640:	cmp	r5, #0
   14644:	bne	14630 <cos@plt+0x37b8>
   14648:	mov	r0, r4
   1464c:	movw	r1, #65535	; 0xffff
   14650:	bl	13a80 <cos@plt+0x2c08>
   14654:	mov	r0, r4
   14658:	mov	r1, #0
   1465c:	bl	13a80 <cos@plt+0x2c08>
   14660:	ldr	r5, [r6, #8]
   14664:	cmp	r5, #0
   14668:	beq	14684 <cos@plt+0x380c>
   1466c:	ldrh	r1, [r5]
   14670:	mov	r0, r4
   14674:	bl	13a80 <cos@plt+0x2c08>
   14678:	ldr	r5, [r5, #12]
   1467c:	cmp	r5, #0
   14680:	bne	1466c <cos@plt+0x37f4>
   14684:	mov	r0, r4
   14688:	movw	r1, #65535	; 0xffff
   1468c:	bl	13a80 <cos@plt+0x2c08>
   14690:	ldr	r5, [r6, #8]
   14694:	cmp	r5, #0
   14698:	beq	146c0 <cos@plt+0x3848>
   1469c:	ldr	r1, [r5, #8]
   146a0:	mov	r0, r4
   146a4:	ldr	r3, [r5]
   146a8:	rsb	r1, r3, r1
   146ac:	uxth	r1, r1
   146b0:	bl	13a80 <cos@plt+0x2c08>
   146b4:	ldr	r5, [r5, #12]
   146b8:	cmp	r5, #0
   146bc:	bne	1469c <cos@plt+0x3824>
   146c0:	mov	r0, r4
   146c4:	mov	r1, #1
   146c8:	bl	13a80 <cos@plt+0x2c08>
   146cc:	ldr	r5, [r6, #8]
   146d0:	cmp	r5, #0
   146d4:	beq	146f0 <cos@plt+0x3878>
   146d8:	mov	r0, r4
   146dc:	mov	r1, #0
   146e0:	bl	13a80 <cos@plt+0x2c08>
   146e4:	ldr	r5, [r5, #12]
   146e8:	cmp	r5, #0
   146ec:	bne	146d8 <cos@plt+0x3860>
   146f0:	mov	r1, #0
   146f4:	mov	r0, r4
   146f8:	bl	13a80 <cos@plt+0x2c08>
   146fc:	mov	r0, r4
   14700:	bl	10d04 <ftell@plt>
   14704:	add	r1, r7, #14
   14708:	mov	r2, #0
   1470c:	mov	r5, r0
   14710:	mov	r0, r4
   14714:	bl	10e3c <fseek@plt>
   14718:	subs	r6, r0, #0
   1471c:	bne	1476c <cos@plt+0x38f4>
   14720:	movw	r3, #65524	; 0xfff4
   14724:	movt	r3, #65535	; 0xffff
   14728:	rsb	r3, r7, r3
   1472c:	mov	r0, r4
   14730:	add	r1, r3, r5
   14734:	uxth	r1, r1
   14738:	bl	13a80 <cos@plt+0x2c08>
   1473c:	mov	r0, r4
   14740:	mov	r1, r5
   14744:	mov	r2, r6
   14748:	bl	10e3c <fseek@plt>
   1474c:	cmp	r0, #0
   14750:	bne	1476c <cos@plt+0x38f4>
   14754:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   14758:	mov	r9, #2
   1475c:	mov	r5, #1
   14760:	b	14520 <cos@plt+0x36a8>
   14764:	mov	r1, #1
   14768:	b	145ec <cos@plt+0x3774>
   1476c:	movw	r0, #25960	; 0x6568
   14770:	movt	r0, #1
   14774:	bl	10d64 <perror@plt>
   14778:	mvn	r0, #0
   1477c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   14780:	movw	r2, #28880	; 0x70d0
   14784:	movt	r2, #2
   14788:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1478c:	sub	sp, sp, #44	; 0x2c
   14790:	ldr	r3, [r2]
   14794:	mov	r9, r1
   14798:	str	r2, [sp, #8]
   1479c:	mov	r4, r0
   147a0:	add	r1, sp, #20
   147a4:	ldr	r0, [r9, #20]
   147a8:	add	r2, sp, #24
   147ac:	str	r3, [sp, #36]	; 0x24
   147b0:	bl	136a8 <cos@plt+0x2830>
   147b4:	ldr	r3, [r9, #36]	; 0x24
   147b8:	cmp	r3, #0
   147bc:	beq	14d30 <cos@plt+0x3eb8>
   147c0:	mov	r1, #0
   147c4:	ldr	r3, [r3, #12]
   147c8:	add	r1, r1, #1
   147cc:	cmp	r3, #0
   147d0:	bne	147c4 <cos@plt+0x394c>
   147d4:	mov	r5, r1
   147d8:	mov	r0, r4
   147dc:	bl	10d04 <ftell@plt>
   147e0:	mov	r1, #131072	; 0x20000
   147e4:	mov	r8, r0
   147e8:	mov	r0, r4
   147ec:	bl	13c74 <cos@plt+0x2dfc>
   147f0:	mov	r1, r5
   147f4:	mov	r0, r4
   147f8:	bl	13c74 <cos@plt+0x2dfc>
   147fc:	ldr	r5, [r9, #36]	; 0x24
   14800:	cmp	r5, #0
   14804:	beq	14c4c <cos@plt+0x3dd4>
   14808:	mov	r0, r4
   1480c:	bl	10d04 <ftell@plt>
   14810:	movw	r1, #64206	; 0xface
   14814:	movt	r1, #57005	; 0xdead
   14818:	str	r0, [r5, #20]
   1481c:	mov	r0, r4
   14820:	bl	13c74 <cos@plt+0x2dfc>
   14824:	mov	r0, r4
   14828:	movw	r1, #64206	; 0xface
   1482c:	movt	r1, #57005	; 0xdead
   14830:	bl	13c74 <cos@plt+0x2dfc>
   14834:	mov	r0, r4
   14838:	movw	r1, #64206	; 0xface
   1483c:	movt	r1, #57005	; 0xdead
   14840:	bl	13c74 <cos@plt+0x2dfc>
   14844:	mov	r0, r4
   14848:	mov	r1, #0
   1484c:	bl	13c74 <cos@plt+0x2dfc>
   14850:	mov	r1, r5
   14854:	ldr	r2, [sp, #20]
   14858:	mov	r0, r4
   1485c:	ldr	r3, [sp, #24]
   14860:	bl	13b80 <cos@plt+0x2d08>
   14864:	ldr	r2, [sp, #20]
   14868:	ldr	r3, [sp, #24]
   1486c:	mov	r1, r5
   14870:	mov	r0, r4
   14874:	bl	13b80 <cos@plt+0x2d08>
   14878:	mov	r0, r4
   1487c:	mov	r1, #0
   14880:	bl	13a80 <cos@plt+0x2c08>
   14884:	mov	r0, r4
   14888:	movw	r1, #65533	; 0xfffd
   1488c:	bl	13a80 <cos@plt+0x2c08>
   14890:	ldrb	r1, [r5]
   14894:	mov	r0, r4
   14898:	bl	13b40 <cos@plt+0x2cc8>
   1489c:	ldrb	r1, [r5, #4]
   148a0:	mov	r0, r4
   148a4:	bl	13b40 <cos@plt+0x2cc8>
   148a8:	mov	r0, r4
   148ac:	mov	r1, #1
   148b0:	bl	13b40 <cos@plt+0x2cc8>
   148b4:	mov	r0, r4
   148b8:	mov	r1, #1
   148bc:	bl	13b00 <cos@plt+0x2c88>
   148c0:	ldr	r5, [r5, #12]
   148c4:	cmp	r5, #0
   148c8:	bne	14808 <cos@plt+0x3990>
   148cc:	ldr	r6, [r9, #36]	; 0x24
   148d0:	cmp	r6, #0
   148d4:	beq	14c4c <cos@plt+0x3dd4>
   148d8:	mov	r0, r4
   148dc:	bl	10d04 <ftell@plt>
   148e0:	ldr	r5, [r6, #28]
   148e4:	cmp	r5, #0
   148e8:	str	r0, [r6, #24]
   148ec:	beq	14ae0 <cos@plt+0x3c68>
   148f0:	mov	r7, #0
   148f4:	mov	r0, r4
   148f8:	add	r7, r7, #1
   148fc:	bl	10d04 <ftell@plt>
   14900:	ldrh	r1, [r5, #4]
   14904:	str	r0, [r5]
   14908:	mov	r0, r4
   1490c:	bl	13a80 <cos@plt+0x2c08>
   14910:	ldrh	r1, [r5, #8]
   14914:	mov	r0, r4
   14918:	bl	13a80 <cos@plt+0x2c08>
   1491c:	mov	r0, r4
   14920:	movw	r1, #64206	; 0xface
   14924:	movt	r1, #57005	; 0xdead
   14928:	bl	13c74 <cos@plt+0x2dfc>
   1492c:	ldr	r5, [r5, #20]
   14930:	cmp	r5, #0
   14934:	bne	148f4 <cos@plt+0x3a7c>
   14938:	mov	r0, r4
   1493c:	bl	10d04 <ftell@plt>
   14940:	ldr	r1, [r6, #20]
   14944:	mov	r2, #0
   14948:	mov	r5, r0
   1494c:	mov	r0, r4
   14950:	bl	10e3c <fseek@plt>
   14954:	subs	sl, r0, #0
   14958:	bne	14ae8 <cos@plt+0x3c70>
   1495c:	ldr	r1, [r6, #24]
   14960:	mov	r0, r4
   14964:	rsb	r1, r8, r1
   14968:	bl	13c74 <cos@plt+0x2dfc>
   1496c:	ldr	r1, [r6, #24]
   14970:	mov	r0, r4
   14974:	rsb	r1, r1, r5
   14978:	bl	13c74 <cos@plt+0x2dfc>
   1497c:	mov	r0, r4
   14980:	mov	r1, r7
   14984:	bl	13c74 <cos@plt+0x2dfc>
   14988:	mov	r0, r4
   1498c:	mov	r1, r5
   14990:	mov	r2, sl
   14994:	bl	10e3c <fseek@plt>
   14998:	cmp	r0, #0
   1499c:	bne	14ae8 <cos@plt+0x3c70>
   149a0:	ldr	r6, [r6, #12]
   149a4:	cmp	r6, #0
   149a8:	bne	148d8 <cos@plt+0x3a60>
   149ac:	ldr	r7, [r9, #36]	; 0x24
   149b0:	cmp	r7, #0
   149b4:	movwne	r8, #28904	; 0x70e8
   149b8:	movwne	sl, #28864	; 0x70c0
   149bc:	movtne	r8, #2
   149c0:	movtne	sl, #2
   149c4:	beq	14c4c <cos@plt+0x3dd4>
   149c8:	mov	r1, #0
   149cc:	add	r3, sp, #32
   149d0:	str	r1, [sp]
   149d4:	mov	r2, r1
   149d8:	str	r3, [sp, #4]
   149dc:	mov	r0, r7
   149e0:	add	r3, sp, #28
   149e4:	bl	12928 <cos@plt+0x1ab0>
   149e8:	ldr	r6, [r7, #28]
   149ec:	ldr	r9, [sp, #32]
   149f0:	ldr	r3, [sp, #28]
   149f4:	cmp	r6, #0
   149f8:	rsb	r3, r3, r9
   149fc:	str	r3, [sp, #12]
   14a00:	beq	14c40 <cos@plt+0x3dc8>
   14a04:	mov	r0, r4
   14a08:	bl	10d04 <ftell@plt>
   14a0c:	ldr	r1, [r6]
   14a10:	mov	r2, #0
   14a14:	add	r1, r1, #4
   14a18:	mov	r5, r0
   14a1c:	mov	r0, r4
   14a20:	bl	10e3c <fseek@plt>
   14a24:	subs	fp, r0, #0
   14a28:	bne	14ae8 <cos@plt+0x3c70>
   14a2c:	ldr	r1, [r7, #24]
   14a30:	mov	r0, r4
   14a34:	rsb	r1, r1, r5
   14a38:	bl	13c74 <cos@plt+0x2dfc>
   14a3c:	mov	r0, r4
   14a40:	mov	r1, r5
   14a44:	mov	r2, fp
   14a48:	bl	10e3c <fseek@plt>
   14a4c:	cmp	r0, #0
   14a50:	bne	14ae8 <cos@plt+0x3c70>
   14a54:	mov	r0, r7
   14a58:	ldr	r1, [r8, #8]
   14a5c:	ldr	r2, [r6, #4]
   14a60:	bl	12560 <cos@plt+0x16e8>
   14a64:	ldr	r5, [r6, #4]
   14a68:	ldr	r3, [r6, #8]
   14a6c:	cmp	r5, r3
   14a70:	ldr	fp, [r0, #32]
   14a74:	ble	14a8c <cos@plt+0x3c14>
   14a78:	b	14b14 <cos@plt+0x3c9c>
   14a7c:	ldr	r3, [r6, #8]
   14a80:	add	r5, r5, #1
   14a84:	cmp	r3, r5
   14a88:	blt	14b14 <cos@plt+0x3c9c>
   14a8c:	mov	r0, r7
   14a90:	ldr	r1, [r8, #8]
   14a94:	mov	r2, r5
   14a98:	bl	12560 <cos@plt+0x16e8>
   14a9c:	ldr	r3, [r0, #32]
   14aa0:	rsb	r3, fp, r3
   14aa4:	cmp	r3, #65536	; 0x10000
   14aa8:	blt	14a7c <cos@plt+0x3c04>
   14aac:	ldr	r5, [r6, #12]
   14ab0:	cmp	r5, #0
   14ab4:	bne	14d3c <cos@plt+0x3ec4>
   14ab8:	mov	r0, r4
   14abc:	mov	r1, #1
   14ac0:	bl	13a80 <cos@plt+0x2c08>
   14ac4:	ldr	r3, [sl]
   14ac8:	cmp	r3, #0
   14acc:	bne	14b3c <cos@plt+0x3cc4>
   14ad0:	mov	r0, r4
   14ad4:	mov	r1, #1
   14ad8:	bl	13a80 <cos@plt+0x2c08>
   14adc:	b	14b54 <cos@plt+0x3cdc>
   14ae0:	mov	r7, r5
   14ae4:	b	14938 <cos@plt+0x3ac0>
   14ae8:	movw	r0, #25960	; 0x6568
   14aec:	movt	r0, #1
   14af0:	bl	10d64 <perror@plt>
   14af4:	mvn	r0, #0
   14af8:	ldr	r1, [sp, #8]
   14afc:	ldr	r2, [sp, #36]	; 0x24
   14b00:	ldr	r3, [r1]
   14b04:	cmp	r2, r3
   14b08:	bne	14d38 <cos@plt+0x3ec0>
   14b0c:	add	sp, sp, #44	; 0x2c
   14b10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14b14:	ldr	r3, [r6, #12]
   14b18:	cmp	r3, #0
   14b1c:	bne	14d1c <cos@plt+0x3ea4>
   14b20:	mov	r0, r4
   14b24:	mov	r1, #3
   14b28:	bl	13a80 <cos@plt+0x2c08>
   14b2c:	mov	r5, #1
   14b30:	ldr	r3, [sl]
   14b34:	cmp	r3, #0
   14b38:	beq	14ad0 <cos@plt+0x3c58>
   14b3c:	ldr	r3, [r6, #12]
   14b40:	mov	r0, r4
   14b44:	cmp	r3, #0
   14b48:	movne	r1, #5
   14b4c:	moveq	r1, #2
   14b50:	bl	13a80 <cos@plt+0x2c08>
   14b54:	mov	r0, r4
   14b58:	mov	r1, fp
   14b5c:	bl	13c74 <cos@plt+0x2dfc>
   14b60:	ldr	r3, [r6, #12]
   14b64:	cmp	r3, #0
   14b68:	bne	14c78 <cos@plt+0x3e00>
   14b6c:	ldr	r9, [r6, #4]
   14b70:	ldr	r2, [r6, #8]
   14b74:	cmp	r9, r2
   14b78:	ble	14b9c <cos@plt+0x3d24>
   14b7c:	b	14bd4 <cos@plt+0x3d5c>
   14b80:	uxth	r1, r1
   14b84:	mov	r0, r4
   14b88:	bl	13a80 <cos@plt+0x2c08>
   14b8c:	ldr	r3, [r6, #8]
   14b90:	add	r9, r9, #1
   14b94:	cmp	r3, r9
   14b98:	blt	14bd4 <cos@plt+0x3d5c>
   14b9c:	ldr	r1, [r8, #8]
   14ba0:	mov	r0, r7
   14ba4:	mov	r2, r9
   14ba8:	bl	12560 <cos@plt+0x16e8>
   14bac:	cmp	r5, #0
   14bb0:	ldr	r1, [r0, #32]
   14bb4:	rsb	r1, fp, r1
   14bb8:	bne	14b80 <cos@plt+0x3d08>
   14bbc:	mov	r0, r4
   14bc0:	add	r9, r9, #1
   14bc4:	bl	13c74 <cos@plt+0x2dfc>
   14bc8:	ldr	r3, [r6, #8]
   14bcc:	cmp	r3, r9
   14bd0:	bge	14b9c <cos@plt+0x3d24>
   14bd4:	cmp	r5, #0
   14bd8:	beq	14c54 <cos@plt+0x3ddc>
   14bdc:	ldr	r1, [r6, #16]
   14be0:	uxth	fp, fp
   14be4:	mov	r0, r4
   14be8:	rsb	r1, fp, r1
   14bec:	uxth	r1, r1
   14bf0:	bl	13a80 <cos@plt+0x2c08>
   14bf4:	ldr	r1, [r6, #16]
   14bf8:	mov	r0, r4
   14bfc:	rsb	r1, fp, r1
   14c00:	uxth	r1, r1
   14c04:	bl	13a80 <cos@plt+0x2c08>
   14c08:	mov	r0, r4
   14c0c:	bl	10d04 <ftell@plt>
   14c10:	tst	r0, #3
   14c14:	mov	r5, r0
   14c18:	beq	14c34 <cos@plt+0x3dbc>
   14c1c:	sub	r5, r5, #1
   14c20:	mov	r0, r4
   14c24:	mov	r1, #0
   14c28:	bl	13b00 <cos@plt+0x2c88>
   14c2c:	tst	r5, #3
   14c30:	bne	14c1c <cos@plt+0x3da4>
   14c34:	ldr	r6, [r6, #20]
   14c38:	cmp	r6, #0
   14c3c:	bne	14a04 <cos@plt+0x3b8c>
   14c40:	ldr	r7, [r7, #12]
   14c44:	cmp	r7, #0
   14c48:	bne	149c8 <cos@plt+0x3b50>
   14c4c:	mov	r0, #0
   14c50:	b	14af8 <cos@plt+0x3c80>
   14c54:	ldr	r1, [r6, #16]
   14c58:	mov	r0, r4
   14c5c:	rsb	r1, fp, r1
   14c60:	bl	13c74 <cos@plt+0x2dfc>
   14c64:	ldr	r1, [r6, #16]
   14c68:	mov	r0, r4
   14c6c:	rsb	r1, fp, r1
   14c70:	bl	13c74 <cos@plt+0x2dfc>
   14c74:	b	14c08 <cos@plt+0x3d90>
   14c78:	ldr	r1, [r8, #8]
   14c7c:	mov	r0, r7
   14c80:	ldr	r2, [r6, #4]
   14c84:	bl	12560 <cos@plt+0x16e8>
   14c88:	ldr	r2, [r6, #4]
   14c8c:	ldr	r1, [r8, #8]
   14c90:	add	r2, r2, #1
   14c94:	mov	r5, r0
   14c98:	mov	r0, r7
   14c9c:	bl	12560 <cos@plt+0x16e8>
   14ca0:	ldr	r3, [r5, #32]
   14ca4:	ldr	r1, [r0, #32]
   14ca8:	mov	r0, r4
   14cac:	rsb	r1, r3, r1
   14cb0:	bl	13c74 <cos@plt+0x2dfc>
   14cb4:	mov	r0, r4
   14cb8:	ldrb	r1, [r5, #20]
   14cbc:	bl	13b40 <cos@plt+0x2cc8>
   14cc0:	mov	r0, r4
   14cc4:	ldrb	r1, [r5, #16]
   14cc8:	bl	13b40 <cos@plt+0x2cc8>
   14ccc:	mov	r0, r4
   14cd0:	ldrb	r1, [r5, #8]
   14cd4:	bl	13b00 <cos@plt+0x2c88>
   14cd8:	mov	r0, r4
   14cdc:	ldrb	r1, [r5, #12]
   14ce0:	bl	13b00 <cos@plt+0x2c88>
   14ce4:	mov	r0, r4
   14ce8:	ldrb	r1, [r5, #4]
   14cec:	bl	13b40 <cos@plt+0x2cc8>
   14cf0:	mov	r0, r4
   14cf4:	ldrb	r1, [r5, #8]
   14cf8:	bl	13b00 <cos@plt+0x2c88>
   14cfc:	mov	r0, r4
   14d00:	ldrb	r1, [r5, #12]
   14d04:	bl	13b00 <cos@plt+0x2c88>
   14d08:	ldr	r3, [sp, #12]
   14d0c:	mov	r0, r4
   14d10:	uxtb	r1, r3
   14d14:	bl	13b40 <cos@plt+0x2cc8>
   14d18:	b	14c08 <cos@plt+0x3d90>
   14d1c:	mov	r5, #1
   14d20:	mov	r0, r4
   14d24:	mov	r1, #2
   14d28:	bl	13a80 <cos@plt+0x2c08>
   14d2c:	b	14b30 <cos@plt+0x3cb8>
   14d30:	mov	r5, r3
   14d34:	b	147d8 <cos@plt+0x3960>
   14d38:	bl	10d28 <__stack_chk_fail@plt>
   14d3c:	mov	r5, #0
   14d40:	b	14d20 <cos@plt+0x3ea8>
   14d44:	push	{r4, r5, r6, lr}
   14d48:	sub	sp, sp, #8
   14d4c:	add	r4, sp, #8
   14d50:	mov	r5, r0
   14d54:	mov	r6, #4
   14d58:	rev	r1, r1
   14d5c:	str	r1, [r4, #-4]!
   14d60:	ldr	r3, [r5, #20]
   14d64:	add	r0, r4, #1
   14d68:	ldr	r2, [r5, #24]
   14d6c:	add	r1, r3, #1
   14d70:	cmp	r3, r2
   14d74:	bcs	14d98 <cos@plt+0x3f20>
   14d78:	ldrb	r2, [r4]
   14d7c:	str	r1, [r5, #20]
   14d80:	strb	r2, [r3]
   14d84:	subs	r6, r6, #1
   14d88:	mov	r4, r0
   14d8c:	bne	14d60 <cos@plt+0x3ee8>
   14d90:	add	sp, sp, #8
   14d94:	pop	{r4, r5, r6, pc}
   14d98:	mov	r0, r5
   14d9c:	ldrb	r1, [r4]
   14da0:	bl	10e24 <__overflow@plt>
   14da4:	cmn	r0, #1
   14da8:	bne	14dcc <cos@plt+0x3f54>
   14dac:	rsb	r6, r6, #4
   14db0:	lsr	r6, r6, #2
   14db4:	cmp	r6, #1
   14db8:	beq	14d90 <cos@plt+0x3f18>
   14dbc:	mov	r0, #0
   14dc0:	bl	137f0 <cos@plt+0x2978>
   14dc4:	add	sp, sp, #8
   14dc8:	pop	{r4, r5, r6, pc}
   14dcc:	add	r0, r4, #1
   14dd0:	b	14d84 <cos@plt+0x3f0c>
   14dd4:	push	{r4, lr}
   14dd8:	mov	r1, #65536	; 0x10000
   14ddc:	mov	r4, r0
   14de0:	bl	14d44 <cos@plt+0x3ecc>
   14de4:	movw	r3, #28904	; 0x70e8
   14de8:	movt	r3, #2
   14dec:	mov	r0, r4
   14df0:	ldrh	r1, [r3, #4]
   14df4:	bl	13a80 <cos@plt+0x2c08>
   14df8:	mov	r0, r4
   14dfc:	mov	r1, #0
   14e00:	bl	13a80 <cos@plt+0x2c08>
   14e04:	mov	r0, r4
   14e08:	mov	r1, #0
   14e0c:	bl	13a80 <cos@plt+0x2c08>
   14e10:	mov	r0, r4
   14e14:	mov	r1, #0
   14e18:	bl	13a80 <cos@plt+0x2c08>
   14e1c:	mov	r0, r4
   14e20:	mov	r1, #0
   14e24:	bl	13a80 <cos@plt+0x2c08>
   14e28:	mov	r0, r4
   14e2c:	mov	r1, #1
   14e30:	bl	13a80 <cos@plt+0x2c08>
   14e34:	mov	r0, r4
   14e38:	mov	r1, #0
   14e3c:	bl	13a80 <cos@plt+0x2c08>
   14e40:	mov	r0, r4
   14e44:	mov	r1, #0
   14e48:	bl	13a80 <cos@plt+0x2c08>
   14e4c:	mov	r0, r4
   14e50:	mov	r1, #0
   14e54:	bl	13a80 <cos@plt+0x2c08>
   14e58:	mov	r0, r4
   14e5c:	mov	r1, #0
   14e60:	bl	13a80 <cos@plt+0x2c08>
   14e64:	mov	r0, r4
   14e68:	mov	r1, #0
   14e6c:	bl	13a80 <cos@plt+0x2c08>
   14e70:	mov	r0, r4
   14e74:	mov	r1, #0
   14e78:	bl	13a80 <cos@plt+0x2c08>
   14e7c:	mov	r0, r4
   14e80:	mov	r1, #0
   14e84:	bl	13a80 <cos@plt+0x2c08>
   14e88:	mov	r0, r4
   14e8c:	mov	r1, #0
   14e90:	bl	13a80 <cos@plt+0x2c08>
   14e94:	mov	r0, #0
   14e98:	pop	{r4, pc}
   14e9c:	push	{r4, r5, r6, lr}
   14ea0:	movw	r5, #28880	; 0x70d0
   14ea4:	movt	r5, #2
   14ea8:	sub	sp, sp, #16
   14eac:	mov	r4, r0
   14eb0:	mov	r6, r1
   14eb4:	ldr	r3, [r5]
   14eb8:	add	r1, sp, #8
   14ebc:	add	r0, sp, #4
   14ec0:	str	r3, [sp, #12]
   14ec4:	bl	12e1c <cos@plt+0x1fa4>
   14ec8:	mov	r0, r4
   14ecc:	mov	r1, #65536	; 0x10000
   14ed0:	bl	13c74 <cos@plt+0x2dfc>
   14ed4:	mov	r0, r4
   14ed8:	mov	r1, #65536	; 0x10000
   14edc:	bl	13c74 <cos@plt+0x2dfc>
   14ee0:	mov	r0, r4
   14ee4:	mov	r1, #0
   14ee8:	bl	13c74 <cos@plt+0x2dfc>
   14eec:	mov	r0, r4
   14ef0:	movw	r1, #15605	; 0x3cf5
   14ef4:	movt	r1, #24335	; 0x5f0f
   14ef8:	bl	13c74 <cos@plt+0x2dfc>
   14efc:	mov	r0, r4
   14f00:	mov	r1, #1
   14f04:	bl	13a80 <cos@plt+0x2c08>
   14f08:	mov	r0, r4
   14f0c:	mov	r1, #2048	; 0x800
   14f10:	bl	13a80 <cos@plt+0x2c08>
   14f14:	mov	r0, r4
   14f18:	ldr	r1, [sp, #4]
   14f1c:	bl	14d44 <cos@plt+0x3ecc>
   14f20:	mov	r0, r4
   14f24:	ldr	r1, [sp, #8]
   14f28:	bl	13c74 <cos@plt+0x2dfc>
   14f2c:	mov	r0, r4
   14f30:	ldr	r1, [sp, #4]
   14f34:	bl	14d44 <cos@plt+0x3ecc>
   14f38:	ldr	r1, [sp, #8]
   14f3c:	mov	r0, r4
   14f40:	bl	13c74 <cos@plt+0x2dfc>
   14f44:	movw	r3, #28924	; 0x70fc
   14f48:	movt	r3, #2
   14f4c:	vldr	d7, [pc, #388]	; 150d8 <cos@plt+0x4260>
   14f50:	mov	r0, r4
   14f54:	ldr	r3, [r3]
   14f58:	vmov	s12, r3
   14f5c:	vcvt.f64.s32	d6, d6, #16
   14f60:	vmul.f64	d7, d6, d7
   14f64:	vcmpe.f64	d7, #0.0
   14f68:	vmrs	APSR_nzcv, fpscr
   14f6c:	vnegmi.f64	d7, d7
   14f70:	vcvtmi.s32.f64	s13, d7
   14f74:	vcvtpl.u32.f64	s13, d7
   14f78:	vmovmi	r1, s13
   14f7c:	vmovpl	r1, s13
   14f80:	rsbmi	r1, r1, #0
   14f84:	uxth	r1, r1
   14f88:	bl	13a80 <cos@plt+0x2c08>
   14f8c:	movw	r3, #28932	; 0x7104
   14f90:	movt	r3, #2
   14f94:	vldr	d7, [pc, #316]	; 150d8 <cos@plt+0x4260>
   14f98:	mov	r0, r4
   14f9c:	ldr	r3, [r3]
   14fa0:	vmov	s12, r3
   14fa4:	vcvt.f64.s32	d6, d6, #16
   14fa8:	vmul.f64	d7, d6, d7
   14fac:	vcmpe.f64	d7, #0.0
   14fb0:	vmrs	APSR_nzcv, fpscr
   14fb4:	vnegmi.f64	d7, d7
   14fb8:	vcvtmi.s32.f64	s13, d7
   14fbc:	vcvtpl.u32.f64	s13, d7
   14fc0:	vmovmi	r1, s13
   14fc4:	vmovpl	r1, s13
   14fc8:	rsbmi	r1, r1, #0
   14fcc:	uxth	r1, r1
   14fd0:	bl	13a80 <cos@plt+0x2c08>
   14fd4:	movw	r3, #28936	; 0x7108
   14fd8:	movt	r3, #2
   14fdc:	vmov.f64	d7, #112	; 0x3f800000  1.0
   14fe0:	vldr	d5, [pc, #240]	; 150d8 <cos@plt+0x4260>
   14fe4:	vldr	d6, [pc, #244]	; 150e0 <cos@plt+0x4268>
   14fe8:	ldr	r3, [r3]
   14fec:	mov	r0, r4
   14ff0:	vmov	s8, r3
   14ff4:	vcvt.f64.s32	d4, d4, #16
   14ff8:	vmla.f64	d7, d4, d5
   14ffc:	vsub.f64	d7, d7, d6
   15000:	vcmpe.f64	d7, #0.0
   15004:	vmrs	APSR_nzcv, fpscr
   15008:	vnegmi.f64	d7, d7
   1500c:	vcvtmi.s32.f64	s14, d7
   15010:	vcvtpl.u32.f64	s13, d7
   15014:	vmovmi	r3, s14
   15018:	vmovpl	r1, s13
   1501c:	rsbmi	r1, r3, #0
   15020:	uxth	r1, r1
   15024:	bl	13a80 <cos@plt+0x2c08>
   15028:	movw	r3, #28928	; 0x7100
   1502c:	movt	r3, #2
   15030:	vmov.f64	d7, #112	; 0x3f800000  1.0
   15034:	vldr	d5, [pc, #156]	; 150d8 <cos@plt+0x4260>
   15038:	vldr	d6, [pc, #160]	; 150e0 <cos@plt+0x4268>
   1503c:	ldr	r3, [r3]
   15040:	mov	r0, r4
   15044:	vmov	s8, r3
   15048:	vcvt.f64.s32	d4, d4, #16
   1504c:	vmla.f64	d7, d4, d5
   15050:	vsub.f64	d7, d7, d6
   15054:	vcmpe.f64	d7, #0.0
   15058:	vmrs	APSR_nzcv, fpscr
   1505c:	vnegmi.f64	d7, d7
   15060:	vcvtmi.s32.f64	s14, d7
   15064:	vcvtpl.u32.f64	s13, d7
   15068:	vmovmi	r3, s14
   1506c:	vmovpl	r1, s13
   15070:	rsbmi	r1, r3, #0
   15074:	uxth	r1, r1
   15078:	bl	13a80 <cos@plt+0x2c08>
   1507c:	mov	r0, r4
   15080:	ldrh	r1, [r6, #8]
   15084:	bl	13a80 <cos@plt+0x2c08>
   15088:	mov	r0, r4
   1508c:	mov	r1, #1
   15090:	bl	13a80 <cos@plt+0x2c08>
   15094:	mov	r0, r4
   15098:	mov	r1, #0
   1509c:	bl	1383c <cos@plt+0x29c4>
   150a0:	mov	r0, r4
   150a4:	mov	r1, #0
   150a8:	bl	1383c <cos@plt+0x29c4>
   150ac:	mov	r0, r4
   150b0:	mov	r1, #0
   150b4:	bl	1383c <cos@plt+0x29c4>
   150b8:	ldr	r2, [sp, #12]
   150bc:	ldr	r3, [r5]
   150c0:	mov	r0, #0
   150c4:	cmp	r2, r3
   150c8:	bne	150d4 <cos@plt+0x425c>
   150cc:	add	sp, sp, #16
   150d0:	pop	{r4, r5, r6, pc}
   150d4:	bl	10d28 <__stack_chk_fail@plt>
   150d8:	andeq	r0, r0, r0
   150dc:	adcmi	r0, r0, r0
   150e0:	stmda	r6!, {r0, r2, r4, r7, r9, sl, ip, lr, pc}
   150e4:	cdpcc	14, 1, cr2, cr1, cr11, {0}
   150e8:	push	{r4, lr}
   150ec:	mov	r3, r0
   150f0:	mov	r0, r1
   150f4:	mov	r1, #1
   150f8:	mov	r4, r2
   150fc:	bl	10d10 <fwrite_unlocked@plt>
   15100:	cmp	r4, r0
   15104:	popeq	{r4, pc}
   15108:	pop	{r4, lr}
   1510c:	b	137f0 <cos@plt+0x2978>
   15110:	push	{r4, r5, r6, r7, r8, lr}
   15114:	mov	r5, r1
   15118:	mov	r4, r0
   1511c:	mov	r1, #0
   15120:	bl	13a80 <cos@plt+0x2c08>
   15124:	mov	r0, r4
   15128:	ldrh	r1, [r5]
   1512c:	bl	13a80 <cos@plt+0x2c08>
   15130:	ldr	r3, [r5]
   15134:	movw	r1, #65534	; 0xfffe
   15138:	mov	r0, r4
   1513c:	add	r3, r3, r3, lsl #1
   15140:	lsl	r3, r3, #2
   15144:	add	r3, r3, #6
   15148:	and	r1, r3, r1
   1514c:	bl	13a80 <cos@plt+0x2c08>
   15150:	ldr	r3, [r5]
   15154:	cmp	r3, #0
   15158:	ble	1521c <cos@plt+0x43a4>
   1515c:	mov	r6, #0
   15160:	mov	r8, r6
   15164:	mov	r7, r6
   15168:	mov	r0, r4
   1516c:	mov	r1, #3
   15170:	bl	13a80 <cos@plt+0x2c08>
   15174:	mov	r1, #1
   15178:	mov	r0, r4
   1517c:	add	r7, r7, r1
   15180:	bl	13a80 <cos@plt+0x2c08>
   15184:	mov	r0, r4
   15188:	movw	r1, #1033	; 0x409
   1518c:	bl	13a80 <cos@plt+0x2c08>
   15190:	ldr	r3, [r5, #4]
   15194:	mov	r0, r4
   15198:	ldrh	r1, [r3, r6]
   1519c:	bl	13a80 <cos@plt+0x2c08>
   151a0:	ldr	r3, [r5, #4]
   151a4:	mov	r0, r4
   151a8:	add	r3, r3, r6
   151ac:	ldrh	r1, [r3, #4]
   151b0:	bl	13a80 <cos@plt+0x2c08>
   151b4:	uxth	r1, r8
   151b8:	mov	r0, r4
   151bc:	bl	13a80 <cos@plt+0x2c08>
   151c0:	ldm	r5, {r2, r3}
   151c4:	add	r1, r3, r6
   151c8:	cmp	r2, r7
   151cc:	add	r6, r6, #12
   151d0:	ldr	r1, [r1, #4]
   151d4:	add	r8, r8, r1
   151d8:	bgt	15168 <cos@plt+0x42f0>
   151dc:	cmp	r2, #0
   151e0:	ble	1521c <cos@plt+0x43a4>
   151e4:	mov	r6, #0
   151e8:	mov	r7, r6
   151ec:	b	151f4 <cos@plt+0x437c>
   151f0:	ldr	r3, [r5, #4]
   151f4:	add	r3, r3, r6
   151f8:	mov	r0, r4
   151fc:	add	r7, r7, #1
   15200:	add	r6, r6, #12
   15204:	ldr	r1, [r3, #8]
   15208:	ldr	r2, [r3, #4]
   1520c:	bl	150e8 <cos@plt+0x4270>
   15210:	ldr	r3, [r5]
   15214:	cmp	r3, r7
   15218:	bgt	151f0 <cos@plt+0x4378>
   1521c:	mov	r0, #0
   15220:	pop	{r4, r5, r6, r7, r8, pc}
   15224:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15228:	sub	sp, sp, #44	; 0x2c
   1522c:	mov	r4, r1
   15230:	mov	r9, r0
   15234:	bl	10d04 <ftell@plt>
   15238:	mov	r1, #131072	; 0x20000
   1523c:	str	r0, [sp, #36]	; 0x24
   15240:	mov	r0, r9
   15244:	bl	13c74 <cos@plt+0x2dfc>
   15248:	ldr	r4, [r4, #36]	; 0x24
   1524c:	cmp	r4, #0
   15250:	str	r4, [sp, #28]
   15254:	beq	154f8 <cos@plt+0x4680>
   15258:	mov	sl, #1
   1525c:	movw	r3, #28904	; 0x70e8
   15260:	movt	r3, #2
   15264:	str	r3, [sp, #32]
   15268:	movw	r3, #28864	; 0x70c0
   1526c:	movt	r3, #2
   15270:	str	r3, [sp, #24]
   15274:	mov	r3, #4
   15278:	str	r3, [sp]
   1527c:	ldr	r3, [sp, #28]
   15280:	ldr	r3, [r3, #28]
   15284:	cmp	r3, #0
   15288:	str	r3, [sp, #20]
   1528c:	beq	15424 <cos@plt+0x45ac>
   15290:	mov	r8, r9
   15294:	ldr	r3, [sp, #20]
   15298:	ldr	r1, [sp, #20]
   1529c:	ldr	r3, [r3, #4]
   152a0:	str	r3, [sp, #4]
   152a4:	ldr	r2, [sp, #4]
   152a8:	ldr	r3, [r1, #8]
   152ac:	cmp	r2, r3
   152b0:	bgt	15404 <cos@plt+0x458c>
   152b4:	ldr	r3, [sp, #32]
   152b8:	ldr	r2, [sp, #4]
   152bc:	ldr	r0, [sp, #28]
   152c0:	ldr	r1, [r3, #8]
   152c4:	bl	12560 <cos@plt+0x16e8>
   152c8:	ldr	r1, [sp, #24]
   152cc:	ldr	r2, [sp]
   152d0:	ldr	r3, [r1]
   152d4:	cmp	r3, #0
   152d8:	mov	r4, r0
   152dc:	str	r2, [r0, #32]
   152e0:	beq	1543c <cos@plt+0x45c4>
   152e4:	ldr	r1, [sp, #20]
   152e8:	ldr	r3, [r1, #12]
   152ec:	cmp	r3, #0
   152f0:	beq	1543c <cos@plt+0x45c4>
   152f4:	ldr	r3, [r0, #28]
   152f8:	ldr	fp, [r0, #16]
   152fc:	ldr	r5, [r0, #20]
   15300:	ldr	r6, [r0, #24]
   15304:	str	r3, [sp, #8]
   15308:	tst	fp, #7
   1530c:	beq	154a8 <cos@plt+0x4630>
   15310:	cmp	r5, #0
   15314:	ble	154f0 <cos@plt+0x4678>
   15318:	mov	r2, #0
   1531c:	str	r5, [sp, #12]
   15320:	str	r6, [sp, #16]
   15324:	mov	r7, r2
   15328:	mov	r1, r2
   1532c:	mov	r3, r2
   15330:	mov	r5, r2
   15334:	mov	r6, r2
   15338:	mov	r9, fp
   1533c:	cmp	r9, #0
   15340:	ble	153ac <cos@plt+0x4534>
   15344:	ldr	r2, [sp, #8]
   15348:	mov	r4, #0
   1534c:	add	fp, r2, r5
   15350:	b	15360 <cos@plt+0x44e8>
   15354:	add	r4, r4, #1
   15358:	cmp	r4, r9
   1535c:	beq	153ac <cos@plt+0x4534>
   15360:	ldrb	r0, [fp, r4, asr #3]
   15364:	and	r2, r4, #7
   15368:	rsb	r2, r2, #7
   1536c:	asr	r2, r0, r2
   15370:	tst	r2, #1
   15374:	rsbne	r2, r3, #7
   15378:	add	r3, r3, #1
   1537c:	orrne	r1, r1, sl, lsl r2
   15380:	uxtbne	r1, r1
   15384:	cmp	r3, #7
   15388:	ble	15354 <cos@plt+0x44dc>
   1538c:	mov	r0, r8
   15390:	add	r4, r4, #1
   15394:	bl	13b40 <cos@plt+0x2cc8>
   15398:	cmp	r4, r9
   1539c:	mov	r1, #0
   153a0:	add	r6, r6, #1
   153a4:	mov	r3, r1
   153a8:	bne	15360 <cos@plt+0x44e8>
   153ac:	ldr	r2, [sp, #16]
   153b0:	add	r7, r7, #1
   153b4:	add	r5, r5, r2
   153b8:	ldr	r2, [sp, #12]
   153bc:	cmp	r7, r2
   153c0:	bne	1533c <cos@plt+0x44c4>
   153c4:	cmp	r3, #0
   153c8:	mov	r9, r6
   153cc:	beq	153dc <cos@plt+0x4564>
   153d0:	mov	r0, r8
   153d4:	add	r9, r6, #1
   153d8:	bl	13b40 <cos@plt+0x2cc8>
   153dc:	ldr	r1, [sp, #20]
   153e0:	ldr	r2, [sp, #4]
   153e4:	ldr	r3, [r1, #8]
   153e8:	add	r2, r2, #1
   153ec:	ldr	r1, [sp]
   153f0:	cmp	r3, r2
   153f4:	str	r2, [sp, #4]
   153f8:	add	r1, r1, r9
   153fc:	str	r1, [sp]
   15400:	bge	152b4 <cos@plt+0x443c>
   15404:	ldr	r1, [sp, #20]
   15408:	ldr	r3, [sp]
   1540c:	str	r3, [r1, #16]
   15410:	ldr	r3, [r1, #20]
   15414:	cmp	r3, #0
   15418:	str	r3, [sp, #20]
   1541c:	bne	15294 <cos@plt+0x441c>
   15420:	mov	r9, r8
   15424:	ldr	r3, [sp, #28]
   15428:	ldr	r3, [r3, #12]
   1542c:	cmp	r3, #0
   15430:	str	r3, [sp, #28]
   15434:	bne	1527c <cos@plt+0x4404>
   15438:	b	15500 <cos@plt+0x4688>
   1543c:	mov	r0, r8
   15440:	ldrb	r1, [r4, #20]
   15444:	bl	13b40 <cos@plt+0x2cc8>
   15448:	ldr	r3, [sp]
   1544c:	mov	r0, r8
   15450:	ldrb	r1, [r4, #16]
   15454:	add	r3, r3, #5
   15458:	str	r3, [sp]
   1545c:	bl	13b40 <cos@plt+0x2cc8>
   15460:	mov	r0, r8
   15464:	ldrb	r1, [r4, #8]
   15468:	bl	13b00 <cos@plt+0x2c88>
   1546c:	mov	r0, r8
   15470:	ldrb	r1, [r4, #12]
   15474:	bl	13b00 <cos@plt+0x2c88>
   15478:	ldrb	r1, [r4, #4]
   1547c:	mov	r0, r8
   15480:	bl	13b40 <cos@plt+0x2cc8>
   15484:	ldr	r1, [sp, #24]
   15488:	ldr	r2, [r4, #28]
   1548c:	ldr	fp, [r4, #16]
   15490:	ldr	r3, [r1]
   15494:	str	r2, [sp, #8]
   15498:	cmp	r3, #0
   1549c:	ldr	r5, [r4, #20]
   154a0:	ldr	r6, [r4, #24]
   154a4:	bne	15308 <cos@plt+0x4490>
   154a8:	cmp	r5, #0
   154ac:	ble	154f0 <cos@plt+0x4678>
   154b0:	adds	r3, fp, #7
   154b4:	ldr	r4, [sp, #8]
   154b8:	addmi	fp, fp, #14
   154bc:	movpl	fp, r3
   154c0:	mov	r7, #0
   154c4:	asr	fp, fp, #3
   154c8:	mov	r1, r4
   154cc:	add	r7, r7, #1
   154d0:	mov	r0, r8
   154d4:	mov	r2, fp
   154d8:	bl	150e8 <cos@plt+0x4270>
   154dc:	cmp	r7, r5
   154e0:	add	r4, r4, r6
   154e4:	bne	154c8 <cos@plt+0x4650>
   154e8:	mul	r9, fp, r7
   154ec:	b	153dc <cos@plt+0x4564>
   154f0:	mov	r9, #0
   154f4:	b	153dc <cos@plt+0x4564>
   154f8:	mov	r3, #4
   154fc:	str	r3, [sp]
   15500:	mov	r0, r9
   15504:	bl	10d04 <ftell@plt>
   15508:	ldr	r1, [sp]
   1550c:	ldr	r2, [sp, #36]	; 0x24
   15510:	add	r3, r1, r2
   15514:	cmp	r0, r3
   15518:	bne	15528 <cos@plt+0x46b0>
   1551c:	mov	r0, #0
   15520:	add	sp, sp, #44	; 0x2c
   15524:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15528:	bl	10e54 <abort@plt>
   1552c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15530:	movw	r9, #28880	; 0x70d0
   15534:	movt	r9, #2
   15538:	sub	sp, sp, #20
   1553c:	ands	r6, r1, #3
   15540:	mov	r3, r1
   15544:	ldr	ip, [r9]
   15548:	mov	r5, r2
   1554c:	mov	r4, r0
   15550:	str	ip, [sp, #12]
   15554:	beq	15590 <cos@plt+0x4718>
   15558:	movw	r1, #28884	; 0x70d4
   1555c:	movt	r1, #2
   15560:	movw	r2, #25976	; 0x6578
   15564:	movt	r2, #1
   15568:	ldr	r0, [r1]
   1556c:	mov	r1, #1
   15570:	bl	10df4 <__fprintf_chk@plt>
   15574:	mvn	r0, #0
   15578:	ldr	r2, [sp, #12]
   1557c:	ldr	r3, [r9]
   15580:	cmp	r2, r3
   15584:	bne	156ac <cos@plt+0x4834>
   15588:	add	sp, sp, #20
   1558c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15590:	mov	r2, r6
   15594:	bl	10e3c <fseek@plt>
   15598:	cmp	r0, #0
   1559c:	blt	1567c <cos@plt+0x4804>
   155a0:	cmp	r5, #0
   155a4:	movle	r7, r6
   155a8:	ble	15668 <cos@plt+0x47f0>
   155ac:	sub	ip, r5, #1
   155b0:	movw	sl, #28904	; 0x70e8
   155b4:	bic	ip, ip, #3
   155b8:	movt	sl, #2
   155bc:	add	fp, ip, #4
   155c0:	movw	ip, #28884	; 0x70d4
   155c4:	movt	ip, #2
   155c8:	add	r8, sp, #8
   155cc:	add	r5, sp, #12
   155d0:	str	r9, [sp, #4]
   155d4:	mov	r7, r6
   155d8:	mov	r9, fp
   155dc:	mov	fp, ip
   155e0:	mov	r2, r8
   155e4:	ldr	r3, [r4, #4]
   155e8:	ldr	r1, [r4, #8]
   155ec:	cmp	r3, r1
   155f0:	bcs	15690 <cos@plt+0x4818>
   155f4:	add	r1, r3, #1
   155f8:	str	r1, [r4, #4]
   155fc:	ldrb	r0, [r3]
   15600:	strb	r0, [r2], #1
   15604:	cmp	r2, r5
   15608:	bne	155e4 <cos@plt+0x476c>
   1560c:	rsb	r2, r8, r2
   15610:	lsr	r2, r2, #2
   15614:	cmp	r2, #1
   15618:	beq	15670 <cos@plt+0x47f8>
   1561c:	ldr	r3, [sl, #16]
   15620:	cmp	r3, #0
   15624:	movwne	r3, #48879	; 0xbeef
   15628:	movtne	r3, #57005	; 0xdead
   1562c:	bne	15654 <cos@plt+0x47dc>
   15630:	mov	r1, #1
   15634:	ldr	r3, [fp]
   15638:	movw	r0, #26012	; 0x659c
   1563c:	mov	r2, #12
   15640:	movt	r0, #1
   15644:	str	r1, [sl, #16]
   15648:	bl	10d7c <fwrite@plt>
   1564c:	movw	r3, #48879	; 0xbeef
   15650:	movt	r3, #57005	; 0xdead
   15654:	add	r6, r6, #4
   15658:	add	r7, r7, r3
   1565c:	cmp	r6, r9
   15660:	bne	155e0 <cos@plt+0x4768>
   15664:	ldr	r9, [sp, #4]
   15668:	mov	r0, r7
   1566c:	b	15578 <cos@plt+0x4700>
   15670:	ldr	r3, [sp, #8]
   15674:	rev	r3, r3
   15678:	b	15654 <cos@plt+0x47dc>
   1567c:	movw	r0, #25960	; 0x6568
   15680:	movt	r0, #1
   15684:	bl	10d64 <perror@plt>
   15688:	mvn	r0, #0
   1568c:	b	15578 <cos@plt+0x4700>
   15690:	mov	r0, r4
   15694:	str	r2, [sp]
   15698:	bl	10e18 <__uflow@plt>
   1569c:	ldr	r2, [sp]
   156a0:	cmn	r0, #1
   156a4:	beq	1560c <cos@plt+0x4794>
   156a8:	b	15600 <cos@plt+0x4788>
   156ac:	bl	10d28 <__stack_chk_fail@plt>
   156b0:	movw	ip, #25892	; 0x6524
   156b4:	movt	ip, #1
   156b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   156bc:	mov	lr, r1
   156c0:	ldr	r5, [r1, #12]
   156c4:	mov	r4, r0
   156c8:	ldm	ip, {r0, r1, r2, r3}
   156cc:	add	r5, r5, #50	; 0x32
   156d0:	movw	r9, #34079	; 0x851f
   156d4:	movt	r9, #20971	; 0x51eb
   156d8:	sub	sp, sp, #40	; 0x28
   156dc:	add	r8, ip, #20
   156e0:	smull	r7, r9, r9, r5
   156e4:	add	r6, sp, #20
   156e8:	movw	r7, #28880	; 0x70d0
   156ec:	asr	r5, r5, #31
   156f0:	stm	r6, {r0, r1, r2, r3}
   156f4:	movt	r7, #2
   156f8:	ldm	r8, {r0, r1}
   156fc:	add	r3, sp, #12
   15700:	rsb	r9, r5, r9, asr #5
   15704:	ldr	r2, [r7]
   15708:	cmp	r9, #4
   1570c:	ldr	sl, [lr, #8]
   15710:	str	r0, [sp, #4]
   15714:	suble	r9, r9, #6
   15718:	ldr	r0, [ip, #28]!
   1571c:	ubfx	sl, sl, #1, #1
   15720:	strh	r1, [sp, #8]
   15724:	uxtble	r9, r9
   15728:	str	r2, [sp, #36]	; 0x24
   1572c:	ldr	r1, [ip, #4]
   15730:	stmia	r3!, {r0, r1}
   15734:	ble	15748 <cos@plt+0x48d0>
   15738:	cmp	r9, #5
   1573c:	subne	r9, r9, #4
   15740:	moveq	r9, #0
   15744:	uxtbne	r9, r9
   15748:	ldr	r8, [lr, #16]
   1574c:	cmp	r8, #2
   15750:	movle	r8, #253	; 0xfd
   15754:	ble	15764 <cos@plt+0x48ec>
   15758:	cmp	r8, #4
   1575c:	movle	r8, #254	; 0xfe
   15760:	bgt	1591c <cos@plt+0x4aa4>
   15764:	mov	r0, r4
   15768:	mov	r1, #65536	; 0x10000
   1576c:	bl	13c74 <cos@plt+0x2dfc>
   15770:	mov	r1, #0
   15774:	mov	r0, r4
   15778:	movw	r5, #28928	; 0x7100
   1577c:	bl	13c74 <cos@plt+0x2dfc>
   15780:	movw	r3, #28940	; 0x710c
   15784:	movt	r3, #2
   15788:	vmov.f64	d7, #96	; 0x3f000000  0.5
   1578c:	vldr	d6, [pc, #476]	; 15970 <cos@plt+0x4af8>
   15790:	movt	r5, #2
   15794:	ldr	r3, [r3]
   15798:	mov	r0, r4
   1579c:	vmov	s10, r3
   157a0:	vcvt.f64.s32	d5, d5, #16
   157a4:	vmla.f64	d7, d5, d6
   157a8:	vcmpe.f64	d7, #0.0
   157ac:	vmrs	APSR_nzcv, fpscr
   157b0:	vnegmi.f64	d7, d7
   157b4:	vcvtmi.s32.f64	s13, d7
   157b8:	vcvtpl.u32.f64	s13, d7
   157bc:	vmovmi	r1, s13
   157c0:	vmovpl	r1, s13
   157c4:	rsbmi	r1, r1, #0
   157c8:	uxth	r1, r1
   157cc:	bl	13a80 <cos@plt+0x2c08>
   157d0:	ldr	r3, [r5]
   157d4:	vmov.f64	d7, #96	; 0x3f000000  0.5
   157d8:	vldr	d6, [pc, #400]	; 15970 <cos@plt+0x4af8>
   157dc:	mov	r0, r4
   157e0:	vmov	s10, r3
   157e4:	vcvt.f64.s32	d5, d5, #16
   157e8:	vmla.f64	d7, d5, d6
   157ec:	vcmpe.f64	d7, #0.0
   157f0:	vmrs	APSR_nzcv, fpscr
   157f4:	vnegmi.f64	d7, d7
   157f8:	vcvtmi.s32.f64	s13, d7
   157fc:	vcvtpl.u32.f64	s13, d7
   15800:	vmovmi	r1, s13
   15804:	vmovpl	r1, s13
   15808:	rsbmi	r1, r1, #0
   1580c:	uxth	r1, r1
   15810:	bl	13a80 <cos@plt+0x2c08>
   15814:	mov	r0, r4
   15818:	mov	r1, sl
   1581c:	bl	13a80 <cos@plt+0x2c08>
   15820:	mov	r1, #24576	; 0x6000
   15824:	mov	r0, r4
   15828:	bl	13a80 <cos@plt+0x2c08>
   1582c:	ldr	r3, [r5]
   15830:	vmov.f64	d7, #96	; 0x3f000000  0.5
   15834:	vldr	d6, [pc, #308]	; 15970 <cos@plt+0x4af8>
   15838:	mov	r0, r4
   1583c:	add	r5, sp, #12
   15840:	vmov	s10, r3
   15844:	vcvt.f64.s32	d5, d5, #16
   15848:	vmla.f64	d7, d5, d6
   1584c:	vcmpe.f64	d7, #0.0
   15850:	vmrs	APSR_nzcv, fpscr
   15854:	vnegmi.f64	d7, d7
   15858:	vcvtmi.s32.f64	s13, d7
   1585c:	vcvtpl.u32.f64	s13, d7
   15860:	vmovmi	r1, s13
   15864:	vmovpl	r1, s13
   15868:	rsbmi	r1, r1, #0
   1586c:	uxth	r1, r1
   15870:	bl	13a80 <cos@plt+0x2c08>
   15874:	mov	r0, r4
   15878:	mov	r1, #0
   1587c:	bl	13a80 <cos@plt+0x2c08>
   15880:	mov	r1, r6
   15884:	mov	r0, r4
   15888:	mov	r2, #16
   1588c:	mov	r6, #8
   15890:	bl	150e8 <cos@plt+0x4270>
   15894:	ldr	r3, [r4, #20]
   15898:	ldr	r2, [r4, #24]
   1589c:	cmp	r3, r2
   158a0:	bcs	15938 <cos@plt+0x4ac0>
   158a4:	ldrb	r2, [r5]
   158a8:	add	r5, r5, #1
   158ac:	add	r1, r3, #1
   158b0:	str	r1, [r4, #20]
   158b4:	strb	r2, [r3]
   158b8:	subs	r6, r6, #1
   158bc:	bne	15894 <cos@plt+0x4a1c>
   158c0:	mov	r2, #6
   158c4:	mov	r0, r4
   158c8:	add	r1, sp, #4
   158cc:	bl	150e8 <cos@plt+0x4270>
   158d0:	mov	r0, r4
   158d4:	mov	r1, r9
   158d8:	bl	13b00 <cos@plt+0x2c88>
   158dc:	mov	r0, r4
   158e0:	mov	r1, r8
   158e4:	bl	13b00 <cos@plt+0x2c88>
   158e8:	mov	r0, r4
   158ec:	mov	r1, #64	; 0x40
   158f0:	bl	13b00 <cos@plt+0x2c88>
   158f4:	mov	r0, r4
   158f8:	mov	r1, #0
   158fc:	bl	13b00 <cos@plt+0x2c88>
   15900:	ldr	r2, [sp, #36]	; 0x24
   15904:	ldr	r3, [r7]
   15908:	mov	r0, #0
   1590c:	cmp	r2, r3
   15910:	bne	15960 <cos@plt+0x4ae8>
   15914:	add	sp, sp, #40	; 0x28
   15918:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1591c:	cmp	r8, #6
   15920:	movle	r8, #0
   15924:	ble	15764 <cos@plt+0x48ec>
   15928:	cmp	r8, #7
   1592c:	movne	r8, #3
   15930:	moveq	r8, #2
   15934:	b	15764 <cos@plt+0x48ec>
   15938:	mov	r0, r4
   1593c:	ldrb	r1, [r5]
   15940:	bl	10e24 <__overflow@plt>
   15944:	cmn	r0, #1
   15948:	bne	15964 <cos@plt+0x4aec>
   1594c:	rsb	r0, r6, #8
   15950:	cmp	r0, #8
   15954:	beq	158c0 <cos@plt+0x4a48>
   15958:	bl	137f0 <cos@plt+0x2978>
   1595c:	b	158c0 <cos@plt+0x4a48>
   15960:	bl	10d28 <__stack_chk_fail@plt>
   15964:	add	r5, r5, #1
   15968:	b	158b8 <cos@plt+0x4a40>
   1596c:	nop	{0}
   15970:	andeq	r0, r0, r0
   15974:	adcmi	r0, r0, r0
   15978:	movw	r2, #28880	; 0x70d0
   1597c:	movt	r2, #2
   15980:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15984:	sub	sp, sp, #284	; 0x11c
   15988:	ldr	ip, [r2]
   1598c:	movw	r3, #28928	; 0x7100
   15990:	str	r2, [sp, #20]
   15994:	movt	r3, #2
   15998:	str	r1, [sp, #12]
   1599c:	movw	r2, #28936	; 0x7108
   159a0:	str	r0, [sp, #24]
   159a4:	movt	r2, #2
   159a8:	mov	r0, r1
   159ac:	stm	sp, {r2, r3}
   159b0:	movw	r1, #28940	; 0x710c
   159b4:	movw	r2, #28924	; 0x70fc
   159b8:	movt	r1, #2
   159bc:	movt	r2, #2
   159c0:	movw	r3, #28932	; 0x7104
   159c4:	movt	r3, #2
   159c8:	str	ip, [sp, #276]	; 0x114
   159cc:	bl	12bbc <cos@plt+0x1d44>
   159d0:	ldr	r0, [sp, #24]
   159d4:	movw	r1, #26028	; 0x65ac
   159d8:	movt	r1, #1
   159dc:	bl	10cc8 <fopen@plt>
   159e0:	subs	r4, r0, #0
   159e4:	beq	16004 <cos@plt+0x518c>
   159e8:	ldr	r0, [sp, #12]
   159ec:	movw	r5, #28904	; 0x70e8
   159f0:	bl	12374 <cos@plt+0x14fc>
   159f4:	movt	r5, #2
   159f8:	cmp	r0, #0
   159fc:	str	r0, [r5, #8]
   15a00:	beq	1600c <cos@plt+0x5194>
   15a04:	movw	r3, #28872	; 0x70c8
   15a08:	movt	r3, #2
   15a0c:	mov	r6, #0
   15a10:	str	r6, [r5]
   15a14:	ldr	r3, [r3]
   15a18:	str	r6, [r5, #16]
   15a1c:	cmp	r3, #1
   15a20:	ble	15f8c <cos@plt+0x5114>
   15a24:	bl	12558 <cos@plt+0x16e0>
   15a28:	movw	r3, #28876	; 0x70cc
   15a2c:	movt	r3, #2
   15a30:	ldr	r3, [r3]
   15a34:	cmp	r3, #1
   15a38:	add	r2, r0, #1
   15a3c:	strgt	r0, [r5, #12]
   15a40:	str	r2, [r5, #4]
   15a44:	ble	15fb8 <cos@plt+0x5140>
   15a48:	ldr	r3, [sp, #12]
   15a4c:	ldr	r6, [r3, #36]	; 0x24
   15a50:	cmp	r6, #0
   15a54:	bne	15a68 <cos@plt+0x4bf0>
   15a58:	b	15ac0 <cos@plt+0x4c48>
   15a5c:	ldr	r6, [r6, #12]
   15a60:	cmp	r6, #0
   15a64:	beq	15ac0 <cos@plt+0x4c48>
   15a68:	mov	r0, r6
   15a6c:	ldr	r1, [r5, #8]
   15a70:	bl	125a8 <cos@plt+0x1730>
   15a74:	cmp	r0, #0
   15a78:	str	r0, [r6, #28]
   15a7c:	bne	15a5c <cos@plt+0x4be4>
   15a80:	movw	r3, #28884	; 0x70d4
   15a84:	movt	r3, #2
   15a88:	movw	r0, #26096	; 0x65f0
   15a8c:	mov	r1, #1
   15a90:	ldr	r3, [r3]
   15a94:	movt	r0, #1
   15a98:	mov	r2, #30
   15a9c:	bl	10d7c <fwrite@plt>
   15aa0:	mvn	r0, #0
   15aa4:	ldr	r1, [sp, #20]
   15aa8:	ldr	r2, [sp, #276]	; 0x114
   15aac:	ldr	r3, [r1]
   15ab0:	cmp	r2, r3
   15ab4:	bne	16044 <cos@plt+0x51cc>
   15ab8:	add	sp, sp, #284	; 0x11c
   15abc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ac0:	movw	r0, #26056	; 0x65c8
   15ac4:	movt	r0, #1
   15ac8:	bl	12df8 <cos@plt+0x1f80>
   15acc:	movw	r3, #21028	; 0x5224
   15ad0:	movt	r3, #1
   15ad4:	str	r3, [sp, #96]	; 0x60
   15ad8:	str	r0, [sp, #36]	; 0x24
   15adc:	movw	r0, #26064	; 0x65d0
   15ae0:	movt	r0, #1
   15ae4:	bl	12df8 <cos@plt+0x1f80>
   15ae8:	movw	r3, #18304	; 0x4780
   15aec:	movt	r3, #1
   15af0:	str	r3, [sp, #100]	; 0x64
   15af4:	str	r0, [sp, #40]	; 0x28
   15af8:	movw	r0, #26072	; 0x65d8
   15afc:	movt	r0, #1
   15b00:	bl	12df8 <cos@plt+0x1f80>
   15b04:	movw	r3, #16024	; 0x3e98
   15b08:	movt	r3, #1
   15b0c:	str	r3, [sp, #104]	; 0x68
   15b10:	str	r0, [sp, #44]	; 0x2c
   15b14:	movw	r0, #26080	; 0x65e0
   15b18:	movt	r0, #1
   15b1c:	bl	12df8 <cos@plt+0x1f80>
   15b20:	movw	r3, #22192	; 0x56b0
   15b24:	movt	r3, #1
   15b28:	str	r3, [sp, #108]	; 0x6c
   15b2c:	str	r0, [sp, #48]	; 0x30
   15b30:	movw	r0, #26088	; 0x65e8
   15b34:	movt	r0, #1
   15b38:	bl	12df8 <cos@plt+0x1f80>
   15b3c:	ldr	r2, [r5, #4]
   15b40:	movw	r3, #17632	; 0x44e0
   15b44:	movt	r3, #1
   15b48:	cmp	r2, #0
   15b4c:	str	r3, [sp, #112]	; 0x70
   15b50:	str	r0, [sp, #52]	; 0x34
   15b54:	ble	15f7c <cos@plt+0x5104>
   15b58:	movw	r0, #26128	; 0x6610
   15b5c:	movt	r0, #1
   15b60:	bl	12df8 <cos@plt+0x1f80>
   15b64:	mov	r8, #8
   15b68:	mov	r7, #7
   15b6c:	mov	r6, #6
   15b70:	movw	r3, #14312	; 0x37e8
   15b74:	movt	r3, #1
   15b78:	str	r3, [sp, #116]	; 0x74
   15b7c:	str	r0, [sp, #56]	; 0x38
   15b80:	movw	r0, #26136	; 0x6618
   15b84:	movt	r0, #1
   15b88:	bl	12df8 <cos@plt+0x1f80>
   15b8c:	add	r2, sp, #280	; 0x118
   15b90:	add	r1, r2, r6, lsl #2
   15b94:	movw	r3, #20124	; 0x4e9c
   15b98:	movt	r3, #1
   15b9c:	str	r3, [r1, #-184]	; 0xffffff48
   15ba0:	str	r0, [r1, #-244]	; 0xffffff0c
   15ba4:	movw	r0, #26144	; 0x6620
   15ba8:	movt	r0, #1
   15bac:	bl	12df8 <cos@plt+0x1f80>
   15bb0:	ldr	r1, [r5, #12]
   15bb4:	add	r3, sp, #280	; 0x118
   15bb8:	add	r2, r3, r7, lsl #2
   15bbc:	cmp	r1, #0
   15bc0:	movw	r3, #16928	; 0x4220
   15bc4:	movt	r3, #1
   15bc8:	str	r3, [r2, #-184]	; 0xffffff48
   15bcc:	str	r0, [r2, #-244]	; 0xffffff0c
   15bd0:	ble	15bfc <cos@plt+0x4d84>
   15bd4:	movw	r0, #26152	; 0x6628
   15bd8:	movt	r0, #1
   15bdc:	bl	12df8 <cos@plt+0x1f80>
   15be0:	add	r1, sp, #280	; 0x118
   15be4:	add	r2, r1, r8, lsl #2
   15be8:	add	r8, r6, #3
   15bec:	movw	r3, #14608	; 0x3910
   15bf0:	movt	r3, #1
   15bf4:	str	r3, [r2, #-184]	; 0xffffff48
   15bf8:	str	r0, [r2, #-244]	; 0xffffff0c
   15bfc:	ldr	r3, [r5, #4]
   15c00:	cmp	r3, #0
   15c04:	ble	15c30 <cos@plt+0x4db8>
   15c08:	movw	r0, #26160	; 0x6630
   15c0c:	movt	r0, #1
   15c10:	bl	12df8 <cos@plt+0x1f80>
   15c14:	add	r1, sp, #280	; 0x118
   15c18:	add	r2, r1, r8, lsl #2
   15c1c:	add	r8, r8, #1
   15c20:	movw	r3, #14528	; 0x38c0
   15c24:	movt	r3, #1
   15c28:	str	r3, [r2, #-184]	; 0xffffff48
   15c2c:	str	r0, [r2, #-244]	; 0xffffff0c
   15c30:	movw	r0, #26168	; 0x6638
   15c34:	movt	r0, #1
   15c38:	bl	12df8 <cos@plt+0x1f80>
   15c3c:	add	r3, sp, #280	; 0x118
   15c40:	add	r2, r3, r8, lsl #2
   15c44:	movw	r3, #19924	; 0x4dd4
   15c48:	movt	r3, #1
   15c4c:	add	r7, r8, #1
   15c50:	str	r3, [r2, #-184]	; 0xffffff48
   15c54:	add	r6, r8, #2
   15c58:	mov	fp, #2
   15c5c:	add	r8, r8, #3
   15c60:	mov	r9, #0
   15c64:	str	r0, [r2, #-244]	; 0xffffff0c
   15c68:	movw	r0, #26176	; 0x6640
   15c6c:	movt	r0, #1
   15c70:	bl	12df8 <cos@plt+0x1f80>
   15c74:	add	r2, sp, #280	; 0x118
   15c78:	add	r1, r2, r7, lsl #2
   15c7c:	movw	r3, #20752	; 0x5110
   15c80:	movt	r3, #1
   15c84:	str	r3, [r1, #-184]	; 0xffffff48
   15c88:	str	r0, [r1, #-244]	; 0xffffff0c
   15c8c:	movw	r0, #26184	; 0x6648
   15c90:	movt	r0, #1
   15c94:	bl	12df8 <cos@plt+0x1f80>
   15c98:	add	r3, sp, #280	; 0x118
   15c9c:	add	r2, r3, r6, lsl #2
   15ca0:	movw	r3, #15620	; 0x3d04
   15ca4:	movt	r3, #1
   15ca8:	str	r3, [r2, #-184]	; 0xffffff48
   15cac:	str	r0, [r2, #-244]	; 0xffffff0c
   15cb0:	b	15cb8 <cos@plt+0x4e40>
   15cb4:	mov	fp, r3
   15cb8:	lsl	r3, fp, #1
   15cbc:	add	r9, r9, #1
   15cc0:	cmp	r8, r3
   15cc4:	bgt	15cb4 <cos@plt+0x4e3c>
   15cc8:	mov	r0, r4
   15ccc:	mov	r1, #65536	; 0x10000
   15cd0:	bl	13c74 <cos@plt+0x2dfc>
   15cd4:	mov	r0, r4
   15cd8:	uxth	r1, r8
   15cdc:	add	r7, sp, #32
   15ce0:	bl	13a80 <cos@plt+0x2c08>
   15ce4:	lsl	r3, fp, #4
   15ce8:	rsb	fp, fp, r8
   15cec:	mov	r0, r4
   15cf0:	movw	r1, #65520	; 0xfff0
   15cf4:	and	r1, r3, r1
   15cf8:	bl	13a80 <cos@plt+0x2c08>
   15cfc:	lsl	fp, fp, #4
   15d00:	mov	r0, r4
   15d04:	uxth	r1, r9
   15d08:	bl	13a80 <cos@plt+0x2c08>
   15d0c:	movw	r1, #65520	; 0xfff0
   15d10:	mov	r0, r4
   15d14:	and	r1, fp, r1
   15d18:	mov	r6, #0
   15d1c:	bl	13a80 <cos@plt+0x2c08>
   15d20:	mov	r0, r4
   15d24:	ldr	r1, [r7, #4]!
   15d28:	bl	13c74 <cos@plt+0x2dfc>
   15d2c:	mov	r0, r4
   15d30:	movw	r1, #64206	; 0xface
   15d34:	movt	r1, #57005	; 0xdead
   15d38:	bl	13c74 <cos@plt+0x2dfc>
   15d3c:	mov	r0, r4
   15d40:	movw	r1, #64206	; 0xface
   15d44:	movt	r1, #57005	; 0xdead
   15d48:	bl	13c74 <cos@plt+0x2dfc>
   15d4c:	add	r6, r6, #1
   15d50:	mov	r0, r4
   15d54:	movw	r1, #64206	; 0xface
   15d58:	movt	r1, #57005	; 0xdead
   15d5c:	bl	13c74 <cos@plt+0x2dfc>
   15d60:	cmp	r8, r6
   15d64:	bgt	15d20 <cos@plt+0x4ea8>
   15d68:	mov	r6, #0
   15d6c:	movw	fp, #28904	; 0x70e8
   15d70:	movt	fp, #2
   15d74:	mov	r9, r6
   15d78:	mov	sl, r6
   15d7c:	str	r6, [sp, #28]
   15d80:	str	r8, [sp, #16]
   15d84:	mov	r0, r4
   15d88:	bl	10d04 <ftell@plt>
   15d8c:	add	r1, sp, #156	; 0x9c
   15d90:	cmp	r0, #0
   15d94:	mov	r7, r0
   15d98:	str	r0, [r1, r6]
   15d9c:	blt	15f9c <cos@plt+0x5124>
   15da0:	add	r3, sp, #36	; 0x24
   15da4:	movw	r0, #26136	; 0x6618
   15da8:	movt	r0, #1
   15dac:	ldr	r8, [r6, r3]
   15db0:	bl	12df8 <cos@plt+0x1f80>
   15db4:	add	r3, sp, #96	; 0x60
   15db8:	ldr	r1, [sp, #12]
   15dbc:	ldr	r3, [r6, r3]
   15dc0:	cmp	r8, r0
   15dc4:	mov	r0, r4
   15dc8:	moveq	sl, r7
   15dcc:	blx	r3
   15dd0:	cmp	r0, #0
   15dd4:	blt	15fa8 <cos@plt+0x5130>
   15dd8:	ldr	r3, [r5]
   15ddc:	cmp	r3, #0
   15de0:	bne	15fa8 <cos@plt+0x5130>
   15de4:	ldr	r8, [fp, #16]
   15de8:	cmp	r8, #0
   15dec:	bne	15fa8 <cos@plt+0x5130>
   15df0:	mov	r0, r4
   15df4:	bl	10d04 <ftell@plt>
   15df8:	add	r2, sp, #216	; 0xd8
   15dfc:	rsb	r0, r7, r0
   15e00:	str	r0, [r2, r6]
   15e04:	cmp	r0, #0
   15e08:	blt	15fe4 <cos@plt+0x516c>
   15e0c:	ands	r7, r0, #3
   15e10:	beq	15e48 <cos@plt+0x4fd0>
   15e14:	rsb	r7, r7, #4
   15e18:	add	r8, r8, #1
   15e1c:	mov	r0, r4
   15e20:	mov	r1, #0
   15e24:	bl	13b40 <cos@plt+0x2cc8>
   15e28:	cmp	r8, r7
   15e2c:	bne	15e18 <cos@plt+0x4fa0>
   15e30:	ldr	r3, [r5]
   15e34:	cmp	r3, #0
   15e38:	bne	15fa8 <cos@plt+0x5130>
   15e3c:	ldr	r3, [fp, #16]
   15e40:	cmp	r3, #0
   15e44:	bne	15fa8 <cos@plt+0x5130>
   15e48:	ldr	r3, [sp, #16]
   15e4c:	add	r9, r9, #1
   15e50:	add	r6, r6, #4
   15e54:	cmp	r3, r9
   15e58:	bgt	15d84 <cos@plt+0x4f0c>
   15e5c:	ldr	r8, [sp, #16]
   15e60:	mov	fp, #0
   15e64:	mov	r6, fp
   15e68:	str	sl, [sp, #28]
   15e6c:	add	r1, sp, #156	; 0x9c
   15e70:	add	r2, sp, #216	; 0xd8
   15e74:	mov	r0, r4
   15e78:	add	r6, r6, #1
   15e7c:	ldr	r9, [r1, fp]
   15e80:	ldr	r7, [r2, fp]
   15e84:	mov	r1, r9
   15e88:	mov	r2, r7
   15e8c:	bl	1552c <cos@plt+0x46b4>
   15e90:	lsl	r1, r6, #4
   15e94:	mov	r2, #0
   15e98:	mov	sl, r0
   15e9c:	mov	r0, r4
   15ea0:	bl	10e3c <fseek@plt>
   15ea4:	cmp	r0, #0
   15ea8:	bne	15ff4 <cos@plt+0x517c>
   15eac:	mov	r1, sl
   15eb0:	mov	r0, r4
   15eb4:	bl	13c74 <cos@plt+0x2dfc>
   15eb8:	mov	r0, r4
   15ebc:	mov	r1, r9
   15ec0:	add	fp, fp, #4
   15ec4:	bl	13c74 <cos@plt+0x2dfc>
   15ec8:	mov	r0, r4
   15ecc:	mov	r1, r7
   15ed0:	bl	13c74 <cos@plt+0x2dfc>
   15ed4:	cmp	r8, r6
   15ed8:	bgt	15e6c <cos@plt+0x4ff4>
   15edc:	mov	r0, r4
   15ee0:	bl	10d04 <ftell@plt>
   15ee4:	subs	r6, r0, #0
   15ee8:	bge	15f00 <cos@plt+0x5088>
   15eec:	b	16034 <cos@plt+0x51bc>
   15ef0:	mov	r0, r4
   15ef4:	mov	r1, #0
   15ef8:	add	r6, r6, #1
   15efc:	bl	13b40 <cos@plt+0x2cc8>
   15f00:	tst	r6, #3
   15f04:	bne	15ef0 <cos@plt+0x5078>
   15f08:	ldr	r2, [r5]
   15f0c:	movw	r3, #28904	; 0x70e8
   15f10:	movt	r3, #2
   15f14:	cmp	r2, #0
   15f18:	bne	15fa8 <cos@plt+0x5130>
   15f1c:	ldr	r5, [r3, #16]
   15f20:	cmp	r5, #0
   15f24:	bne	15fa8 <cos@plt+0x5130>
   15f28:	mov	r2, r6
   15f2c:	mov	r1, r5
   15f30:	mov	r0, r4
   15f34:	bl	1552c <cos@plt+0x46b4>
   15f38:	ldr	r3, [sp, #28]
   15f3c:	mov	r2, r5
   15f40:	add	r1, r3, #8
   15f44:	mov	r6, r0
   15f48:	mov	r0, r4
   15f4c:	bl	10e3c <fseek@plt>
   15f50:	subs	r5, r0, #0
   15f54:	bne	15ff4 <cos@plt+0x517c>
   15f58:	movw	r1, #44986	; 0xafba
   15f5c:	movt	r1, #45488	; 0xb1b0
   15f60:	rsb	r1, r6, r1
   15f64:	mov	r0, r4
   15f68:	bl	13c74 <cos@plt+0x2dfc>
   15f6c:	mov	r0, r4
   15f70:	bl	10e00 <fclose@plt>
   15f74:	mov	r0, r5
   15f78:	b	15aa4 <cos@plt+0x4c2c>
   15f7c:	mov	r8, #7
   15f80:	mov	r7, #6
   15f84:	mov	r6, #5
   15f88:	b	15b80 <cos@plt+0x4d08>
   15f8c:	strne	r6, [r5, #4]
   15f90:	beq	15fc4 <cos@plt+0x514c>
   15f94:	str	r6, [r5, #12]
   15f98:	b	15a48 <cos@plt+0x4bd0>
   15f9c:	movw	r0, #26192	; 0x6650
   15fa0:	movt	r0, #1
   15fa4:	bl	10d64 <perror@plt>
   15fa8:	ldr	r0, [sp, #24]
   15fac:	bl	10d34 <unlink@plt>
   15fb0:	mvn	r0, #0
   15fb4:	b	15aa4 <cos@plt+0x4c2c>
   15fb8:	bne	15f94 <cos@plt+0x511c>
   15fbc:	str	r3, [r5, #12]
   15fc0:	b	15a48 <cos@plt+0x4bd0>
   15fc4:	movw	r2, #28876	; 0x70cc
   15fc8:	movt	r2, #2
   15fcc:	str	r3, [r5, #4]
   15fd0:	ldr	r3, [r2]
   15fd4:	cmp	r3, #0
   15fd8:	movle	r3, #0
   15fdc:	movgt	r3, #1
   15fe0:	b	15fbc <cos@plt+0x5144>
   15fe4:	movw	r0, #26224	; 0x6670
   15fe8:	movt	r0, #1
   15fec:	bl	10d64 <perror@plt>
   15ff0:	b	15fa8 <cos@plt+0x5130>
   15ff4:	movw	r0, #25960	; 0x6568
   15ff8:	movt	r0, #1
   15ffc:	bl	10d64 <perror@plt>
   16000:	b	15fa8 <cos@plt+0x5130>
   16004:	mvn	r0, #0
   16008:	b	15aa4 <cos@plt+0x4c2c>
   1600c:	movw	r3, #28884	; 0x70d4
   16010:	movt	r3, #2
   16014:	movw	r0, #26032	; 0x65b0
   16018:	mov	r1, #1
   1601c:	ldr	r3, [r3]
   16020:	movt	r0, #1
   16024:	mov	r2, #21
   16028:	bl	10d7c <fwrite@plt>
   1602c:	mvn	r0, #0
   16030:	b	15aa4 <cos@plt+0x4c2c>
   16034:	movw	r0, #26252	; 0x668c
   16038:	movt	r0, #1
   1603c:	bl	10d64 <perror@plt>
   16040:	b	15fa8 <cos@plt+0x5130>
   16044:	bl	10d28 <__stack_chk_fail@plt>
   16048:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1604c:	mov	r7, r0
   16050:	ldr	r6, [pc, #76]	; 160a4 <cos@plt+0x522c>
   16054:	mov	r8, r1
   16058:	ldr	r5, [pc, #72]	; 160a8 <cos@plt+0x5230>
   1605c:	mov	r9, r2
   16060:	add	r6, pc, r6
   16064:	bl	10c6c <_init@@Base>
   16068:	add	r5, pc, r5
   1606c:	rsb	r6, r5, r6
   16070:	asrs	r6, r6, #2
   16074:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   16078:	sub	r5, r5, #4
   1607c:	mov	r4, #0
   16080:	add	r4, r4, #1
   16084:	ldr	r3, [r5, #4]!
   16088:	mov	r0, r7
   1608c:	mov	r1, r8
   16090:	mov	r2, r9
   16094:	blx	r3
   16098:	cmp	r4, r6
   1609c:	bne	16080 <cos@plt+0x5208>
   160a0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   160a4:	andeq	r0, r1, r0, lsl #29
   160a8:	andeq	r0, r1, r4, ror lr
   160ac:	bx	lr

Disassembly of section .fini:

000160b0 <_fini@@Base>:
   160b0:	push	{r3, lr}
   160b4:	pop	{r3, pc}
