<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln24_fu_319_p2" SOURCE="d4.cpp:24" VARIABLE="icmp_ln24" MODULE="test_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_325_p2" SOURCE="d4.cpp:24" VARIABLE="add_ln24" MODULE="test_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln31_fu_319_p2" SOURCE="d4.cpp:31" VARIABLE="icmp_ln31" MODULE="test_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_325_p2" SOURCE="d4.cpp:31" VARIABLE="add_ln31" MODULE="test_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln42_fu_1111_p2" SOURCE="d4.cpp:42" VARIABLE="icmp_ln42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U138" SOURCE="d4.cpp:53" VARIABLE="tmp" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U141" SOURCE="d4.cpp:53" VARIABLE="tmp_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_13_4_32_1_1_U142" SOURCE="d4.cpp:53" VARIABLE="tmp_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_2093_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U135" SOURCE="d4.cpp:53" VARIABLE="mul_ln53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_fu_2115_p3" SOURCE="d4.cpp:53" VARIABLE="select_ln53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_fu_2123_p2" SOURCE="d4.cpp:53" VARIABLE="and_ln53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_1167_p2" SOURCE="d4.cpp:42" VARIABLE="empty_42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp86_fu_2129_p2" SOURCE="d4.cpp:74" VARIABLE="cmp86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp64_fu_1173_p2" SOURCE="d4.cpp:74" VARIABLE="cmp64" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_1179_p2" SOURCE="d4.cpp:42" VARIABLE="empty_43" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp156_fu_1185_p2" SOURCE="d4.cpp:74" VARIABLE="cmp156" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_13_4_32_1_1_U143" SOURCE="d4.cpp:72" VARIABLE="tmp_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U38" SOURCE="d4.cpp:74" VARIABLE="mul_ln74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_3_fu_2159_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_fu_2167_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U37" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_4_fu_1207_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_1_fu_1215_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_fu_1221_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln83_fu_2173_p2" SOURCE="d4.cpp:83" VARIABLE="xor_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_13_4_32_1_1_U144" SOURCE="d4.cpp:83" VARIABLE="tmp_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_fu_1229_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U39" SOURCE="d4.cpp:83" VARIABLE="mul_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_1_fu_2202_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_1_fu_2209_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_fu_1235_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_13_4_32_1_1_U145" SOURCE="d4.cpp:72" VARIABLE="tmp_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_fu_2240_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U40" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_2_fu_2250_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U41" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_5_fu_2256_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_3_fu_2263_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_24_fu_1245_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln83_fu_2272_p2" SOURCE="d4.cpp:83" VARIABLE="sub_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U146" SOURCE="d4.cpp:83" VARIABLE="tmp_s" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_fu_2307_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_2_fu_2312_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U42" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_2_fu_2317_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_3_fu_2325_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_1_fu_1251_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_13_4_32_1_1_U147" SOURCE="d4.cpp:72" VARIABLE="tmp_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U148" SOURCE="d4.cpp:74" VARIABLE="tmp_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U43" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_4_fu_2396_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U44" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_6_fu_2402_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_5_fu_2409_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_15_fu_1261_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln83_1_fu_2415_p2" SOURCE="d4.cpp:83" VARIABLE="sub_ln83_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U149" SOURCE="d4.cpp:83" VARIABLE="tmp_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_1_fu_2450_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_4_fu_2455_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U45" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_3_fu_2460_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_5_fu_2468_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_2_fu_1271_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_1_fu_1277_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_13_4_32_1_1_U150" SOURCE="d4.cpp:72" VARIABLE="tmp_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U151" SOURCE="d4.cpp:74" VARIABLE="tmp_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U46" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_6_fu_2537_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U47" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_7_fu_2543_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_7_fu_2550_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_16_fu_1287_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln83_2_fu_2556_p2" SOURCE="d4.cpp:83" VARIABLE="sub_ln83_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U152" SOURCE="d4.cpp:83" VARIABLE="tmp_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_2_fu_2591_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_6_fu_2596_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U48" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_4_fu_2601_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_7_fu_2609_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_3_fu_1293_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_13_4_32_1_1_U153" SOURCE="d4.cpp:72" VARIABLE="tmp_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U154" SOURCE="d4.cpp:74" VARIABLE="tmp_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U49" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_8_fu_2677_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U50" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_8_fu_2683_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_9_fu_2690_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_17_fu_1303_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln83_3_fu_2696_p2" SOURCE="d4.cpp:83" VARIABLE="sub_ln83_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U155" SOURCE="d4.cpp:83" VARIABLE="tmp_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_3_fu_2731_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_8_fu_2736_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U51" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_5_fu_2741_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_9_fu_2749_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_4_fu_1309_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_13_4_32_1_1_U139" SOURCE="d4.cpp:72" VARIABLE="tmp_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U156" SOURCE="d4.cpp:74" VARIABLE="tmp_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U52" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_10_fu_2799_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U53" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_9_fu_2805_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_11_fu_2812_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_9_fu_1351_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln83_4_fu_2818_p2" SOURCE="d4.cpp:83" VARIABLE="sub_ln83_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U157" SOURCE="d4.cpp:83" VARIABLE="tmp_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_4_fu_2853_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_10_fu_2858_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U54" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_6_fu_2863_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_11_fu_2871_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_5_fu_1357_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_13_4_32_1_1_U140" SOURCE="d4.cpp:72" VARIABLE="tmp_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U158" SOURCE="d4.cpp:74" VARIABLE="tmp_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U55" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_12_fu_2919_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U56" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_10_fu_2925_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_13_fu_2932_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_10_fu_1399_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U159" SOURCE="d4.cpp:74" VARIABLE="tmp_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_fu_1405_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U57" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_11_fu_2972_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_14_fu_2979_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_9_fu_2988_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U160" SOURCE="d4.cpp:74" VARIABLE="tmp_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_1_fu_1421_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U58" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_12_fu_3027_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_15_fu_3034_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_11_fu_3043_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_fu_1427_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U161" SOURCE="d4.cpp:74" VARIABLE="tmp_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_2_fu_1433_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U59" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_13_fu_3082_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_16_fu_3089_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_fu_3098_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U162" SOURCE="d4.cpp:86" VARIABLE="tmp_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_fu_1439_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U60" SOURCE="d4.cpp:86" VARIABLE="mul_ln86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_3_fu_3138_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_1_fu_3145_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_fu_1445_p3" SOURCE="d4.cpp:67" VARIABLE="select_ln67" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_1_fu_1453_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U207" SOURCE="d4.cpp:74" VARIABLE="tmp_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_3_fu_1459_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U120" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_14_fu_6293_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_17_fu_6300_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_1_fu_6309_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_fu_3151_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_2_fu_1465_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U61" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_4_fu_3161_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_3_fu_3168_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_10_fu_1475_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_2_fu_1481_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U208" SOURCE="d4.cpp:74" VARIABLE="tmp_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_4_fu_1487_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U121" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_15_fu_6345_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_18_fu_6352_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_2_fu_6361_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U163" SOURCE="d4.cpp:86" VARIABLE="tmp_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_4_fu_1493_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U62" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_5_fu_3217_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_5_fu_3224_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_fu_1503_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_3_fu_1519_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U209" SOURCE="d4.cpp:74" VARIABLE="tmp_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U122" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U164" SOURCE="d4.cpp:86" VARIABLE="tmp_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_6_fu_1525_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U63" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_6_fu_3272_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_7_fu_3279_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_1_fu_3288_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_4_fu_1531_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U210" SOURCE="d4.cpp:74" VARIABLE="tmp_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U123" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U165" SOURCE="d4.cpp:86" VARIABLE="tmp_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_8_fu_3332_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U64" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_7_fu_3336_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_9_fu_3344_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_33_fu_3360_p17" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_5_fu_1547_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U211" SOURCE="d4.cpp:74" VARIABLE="tmp_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U124" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U166" SOURCE="d4.cpp:86" VARIABLE="tmp_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_10_fu_3397_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U65" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_8_fu_3401_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_11_fu_3409_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_2_fu_1553_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U167" SOURCE="d4.cpp:53" VARIABLE="tmp_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U168" SOURCE="d4.cpp:53" VARIABLE="tmp_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_3_fu_3495_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U136" SOURCE="d4.cpp:53" VARIABLE="mul_ln53_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_1_fu_3509_p3" SOURCE="d4.cpp:53" VARIABLE="select_ln53_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_1_fu_3516_p2" SOURCE="d4.cpp:53" VARIABLE="and_ln53_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp86_1_fu_3522_p2" SOURCE="d4.cpp:53" VARIABLE="cmp86_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp64_1_fu_1567_p2" SOURCE="d4.cpp:53" VARIABLE="cmp64_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="empty_44_fu_1573_p2" SOURCE="d4.cpp:74" VARIABLE="empty_44" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_13_4_32_1_1_U169" SOURCE="d4.cpp:72" VARIABLE="tmp_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_13_4_32_1_1_U170" SOURCE="d4.cpp:83" VARIABLE="tmp_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U66" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_7_fu_3575_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_12_fu_3583_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U67" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_8_fu_3589_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_13_fu_3596_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_6_fu_1579_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U68" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_19_fu_3602_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U69" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_16_fu_3608_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_20_fu_3615_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_9_fu_1585_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U171" SOURCE="d4.cpp:83" VARIABLE="tmp_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_5_fu_3651_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_14_fu_3656_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U70" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_10_fu_3661_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_15_fu_3669_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_7_fu_1593_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_1_fu_3675_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U71" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_21_fu_3685_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U72" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_17_fu_3691_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_22_fu_3698_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_25_fu_1603_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U172" SOURCE="d4.cpp:83" VARIABLE="tmp_39" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_6_fu_3737_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_16_fu_3742_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U73" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_11_fu_3747_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_17_fu_3755_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_8_fu_1609_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U173" SOURCE="d4.cpp:74" VARIABLE="tmp_40" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U74" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_23_fu_3801_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U75" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_18_fu_3807_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_24_fu_3814_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_18_fu_1619_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U174" SOURCE="d4.cpp:83" VARIABLE="tmp_41" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_7_fu_3850_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_18_fu_3855_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U76" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_12_fu_3860_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_19_fu_3868_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_9_fu_1629_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U175" SOURCE="d4.cpp:74" VARIABLE="tmp_42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U77" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_25_fu_3912_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U78" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_19_fu_3918_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_26_fu_3925_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_19_fu_1639_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U176" SOURCE="d4.cpp:83" VARIABLE="tmp_43" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_8_fu_3961_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_20_fu_3966_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U79" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_13_fu_3971_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_21_fu_3979_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_10_fu_1645_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U177" SOURCE="d4.cpp:74" VARIABLE="tmp_44" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U80" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_27_fu_4022_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U81" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_20_fu_4028_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_28_fu_4035_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_20_fu_1655_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U178" SOURCE="d4.cpp:83" VARIABLE="tmp_45" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_9_fu_4071_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_22_fu_4076_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U82" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_14_fu_4081_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_23_fu_4089_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_11_fu_1661_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U179" SOURCE="d4.cpp:74" VARIABLE="tmp_46" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U83" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_29_fu_4131_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U84" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_21_fu_4137_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_30_fu_4144_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_12_fu_1671_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U180" SOURCE="d4.cpp:74" VARIABLE="tmp_47" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U85" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_22_fu_4185_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_31_fu_4192_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_11_fu_1681_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U181" SOURCE="d4.cpp:74" VARIABLE="tmp_48" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U86" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_32_fu_4232_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_12_fu_4238_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U182" SOURCE="d4.cpp:74" VARIABLE="tmp_49" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U87" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_33_fu_4277_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_13_fu_4287_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U183" SOURCE="d4.cpp:86" VARIABLE="tmp_50" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_12_fu_1687_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U88" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_9_fu_4327_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_13_fu_4334_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_1_fu_1693_p3" SOURCE="d4.cpp:67" VARIABLE="select_ln67_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_6_fu_1701_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U212" SOURCE="d4.cpp:74" VARIABLE="tmp_51" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_5_fu_4340_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U125" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_23_fu_6489_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_34_fu_6496_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_3_fu_4349_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_1_fu_4355_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_14_fu_1707_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U89" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_10_fu_4365_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_15_fu_4372_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_13_fu_1717_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_7_fu_1723_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U213" SOURCE="d4.cpp:74" VARIABLE="tmp_52" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_6_fu_4381_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U126" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_24_fu_6533_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_35_fu_6540_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_4_fu_4390_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U184" SOURCE="d4.cpp:86" VARIABLE="tmp_53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_16_fu_1729_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U90" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_11_fu_4436_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_17_fu_4443_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_3_fu_4452_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_8_fu_1745_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U214" SOURCE="d4.cpp:74" VARIABLE="tmp_54" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_7_fu_4470_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U127" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_39" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_25_fu_6576_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_36_fu_6583_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_5_fu_6592_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U185" SOURCE="d4.cpp:86" VARIABLE="tmp_55" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_18_fu_1751_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U91" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_12_fu_4515_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_19_fu_4522_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_4_fu_4531_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_9_fu_1757_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U215" SOURCE="d4.cpp:74" VARIABLE="tmp_56" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U128" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_40" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U186" SOURCE="d4.cpp:86" VARIABLE="tmp_57" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_20_fu_4575_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U92" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_13_fu_4579_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_21_fu_4587_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_59_fu_4603_p17" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_10_fu_1773_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U216" SOURCE="d4.cpp:74" VARIABLE="tmp_58" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U129" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_41" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U187" SOURCE="d4.cpp:86" VARIABLE="tmp_59" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_22_fu_4640_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U93" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_14_fu_4644_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_23_fu_4652_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_4_fu_1779_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U188" SOURCE="d4.cpp:53" VARIABLE="tmp_60" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_5_fu_4708_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U189" SOURCE="d4.cpp:53" VARIABLE="tmp_61" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln53_fu_1795_p2" SOURCE="d4.cpp:53" VARIABLE="icmp_ln53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_6_fu_4743_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_32ns_64_1_1_U137" SOURCE="d4.cpp:53" VARIABLE="mul_ln53_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln53_2_fu_4754_p3" SOURCE="d4.cpp:53" VARIABLE="select_ln53_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln53_2_fu_4761_p2" SOURCE="d4.cpp:53" VARIABLE="and_ln53_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_7_fu_4767_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln53_8_fu_4773_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln53_9_fu_4779_p2" SOURCE="d4.cpp:53" VARIABLE="add_ln53_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp86_2_fu_4785_p2" SOURCE="d4.cpp:53" VARIABLE="cmp86_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp64_2_fu_1801_p2" SOURCE="d4.cpp:53" VARIABLE="cmp64_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_1807_p2" SOURCE="d4.cpp:72" VARIABLE="add_ln72" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_13_4_32_1_1_U190" SOURCE="d4.cpp:72" VARIABLE="tmp_62" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_13_4_32_1_1_U191" SOURCE="d4.cpp:83" VARIABLE="tmp_63" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U94" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_15_fu_4837_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_24_fu_4845_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U95" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_16_fu_4851_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_25_fu_4858_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_fu_4864_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_1_fu_4870_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_2_fu_4875_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_3_fu_4881_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_4_fu_4887_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_5_fu_6657_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_6_fu_6661_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U192" SOURCE="d4.cpp:83" VARIABLE="tmp_64" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U96" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_26_fu_4923_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U97" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_27_fu_4929_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_7_fu_4935_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_8_fu_4941_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_9_fu_4947_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_10_fu_4953_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_11_fu_4959_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_13_fu_4965_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_14_fu_4971_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_15_fu_4977_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_16_fu_6667_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln83_12_fu_6671_p2" SOURCE="d4.cpp:83" VARIABLE="add_ln83_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_12_fu_1813_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U98" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_37_fu_4983_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U99" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_43" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_26_fu_4989_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_38_fu_4996_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_17_fu_1819_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U193" SOURCE="d4.cpp:83" VARIABLE="tmp_65" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_10_fu_5032_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_28_fu_5037_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U100" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_18_fu_5042_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_29_fu_5050_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_13_fu_1827_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_2_fu_5056_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U101" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_44" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_39_fu_5066_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_39" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U102" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_45" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_27_fu_5072_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_40_fu_5079_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_40" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_26_fu_1837_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U194" SOURCE="d4.cpp:83" VARIABLE="tmp_66" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_11_fu_5118_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_30_fu_5123_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U103" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_19_fu_5128_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_31_fu_5136_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_14_fu_1843_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U195" SOURCE="d4.cpp:74" VARIABLE="tmp_67" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U104" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_46" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_41_fu_5182_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_41" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U105" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_47" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_28_fu_5188_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_42_fu_5195_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_21_fu_1853_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U196" SOURCE="d4.cpp:83" VARIABLE="tmp_68" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_12_fu_5231_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_32_fu_5236_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U106" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_20_fu_5241_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_33_fu_5249_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_15_fu_1863_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U197" SOURCE="d4.cpp:74" VARIABLE="tmp_69" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U107" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_48" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_43_fu_5293_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_43" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U108" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_49" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_29_fu_5299_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_44_fu_5306_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_44" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_22_fu_1873_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U198" SOURCE="d4.cpp:83" VARIABLE="tmp_70" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_13_fu_5342_p2" SOURCE="d4.cpp:83" VARIABLE="icmp_ln83_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_34_fu_5347_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U109" SOURCE="d4.cpp:83" VARIABLE="mul_ln83_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln83_21_fu_5352_p3" SOURCE="d4.cpp:83" VARIABLE="select_ln83_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln83_35_fu_5360_p2" SOURCE="d4.cpp:83" VARIABLE="and_ln83_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_16_fu_1879_p2" SOURCE="d4.cpp:63" VARIABLE="icmp_ln63_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U199" SOURCE="d4.cpp:74" VARIABLE="tmp_71" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U110" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_50" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_45_fu_5403_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_45" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U111" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_51" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_30_fu_5409_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_46_fu_5416_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_46" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_23_fu_1889_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U200" SOURCE="d4.cpp:74" VARIABLE="tmp_72" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U112" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_52" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_47_fu_5458_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_47" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_5464_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_1_fu_5470_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_2_fu_5476_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_14_fu_1899_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U201" SOURCE="d4.cpp:74" VARIABLE="tmp_73" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U113" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_48_fu_5517_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_48" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_3_fu_5523_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_4_fu_5529_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_5_fu_5535_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_15_fu_5541_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U202" SOURCE="d4.cpp:74" VARIABLE="tmp_74" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U114" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_54" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_49_fu_5581_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_49" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_6_fu_5587_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_7_fu_5593_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_8_fu_5599_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln86_fu_5609_p2" SOURCE="d4.cpp:86" VARIABLE="sub_ln86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U203" SOURCE="d4.cpp:86" VARIABLE="tmp_75" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_11_fu_1905_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U217" SOURCE="d4.cpp:74" VARIABLE="tmp_76" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_8_fu_5648_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U130" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_55" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_31_fu_6710_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_50_fu_6717_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_50" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_9_fu_6723_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_10_fu_6729_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_11_fu_6735_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_14_fu_5657_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_24_fu_1911_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U115" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_15_fu_5663_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_25_fu_5670_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_5676_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_1_fu_5682_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_1" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_2_fu_5688_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_3_fu_5694_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_3" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_4_fu_5700_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_4" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_5_fu_5706_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_5" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_6_fu_5712_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_7_fu_5718_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_8_fu_5724_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_9_fu_5730_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_10_fu_6741_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_11_fu_6745_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_2_fu_1917_p3" SOURCE="d4.cpp:67" VARIABLE="select_ln67_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_12_fu_1925_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U218" SOURCE="d4.cpp:74" VARIABLE="tmp_77" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_9_fu_5736_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_9" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U131" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_56" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_32_fu_6783_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_51_fu_6790_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_51" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_12_fu_6796_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_13_fu_6802_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_14_fu_6808_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_6_fu_5745_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_2_fu_5751_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_2" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_26_fu_1931_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U116" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_16_fu_5761_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_27_fu_5768_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_12_fu_5774_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_12" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_16_fu_5780_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_17_fu_5786_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_18_fu_5792_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_19_fu_5798_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_20_fu_5804_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_21_fu_5810_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_22_fu_5816_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_23_fu_5822_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_24_fu_5828_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_24" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_25_fu_6814_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_25" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_13_fu_6818_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_6_fu_1941_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_6" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_13_fu_1957_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_13" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U219" SOURCE="d4.cpp:74" VARIABLE="tmp_78" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_10_fu_1973_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_10" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U132" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_57" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_33_fu_6855_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_52_fu_6862_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_52" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_15_fu_6868_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_16_fu_6874_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_17_fu_6880_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln78_7_fu_5840_p2" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U204" SOURCE="d4.cpp:86" VARIABLE="tmp_79" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_28_fu_1979_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U117" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_17_fu_5886_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_17" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_29_fu_5893_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_26_fu_5899_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_26" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_27_fu_5905_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_27" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_28_fu_5911_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_28" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_29_fu_5917_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_29" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_30_fu_5923_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_31_fu_5929_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_32_fu_5935_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_33_fu_5941_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_34_fu_5947_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_35_fu_5953_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_35" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_36_fu_6886_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_36" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_14_fu_6890_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln58_7_fu_5962_p2" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_7" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_14_fu_1985_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_14" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U220" SOURCE="d4.cpp:74" VARIABLE="tmp_80" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln74_11_fu_5971_p2" SOURCE="d4.cpp:74" VARIABLE="icmp_ln74_11" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U133" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_58" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_34_fu_6926_p3" SOURCE="d4.cpp:74" VARIABLE="select_ln74_34" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln74_53_fu_6933_p2" SOURCE="d4.cpp:74" VARIABLE="and_ln74_53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_18_fu_6939_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_19_fu_6945_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_20_fu_6951_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_20" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_82_fu_6975_p17" SOURCE="d4.cpp:78" VARIABLE="sub_ln78_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U205" SOURCE="d4.cpp:86" VARIABLE="tmp_81" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_30_fu_6015_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_30" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U118" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_18_fu_6019_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_18" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_31_fu_6027_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_31" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_37_fu_6033_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_37" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_38_fu_6039_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_38" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_39_fu_6045_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_39" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_40_fu_6051_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_40" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_41_fu_6057_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_41" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_42_fu_6063_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_43_fu_6069_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_43" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_44_fu_6075_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_44" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_45_fu_6081_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_45" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_46_fu_6087_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_46" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_47_fu_6965_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_47" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_15_fu_6969_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_83_fu_6103_p17" SOURCE="d4.cpp:58" VARIABLE="sub_ln58_8" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_15_fu_2001_p2" SOURCE="d4.cpp:67" VARIABLE="icmp_ln67_15" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U221" SOURCE="d4.cpp:74" VARIABLE="tmp_82" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U134" SOURCE="d4.cpp:74" VARIABLE="mul_ln74_59" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_21_fu_7005_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_21" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_22_fu_7011_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_22" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln74_23_fu_7017_p2" SOURCE="d4.cpp:74" VARIABLE="add_ln74_23" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_32_1_1_U206" SOURCE="d4.cpp:86" VARIABLE="tmp_83" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_32_fu_6141_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_32" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U119" SOURCE="d4.cpp:86" VARIABLE="mul_ln86_16" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_19_fu_6145_p3" SOURCE="d4.cpp:86" VARIABLE="select_ln86_19" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_33_fu_6153_p2" SOURCE="d4.cpp:86" VARIABLE="and_ln86_33" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_48_fu_6159_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_48" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_49_fu_6165_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_49" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_50_fu_6171_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_50" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_51_fu_6177_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_51" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_52_fu_6183_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_52" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_53_fu_6189_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_53" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_54_fu_6195_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_54" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_55_fu_7023_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_55" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln86_56_fu_7027_p2" SOURCE="d4.cpp:86" VARIABLE="add_ln86_56" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_2007_p2" SOURCE="d4.cpp:42" VARIABLE="add_ln42" MODULE="test_Pipeline_VITIS_LOOP_42_1" LOOP="VITIS_LOOP_42_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln129_fu_274_p2" SOURCE="d4.cpp:129" VARIABLE="icmp_ln129" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_280_p2" SOURCE="d4.cpp:129" VARIABLE="add_ln129" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_16_4_29_1_1_U276" SOURCE="d4.cpp:131" VARIABLE="tmp_8" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U296" SOURCE="d4.cpp:100" VARIABLE="mul_ln100" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U296" SOURCE="d4.cpp:94" VARIABLE="mul_ln94" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U297" SOURCE="d4.cpp:95" VARIABLE="mul_ln95" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U298" SOURCE="d4.cpp:96" VARIABLE="mul_ln96" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U299" SOURCE="d4.cpp:97" VARIABLE="mul_ln97" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U297" SOURCE="d4.cpp:101" VARIABLE="mul_ln101" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U300" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U301" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U302" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U303" SOURCE="d4.cpp:97" VARIABLE="mul_ln97_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U298" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U304" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U305" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U306" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U307" SOURCE="d4.cpp:97" VARIABLE="mul_ln97_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U299" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U308" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U309" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U310" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U300" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U311" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U312" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U313" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U301" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U314" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U315" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U316" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U302" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U317" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U318" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U303" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U319" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U320" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U304" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U321" SOURCE="d4.cpp:94" VARIABLE="mul_ln94_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U305" SOURCE="d4.cpp:100" VARIABLE="mul_ln100_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_1034_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_1040_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_2_fu_1054_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_3_fu_1060_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_4_fu_1066_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_5_fu_1080_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_7_fu_1086_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_8_fu_1092_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln100_6_fu_1404_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln100_9_fu_1412_p2" SOURCE="d4.cpp:100" VARIABLE="add_ln100_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_4_fu_1416_p2" SOURCE="d4.cpp:100" VARIABLE="arr_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U322" SOURCE="d4.cpp:95" VARIABLE="mul_ln95_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U323" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U324" SOURCE="d4.cpp:97" VARIABLE="mul_ln97_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U325" SOURCE="d4.cpp:98" VARIABLE="mul_ln98" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U306" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U326" SOURCE="d4.cpp:96" VARIABLE="mul_ln96_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_1422_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_1_fu_1428_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_2_fu_1442_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_3_fu_1448_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_4_fu_1454_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_5_fu_1468_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln96_7_fu_2580_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_8_fu_1474_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln96_6_fu_2584_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln96_9_fu_2592_p2" SOURCE="d4.cpp:96" VARIABLE="add_ln96_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_fu_2597_p2" SOURCE="d4.cpp:96" VARIABLE="arr" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U327" SOURCE="d4.cpp:97" VARIABLE="mul_ln97_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U328" SOURCE="d4.cpp:98" VARIABLE="mul_ln98_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U307" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U329" SOURCE="d4.cpp:97" VARIABLE="mul_ln97_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln97_fu_1480_p2" SOURCE="d4.cpp:97" VARIABLE="add_ln97" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln97_1_fu_1486_p2" SOURCE="d4.cpp:97" VARIABLE="add_ln97_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln97_2_fu_1492_p2" SOURCE="d4.cpp:97" VARIABLE="add_ln97_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln97_3_fu_1498_p2" SOURCE="d4.cpp:97" VARIABLE="add_ln97_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln97_4_fu_1512_p2" SOURCE="d4.cpp:97" VARIABLE="add_ln97_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_5_fu_1522_p2" SOURCE="d4.cpp:97" VARIABLE="add_ln97_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_1_fu_1528_p2" SOURCE="d4.cpp:97" VARIABLE="arr_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U330" SOURCE="d4.cpp:98" VARIABLE="mul_ln98_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U308" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U331" SOURCE="d4.cpp:98" VARIABLE="mul_ln98_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_1534_p2" SOURCE="d4.cpp:98" VARIABLE="add_ln98" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_1540_p2" SOURCE="d4.cpp:98" VARIABLE="add_ln98_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln98_2_fu_1554_p2" SOURCE="d4.cpp:98" VARIABLE="add_ln98_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln98_3_fu_2603_p2" SOURCE="d4.cpp:98" VARIABLE="add_ln98_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_2_fu_1564_p2" SOURCE="d4.cpp:98" VARIABLE="arr_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U309" SOURCE="d4.cpp:99" VARIABLE="mul_ln99" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U310" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U311" SOURCE="d4.cpp:99" VARIABLE="mul_ln99_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_1128_p2" SOURCE="d4.cpp:99" VARIABLE="add_ln99" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_fu_1574_p2" SOURCE="d4.cpp:99" VARIABLE="arr_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U312" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U313" SOURCE="d4.cpp:101" VARIABLE="mul_ln101_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_1146_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_1_fu_1152_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_2_fu_1166_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_3_fu_1172_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_4_fu_1178_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_5_fu_1192_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_7_fu_1198_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_8_fu_1204_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln101_6_fu_1579_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln101_9_fu_1587_p2" SOURCE="d4.cpp:101" VARIABLE="add_ln101_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_5_fu_1591_p2" SOURCE="d4.cpp:101" VARIABLE="arr_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U332" SOURCE="d4.cpp:102" VARIABLE="mul_ln102" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U333" SOURCE="d4.cpp:102" VARIABLE="mul_ln102_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U334" SOURCE="d4.cpp:102" VARIABLE="mul_ln102_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U335" SOURCE="d4.cpp:102" VARIABLE="mul_ln102_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U336" SOURCE="d4.cpp:102" VARIABLE="mul_ln102_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U337" SOURCE="d4.cpp:102" VARIABLE="mul_ln102_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U338" SOURCE="d4.cpp:102" VARIABLE="mul_ln102_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U339" SOURCE="d4.cpp:103" VARIABLE="mul_ln103" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U340" SOURCE="d4.cpp:103" VARIABLE="mul_ln103_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U341" SOURCE="d4.cpp:103" VARIABLE="mul_ln103_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U342" SOURCE="d4.cpp:103" VARIABLE="mul_ln103_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U343" SOURCE="d4.cpp:103" VARIABLE="mul_ln103_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U344" SOURCE="d4.cpp:103" VARIABLE="mul_ln103_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U345" SOURCE="d4.cpp:104" VARIABLE="mul_ln104" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U346" SOURCE="d4.cpp:104" VARIABLE="mul_ln104_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U347" SOURCE="d4.cpp:104" VARIABLE="mul_ln104_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U348" SOURCE="d4.cpp:104" VARIABLE="mul_ln104_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U349" SOURCE="d4.cpp:104" VARIABLE="mul_ln104_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U350" SOURCE="d4.cpp:105" VARIABLE="mul_ln105" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U351" SOURCE="d4.cpp:105" VARIABLE="mul_ln105_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U352" SOURCE="d4.cpp:105" VARIABLE="mul_ln105_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U353" SOURCE="d4.cpp:105" VARIABLE="mul_ln105_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U314" SOURCE="d4.cpp:106" VARIABLE="mul_ln106" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U315" SOURCE="d4.cpp:106" VARIABLE="mul_ln106_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U316" SOURCE="d4.cpp:106" VARIABLE="mul_ln106_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U317" SOURCE="d4.cpp:107" VARIABLE="mul_ln107" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U318" SOURCE="d4.cpp:107" VARIABLE="mul_ln107_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U319" SOURCE="d4.cpp:108" VARIABLE="mul_ln108" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_7_fu_1611_p2" SOURCE="d4.cpp:108" VARIABLE="arr_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_1624_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_1630_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U320" SOURCE="d4.cpp:110" VARIABLE="mul_ln110" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U321" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U322" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U323" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U324" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U325" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U326" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U327" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U328" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_2_fu_1282_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_3_fu_1292_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_4_fu_1298_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_5_fu_1308_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_41_fu_1688_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_41" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_6_fu_1692_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_7_fu_1314_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_8_fu_1324_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln110_9_fu_1709_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln110_10_fu_1715_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_12_fu_1725_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_12" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_35_fu_1739_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_35" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_11_fu_1745_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_11" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U354" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U355" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U356" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_11" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U357" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_12" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U358" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_13" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U359" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_14" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U360" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_15" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_13_fu_1835_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_13" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_14_fu_1845_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_14" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_15_fu_1855_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_15" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_16_fu_1861_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_16" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_17_fu_1871_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_17" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_18_fu_1881_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_18" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_20_fu_1891_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_20" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_19_fu_2613_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_19" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U361" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_16" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U362" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_17" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U363" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_18" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U364" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_19" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U365" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_20" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_21_fu_1937_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_21" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_22_fu_1947_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_22" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_23_fu_1957_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_23" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_24_fu_2652_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_24" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_42_fu_2662_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_42" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_26_fu_2667_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_26" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_40_fu_2681_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_40" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_25_fu_2686_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_25" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U366" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_21" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U367" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_22" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U368" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_23" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_27_fu_1983_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_27" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_28_fu_2722_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_28" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_30_fu_2732_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_30" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_29_fu_3002_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_29" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U369" SOURCE="d4.cpp:110" VARIABLE="mul_ln110_24" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_36_fu_3038_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_36" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_31_fu_3048_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_31" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_1993_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_1999_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_2_fu_2013_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_3_fu_2019_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln95_4_fu_2025_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln95_5_fu_2031_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_6_fu_2045_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_8_fu_2051_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_9_fu_2057_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln95_7_fu_3068_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln95_10_fu_3076_p2" SOURCE="d4.cpp:95" VARIABLE="add_ln95_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_37_fu_3090_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_37" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln110_32_fu_3096_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_32" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_2063_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_1_fu_2069_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_2_fu_2083_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_3_fu_2089_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln94_4_fu_2095_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln94_5_fu_2101_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_6_fu_2115_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_8_fu_2121_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_9_fu_2127_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln94_7_fu_3116_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln94_10_fu_3124_p2" SOURCE="d4.cpp:94" VARIABLE="add_ln94_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_38_fu_3138_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_38" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln110_33_fu_3144_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_33" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln110_39_fu_2133_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_39" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_34_fu_3225_p2" SOURCE="d4.cpp:110" VARIABLE="add_ln110_34" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_fu_3249_p2" SOURCE="d4.cpp:110" VARIABLE="out1_w" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_3258_p2" SOURCE="d4.cpp:111" VARIABLE="add_ln111" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_1330_p2" SOURCE="d4.cpp:107" VARIABLE="add_ln107" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln111_2_fu_2167_p2" SOURCE="d4.cpp:111" VARIABLE="add_ln111_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln111_1_fu_2173_p2" SOURCE="d4.cpp:111" VARIABLE="add_ln111_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln111_4_fu_2178_p2" SOURCE="d4.cpp:111" VARIABLE="add_ln111_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln111_3_fu_2184_p2" SOURCE="d4.cpp:111" VARIABLE="add_ln111_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_1_fu_3279_p2" SOURCE="d4.cpp:111" VARIABLE="out1_w_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln106_fu_1340_p2" SOURCE="d4.cpp:106" VARIABLE="add_ln106" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln106_1_fu_1346_p2" SOURCE="d4.cpp:106" VARIABLE="add_ln106_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln112_1_fu_2217_p2" SOURCE="d4.cpp:112" VARIABLE="add_ln112_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln112_fu_2223_p2" SOURCE="d4.cpp:112" VARIABLE="add_ln112" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln112_2_fu_2228_p2" SOURCE="d4.cpp:112" VARIABLE="add_ln112_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_2_fu_2234_p2" SOURCE="d4.cpp:112" VARIABLE="out1_w_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_2253_p2" SOURCE="d4.cpp:105" VARIABLE="add_ln105" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_2259_p2" SOURCE="d4.cpp:105" VARIABLE="add_ln105_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln105_2_fu_2273_p2" SOURCE="d4.cpp:105" VARIABLE="add_ln105_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln105_3_fu_2283_p2" SOURCE="d4.cpp:105" VARIABLE="add_ln105_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_1_fu_2299_p2" SOURCE="d4.cpp:113" VARIABLE="add_ln113_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln113_fu_2305_p2" SOURCE="d4.cpp:113" VARIABLE="add_ln113" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_2_fu_2311_p2" SOURCE="d4.cpp:113" VARIABLE="add_ln113_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_3_fu_2317_p2" SOURCE="d4.cpp:113" VARIABLE="out1_w_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_2333_p2" SOURCE="d4.cpp:104" VARIABLE="add_ln104" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln104_1_fu_2339_p2" SOURCE="d4.cpp:104" VARIABLE="add_ln104_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln104_2_fu_2345_p2" SOURCE="d4.cpp:104" VARIABLE="add_ln104_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln104_3_fu_2741_p2" SOURCE="d4.cpp:104" VARIABLE="add_ln104_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln104_4_fu_2749_p2" SOURCE="d4.cpp:104" VARIABLE="add_ln104_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_2753_p2" SOURCE="d4.cpp:114" VARIABLE="add_ln114_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln114_fu_2759_p2" SOURCE="d4.cpp:114" VARIABLE="add_ln114" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_2_fu_2765_p2" SOURCE="d4.cpp:114" VARIABLE="add_ln114_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_4_fu_2770_p2" SOURCE="d4.cpp:114" VARIABLE="out1_w_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln103_fu_2369_p2" SOURCE="d4.cpp:103" VARIABLE="add_ln103" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln103_1_fu_2375_p2" SOURCE="d4.cpp:103" VARIABLE="add_ln103_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln103_2_fu_2381_p2" SOURCE="d4.cpp:103" VARIABLE="add_ln103_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln103_3_fu_2387_p2" SOURCE="d4.cpp:103" VARIABLE="add_ln103_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln103_4_fu_2790_p2" SOURCE="d4.cpp:103" VARIABLE="add_ln103_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln103_5_fu_2798_p2" SOURCE="d4.cpp:103" VARIABLE="add_ln103_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_2812_p2" SOURCE="d4.cpp:115" VARIABLE="add_ln115_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln115_fu_2818_p2" SOURCE="d4.cpp:115" VARIABLE="add_ln115" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_2_fu_2824_p2" SOURCE="d4.cpp:115" VARIABLE="add_ln115_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_5_fu_2830_p2" SOURCE="d4.cpp:115" VARIABLE="out1_w_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln102_fu_2401_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln102_1_fu_2407_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_2_fu_2413_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_3_fu_2419_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_4_fu_2433_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_6_fu_2443_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln102_5_fu_2850_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln102_7_fu_2858_p2" SOURCE="d4.cpp:102" VARIABLE="add_ln102_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_2872_p2" SOURCE="d4.cpp:116" VARIABLE="add_ln116_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln116_fu_2878_p2" SOURCE="d4.cpp:116" VARIABLE="add_ln116" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_2_fu_2884_p2" SOURCE="d4.cpp:116" VARIABLE="add_ln116_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_6_fu_2890_p2" SOURCE="d4.cpp:116" VARIABLE="out1_w_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln117_fu_2449_p2" SOURCE="d4.cpp:117" VARIABLE="add_ln117" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_7_fu_2920_p2" SOURCE="d4.cpp:117" VARIABLE="out1_w_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_2928_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_1_fu_2455_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_2_fu_2460_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_4_fu_1356_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_5_fu_1362_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_6_fu_2466_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_7_fu_1368_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_8_fu_2471_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_9_fu_2475_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_10_fu_2480_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_11_fu_2485_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_11" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_3_fu_2491_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln118_12_fu_3292_p2" SOURCE="d4.cpp:118" VARIABLE="add_ln118_12" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_8_fu_3297_p2" SOURCE="d4.cpp:118" VARIABLE="out1_w_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_fu_3307_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_1_fu_3313_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_3_fu_2497_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_4_fu_2503_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_5_fu_2509_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_6_fu_2515_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_7_fu_2521_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_8_fu_2527_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_9_fu_2532_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_10_fu_2538_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln119_2_fu_2544_p2" SOURCE="d4.cpp:119" VARIABLE="add_ln119_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_9_fu_3334_p2" SOURCE="d4.cpp:119" VARIABLE="out1_w_9" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_2550_p2" SOURCE="d4.cpp:120" VARIABLE="add_ln120" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_2556_p2" SOURCE="d4.cpp:120" VARIABLE="add_ln120_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln120_2_fu_2944_p2" SOURCE="d4.cpp:120" VARIABLE="add_ln120_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln120_3_fu_2948_p2" SOURCE="d4.cpp:120" VARIABLE="add_ln120_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln120_4_fu_2952_p2" SOURCE="d4.cpp:120" VARIABLE="add_ln120_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln120_5_fu_2958_p2" SOURCE="d4.cpp:120" VARIABLE="add_ln120_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_10_fu_2964_p2" SOURCE="d4.cpp:120" VARIABLE="out1_w_10" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_2562_p2" SOURCE="d4.cpp:121" VARIABLE="add_ln121" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln121_1_fu_2970_p2" SOURCE="d4.cpp:121" VARIABLE="add_ln121_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln121_2_fu_2974_p2" SOURCE="d4.cpp:121" VARIABLE="add_ln121_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln121_3_fu_2979_p2" SOURCE="d4.cpp:121" VARIABLE="add_ln121_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_11_fu_2984_p2" SOURCE="d4.cpp:121" VARIABLE="out1_w_11" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln122_fu_3160_p2" SOURCE="d4.cpp:122" VARIABLE="add_ln122" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_1_fu_3164_p2" SOURCE="d4.cpp:122" VARIABLE="add_ln122_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_12_fu_3169_p2" SOURCE="d4.cpp:122" VARIABLE="out1_w_12" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_3175_p2" SOURCE="d4.cpp:123" VARIABLE="add_ln123" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_13_fu_3181_p2" SOURCE="d4.cpp:123" VARIABLE="out1_w_13" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_3187_p2" SOURCE="d4.cpp:124" VARIABLE="add_ln124" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="out1_w_14_fu_3193_p2" SOURCE="d4.cpp:124" VARIABLE="out1_w_14" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_15_fu_3341_p2" SOURCE="d4.cpp:125" VARIABLE="out1_w_15" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="test" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="mem_m_axi_U" SOURCE="" VARIABLE="" MODULE="test" LOOP="" BUNDLEDNAME="mem" DSP="0" BRAM="4" URAM="0"/>
</BindInfo>
