# Phase-Locked-Loop
### Modem Design

#### PLL Input Signals:
1. Sinusoid Input
2. Noisy Sinusoid Input
3. Noisy Sinusoid Input with Reduced Bandwidth

## PLL Architecture
<img align="center" src="images/PLL_block_diagram.png">

## Sinusoid Input
<img align="center" src="images/input_output_signal.png">
<img align="center" src="images/phaseerror_spectrum.png">

## Noisy Sinusoid Input
<img align="center" src="images/noisy_input_output_signal.png">
<img align="center" src="images/phaseerror_spectrum_noise.png">

## Noisy Sinusoid Input with Reduced Bandwidth
<img align="center" src="images/noisy_reduced_BW_input_output_signal.png">
<img align="center" src="images/phaseerror_spectrum_noise_reduced_BW.png">

## Modulated Signal
<img align="center" src="images/modulated_signal.png">

## Recieved Signal
<img align="center" src="images/rotated_signal.png">

## Matched Filter Output Signal
<img align="center" src="images/matched_filter_output_signal.png">

## 2D Slicer
<img align="center" src="images/2d_slicer.png">

## Input to Detector
<img align="center" src="images/detector_input.png">
