Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/POT04/Documents/FPGA/Variable_Senal/XOR_VAR_isim_beh.exe -prj C:/Users/POT04/Documents/FPGA/Variable_Senal/XOR_VAR_beh.prj work.XOR_VAR 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/POT04/Documents/FPGA/Variable_Senal/XOR_VAR.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 106036 KB
Fuse CPU Usage: 296 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture var_arch of entity xor_var
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable C:/Users/POT04/Documents/FPGA/Variable_Senal/XOR_VAR_isim_beh.exe
Fuse Memory Usage: 114980 KB
Fuse CPU Usage: 405 ms
