# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {run_behav_compile.tcl}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap usim C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/pango_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap adc C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/pango_sim_libraries/adc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ddrc C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/pango_sim_libraries/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ddrphy C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/pango_sim_libraries/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap hsst_e2 C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/pango_sim_libraries/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap iolhr_dft C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/pango_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ipal_e1 C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/pango_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap pciegen2 C:/Users/86151/Desktop/auido_fft_fir/fft_top/fft_pango/pango_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:36:04 on May 17,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_ctrl.v -work work 
# -- Compiling module fft_ctrl
# 
# Top level modules:
# 	fft_ctrl
# End time: 21:36:04 on May 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:36:05 on May 17,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/auido_fft_fir/fft_top/src/fft_test.v -work work 
# -- Compiling module fft_test
# 
# Top level modules:
# 	fft_test
# End time: 21:36:05 on May 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:36:05 on May 17,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/auido_fft_fir/fft_top/FPGA_Asynchronous_FIFO-main/src/asyn_fifo.v -work work 
# -- Compiling module asyn_fifo
# -- Compiling module dual_port_sync
# 
# Top level modules:
# 	asyn_fifo
# End time: 21:36:05 on May 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:36:05 on May 17,2024
# vlog -reportprogress 300 C:/Users/86151/Desktop/auido_fft_fir/fft_top/sim/tb_fft_test.v -work work 
# -- Compiling module tb_fft_test
# 
# Top level modules:
# 	tb_fft_test
# End time: 21:36:05 on May 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# do {run_behav_simulate.tcl}
# vsim -voptargs="+acc" -L work -L usim -L adc -L ddrc -L ddrphy -L hsst_e2 -L iolhr_dft -L ipal_e1 -L pciegen2 tb_fft_test usim.GTP_GRS 
# Start time: 21:36:05 on May 17,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fft_test(fast)
# Loading work.fft_test(fast)
# Loading work.asyn_fifo(fast)
# Loading work.dual_port_sync(fast)
# Loading work.fft_ctrl(fast)
# Loading usim.GTP_GRS(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint sim:/tb_fft_test/fft_test_inst/*
add wave -position insertpoint sim:/tb_fft_test/fft_test_inst/u_fft_ctrl/*
add wave -position insertpoint sim:/tb_fft_test/fft_test_inst/asyn_fifo_inst/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_fft_test(fast)
# Loading work.fft_test(fast)
# Loading work.asyn_fifo(fast)
# Loading work.dual_port_sync(fast)
# Loading work.fft_ctrl(fast)
# Loading usim.GTP_GRS(fast)
run
# End time: 21:56:09 on May 17,2024, Elapsed time: 0:20:04
# Errors: 0, Warnings: 0
