Analysis & Synthesis report for PR3
Fri Nov 09 15:00:11 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Re_rtl_0|altsyncram_qcn1:auto_generated
 18. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Im_rtl_0|altsyncram_qcn1:auto_generated
 19. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0|altsyncram_hkc1:auto_generated
 20. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0|altsyncram_ikc1:auto_generated
 21. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Re_rtl_0|altsyncram_ocn1:auto_generated
 22. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Im_rtl_0|altsyncram_ocn1:auto_generated
 23. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0|altsyncram_5nc1:auto_generated
 24. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0|altsyncram_6nc1:auto_generated
 25. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Re_rtl_0|altsyncram_mcn1:auto_generated
 26. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Im_rtl_0|altsyncram_mcn1:auto_generated
 27. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0|altsyncram_djc1:auto_generated
 28. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0|altsyncram_ejc1:auto_generated
 29. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Re_rtl_0|altsyncram_kcn1:auto_generated
 30. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Im_rtl_0|altsyncram_kcn1:auto_generated
 31. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Re_rtl_0|altsyncram_icn1:auto_generated
 32. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Im_rtl_0|altsyncram_icn1:auto_generated
 33. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Re_rtl_0|altsyncram_gcn1:auto_generated
 34. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Im_rtl_0|altsyncram_gcn1:auto_generated
 35. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Re_rtl_0|altsyncram_0dn1:auto_generated
 36. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Im_rtl_0|altsyncram_0dn1:auto_generated
 37. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Re_rtl_0|altsyncram_ucn1:auto_generated
 38. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Im_rtl_0|altsyncram_ucn1:auto_generated
 39. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Re_rtl_0|altsyncram_scn1:auto_generated
 40. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Im_rtl_0|altsyncram_scn1:auto_generated
 41. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Re_rtl_0|altsyncram_rcn1:auto_generated
 42. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Im_rtl_0|altsyncram_rcn1:auto_generated
 43. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|altsyncram:mem_Re_rtl_0|altsyncram_pcn1:auto_generated
 44. Source assignments for phase_extract:pe1|fft_int:fft|cascade_0:c0|altsyncram:mem_Re_rtl_0|altsyncram_ncn1:auto_generated
 45. Source assignments for phase_extract:pe1|input_buffer:i_buffer|altsyncram:buffer_rtl_0|altsyncram_buk1:auto_generated
 46. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0|shift_taps_jbv:auto_generated|altsyncram_rcc1:altsyncram5
 47. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0|shift_taps_jbv:auto_generated|cntr_e1h:cntr6
 48. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0|shift_taps_avu:auto_generated|altsyncram_fs91:altsyncram5
 49. Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4
 50. Parameter Settings for User Entity Instance: Top-level Entity: |PR3
 51. Parameter Settings for User Entity Instance: pll:comb_62|pll_0002:pll_inst|altera_pll:altera_pll_i
 52. Parameter Settings for User Entity Instance: phase_extract:pe1
 53. Parameter Settings for User Entity Instance: phase_extract:pe1|input_buffer:i_buffer
 54. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft
 55. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_0:c0
 56. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_0:c0|bitrev:bitrev_inst
 57. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn
 58. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|yx_addr:yx0
 59. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf
 60. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0
 61. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
 62. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
 63. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
 64. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
 65. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
 66. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
 67. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
 68. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
 69. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
 70. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
 71. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
 72. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_line_reg:dly1
 73. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|yx_addr:yx1
 74. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn
 75. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|yx_addr:yx0
 76. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf
 77. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0
 78. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
 79. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
 80. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
 81. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
 82. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
 83. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
 84. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
 85. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
 86. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
 87. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
 88. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
 89. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_line_reg:dly1
 90. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|yx_addr:yx1
 91. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn
 92. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|yx_addr:yx0
 93. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf
 94. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst
 95. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
 96. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
 97. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0
 98. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
 99. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
100. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
101. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
102. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
103. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
104. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
105. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
106. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
107. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
108. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
109. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_line_reg:dly1
110. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|yx_addr:yx1
111. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn
112. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|yx_addr:yx0
113. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf
114. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst
115. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
116. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
117. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0
118. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
119. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
120. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
121. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
122. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
123. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
124. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
125. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
126. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
127. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
128. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
129. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_line_reg:dly1
130. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|yx_addr:yx1
131. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn
132. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|yx_addr:yx0
133. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf
134. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst
135. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
136. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
137. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0
138. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
139. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
140. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
141. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
142. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
143. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
144. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
145. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
146. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
147. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
148. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
149. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_line_reg:dly1
150. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|yx_addr:yx1
151. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn
152. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|yx_addr:yx0
153. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf
154. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst
155. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
156. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
157. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0
158. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
159. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
160. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
161. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
162. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
163. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
164. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
165. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
166. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
167. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
168. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
169. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_line_reg:dly1
170. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|yx_addr:yx1
171. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn
172. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|yx_addr:yx0
173. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf
174. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst
175. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
176. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
177. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0
178. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
179. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
180. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
181. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
182. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
183. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
184. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
185. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
186. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
187. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
188. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
189. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_line_reg:dly1
190. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|yx_addr:yx1
191. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn
192. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|yx_addr:yx0
193. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf
194. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst
195. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
196. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
197. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0
198. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
199. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
200. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
201. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
202. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
203. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
204. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
205. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
206. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
207. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
208. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
209. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_line_reg:dly1
210. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|yx_addr:yx1
211. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn
212. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|yx_addr:yx0
213. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf
214. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst
215. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
216. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
217. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0
218. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
219. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
220. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
221. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
222. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
223. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
224. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
225. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
226. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
227. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
228. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
229. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_line_reg:dly1
230. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|yx_addr:yx1
231. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn
232. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|yx_addr:yx0
233. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf
234. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst
235. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
236. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
237. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0
238. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
239. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
240. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
241. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
242. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
243. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
244. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
245. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
246. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
247. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
248. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
249. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_line_reg:dly1
250. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|yx_addr:yx1
251. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn
252. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|yx_addr:yx0
253. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf
254. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst
255. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re
256. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im
257. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0
258. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst
259. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst
260. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst
261. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst
262. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst
263. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst
264. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst
265. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst
266. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst
267. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst
268. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst
269. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1
270. Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|yx_addr:yx1
271. Parameter Settings for User Entity Instance: phase_extract:pe1|delay:delay_5
272. Parameter Settings for User Entity Instance: phase_extract:pe1|hypot:hypo
273. Parameter Settings for User Entity Instance: phase_extract:pe1|hypot:hypo|sqrt:sqr
274. Parameter Settings for User Entity Instance: phase_extract:pe1|atan2:atan
275. Parameter Settings for User Entity Instance: phase_extract:pe1|delay:delay_1
276. Parameter Settings for User Entity Instance: phase_extract:pe1|peak_detect:p_detect
277. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Re_rtl_0
278. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Im_rtl_0
279. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0
280. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0
281. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Re_rtl_0
282. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Im_rtl_0
283. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0
284. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0
285. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Re_rtl_0
286. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Im_rtl_0
287. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0
288. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0
289. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Re_rtl_0
290. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Im_rtl_0
291. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Re_rtl_0
292. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Im_rtl_0
293. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Re_rtl_0
294. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Im_rtl_0
295. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Re_rtl_0
296. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Im_rtl_0
297. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Re_rtl_0
298. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Im_rtl_0
299. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Re_rtl_0
300. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Im_rtl_0
301. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Re_rtl_0
302. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Im_rtl_0
303. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|altsyncram:mem_Re_rtl_0
304. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_0:c0|altsyncram:mem_Re_rtl_0
305. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|input_buffer:i_buffer|altsyncram:buffer_rtl_0
306. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0
307. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0
308. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0
309. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div2
310. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div1
311. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div1
312. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div2
313. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div3
314. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div4
315. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div5
316. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div7
317. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div6
318. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div0
319. Parameter Settings for Inferred Entity Instance: phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div0
320. altsyncram Parameter Settings by Entity Instance
321. altshift_taps Parameter Settings by Entity Instance
322. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1"
323. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0"
324. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_line_reg:dly1"
325. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0"
326. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_line_reg:dly1"
327. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0"
328. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_line_reg:dly1"
329. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0"
330. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_line_reg:dly1"
331. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0"
332. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_line_reg:dly1"
333. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0"
334. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_line_reg:dly1"
335. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0"
336. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_line_reg:dly1"
337. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0"
338. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_line_reg:dly1"
339. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0"
340. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_line_reg:dly1"
341. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0"
342. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_line_reg:dly1"
343. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0"
344. Port Connectivity Checks: "phase_extract:pe1|fft_int:fft"
345. Port Connectivity Checks: "phase_extract:pe1"
346. Port Connectivity Checks: "pll:comb_62"
347. Post-Synthesis Netlist Statistics for Top Partition
348. Elapsed Time Per Partition
349. Analysis & Synthesis Messages
350. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 09 15:00:09 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; PR3                                         ;
; Top-level Entity Name           ; PR3                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3393                                        ;
; Total pins                      ; 60                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,942,160                                   ;
; Total DSP Blocks                ; 103                                         ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; PR3                ; PR3                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+--------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                       ; Library ;
+--------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; PR3.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv                               ;         ;
; phase_extract.sv                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/phase_extract.sv                     ;         ;
; input_buffer.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/input_buffer.sv                      ;         ;
; peak_detect.sv                       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/peak_detect.sv                       ;         ;
; delay.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/delay.sv                             ;         ;
; atan2.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv                             ;         ;
; sqrt.sv                              ; yes             ; User SystemVerilog HDL File                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv                              ;         ;
; hypot.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/hypot.sv                             ;         ;
; sqrt_tb.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt_tb.sv                           ;         ;
; pll.v                                ; yes             ; User Wizard-Generated File                            ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/pll.v                                ; pll     ;
; pll/pll_0002.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/pll/pll_0002.v                       ; pll     ;
; fft/bitrev.sv                        ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/bitrev.sv                        ;         ;
; fft/cascade_0.sv                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_0.sv                     ;         ;
; fft/round32.sv                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/round32.sv                       ;         ;
; fft/W_int32.sv                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv                       ;         ;
; fft/butterfly.sv                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/butterfly.sv                     ;         ;
; fft/yx_addr.sv                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/yx_addr.sv                       ;         ;
; fft/delay_line.sv                    ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/delay_line.sv                    ;         ;
; fft/cascade_n.sv                     ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv                     ;         ;
; fft/fft_int.sv                       ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv                       ;         ;
; altera_pll.v                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v                ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; aglobal180.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc              ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_qcn1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_qcn1.tdf               ;         ;
; db/altsyncram_hkc1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_hkc1.tdf               ;         ;
; db/PR3.ram0_W_int32_754f4697.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/PR3.ram0_W_int32_754f4697.hdl.mif ;         ;
; db/altsyncram_ikc1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_ikc1.tdf               ;         ;
; db/PR3.ram1_W_int32_754f4697.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/PR3.ram1_W_int32_754f4697.hdl.mif ;         ;
; db/altsyncram_ocn1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_ocn1.tdf               ;         ;
; db/altsyncram_5nc1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_5nc1.tdf               ;         ;
; db/PR3.ram0_W_int32_ff2ad0f2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/PR3.ram0_W_int32_ff2ad0f2.hdl.mif ;         ;
; db/altsyncram_6nc1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_6nc1.tdf               ;         ;
; db/PR3.ram1_W_int32_ff2ad0f2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/PR3.ram1_W_int32_ff2ad0f2.hdl.mif ;         ;
; db/altsyncram_mcn1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_mcn1.tdf               ;         ;
; db/altsyncram_djc1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_djc1.tdf               ;         ;
; db/PR3.ram0_W_int32_8e6b6785.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/PR3.ram0_W_int32_8e6b6785.hdl.mif ;         ;
; db/altsyncram_ejc1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_ejc1.tdf               ;         ;
; db/PR3.ram1_W_int32_8e6b6785.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/PR3.ram1_W_int32_8e6b6785.hdl.mif ;         ;
; db/altsyncram_kcn1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_kcn1.tdf               ;         ;
; db/altsyncram_icn1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_icn1.tdf               ;         ;
; db/altsyncram_gcn1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_gcn1.tdf               ;         ;
; db/altsyncram_0dn1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_0dn1.tdf               ;         ;
; db/altsyncram_ucn1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_ucn1.tdf               ;         ;
; db/altsyncram_scn1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_scn1.tdf               ;         ;
; db/altsyncram_rcn1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_rcn1.tdf               ;         ;
; db/altsyncram_pcn1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_pcn1.tdf               ;         ;
; db/altsyncram_ncn1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_ncn1.tdf               ;         ;
; db/altsyncram_buk1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_buk1.tdf               ;         ;
; altshift_taps.tdf                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf           ;         ;
; lpm_counter.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc             ;         ;
; lpm_compare.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc             ;         ;
; lpm_constant.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc            ;         ;
; db/shift_taps_jbv.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/shift_taps_jbv.tdf                ;         ;
; db/altsyncram_rcc1.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_rcc1.tdf               ;         ;
; db/cntr_rhf.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/cntr_rhf.tdf                      ;         ;
; db/cmpr_b9c.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/cmpr_b9c.tdf                      ;         ;
; db/cntr_e1h.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/cntr_e1h.tdf                      ;         ;
; db/shift_taps_avu.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/shift_taps_avu.tdf                ;         ;
; db/altsyncram_fs91.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_fs91.tdf               ;         ;
; db/shift_taps_ruu.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/shift_taps_ruu.tdf                ;         ;
; db/altsyncram_fr91.tdf               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_fr91.tdf               ;         ;
; db/cntr_phf.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/cntr_phf.tdf                      ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf              ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc             ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc         ;         ;
; db/lpm_divide_edm.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/lpm_divide_edm.tdf                ;         ;
; db/sign_div_unsign_knh.tdf           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/sign_div_unsign_knh.tdf           ;         ;
; db/alt_u_div_e3f.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/alt_u_div_e3f.tdf                 ;         ;
; db/lpm_divide_5dm.tdf                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/lpm_divide_5dm.tdf                ;         ;
; db/sign_div_unsign_bnh.tdf           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/sign_div_unsign_bnh.tdf           ;         ;
; db/alt_u_div_s2f.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/alt_u_div_s2f.tdf                 ;         ;
+--------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 14778                                                                ;
;                                             ;                                                                      ;
; Combinational ALUT usage for logic          ; 28742                                                                ;
;     -- 7 input functions                    ; 1                                                                    ;
;     -- 6 input functions                    ; 561                                                                  ;
;     -- 5 input functions                    ; 8684                                                                 ;
;     -- 4 input functions                    ; 6854                                                                 ;
;     -- <=3 input functions                  ; 12642                                                                ;
;                                             ;                                                                      ;
; Dedicated logic registers                   ; 3393                                                                 ;
;                                             ;                                                                      ;
; I/O pins                                    ; 60                                                                   ;
; Total MLAB memory bits                      ; 0                                                                    ;
; Total block memory bits                     ; 1942160                                                              ;
;                                             ;                                                                      ;
; Total DSP Blocks                            ; 103                                                                  ;
;                                             ;                                                                      ;
; Total PLLs                                  ; 1                                                                    ;
;     -- PLLs                                 ; 1                                                                    ;
;                                             ;                                                                      ;
; Maximum fan-out node                        ; pll:comb_62|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 4143                                                                 ;
; Total fan-out                               ; 141278                                                               ;
; Average fan-out                             ; 4.26                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                        ; Entity Name         ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |PR3                                                     ; 28742 (20)          ; 3393 (14)                 ; 1942160           ; 103        ; 60   ; 0            ; |PR3                                                                                                                                                                                                       ; PR3                 ; work         ;
;    |phase_extract:pe1|                                   ; 28722 (0)           ; 3379 (0)                  ; 1942160           ; 103        ; 0    ; 0            ; |PR3|phase_extract:pe1                                                                                                                                                                                     ; phase_extract       ; work         ;
;       |atan2:atan|                                       ; 18412 (352)         ; 138 (138)                 ; 0                 ; 1          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan                                                                                                                                                                          ; atan2               ; work         ;
;          |lpm_divide:Div0|                               ; 2247 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div0                                                                                                                                                          ; lpm_divide          ; work         ;
;             |lpm_divide_5dm:auto_generated|              ; 2247 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div0|lpm_divide_5dm:auto_generated                                                                                                                            ; lpm_divide_5dm      ; work         ;
;                |sign_div_unsign_bnh:divider|             ; 2247 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                                                                                                ; sign_div_unsign_bnh ; work         ;
;                   |alt_u_div_s2f:divider|                ; 2247 (2247)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider                                                                          ; alt_u_div_s2f       ; work         ;
;          |lpm_divide:Div1|                               ; 2268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div1                                                                                                                                                          ; lpm_divide          ; work         ;
;             |lpm_divide_5dm:auto_generated|              ; 2268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div1|lpm_divide_5dm:auto_generated                                                                                                                            ; lpm_divide_5dm      ; work         ;
;                |sign_div_unsign_bnh:divider|             ; 2268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div1|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                                                                                                ; sign_div_unsign_bnh ; work         ;
;                   |alt_u_div_s2f:divider|                ; 2268 (2268)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div1|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider                                                                          ; alt_u_div_s2f       ; work         ;
;          |lpm_divide:Div2|                               ; 2247 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div2                                                                                                                                                          ; lpm_divide          ; work         ;
;             |lpm_divide_5dm:auto_generated|              ; 2247 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div2|lpm_divide_5dm:auto_generated                                                                                                                            ; lpm_divide_5dm      ; work         ;
;                |sign_div_unsign_bnh:divider|             ; 2247 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div2|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                                                                                                ; sign_div_unsign_bnh ; work         ;
;                   |alt_u_div_s2f:divider|                ; 2247 (2247)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div2|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider                                                                          ; alt_u_div_s2f       ; work         ;
;          |lpm_divide:Div3|                               ; 2268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div3                                                                                                                                                          ; lpm_divide          ; work         ;
;             |lpm_divide_5dm:auto_generated|              ; 2268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div3|lpm_divide_5dm:auto_generated                                                                                                                            ; lpm_divide_5dm      ; work         ;
;                |sign_div_unsign_bnh:divider|             ; 2268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div3|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                                                                                                ; sign_div_unsign_bnh ; work         ;
;                   |alt_u_div_s2f:divider|                ; 2268 (2268)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div3|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider                                                                          ; alt_u_div_s2f       ; work         ;
;          |lpm_divide:Div4|                               ; 2247 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div4                                                                                                                                                          ; lpm_divide          ; work         ;
;             |lpm_divide_5dm:auto_generated|              ; 2247 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div4|lpm_divide_5dm:auto_generated                                                                                                                            ; lpm_divide_5dm      ; work         ;
;                |sign_div_unsign_bnh:divider|             ; 2247 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div4|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                                                                                                ; sign_div_unsign_bnh ; work         ;
;                   |alt_u_div_s2f:divider|                ; 2247 (2247)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div4|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider                                                                          ; alt_u_div_s2f       ; work         ;
;          |lpm_divide:Div5|                               ; 2268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div5                                                                                                                                                          ; lpm_divide          ; work         ;
;             |lpm_divide_5dm:auto_generated|              ; 2268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div5|lpm_divide_5dm:auto_generated                                                                                                                            ; lpm_divide_5dm      ; work         ;
;                |sign_div_unsign_bnh:divider|             ; 2268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div5|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                                                                                                ; sign_div_unsign_bnh ; work         ;
;                   |alt_u_div_s2f:divider|                ; 2268 (2268)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div5|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider                                                                          ; alt_u_div_s2f       ; work         ;
;          |lpm_divide:Div6|                               ; 2247 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div6                                                                                                                                                          ; lpm_divide          ; work         ;
;             |lpm_divide_5dm:auto_generated|              ; 2247 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div6|lpm_divide_5dm:auto_generated                                                                                                                            ; lpm_divide_5dm      ; work         ;
;                |sign_div_unsign_bnh:divider|             ; 2247 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div6|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                                                                                                ; sign_div_unsign_bnh ; work         ;
;                   |alt_u_div_s2f:divider|                ; 2247 (2247)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div6|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider                                                                          ; alt_u_div_s2f       ; work         ;
;          |lpm_divide:Div7|                               ; 2268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div7                                                                                                                                                          ; lpm_divide          ; work         ;
;             |lpm_divide_5dm:auto_generated|              ; 2268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div7|lpm_divide_5dm:auto_generated                                                                                                                            ; lpm_divide_5dm      ; work         ;
;                |sign_div_unsign_bnh:divider|             ; 2268 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div7|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                                                                                                ; sign_div_unsign_bnh ; work         ;
;                   |alt_u_div_s2f:divider|                ; 2268 (2268)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|atan2:atan|lpm_divide:Div7|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider                                                                          ; alt_u_div_s2f       ; work         ;
;       |delay:delay_1|                                    ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|delay:delay_1                                                                                                                                                                       ; delay               ; work         ;
;       |delay:delay_5|                                    ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|delay:delay_5                                                                                                                                                                       ; delay               ; work         ;
;       |fft_int:fft|                                      ; 3089 (15)           ; 2595 (13)                 ; 1913460           ; 100        ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft                                                                                                                                                                         ; fft_int             ; work         ;
;          |cascade_0:c0|                                  ; 17 (17)             ; 30 (30)                   ; 57344             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_0:c0                                                                                                                                                            ; cascade_0           ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 57344             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_0:c0|altsyncram:mem_Re_rtl_0                                                                                                                                    ; altsyncram          ; work         ;
;                |altsyncram_ncn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 57344             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_0:c0|altsyncram:mem_Re_rtl_0|altsyncram_ncn1:auto_generated                                                                                                     ; altsyncram_ncn1     ; work         ;
;          |cascade_n:gen[10].cn|                          ; 326 (27)            ; 261 (16)                  ; 229376            ; 12         ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn                                                                                                                                                    ; cascade_n           ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 98304             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Im_rtl_0                                                                                                                            ; altsyncram          ; work         ;
;                |altsyncram_ocn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 98304             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Im_rtl_0|altsyncram_ocn1:auto_generated                                                                                             ; altsyncram_ocn1     ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 98304             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Re_rtl_0                                                                                                                            ; altsyncram          ; work         ;
;                |altsyncram_ocn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 98304             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Re_rtl_0|altsyncram_ocn1:auto_generated                                                                                             ; altsyncram_ocn1     ; work         ;
;             |butterfly:bf|                               ; 299 (299)           ; 245 (245)                 ; 32768             ; 12         ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf                                                                                                                                       ; butterfly           ; work         ;
;                |W_int32:gen3.W_inst|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst                                                                                                                   ; W_int32             ; work         ;
;                   |altsyncram:W_Im_table_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0                                                                                       ; altsyncram          ; work         ;
;                      |altsyncram_6nc1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0|altsyncram_6nc1:auto_generated                                                        ; altsyncram_6nc1     ; work         ;
;                   |altsyncram:W_Re_table_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0                                                                                       ; altsyncram          ; work         ;
;                      |altsyncram_5nc1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0|altsyncram_5nc1:auto_generated                                                        ; altsyncram_5nc1     ; work         ;
;          |cascade_n:gen[11].cn|                          ; 377 (26)            ; 287 (16)                  ; 270876            ; 12         ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn                                                                                                                                                    ; cascade_n           ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 102400            ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Im_rtl_0                                                                                                                            ; altsyncram          ; work         ;
;                |altsyncram_qcn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 102400            ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Im_rtl_0|altsyncram_qcn1:auto_generated                                                                                             ; altsyncram_qcn1     ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 102400            ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Re_rtl_0                                                                                                                            ; altsyncram          ; work         ;
;                |altsyncram_qcn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 102400            ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Re_rtl_0|altsyncram_qcn1:auto_generated                                                                                             ; altsyncram_qcn1     ; work         ;
;             |butterfly:bf|                               ; 308 (308)           ; 256 (256)                 ; 65536             ; 12         ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf                                                                                                                                       ; butterfly           ; work         ;
;                |W_int32:gen3.W_inst|                     ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst                                                                                                                   ; W_int32             ; work         ;
;                   |altsyncram:W_Im_table_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0                                                                                       ; altsyncram          ; work         ;
;                      |altsyncram_ikc1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0|altsyncram_ikc1:auto_generated                                                        ; altsyncram_ikc1     ; work         ;
;                   |altsyncram:W_Re_table_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0                                                                                       ; altsyncram          ; work         ;
;                      |altsyncram_hkc1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0|altsyncram_hkc1:auto_generated                                                        ; altsyncram_hkc1     ; work         ;
;             |delay_line_reg:dly1|                        ; 20 (0)              ; 9 (0)                     ; 45                ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1                                                                                                                                ; delay_line_reg      ; work         ;
;                |altshift_taps:sig_reg_rtl_0|             ; 20 (0)              ; 9 (0)                     ; 45                ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0                                                                                                    ; altshift_taps       ; work         ;
;                   |shift_taps_jbv:auto_generated|        ; 20 (8)              ; 9 (4)                     ; 45                ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0|shift_taps_jbv:auto_generated                                                                      ; shift_taps_jbv      ; work         ;
;                      |altsyncram_rcc1:altsyncram5|       ; 0 (0)               ; 0 (0)                     ; 45                ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0|shift_taps_jbv:auto_generated|altsyncram_rcc1:altsyncram5                                          ; altsyncram_rcc1     ; work         ;
;                      |cntr_e1h:cntr6|                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0|shift_taps_jbv:auto_generated|cntr_e1h:cntr6                                                       ; cntr_e1h            ; work         ;
;                      |cntr_rhf:cntr1|                    ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0|shift_taps_jbv:auto_generated|cntr_rhf:cntr1                                                       ; cntr_rhf            ; work         ;
;             |delay_lines_reg:dly0|                       ; 23 (0)              ; 6 (0)                     ; 495               ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0                                                                                                                               ; delay_lines_reg     ; work         ;
;                |delay_line_reg:line[10].delay_line_inst| ; 23 (0)              ; 6 (0)                     ; 495               ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst                                                                                       ; delay_line_reg      ; work         ;
;                   |altshift_taps:sig_reg_rtl_0|          ; 23 (0)              ; 6 (0)                     ; 495               ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0                                                           ; altshift_taps       ; work         ;
;                      |shift_taps_avu:auto_generated|     ; 23 (7)              ; 6 (3)                     ; 495               ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0|shift_taps_avu:auto_generated                             ; shift_taps_avu      ; work         ;
;                         |altsyncram_fs91:altsyncram5|    ; 9 (9)               ; 0 (0)                     ; 495               ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0|shift_taps_avu:auto_generated|altsyncram_fs91:altsyncram5 ; altsyncram_fs91     ; work         ;
;                         |cntr_rhf:cntr1|                 ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0|shift_taps_avu:auto_generated|cntr_rhf:cntr1              ; cntr_rhf            ; work         ;
;          |cascade_n:gen[1].cn|                           ; 57 (26)             ; 79 (16)                   ; 61440             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn                                                                                                                                                     ; cascade_n           ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 61440             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|altsyncram:mem_Re_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_pcn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 61440             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|altsyncram:mem_Re_rtl_0|altsyncram_pcn1:auto_generated                                                                                              ; altsyncram_pcn1     ; work         ;
;             |butterfly:bf|                               ; 31 (31)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf                                                                                                                                        ; butterfly           ; work         ;
;             |delay_line_reg:dly1|                        ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_line_reg:dly1                                                                                                                                 ; delay_line_reg      ; work         ;
;          |cascade_n:gen[2].cn|                           ; 100 (27)            ; 134 (16)                  ; 131160            ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn                                                                                                                                                     ; cascade_n           ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Im_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_rcn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Im_rtl_0|altsyncram_rcn1:auto_generated                                                                                              ; altsyncram_rcn1     ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Re_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_rcn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Re_rtl_0|altsyncram_rcn1:auto_generated                                                                                              ; altsyncram_rcn1     ; work         ;
;             |butterfly:bf|                               ; 65 (65)             ; 110 (110)                 ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf                                                                                                                                        ; butterfly           ; work         ;
;             |delay_line_reg:dly1|                        ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_line_reg:dly1                                                                                                                                 ; delay_line_reg      ; work         ;
;             |delay_lines_reg:dly0|                       ; 8 (0)               ; 4 (0)                     ; 88                ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0                                                                                                                                ; delay_lines_reg     ; work         ;
;                |delay_line_reg:line[10].delay_line_inst| ; 8 (0)               ; 4 (0)                     ; 88                ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst                                                                                        ; delay_line_reg      ; work         ;
;                   |altshift_taps:sig_reg_rtl_0|          ; 8 (0)               ; 4 (0)                     ; 88                ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0                                                            ; altshift_taps       ; work         ;
;                      |shift_taps_ruu:auto_generated|     ; 8 (4)               ; 4 (2)                     ; 88                ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0|shift_taps_ruu:auto_generated                              ; shift_taps_ruu      ; work         ;
;                         |altsyncram_fr91:altsyncram4|    ; 2 (2)               ; 0 (0)                     ; 88                ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4  ; altsyncram_fr91     ; work         ;
;                         |cntr_phf:cntr1|                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0|shift_taps_ruu:auto_generated|cntr_phf:cntr1               ; cntr_phf            ; work         ;
;          |cascade_n:gen[3].cn|                           ; 194 (27)            ; 189 (16)                  ; 139264            ; 8          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn                                                                                                                                                     ; cascade_n           ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 69632             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Im_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_scn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 69632             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Im_rtl_0|altsyncram_scn1:auto_generated                                                                                              ; altsyncram_scn1     ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 69632             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Re_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_scn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 69632             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Re_rtl_0|altsyncram_scn1:auto_generated                                                                                              ; altsyncram_scn1     ; work         ;
;             |butterfly:bf|                               ; 167 (163)           ; 173 (168)                 ; 0                 ; 8          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf                                                                                                                                        ; butterfly           ; work         ;
;                |W_int32:gen3.W_inst|                     ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst                                                                                                                    ; W_int32             ; work         ;
;          |cascade_n:gen[4].cn|                           ; 214 (27)            ; 213 (16)                  ; 147456            ; 8          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn                                                                                                                                                     ; cascade_n           ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Im_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_ucn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Im_rtl_0|altsyncram_ucn1:auto_generated                                                                                              ; altsyncram_ucn1     ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Re_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_ucn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 73728             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Re_rtl_0|altsyncram_ucn1:auto_generated                                                                                              ; altsyncram_ucn1     ; work         ;
;             |butterfly:bf|                               ; 187 (170)           ; 197 (179)                 ; 0                 ; 8          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf                                                                                                                                        ; butterfly           ; work         ;
;                |W_int32:gen3.W_inst|                     ; 17 (17)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst                                                                                                                    ; W_int32             ; work         ;
;          |cascade_n:gen[5].cn|                           ; 264 (27)            ; 266 (16)                  ; 155648            ; 8          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn                                                                                                                                                     ; cascade_n           ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 77824             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Im_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_0dn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 77824             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Im_rtl_0|altsyncram_0dn1:auto_generated                                                                                              ; altsyncram_0dn1     ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 77824             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Re_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_0dn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 77824             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Re_rtl_0|altsyncram_0dn1:auto_generated                                                                                              ; altsyncram_0dn1     ; work         ;
;             |butterfly:bf|                               ; 237 (177)           ; 250 (190)                 ; 0                 ; 8          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf                                                                                                                                        ; butterfly           ; work         ;
;                |W_int32:gen3.W_inst|                     ; 60 (60)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst                                                                                                                    ; W_int32             ; work         ;
;          |cascade_n:gen[6].cn|                           ; 354 (27)            ; 280 (16)                  ; 163840            ; 16         ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn                                                                                                                                                     ; cascade_n           ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 81920             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Im_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_gcn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 81920             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Im_rtl_0|altsyncram_gcn1:auto_generated                                                                                              ; altsyncram_gcn1     ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 81920             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Re_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_gcn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 81920             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Re_rtl_0|altsyncram_gcn1:auto_generated                                                                                              ; altsyncram_gcn1     ; work         ;
;             |butterfly:bf|                               ; 327 (264)           ; 264 (201)                 ; 0                 ; 16         ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf                                                                                                                                        ; butterfly           ; work         ;
;                |W_int32:gen3.W_inst|                     ; 63 (63)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst                                                                                                                    ; W_int32             ; work         ;
;          |cascade_n:gen[7].cn|                           ; 362 (27)            ; 291 (16)                  ; 172032            ; 12         ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn                                                                                                                                                     ; cascade_n           ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 86016             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Im_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_icn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 86016             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Im_rtl_0|altsyncram_icn1:auto_generated                                                                                              ; altsyncram_icn1     ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 86016             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Re_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_icn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 86016             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Re_rtl_0|altsyncram_icn1:auto_generated                                                                                              ; altsyncram_icn1     ; work         ;
;             |butterfly:bf|                               ; 335 (272)           ; 275 (212)                 ; 0                 ; 12         ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf                                                                                                                                        ; butterfly           ; work         ;
;                |W_int32:gen3.W_inst|                     ; 63 (63)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst                                                                                                                    ; W_int32             ; work         ;
;          |cascade_n:gen[8].cn|                           ; 492 (27)            ; 302 (16)                  ; 180224            ; 12         ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn                                                                                                                                                     ; cascade_n           ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 90112             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Im_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_kcn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 90112             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Im_rtl_0|altsyncram_kcn1:auto_generated                                                                                              ; altsyncram_kcn1     ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 90112             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Re_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_kcn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 90112             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Re_rtl_0|altsyncram_kcn1:auto_generated                                                                                              ; altsyncram_kcn1     ; work         ;
;             |butterfly:bf|                               ; 465 (281)           ; 286 (223)                 ; 0                 ; 12         ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf                                                                                                                                        ; butterfly           ; work         ;
;                |W_int32:gen3.W_inst|                     ; 184 (184)           ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst                                                                                                                    ; W_int32             ; work         ;
;          |cascade_n:gen[9].cn|                           ; 317 (27)            ; 250 (16)                  ; 204800            ; 12         ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn                                                                                                                                                     ; cascade_n           ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 94208             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Im_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_mcn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 94208             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Im_rtl_0|altsyncram_mcn1:auto_generated                                                                                              ; altsyncram_mcn1     ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 94208             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Re_rtl_0                                                                                                                             ; altsyncram          ; work         ;
;                |altsyncram_mcn1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 94208             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Re_rtl_0|altsyncram_mcn1:auto_generated                                                                                              ; altsyncram_mcn1     ; work         ;
;             |butterfly:bf|                               ; 290 (290)           ; 234 (234)                 ; 16384             ; 12         ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf                                                                                                                                        ; butterfly           ; work         ;
;                |W_int32:gen3.W_inst|                     ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst                                                                                                                    ; W_int32             ; work         ;
;                   |altsyncram:W_Im_table_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0                                                                                        ; altsyncram          ; work         ;
;                      |altsyncram_ejc1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0|altsyncram_ejc1:auto_generated                                                         ; altsyncram_ejc1     ; work         ;
;                   |altsyncram:W_Re_table_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0                                                                                        ; altsyncram          ; work         ;
;                      |altsyncram_djc1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0|altsyncram_djc1:auto_generated                                                         ; altsyncram_djc1     ; work         ;
;       |hypot:hypo|                                       ; 7035 (0)            ; 297 (49)                  ; 0                 ; 2          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo                                                                                                                                                                          ; hypot               ; work         ;
;          |sqrt:sqr|                                      ; 7035 (216)          ; 248 (248)                 ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr                                                                                                                                                                 ; sqrt                ; work         ;
;             |lpm_divide:Div0|                            ; 2285 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div0                                                                                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_edm:auto_generated|           ; 2285 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div0|lpm_divide_edm:auto_generated                                                                                                                   ; lpm_divide_edm      ; work         ;
;                   |sign_div_unsign_knh:divider|          ; 2285 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div0|lpm_divide_edm:auto_generated|sign_div_unsign_knh:divider                                                                                       ; sign_div_unsign_knh ; work         ;
;                      |alt_u_div_e3f:divider|             ; 2285 (2285)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div0|lpm_divide_edm:auto_generated|sign_div_unsign_knh:divider|alt_u_div_e3f:divider                                                                 ; alt_u_div_e3f       ; work         ;
;             |lpm_divide:Div1|                            ; 2267 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div1                                                                                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_edm:auto_generated|           ; 2267 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div1|lpm_divide_edm:auto_generated                                                                                                                   ; lpm_divide_edm      ; work         ;
;                   |sign_div_unsign_knh:divider|          ; 2267 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div1|lpm_divide_edm:auto_generated|sign_div_unsign_knh:divider                                                                                       ; sign_div_unsign_knh ; work         ;
;                      |alt_u_div_e3f:divider|             ; 2267 (2267)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div1|lpm_divide_edm:auto_generated|sign_div_unsign_knh:divider|alt_u_div_e3f:divider                                                                 ; alt_u_div_e3f       ; work         ;
;             |lpm_divide:Div2|                            ; 2267 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div2                                                                                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_edm:auto_generated|           ; 2267 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div2|lpm_divide_edm:auto_generated                                                                                                                   ; lpm_divide_edm      ; work         ;
;                   |sign_div_unsign_knh:divider|          ; 2267 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div2|lpm_divide_edm:auto_generated|sign_div_unsign_knh:divider                                                                                       ; sign_div_unsign_knh ; work         ;
;                      |alt_u_div_e3f:divider|             ; 2267 (2267)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div2|lpm_divide_edm:auto_generated|sign_div_unsign_knh:divider|alt_u_div_e3f:divider                                                                 ; alt_u_div_e3f       ; work         ;
;       |input_buffer:i_buffer|                            ; 54 (54)             ; 45 (45)                   ; 28700             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|input_buffer:i_buffer                                                                                                                                                               ; input_buffer        ; work         ;
;          |altsyncram:buffer_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 28700             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|input_buffer:i_buffer|altsyncram:buffer_rtl_0                                                                                                                                       ; altsyncram          ; work         ;
;             |altsyncram_buk1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 28700             ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|input_buffer:i_buffer|altsyncram:buffer_rtl_0|altsyncram_buk1:auto_generated                                                                                                        ; altsyncram_buk1     ; work         ;
;       |peak_detect:p_detect|                             ; 132 (132)           ; 278 (278)                 ; 0                 ; 0          ; 0    ; 0            ; |PR3|phase_extract:pe1|peak_detect:p_detect                                                                                                                                                                ; peak_detect         ; work         ;
;    |pll:comb_62|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|pll:comb_62                                                                                                                                                                                           ; pll                 ; work         ;
;       |pll_0002:pll_inst|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|pll:comb_62|pll_0002:pll_inst                                                                                                                                                                         ; pll_0002            ; pll          ;
;          |altera_pll:altera_pll_i|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PR3|pll:comb_62|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                 ; altera_pll          ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; Name                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; phase_extract:pe1|fft_int:fft|cascade_0:c0|altsyncram:mem_Re_rtl_0|altsyncram_ncn1:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; Simple Dual Port ; 4096         ; 14           ; 4096         ; 14           ; 57344  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Im_rtl_0|altsyncram_ocn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 4096         ; 24           ; 4096         ; 24           ; 98304  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Re_rtl_0|altsyncram_ocn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 4096         ; 24           ; 4096         ; 24           ; 98304  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0|altsyncram_6nc1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM              ; 512          ; 32           ; --           ; --           ; 16384  ; db/PR3.ram1_W_int32_ff2ad0f2.hdl.mif ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0|altsyncram_5nc1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM              ; 512          ; 32           ; --           ; --           ; 16384  ; db/PR3.ram0_W_int32_ff2ad0f2.hdl.mif ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Im_rtl_0|altsyncram_qcn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 4096         ; 25           ; 4096         ; 25           ; 102400 ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Re_rtl_0|altsyncram_qcn1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 4096         ; 25           ; 4096         ; 25           ; 102400 ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0|altsyncram_ikc1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768  ; db/PR3.ram1_W_int32_754f4697.hdl.mif ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0|altsyncram_hkc1:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768  ; db/PR3.ram0_W_int32_754f4697.hdl.mif ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0|shift_taps_jbv:auto_generated|altsyncram_rcc1:altsyncram5|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 5            ; 9            ; 5            ; 9            ; 45     ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0|shift_taps_avu:auto_generated|altsyncram_fs91:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 5            ; 99           ; 5            ; 99           ; 495    ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|altsyncram:mem_Re_rtl_0|altsyncram_pcn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 15           ; 4096         ; 15           ; 61440  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Im_rtl_0|altsyncram_rcn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Re_rtl_0|altsyncram_rcn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 4            ; 22           ; 4            ; 22           ; 88     ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Im_rtl_0|altsyncram_scn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 17           ; 4096         ; 17           ; 69632  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Re_rtl_0|altsyncram_scn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 17           ; 4096         ; 17           ; 69632  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Im_rtl_0|altsyncram_ucn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 18           ; 4096         ; 18           ; 73728  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Re_rtl_0|altsyncram_ucn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 18           ; 4096         ; 18           ; 73728  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Im_rtl_0|altsyncram_0dn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 19           ; 4096         ; 19           ; 77824  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Re_rtl_0|altsyncram_0dn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 19           ; 4096         ; 19           ; 77824  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Im_rtl_0|altsyncram_gcn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 20           ; 4096         ; 20           ; 81920  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Re_rtl_0|altsyncram_gcn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 20           ; 4096         ; 20           ; 81920  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Im_rtl_0|altsyncram_icn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 21           ; 4096         ; 21           ; 86016  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Re_rtl_0|altsyncram_icn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 21           ; 4096         ; 21           ; 86016  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Im_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 22           ; 4096         ; 22           ; 90112  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Re_rtl_0|altsyncram_kcn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 22           ; 4096         ; 22           ; 90112  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Im_rtl_0|altsyncram_mcn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 23           ; 4096         ; 23           ; 94208  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Re_rtl_0|altsyncram_mcn1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4096         ; 23           ; 4096         ; 23           ; 94208  ; None                                 ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0|altsyncram_ejc1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192   ; db/PR3.ram1_W_int32_8e6b6785.hdl.mif ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0|altsyncram_djc1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192   ; db/PR3.ram0_W_int32_8e6b6785.hdl.mif ;
; phase_extract:pe1|input_buffer:i_buffer|altsyncram:buffer_rtl_0|altsyncram_buk1:auto_generated|ALTSYNCRAM                                                                                                        ; AUTO ; Simple Dual Port ; 2050         ; 14           ; 2050         ; 14           ; 28700  ; None                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary           ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 64          ;
; Independent 18x18 plus 36                ; 16          ;
; Sum of two 18x18                         ; 20          ;
; Independent 27x27                        ; 3           ;
; Total number of DSP blocks               ; 103         ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 38          ;
; Fixed Point Unsigned Multiplier          ; 25          ;
; Fixed Point Mixed Sign Multiplier        ; 60          ;
; Fixed Point Dedicated Output Adder Chain ; 1           ;
+------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                              ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Altera ; altera_pll   ; 18.0    ; N/A          ; N/A          ; |PR3|pll:comb_62 ; pll.v           ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; phase_extract:pe1|atan2:atan|out[0][0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|hypot:hypo|sqrt:sqr|sqrt[0][25]                                                                             ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|hypot:hypo|sqrt:sqr|sqrt[0][24]                                                                             ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_0:c0|Im_reg[0..13]                                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[0..13]                                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][0]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][1]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][2]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][3]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][4]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][5]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][6]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][7]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][8]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][9]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][10]                                             ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][11]                                             ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][12]                                             ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][13]                                             ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][0]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][1]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][2]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][3]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][4]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][5]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][6]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][7]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][8]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][9]                                              ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][10]                                             ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][11]                                             ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][12]                                             ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][13]                                             ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[0..14]                                           ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[0..14]                                               ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[1..14]                                                            ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[1..14]                                             ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[0]                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[0]                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.new_x_Im[15]                                              ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.new_x_Im[14]                ;
; phase_extract:pe1|atan2:atan|out[0][4]                                                                                        ; Merged with phase_extract:pe1|atan2:atan|out[0][15]                                                         ;
; phase_extract:pe1|atan2:atan|out[0][5]                                                                                        ; Merged with phase_extract:pe1|atan2:atan|out[0][11]                                                         ;
; phase_extract:pe1|atan2:atan|out[0][8]                                                                                        ; Merged with phase_extract:pe1|atan2:atan|out[0][11]                                                         ;
; phase_extract:pe1|atan2:atan|out[0][9]                                                                                        ; Merged with phase_extract:pe1|atan2:atan|out[0][6]                                                          ;
; phase_extract:pe1|atan2:atan|out[0][7]                                                                                        ; Merged with phase_extract:pe1|atan2:atan|out[0][10]                                                         ;
; phase_extract:pe1|atan2:atan|diff[15]                                                                                         ; Merged with phase_extract:pe1|atan2:atan|diff[14]                                                           ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[2,3,6,7,10..13,16,22,24,26,27,29] ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[0]                                ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[0]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[1,4,5,8,9,14,15,17..21,23,25,28]  ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[0]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[31]                               ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[30] ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[31]                               ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[30] ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[31]                               ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[30] ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[27]                               ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[2]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[26]                               ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[11] ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[31]                               ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[30] ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[26]                               ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[11] ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[4,8,25]                           ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[0]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[0]                                ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[1]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[5,18..20]                         ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[1]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[7,27]                             ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[2]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[10,12,24,29]                      ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[3]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[11,26]                            ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[6]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[14,15,21,28]                      ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[9]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[16,22]                            ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[13] ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[23]                               ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[17] ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[31]                               ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[30] ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[7,27]                             ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[2]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[10,12,24,29]                      ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[3]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[8,25]                             ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[4]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[18..20]                           ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[5]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[11,26]                            ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[6]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[14,15,21,28]                      ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[9]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[16,22]                            ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[13] ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[23,31]                            ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[17] ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[2]                                ; Stuck at GND due to stuck port data_in                                                                      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[4,5,8,9,14,15,17..21,23,25,28,31] ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[1]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[3,6,7,10..13,16,22,24,26,27,29]   ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[2]  ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[31]                               ; Merged with phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[30] ;
; Total Number of Removed Registers = 238                                                                                       ;                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                     ;
+---------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+---------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; phase_extract:pe1|fft_int:fft|cascade_0:c0|Im_reg[4]                            ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[8],                          ;
;                                                                                 ; due to stuck port data_in ; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[0],                          ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[1],                          ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[7],                          ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[6],                          ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[5],                          ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[4],                          ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[3],                          ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[2],                          ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][0], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][1], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][2], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][3], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][4], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][5], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][6], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][7], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][8], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][0], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][1], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][2], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][3], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][4], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][5], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[1][6], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[6],  ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[7],  ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[8],  ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[9],  ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[10], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[11], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[12], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[13], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[14], ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[6],      ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[7],      ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[8],      ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[9],      ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[10],     ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[11],     ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[12],     ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[13],     ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[14]      ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[1] ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[1],      ;
;                                                                                 ; due to stuck port data_in ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[8],                   ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[7],                   ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[6],                   ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[5],                   ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[4],                   ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[3],                   ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[2],                   ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[1],                   ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[1],    ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[2],    ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[3],    ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[4],    ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[5],    ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[6],    ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[7],    ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[8],    ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[0],                   ;
;                                                                                 ;                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[0]     ;
; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[13]                        ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][13] ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[12]                        ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][12] ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[11]                        ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][11] ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[10]                        ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][10] ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Im[9]                         ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.Im_reg[0][9]  ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[0] ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[0]       ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[2] ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[2]       ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[3] ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[3]       ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[4] ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[4]       ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|gen1.new_x_Im[5] ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf|source_Im[5]       ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[11]                 ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[11]    ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[10]                 ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[10]    ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[9]                  ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[9]     ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[12]                 ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[12]    ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[13]                 ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[13]    ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Im[14]                 ; Stuck at GND              ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf|gen2.Im_reg[14]    ;
;                                                                                 ; due to stuck port data_in ;                                                                                   ;
+---------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3393  ;
; Number of registers using Synchronous Clear  ; 860   ;
; Number of registers using Synchronous Load   ; 485   ;
; Number of registers using Asynchronous Clear ; 192   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1145  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0|shift_taps_jbv:auto_generated|dffe7                           ; 9       ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0|shift_taps_jbv:auto_generated|cntr_e1h:cntr6|counter_reg_bit1 ; 1       ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0|shift_taps_jbv:auto_generated|cntr_e1h:cntr6|counter_reg_bit0 ; 1       ;
; phase_extract:pe1|input_buffer:i_buffer|source_done                                                                                                              ; 16      ;
; phase_extract:pe1|input_buffer:i_buffer|sink_done                                                                                                                ; 16      ;
; Total number of inverted registers = 5                                                                                                                           ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                 ; Megafunction                                                                                                                  ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|source_Re[0..24]                                                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|mem_Re_rtl_0                                                               ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|source_Im[0..24]                                                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|mem_Im_rtl_0                                                               ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[0..31]                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_table_rtl_0                          ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[0..31]                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_table_rtl_0                          ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|source_Re[0..23]                                                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|mem_Re_rtl_0                                                               ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|source_Im[0..23]                                                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|mem_Im_rtl_0                                                               ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[0..31]                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_table_rtl_0                          ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[0..31]                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_table_rtl_0                          ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|source_Re[0..22]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|mem_Re_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|source_Im[0..22]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|mem_Im_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_reg[0..31]                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_table_rtl_0                           ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_reg[0..31]                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_table_rtl_0                           ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|source_Re[0..21]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|mem_Re_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|source_Im[0..21]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|mem_Im_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|source_Re[0..20]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|mem_Re_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|source_Im[0..20]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|mem_Im_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|source_Re[0..19]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|mem_Re_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|source_Im[0..19]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|mem_Im_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|source_Re[0..18]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|mem_Re_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|source_Im[0..18]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|mem_Im_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|source_Re[0..17]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|mem_Re_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|source_Im[0..17]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|mem_Im_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|source_Re[0..16]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|mem_Re_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|source_Im[0..16]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|mem_Im_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|source_Re[0..15]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|mem_Re_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|source_Im[0..15]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|mem_Im_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|source_Re[0..14]                                                            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|mem_Re_rtl_0                                                                ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_0:c0|source_Re[0..13]                                                                   ; phase_extract:pe1|fft_int:fft|cascade_0:c0|mem_Re_rtl_0                                                                       ; RAM        ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|sig_reg[0..4]                                          ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|sig_reg_rtl_0                                          ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_line_reg:dly1|sig_reg[0..4]                                          ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|sig_reg_rtl_0                                          ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_line_reg:dly1|sig_reg[0..4]                                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|sig_reg_rtl_0                                          ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_line_reg:dly1|sig_reg[0..4]                                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|sig_reg_rtl_0                                          ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_line_reg:dly1|sig_reg[0..4]                                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|sig_reg_rtl_0                                          ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_line_reg:dly1|sig_reg[0..4]                                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|sig_reg_rtl_0                                          ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_line_reg:dly1|sig_reg[0..4]                                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|sig_reg_rtl_0                                          ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_line_reg:dly1|sig_reg[0..4]                                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|sig_reg_rtl_0                                          ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_line_reg:dly1|sig_reg[0..4]                                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|sig_reg_rtl_0                                          ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg[0..4] ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg[0..4] ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg[0..4]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst|sig_reg[0..4]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0 ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg[0..3]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg[0..3]  ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst|sig_reg[0..3]   ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PR3|phase_extract:pe1|input_buffer:i_buffer|source_offset[1]   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |PR3|phase_extract:pe1|peak_detect:p_detect|source_phaseA[14]   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |PR3|phase_extract:pe1|peak_detect:p_detect|buffer.bin[1]       ;
; 3:1                ; 52 bits   ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |PR3|phase_extract:pe1|peak_detect:p_detect|buffer.mag[2][19]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |PR3|phase_extract:pe1|input_buffer:i_buffer|sink_pos[6]        ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |PR3|phase_extract:pe1|peak_detect:p_detect|peaks[0].mag[1][7]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |PR3|phase_extract:pe1|peak_detect:p_detect|peaks[1].mag[1][10] ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |PR3|phase_extract:pe1|peak_detect:p_detect|peaks[2].mag[1][17] ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |PR3|phase_extract:pe1|peak_detect:p_detect|peaks[3].mag[1][24] ;
; 3:1                ; 49 bits   ; 98 LEs        ; 0 LEs                ; 98 LEs                 ; Yes        ; |PR3|phase_extract:pe1|hypot:hypo|sqrt:sqr|s[1][4]              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |PR3|phase_extract:pe1|fft_int:fft|cascade_0:c0|wraddr[0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PR3|phase_extract:pe1|peak_detect:p_detect|source_pos[2]       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PR3|phase_extract:pe1|atan2:atan|out[0][12]                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PR3|phase_extract:pe1|atan2:atan|out[0][11]                    ;
; 13:1               ; 25 bits   ; 200 LEs       ; 125 LEs              ; 75 LEs                 ; Yes        ; |PR3|phase_extract:pe1|atan2:atan|z[12]                         ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; No         ; |PR3|phase_extract:pe1|input_buffer:i_buffer|source_pos         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |PR3|phase_extract:pe1|input_buffer:i_buffer|source_pos         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |PR3|phase_extract:pe1|atan2:atan|out                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Re_rtl_0|altsyncram_qcn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Im_rtl_0|altsyncram_qcn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0|altsyncram_hkc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0|altsyncram_ikc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Re_rtl_0|altsyncram_ocn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Im_rtl_0|altsyncram_ocn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0|altsyncram_5nc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0|altsyncram_6nc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Re_rtl_0|altsyncram_mcn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Im_rtl_0|altsyncram_mcn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0|altsyncram_djc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0|altsyncram_ejc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Re_rtl_0|altsyncram_kcn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Im_rtl_0|altsyncram_kcn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Re_rtl_0|altsyncram_icn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Im_rtl_0|altsyncram_icn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Re_rtl_0|altsyncram_gcn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Im_rtl_0|altsyncram_gcn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Re_rtl_0|altsyncram_0dn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Im_rtl_0|altsyncram_0dn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Re_rtl_0|altsyncram_ucn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Im_rtl_0|altsyncram_ucn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Re_rtl_0|altsyncram_scn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Im_rtl_0|altsyncram_scn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Re_rtl_0|altsyncram_rcn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Im_rtl_0|altsyncram_rcn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|altsyncram:mem_Re_rtl_0|altsyncram_pcn1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_0:c0|altsyncram:mem_Re_rtl_0|altsyncram_ncn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|input_buffer:i_buffer|altsyncram:buffer_rtl_0|altsyncram_buk1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0|shift_taps_jbv:auto_generated|altsyncram_rcc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0|shift_taps_jbv:auto_generated|cntr_e1h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0|shift_taps_avu:auto_generated|altsyncram_fs91:altsyncram5 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |PR3 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                             ;
; RUNS           ; 3     ; Signed Integer                             ;
; FFT            ; 11    ; Signed Integer                             ;
; SPEED          ; 4000  ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:comb_62|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 20.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; I_WIDTH        ; 14    ; Signed Integer                        ;
; FFT            ; 11    ; Signed Integer                        ;
; O_WIDTH        ; 25    ; Signed Integer                        ;
; RUNS           ; 3     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|input_buffer:i_buffer ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; BATCH_SIZE     ; 2048  ; Signed Integer                                              ;
; RUNS           ; 3     ; Signed Integer                                              ;
; DATA_WIDTH     ; 14    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; POW            ; 11    ; Signed Integer                                    ;
; DATA_WIDTH     ; 14    ; Signed Integer                                    ;
; RES_WIDTH      ; 25    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_0:c0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                 ;
; DATA_WIDTH     ; 14    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_0:c0|bitrev:bitrev_inst ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                        ;
; DATA_WIDTH     ; 14    ; Signed Integer                                                        ;
; POW            ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|yx_addr:yx0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 14    ; Signed Integer                                                                     ;
; W_WIDTH        ; 32    ; Signed Integer                                                                     ;
; POW            ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                             ;
; WIDTH          ; 11    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_line_reg:dly1 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|yx_addr:yx1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                        ;
; DATA_WIDTH     ; 15    ; Signed Integer                                                        ;
; POW            ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|yx_addr:yx0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 15    ; Signed Integer                                                                     ;
; W_WIDTH        ; 32    ; Signed Integer                                                                     ;
; POW            ; 2     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                             ;
; WIDTH          ; 11    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_line_reg:dly1 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DELAY          ; 4     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|yx_addr:yx1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 2     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                        ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                        ;
; POW            ; 3     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|yx_addr:yx0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 3     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                     ;
; W_WIDTH        ; 32    ; Signed Integer                                                                     ;
; POW            ; 3     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; POW            ; 3     ; Signed Integer                                                                                         ;
; W_WIDTH        ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                             ;
; WIDTH          ; 11    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_line_reg:dly1 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|yx_addr:yx1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 3     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                        ;
; DATA_WIDTH     ; 17    ; Signed Integer                                                        ;
; POW            ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|yx_addr:yx0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 17    ; Signed Integer                                                                     ;
; W_WIDTH        ; 32    ; Signed Integer                                                                     ;
; POW            ; 4     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; POW            ; 4     ; Signed Integer                                                                                         ;
; W_WIDTH        ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                             ;
; WIDTH          ; 11    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_line_reg:dly1 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|yx_addr:yx1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                        ;
; DATA_WIDTH     ; 18    ; Signed Integer                                                        ;
; POW            ; 5     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|yx_addr:yx0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 5     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 18    ; Signed Integer                                                                     ;
; W_WIDTH        ; 32    ; Signed Integer                                                                     ;
; POW            ; 5     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; POW            ; 5     ; Signed Integer                                                                                         ;
; W_WIDTH        ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                             ;
; WIDTH          ; 11    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_line_reg:dly1 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|yx_addr:yx1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 5     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                        ;
; DATA_WIDTH     ; 19    ; Signed Integer                                                        ;
; POW            ; 6     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|yx_addr:yx0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 6     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 19    ; Signed Integer                                                                     ;
; W_WIDTH        ; 32    ; Signed Integer                                                                     ;
; POW            ; 6     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; POW            ; 6     ; Signed Integer                                                                                         ;
; W_WIDTH        ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                             ;
; WIDTH          ; 11    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_line_reg:dly1 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|yx_addr:yx1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 6     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                        ;
; DATA_WIDTH     ; 20    ; Signed Integer                                                        ;
; POW            ; 7     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|yx_addr:yx0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 7     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 20    ; Signed Integer                                                                     ;
; W_WIDTH        ; 32    ; Signed Integer                                                                     ;
; POW            ; 7     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; POW            ; 7     ; Signed Integer                                                                                         ;
; W_WIDTH        ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                             ;
; WIDTH          ; 11    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_line_reg:dly1 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|yx_addr:yx1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 7     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                        ;
; DATA_WIDTH     ; 21    ; Signed Integer                                                        ;
; POW            ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|yx_addr:yx0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 21    ; Signed Integer                                                                     ;
; W_WIDTH        ; 32    ; Signed Integer                                                                     ;
; POW            ; 8     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; POW            ; 8     ; Signed Integer                                                                                         ;
; W_WIDTH        ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                             ;
; WIDTH          ; 11    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_line_reg:dly1 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|yx_addr:yx1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                        ;
; DATA_WIDTH     ; 22    ; Signed Integer                                                        ;
; POW            ; 9     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|yx_addr:yx0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 9     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 22    ; Signed Integer                                                                     ;
; W_WIDTH        ; 32    ; Signed Integer                                                                     ;
; POW            ; 9     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; POW            ; 9     ; Signed Integer                                                                                         ;
; W_WIDTH        ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                             ;
; WIDTH          ; 11    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_line_reg:dly1 ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|yx_addr:yx1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                    ;
; POW            ; 9     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                         ;
; DATA_WIDTH     ; 23    ; Signed Integer                                                         ;
; POW            ; 10    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|yx_addr:yx0 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                     ;
; POW            ; 10    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 23    ; Signed Integer                                                                      ;
; W_WIDTH        ; 32    ; Signed Integer                                                                      ;
; POW            ; 10    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; POW            ; 10    ; Signed Integer                                                                                          ;
; W_WIDTH        ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                              ;
; WIDTH          ; 11    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_line_reg:dly1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|yx_addr:yx1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                     ;
; POW            ; 10    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                                                         ;
; DATA_WIDTH     ; 24    ; Signed Integer                                                         ;
; POW            ; 11    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|yx_addr:yx0 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                     ;
; POW            ; 11    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                      ;
; W_WIDTH        ; 32    ; Signed Integer                                                                      ;
; POW            ; 11    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; POW            ; 11    ; Signed Integer                                                                                          ;
; W_WIDTH        ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_im ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                              ;
; WIDTH          ; 11    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[1].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[2].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[3].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[4].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[5].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[6].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[7].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[8].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[9].delay_line_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DELAY          ; 5     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|yx_addr:yx1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 11    ; Signed Integer                                                                     ;
; POW            ; 11    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|delay:delay_5 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                      ;
; DELAY          ; 5     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|hypot:hypo ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 25    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|hypot:hypo|sqrt:sqr ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 49    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|atan2:atan ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 25    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|delay:delay_1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                      ;
; DELAY          ; 1     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_extract:pe1|peak_detect:p_detect ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; SIZE           ; 1024  ; Signed Integer                                             ;
; WIDTH          ; 25    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 25                   ; Untyped                                                         ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                         ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 25                   ; Untyped                                                         ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                         ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qcn1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 25                   ; Untyped                                                         ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                         ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 25                   ; Untyped                                                         ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                         ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qcn1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                                                              ;
; WIDTH_A                            ; 32                                   ; Untyped                                                                              ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                              ;
; NUMWORDS_A                         ; 1024                                 ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                              ;
; INIT_FILE                          ; db/PR3.ram0_W_int32_754f4697.hdl.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_hkc1                      ; Untyped                                                                              ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                                                              ;
; WIDTH_A                            ; 32                                   ; Untyped                                                                              ;
; WIDTHAD_A                          ; 10                                   ; Untyped                                                                              ;
; NUMWORDS_A                         ; 1024                                 ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                              ;
; INIT_FILE                          ; db/PR3.ram1_W_int32_754f4697.hdl.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_ikc1                      ; Untyped                                                                              ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 24                   ; Untyped                                                         ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                         ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 24                   ; Untyped                                                         ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                         ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ocn1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 24                   ; Untyped                                                         ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                         ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 24                   ; Untyped                                                         ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                         ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ocn1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                                                              ;
; WIDTH_A                            ; 32                                   ; Untyped                                                                              ;
; WIDTHAD_A                          ; 9                                    ; Untyped                                                                              ;
; NUMWORDS_A                         ; 512                                  ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                              ;
; INIT_FILE                          ; db/PR3.ram0_W_int32_ff2ad0f2.hdl.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_5nc1                      ; Untyped                                                                              ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                 ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                                                              ;
; WIDTH_A                            ; 32                                   ; Untyped                                                                              ;
; WIDTHAD_A                          ; 9                                    ; Untyped                                                                              ;
; NUMWORDS_A                         ; 512                                  ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                              ;
; INIT_FILE                          ; db/PR3.ram1_W_int32_ff2ad0f2.hdl.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_6nc1                      ; Untyped                                                                              ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 23                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 23                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_mcn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 23                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 23                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_mcn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0 ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                                                             ;
; WIDTH_A                            ; 32                                   ; Untyped                                                                             ;
; WIDTHAD_A                          ; 8                                    ; Untyped                                                                             ;
; NUMWORDS_A                         ; 256                                  ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                             ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                             ;
; INIT_FILE                          ; db/PR3.ram0_W_int32_8e6b6785.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_djc1                      ; Untyped                                                                             ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0 ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                                                ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                                                             ;
; WIDTH_A                            ; 32                                   ; Untyped                                                                             ;
; WIDTHAD_A                          ; 8                                    ; Untyped                                                                             ;
; NUMWORDS_A                         ; 256                                  ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                                             ;
; WIDTH_B                            ; 1                                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                                             ;
; INIT_FILE                          ; db/PR3.ram1_W_int32_8e6b6785.hdl.mif ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                            ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ejc1                      ; Untyped                                                                             ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 22                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 22                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_kcn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 22                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 22                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_kcn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 21                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 21                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_icn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 21                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 21                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_icn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 20                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 20                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_gcn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 20                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 20                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_gcn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 19                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 19                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0dn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 19                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 19                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0dn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 18                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 18                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ucn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 18                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 18                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ucn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 17                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 17                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_scn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 17                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 17                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_scn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 16                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 16                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_rcn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 16                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 16                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_rcn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 15                   ; Untyped                                                        ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 15                   ; Untyped                                                        ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                        ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pcn1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_0:c0|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 14                   ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 14                   ; Untyped                                                 ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                 ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ncn1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|input_buffer:i_buffer|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 14                   ; Untyped                                              ;
; WIDTHAD_A                          ; 12                   ; Untyped                                              ;
; NUMWORDS_A                         ; 2050                 ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 14                   ; Untyped                                              ;
; WIDTHAD_B                          ; 12                   ; Untyped                                              ;
; NUMWORDS_B                         ; 2050                 ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_buk1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                              ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                           ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                           ;
; WIDTH          ; 9              ; Untyped                                                                                                           ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                           ;
; CBXI_PARAMETER ; shift_taps_jbv ; Untyped                                                                                                           ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                       ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                                                                    ;
; WIDTH          ; 99             ; Untyped                                                                                                                                                    ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_avu ; Untyped                                                                                                                                                    ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                      ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                   ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                   ;
; WIDTH          ; 22             ; Untyped                                                                                                                                                   ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_ruu ; Untyped                                                                                                                                                   ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 49             ; Untyped                                                      ;
; LPM_WIDTHD             ; 26             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_edm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 49             ; Untyped                                                      ;
; LPM_WIDTHD             ; 26             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_edm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 50             ; Untyped                                             ;
; LPM_WIDTHD             ; 25             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 50             ; Untyped                                             ;
; LPM_WIDTHD             ; 25             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 50             ; Untyped                                             ;
; LPM_WIDTHD             ; 25             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 50             ; Untyped                                             ;
; LPM_WIDTHD             ; 25             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 50             ; Untyped                                             ;
; LPM_WIDTHD             ; 25             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 50             ; Untyped                                             ;
; LPM_WIDTHD             ; 25             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 50             ; Untyped                                             ;
; LPM_WIDTHD             ; 25             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|atan2:atan|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 50             ; Untyped                                             ;
; LPM_WIDTHD             ; 25             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 49             ; Untyped                                                      ;
; LPM_WIDTHD             ; 26             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_edm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 29                                                                                                              ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Re_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 25                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 25                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Im_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 25                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 25                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Re_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 24                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Im_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 24                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Re_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 23                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 23                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Im_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 23                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 23                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Re_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 22                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 22                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Im_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 22                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 22                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Re_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 21                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 21                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Im_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 21                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 21                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Re_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 20                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 20                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Im_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 20                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 20                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Re_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 19                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 19                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Im_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 19                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 19                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Re_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 18                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 18                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Im_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 18                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 18                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Re_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 17                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 17                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Im_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 17                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 17                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Re_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 16                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Im_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 16                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|altsyncram:mem_Re_rtl_0                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 15                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 15                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|fft_int:fft|cascade_0:c0|altsyncram:mem_Re_rtl_0                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 14                                                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 14                                                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                        ;
; Entity Instance                           ; phase_extract:pe1|input_buffer:i_buffer|altsyncram:buffer_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 14                                                                                                              ;
;     -- NUMWORDS_A                         ; 2050                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                    ;
;     -- WIDTH_B                            ; 14                                                                                                              ;
;     -- NUMWORDS_B                         ; 2050                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                           ;
; Entity Instance            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0                                          ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                           ;
;     -- TAP_DISTANCE        ; 5                                                                                                                                           ;
;     -- WIDTH               ; 9                                                                                                                                           ;
; Entity Instance            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                           ;
;     -- TAP_DISTANCE        ; 5                                                                                                                                           ;
;     -- WIDTH               ; 99                                                                                                                                          ;
; Entity Instance            ; phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0  ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                           ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                           ;
;     -- WIDTH               ; 22                                                                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; sclr      ; Input ; Info     ; Stuck at GND                                                        ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; aclr      ; Input ; Info     ; Stuck at GND                                                         ;
; sclr      ; Input ; Info     ; Stuck at GND                                                         ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_line_reg:dly1" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; sclr      ; Input ; Info     ; Stuck at GND                                                        ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|delay_lines_reg:dly0" ;
+-----------+-------+----------+----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                              ;
+-----------+-------+----------+----------------------------------------------------------------------+
; aclr      ; Input ; Info     ; Stuck at GND                                                         ;
; sclr      ; Input ; Info     ; Stuck at GND                                                         ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                         ;
+-----------+-------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_line_reg:dly1" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; sclr      ; Input ; Info     ; Stuck at GND                                                       ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|delay_lines_reg:dly0" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; aclr      ; Input ; Info     ; Stuck at GND                                                        ;
; sclr      ; Input ; Info     ; Stuck at GND                                                        ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_line_reg:dly1" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; sclr      ; Input ; Info     ; Stuck at GND                                                       ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|delay_lines_reg:dly0" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; aclr      ; Input ; Info     ; Stuck at GND                                                        ;
; sclr      ; Input ; Info     ; Stuck at GND                                                        ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_line_reg:dly1" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; sclr      ; Input ; Info     ; Stuck at GND                                                       ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|delay_lines_reg:dly0" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; aclr      ; Input ; Info     ; Stuck at GND                                                        ;
; sclr      ; Input ; Info     ; Stuck at GND                                                        ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_line_reg:dly1" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; sclr      ; Input ; Info     ; Stuck at GND                                                       ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|delay_lines_reg:dly0" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; aclr      ; Input ; Info     ; Stuck at GND                                                        ;
; sclr      ; Input ; Info     ; Stuck at GND                                                        ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_line_reg:dly1" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; sclr      ; Input ; Info     ; Stuck at GND                                                       ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|delay_lines_reg:dly0" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; aclr      ; Input ; Info     ; Stuck at GND                                                        ;
; sclr      ; Input ; Info     ; Stuck at GND                                                        ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_line_reg:dly1" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; sclr      ; Input ; Info     ; Stuck at GND                                                       ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|delay_lines_reg:dly0" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; aclr      ; Input ; Info     ; Stuck at GND                                                        ;
; sclr      ; Input ; Info     ; Stuck at GND                                                        ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_line_reg:dly1" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; sclr      ; Input ; Info     ; Stuck at GND                                                       ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; aclr      ; Input ; Info     ; Stuck at GND                                                        ;
; sclr      ; Input ; Info     ; Stuck at GND                                                        ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_line_reg:dly1" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; sclr      ; Input ; Info     ; Stuck at GND                                                       ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; aclr      ; Input ; Info     ; Stuck at GND                                                        ;
; sclr      ; Input ; Info     ; Stuck at GND                                                        ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_line_reg:dly1" ;
+-----------+-------+----------+--------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                            ;
+-----------+-------+----------+--------------------------------------------------------------------+
; sclr      ; Input ; Info     ; Stuck at GND                                                       ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                       ;
+-----------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0" ;
+-----------+-------+----------+---------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                             ;
+-----------+-------+----------+---------------------------------------------------------------------+
; aclr      ; Input ; Info     ; Stuck at GND                                                        ;
; sclr      ; Input ; Info     ; Stuck at GND                                                        ;
; clock_ena ; Input ; Info     ; Stuck at VCC                                                        ;
+-----------+-------+----------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1|fft_int:fft"                                                                                                                                                                ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_Im        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (14 bits) it drives.  The 18 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sink_Im[13..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; error          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "phase_extract:pe1"              ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; source_sop    ; Output ; Info     ; Explicitly unconnected ;
; source_eop    ; Output ; Info     ; Explicitly unconnected ;
; source_valid  ; Output ; Info     ; Explicitly unconnected ;
; source_freq   ; Output ; Info     ; Explicitly unconnected ;
; source_mag    ; Output ; Info     ; Explicitly unconnected ;
; source_phaseB ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "pll:comb_62"          ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; rst  ; Input ; Info     ; Explicitly unconnected ;
+------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3393                        ;
;     CLR               ; 47                          ;
;     CLR SCLR          ; 132                         ;
;     ENA               ; 924                         ;
;     ENA CLR           ; 2                           ;
;     ENA CLR SCLR      ; 11                          ;
;     ENA SCLR          ; 197                         ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 471                         ;
;     SCLR SLD          ; 49                          ;
;     SLD               ; 425                         ;
;     plain             ; 1124                        ;
; arriav_lcell_comb     ; 28742                       ;
;     arith             ; 12861                       ;
;         0 data inputs ; 831                         ;
;         1 data inputs ; 631                         ;
;         2 data inputs ; 3535                        ;
;         3 data inputs ; 247                         ;
;         4 data inputs ; 1376                        ;
;         5 data inputs ; 6241                        ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 14376                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 4446                        ;
;         3 data inputs ; 1448                        ;
;         4 data inputs ; 5444                        ;
;         5 data inputs ; 2443                        ;
;         6 data inputs ; 561                         ;
;     shared            ; 1504                        ;
;         0 data inputs ; 137                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 827                         ;
;         3 data inputs ; 504                         ;
;         4 data inputs ; 34                          ;
; arriav_mac            ; 103                         ;
; boundary_port         ; 60                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 775                         ;
;                       ;                             ;
; Max LUT depth         ; 176.50                      ;
; Average LUT depth     ; 118.83                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 09 14:57:56 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PR3 -c PR3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 19 design units, including 19 entities, in source file pr3.sv
    Info (12023): Found entity 1: pll File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/pll.v Line: 8
    Info (12023): Found entity 2: input_buffer File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/input_buffer.sv Line: 26
    Info (12023): Found entity 3: bitrev File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/bitrev.sv Line: 4
    Info (12023): Found entity 4: cascade_0 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_0.sv Line: 5
    Info (12023): Found entity 5: round32 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/round32.sv Line: 5
    Info (12023): Found entity 6: W_int32 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 5
    Info (12023): Found entity 7: butterfly File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/butterfly.sv Line: 6
    Info (12023): Found entity 8: yx_addr File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/yx_addr.sv Line: 4
    Info (12023): Found entity 9: delay_lines_reg File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/delay_line.sv Line: 4
    Info (12023): Found entity 10: delay_line_reg File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/delay_line.sv Line: 19
    Info (12023): Found entity 11: cascade_n File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 7
    Info (12023): Found entity 12: fft_int File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv Line: 7
    Info (12023): Found entity 13: delay File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/delay.sv Line: 19
    Info (12023): Found entity 14: sqrt File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv Line: 29
    Info (12023): Found entity 15: hypot File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/hypot.sv Line: 29
    Info (12023): Found entity 16: atan2 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 29
    Info (12023): Found entity 17: peak_detect File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/peak_detect.sv Line: 27
    Info (12023): Found entity 18: phase_extract File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/phase_extract.sv Line: 38
    Info (12023): Found entity 19: PR3 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 30
Info (12021): Found 0 design units, including 0 entities, in source file phase_extract.sv
Info (12021): Found 0 design units, including 0 entities, in source file input_buffer.sv
Info (12021): Found 0 design units, including 0 entities, in source file peak_detect.sv
Info (12021): Found 0 design units, including 0 entities, in source file delay.sv
Info (12021): Found 0 design units, including 0 entities, in source file atan2.sv
Info (12021): Found 0 design units, including 0 entities, in source file sqrt.sv
Info (12021): Found 0 design units, including 0 entities, in source file hypot.sv
Info (12021): Found 1 design units, including 1 entities, in source file phase_extract_tb.sv
    Info (12023): Found entity 1: phase_extract_tb File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/phase_extract_tb.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file input_buffer_tb.sv
    Info (12023): Found entity 1: input_buffer_tb File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/input_buffer_tb.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file fft_tb.sv
    Info (12023): Found entity 1: fft_tb File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft_tb.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file atan2_tb.sv
    Info (12023): Found entity 1: atan2_tb File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2_tb.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sqrt_tb.sv
    Info (12023): Found entity 1: sqrt_tb File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt_tb.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/pll/pll_0002.v Line: 2
Critical Warning (10846): Verilog HDL Instantiation warning at PR3.sv(77): instance has no name File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 77
Info (12127): Elaborating entity "PR3" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at PR3.sv(60): truncated value with size 32 to match size of target (13) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 60
Warning (10230): Verilog HDL assignment warning at PR3.sv(66): truncated value with size 32 to match size of target (1) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 66
Info (12128): Elaborating entity "pll" for hierarchy "pll:comb_62" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 77
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:comb_62|pll_0002:pll_inst" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:comb_62|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:comb_62|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:comb_62|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "20.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "phase_extract" for hierarchy "phase_extract:pe1" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 97
Info (12128): Elaborating entity "input_buffer" for hierarchy "phase_extract:pe1|input_buffer:i_buffer" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/phase_extract.sv Line: 103
Warning (10230): Verilog HDL assignment warning at input_buffer.sv(71): truncated value with size 32 to match size of target (12) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/input_buffer.sv Line: 71
Warning (10230): Verilog HDL assignment warning at input_buffer.sv(86): truncated value with size 32 to match size of target (1) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/input_buffer.sv Line: 86
Warning (10230): Verilog HDL assignment warning at input_buffer.sv(87): truncated value with size 32 to match size of target (1) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/input_buffer.sv Line: 87
Warning (10230): Verilog HDL assignment warning at input_buffer.sv(95): truncated value with size 32 to match size of target (12) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/input_buffer.sv Line: 95
Warning (10230): Verilog HDL assignment warning at input_buffer.sv(96): truncated value with size 32 to match size of target (2) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/input_buffer.sv Line: 96
Warning (10230): Verilog HDL assignment warning at input_buffer.sv(100): truncated value with size 32 to match size of target (12) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/input_buffer.sv Line: 100
Info (12128): Elaborating entity "fft_int" for hierarchy "phase_extract:pe1|fft_int:fft" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/phase_extract.sv Line: 124
Info (12128): Elaborating entity "cascade_0" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_0:c0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv Line: 40
Info (12128): Elaborating entity "bitrev" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_0:c0|bitrev:bitrev_inst" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_0.sv Line: 36
Info (12128): Elaborating entity "cascade_n" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv Line: 54
Info (12128): Elaborating entity "yx_addr" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|yx_addr:yx0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 42
Info (12128): Elaborating entity "butterfly" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|butterfly:bf" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 52
Info (12128): Elaborating entity "delay_lines_reg" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 58
Info (12128): Elaborating entity "delay_line_reg" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/delay_line.sv Line: 13
Info (12128): Elaborating entity "cascade_n" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv Line: 54
Info (12128): Elaborating entity "yx_addr" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|yx_addr:yx0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 42
Info (12128): Elaborating entity "butterfly" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|butterfly:bf" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 52
Info (12128): Elaborating entity "cascade_n" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv Line: 54
Info (12128): Elaborating entity "yx_addr" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|yx_addr:yx0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 42
Info (12128): Elaborating entity "butterfly" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 52
Info (12128): Elaborating entity "W_int32" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/butterfly.sv Line: 116
Warning (10030): Net "W_Re_table.data_a" at W_int32.sv(47) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 47
Warning (10030): Net "W_Re_table.waddr_a" at W_int32.sv(47) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 47
Warning (10030): Net "W_Im_table.data_a" at W_int32.sv(51) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 51
Warning (10030): Net "W_Im_table.waddr_a" at W_int32.sv(51) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 51
Warning (10030): Net "W_Re_table.we_a" at W_int32.sv(47) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 47
Warning (10030): Net "W_Im_table.we_a" at W_int32.sv(51) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 51
Info (12128): Elaborating entity "round32" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|round32:round_re" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 59
Info (12128): Elaborating entity "delay_lines_reg" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 58
Info (12128): Elaborating entity "delay_line_reg" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|delay_lines_reg:dly0|delay_line_reg:line[0].delay_line_inst" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/delay_line.sv Line: 13
Info (12128): Elaborating entity "cascade_n" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv Line: 54
Info (12128): Elaborating entity "yx_addr" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|yx_addr:yx0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 42
Info (12128): Elaborating entity "butterfly" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 52
Info (12128): Elaborating entity "W_int32" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/butterfly.sv Line: 116
Warning (10030): Net "W_Re_table.data_a" at W_int32.sv(66) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 66
Warning (10030): Net "W_Re_table.waddr_a" at W_int32.sv(66) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 66
Warning (10030): Net "W_Im_table.data_a" at W_int32.sv(70) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 70
Warning (10030): Net "W_Im_table.waddr_a" at W_int32.sv(70) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 70
Warning (10030): Net "W_Re_table.we_a" at W_int32.sv(66) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 66
Warning (10030): Net "W_Im_table.we_a" at W_int32.sv(70) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 70
Info (12128): Elaborating entity "cascade_n" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv Line: 54
Info (12128): Elaborating entity "yx_addr" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|yx_addr:yx0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 42
Info (12128): Elaborating entity "butterfly" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 52
Info (12128): Elaborating entity "W_int32" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/butterfly.sv Line: 116
Warning (10030): Net "W_Re_table.data_a" at W_int32.sv(86) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 86
Warning (10030): Net "W_Re_table.waddr_a" at W_int32.sv(86) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 86
Warning (10030): Net "W_Im_table.data_a" at W_int32.sv(91) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 91
Warning (10030): Net "W_Im_table.waddr_a" at W_int32.sv(91) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 91
Warning (10030): Net "W_Re_table.we_a" at W_int32.sv(86) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 86
Warning (10030): Net "W_Im_table.we_a" at W_int32.sv(91) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 91
Info (12128): Elaborating entity "cascade_n" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv Line: 54
Info (12128): Elaborating entity "yx_addr" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|yx_addr:yx0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 42
Info (12128): Elaborating entity "butterfly" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 52
Info (12128): Elaborating entity "W_int32" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/butterfly.sv Line: 116
Warning (10030): Net "W_Re_table.data_a" at W_int32.sv(109) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 109
Warning (10030): Net "W_Re_table.waddr_a" at W_int32.sv(109) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 109
Warning (10030): Net "W_Im_table.data_a" at W_int32.sv(116) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 116
Warning (10030): Net "W_Im_table.waddr_a" at W_int32.sv(116) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 116
Warning (10030): Net "W_Re_table.we_a" at W_int32.sv(109) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 109
Warning (10030): Net "W_Im_table.we_a" at W_int32.sv(116) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 116
Info (12128): Elaborating entity "cascade_n" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv Line: 54
Info (12128): Elaborating entity "yx_addr" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|yx_addr:yx0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 42
Info (12128): Elaborating entity "butterfly" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 52
Info (12128): Elaborating entity "W_int32" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/butterfly.sv Line: 116
Warning (10030): Net "W_Re_table.data_a" at W_int32.sv(138) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 138
Warning (10030): Net "W_Re_table.waddr_a" at W_int32.sv(138) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 138
Warning (10030): Net "W_Im_table.data_a" at W_int32.sv(149) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 149
Warning (10030): Net "W_Im_table.waddr_a" at W_int32.sv(149) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 149
Warning (10030): Net "W_Re_table.we_a" at W_int32.sv(138) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 138
Warning (10030): Net "W_Im_table.we_a" at W_int32.sv(149) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 149
Info (12128): Elaborating entity "cascade_n" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv Line: 54
Info (12128): Elaborating entity "yx_addr" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|yx_addr:yx0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 42
Info (12128): Elaborating entity "butterfly" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 52
Info (12128): Elaborating entity "W_int32" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/butterfly.sv Line: 116
Warning (10030): Net "W_Re_table.data_a" at W_int32.sv(179) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 179
Warning (10030): Net "W_Re_table.waddr_a" at W_int32.sv(179) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 179
Warning (10030): Net "W_Im_table.data_a" at W_int32.sv(198) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 198
Warning (10030): Net "W_Im_table.waddr_a" at W_int32.sv(198) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 198
Warning (10030): Net "W_Re_table.we_a" at W_int32.sv(179) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 179
Warning (10030): Net "W_Im_table.we_a" at W_int32.sv(198) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 198
Info (12128): Elaborating entity "cascade_n" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv Line: 54
Info (12128): Elaborating entity "yx_addr" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|yx_addr:yx0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 42
Info (12128): Elaborating entity "butterfly" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 52
Info (12128): Elaborating entity "W_int32" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/butterfly.sv Line: 116
Warning (10030): Net "W_Re_table.data_a" at W_int32.sv(244) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 244
Warning (10030): Net "W_Re_table.waddr_a" at W_int32.sv(244) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 244
Warning (10030): Net "W_Im_table.data_a" at W_int32.sv(279) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 279
Warning (10030): Net "W_Im_table.waddr_a" at W_int32.sv(279) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 279
Warning (10030): Net "W_Re_table.we_a" at W_int32.sv(244) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 244
Warning (10030): Net "W_Im_table.we_a" at W_int32.sv(279) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 279
Info (12128): Elaborating entity "cascade_n" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv Line: 54
Info (12128): Elaborating entity "yx_addr" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|yx_addr:yx0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 42
Info (12128): Elaborating entity "butterfly" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 52
Info (12128): Elaborating entity "W_int32" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/butterfly.sv Line: 116
Warning (10030): Net "W_Re_table.data_a" at W_int32.sv(357) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 357
Warning (10030): Net "W_Re_table.waddr_a" at W_int32.sv(357) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 357
Warning (10030): Net "W_Im_table.data_a" at W_int32.sv(424) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 424
Warning (10030): Net "W_Im_table.waddr_a" at W_int32.sv(424) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 424
Warning (10030): Net "W_Re_table.we_a" at W_int32.sv(357) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 357
Warning (10030): Net "W_Im_table.we_a" at W_int32.sv(424) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 424
Info (12128): Elaborating entity "cascade_n" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/fft_int.sv Line: 54
Info (12128): Elaborating entity "yx_addr" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|yx_addr:yx0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 42
Info (12128): Elaborating entity "butterfly" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/cascade_n.sv Line: 52
Info (12128): Elaborating entity "W_int32" for hierarchy "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/butterfly.sv Line: 116
Warning (10030): Net "W_Re_table.data_a" at W_int32.sv(566) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 566
Warning (10030): Net "W_Re_table.waddr_a" at W_int32.sv(566) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 566
Warning (10030): Net "W_Im_table.data_a" at W_int32.sv(697) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 697
Warning (10030): Net "W_Im_table.waddr_a" at W_int32.sv(697) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 697
Warning (10030): Net "W_Re_table.we_a" at W_int32.sv(566) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 566
Warning (10030): Net "W_Im_table.we_a" at W_int32.sv(697) has no driver or initial value, using a default initial value '0' File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 697
Info (12128): Elaborating entity "delay" for hierarchy "phase_extract:pe1|delay:delay_5" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/phase_extract.sv Line: 135
Info (12128): Elaborating entity "hypot" for hierarchy "phase_extract:pe1|hypot:hypo" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/phase_extract.sv Line: 145
Info (12128): Elaborating entity "sqrt" for hierarchy "phase_extract:pe1|hypot:hypo|sqrt:sqr" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/hypot.sv Line: 69
Warning (10230): Verilog HDL assignment warning at sqrt.sv(64): truncated value with size 49 to match size of target (26) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv Line: 64
Warning (10230): Verilog HDL assignment warning at sqrt.sv(68): truncated value with size 49 to match size of target (26) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv Line: 68
Warning (10230): Verilog HDL assignment warning at sqrt.sv(71): truncated value with size 49 to match size of target (25) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv Line: 71
Info (12128): Elaborating entity "atan2" for hierarchy "phase_extract:pe1|atan2:atan" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/phase_extract.sv Line: 155
Warning (10230): Verilog HDL assignment warning at atan2.sv(99): truncated value with size 50 to match size of target (25) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 99
Warning (10230): Verilog HDL assignment warning at atan2.sv(105): truncated value with size 50 to match size of target (25) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 105
Warning (10230): Verilog HDL assignment warning at atan2.sv(111): truncated value with size 50 to match size of target (25) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 111
Warning (10230): Verilog HDL assignment warning at atan2.sv(117): truncated value with size 50 to match size of target (25) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 117
Warning (10230): Verilog HDL assignment warning at atan2.sv(123): truncated value with size 50 to match size of target (25) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 123
Warning (10230): Verilog HDL assignment warning at atan2.sv(129): truncated value with size 50 to match size of target (25) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 129
Warning (10230): Verilog HDL assignment warning at atan2.sv(135): truncated value with size 50 to match size of target (25) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 135
Warning (10230): Verilog HDL assignment warning at atan2.sv(141): truncated value with size 50 to match size of target (25) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 141
Warning (10027): Verilog HDL or VHDL warning at the atan2.sv(145): index expression is not wide enough to address all of the elements in the array File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 145
Warning (10027): Verilog HDL or VHDL warning at the atan2.sv(147): index expression is not wide enough to address all of the elements in the array File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 147
Info (12128): Elaborating entity "delay" for hierarchy "phase_extract:pe1|delay:delay_1" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/phase_extract.sv Line: 165
Info (12128): Elaborating entity "peak_detect" for hierarchy "phase_extract:pe1|peak_detect:p_detect" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/phase_extract.sv Line: 186
Warning (10230): Verilog HDL assignment warning at peak_detect.sv(75): truncated value with size 32 to match size of target (11) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/peak_detect.sv Line: 75
Warning (10230): Verilog HDL assignment warning at peak_detect.sv(89): truncated value with size 32 to match size of target (11) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/peak_detect.sv Line: 89
Warning (10230): Verilog HDL assignment warning at peak_detect.sv(92): truncated value with size 32 to match size of target (1) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/peak_detect.sv Line: 92
Warning (10230): Verilog HDL assignment warning at peak_detect.sv(98): truncated value with size 32 to match size of target (1) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/peak_detect.sv Line: 98
Warning (10230): Verilog HDL assignment warning at peak_detect.sv(99): truncated value with size 32 to match size of target (1) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/peak_detect.sv Line: 99
Warning (10230): Verilog HDL assignment warning at peak_detect.sv(105): truncated value with size 32 to match size of target (3) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/peak_detect.sv Line: 105
Warning (10230): Verilog HDL assignment warning at peak_detect.sv(106): truncated value with size 32 to match size of target (1) File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/peak_detect.sv Line: 106
Info (286030): Timing-Driven Synthesis is running
Warning (276027): Inferred dual-clock RAM node "phase_extract:pe1|input_buffer:i_buffer|buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 12 instances of uninferred RAM logic
    Info (276004): RAM logic "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_table" is uninferred due to inappropriate RAM size File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 179
    Info (276004): RAM logic "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_table" is uninferred due to inappropriate RAM size File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 198
    Info (276004): RAM logic "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_table" is uninferred due to inappropriate RAM size File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 138
    Info (276004): RAM logic "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_table" is uninferred due to inappropriate RAM size File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 149
    Info (276004): RAM logic "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_table" is uninferred due to inappropriate RAM size File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 109
    Info (276004): RAM logic "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_table" is uninferred due to inappropriate RAM size File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 116
    Info (276004): RAM logic "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_table" is uninferred due to inappropriate RAM size File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 86
    Info (276004): RAM logic "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_table" is uninferred due to inappropriate RAM size File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 91
    Info (276004): RAM logic "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_table" is uninferred due to inappropriate RAM size File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 66
    Info (276004): RAM logic "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_table" is uninferred due to inappropriate RAM size File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 70
    Info (276004): RAM logic "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_table" is uninferred due to inappropriate RAM size File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 47
    Info (276004): RAM logic "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_table" is uninferred due to inappropriate RAM size File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/fft/W_int32.sv Line: 51
Info (19000): Inferred 32 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 25
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 25
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_table_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PR3.ram0_W_int32_754f4697.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_table_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PR3.ram1_W_int32_754f4697.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_table_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PR3.ram0_W_int32_ff2ad0f2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_table_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PR3.ram1_W_int32_ff2ad0f2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 23
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 23
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 23
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 23
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|W_Re_table_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PR3.ram0_W_int32_8e6b6785.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|W_Im_table_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/PR3.ram1_W_int32_8e6b6785.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 20
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 20
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 20
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 20
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 19
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 19
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 19
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 19
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 18
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 18
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 17
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 17
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 15
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 15
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_0:c0|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phase_extract:pe1|input_buffer:i_buffer|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 2050
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 2050
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|sig_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 9
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 99
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|sig_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 22
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phase_extract:pe1|hypot:hypo|sqrt:sqr|Div2" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv Line: 71
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phase_extract:pe1|hypot:hypo|sqrt:sqr|Div1" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv Line: 68
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phase_extract:pe1|atan2:atan|Div1" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 105
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phase_extract:pe1|atan2:atan|Div2" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 111
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phase_extract:pe1|atan2:atan|Div3" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 117
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phase_extract:pe1|atan2:atan|Div4" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 123
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phase_extract:pe1|atan2:atan|Div5" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 129
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phase_extract:pe1|atan2:atan|Div7" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 141
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phase_extract:pe1|atan2:atan|Div6" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 135
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phase_extract:pe1|atan2:atan|Div0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 99
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phase_extract:pe1|hypot:hypo|sqrt:sqr|Div0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv Line: 64
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "25"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qcn1.tdf
    Info (12023): Found entity 1: altsyncram_qcn1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_qcn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/PR3.ram0_W_int32_754f4697.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hkc1.tdf
    Info (12023): Found entity 1: altsyncram_hkc1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_hkc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/PR3.ram1_W_int32_754f4697.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ikc1.tdf
    Info (12023): Found entity 1: altsyncram_ikc1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_ikc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ocn1.tdf
    Info (12023): Found entity 1: altsyncram_ocn1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_ocn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/PR3.ram0_W_int32_ff2ad0f2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5nc1.tdf
    Info (12023): Found entity 1: altsyncram_5nc1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_5nc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[10].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/PR3.ram1_W_int32_ff2ad0f2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6nc1.tdf
    Info (12023): Found entity 1: altsyncram_6nc1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_6nc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "23"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "23"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mcn1.tdf
    Info (12023): Found entity 1: altsyncram_mcn1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_mcn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Re_table_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/PR3.ram0_W_int32_8e6b6785.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_djc1.tdf
    Info (12023): Found entity 1: altsyncram_djc1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_djc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[9].cn|butterfly:bf|W_int32:gen3.W_inst|altsyncram:W_Im_table_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/PR3.ram1_W_int32_8e6b6785.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ejc1.tdf
    Info (12023): Found entity 1: altsyncram_ejc1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_ejc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[8].cn|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "22"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kcn1.tdf
    Info (12023): Found entity 1: altsyncram_kcn1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_kcn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[7].cn|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "21"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "21"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_icn1.tdf
    Info (12023): Found entity 1: altsyncram_icn1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_icn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[6].cn|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "20"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "20"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gcn1.tdf
    Info (12023): Found entity 1: altsyncram_gcn1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_gcn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[5].cn|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "19"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "19"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0dn1.tdf
    Info (12023): Found entity 1: altsyncram_0dn1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_0dn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[4].cn|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ucn1.tdf
    Info (12023): Found entity 1: altsyncram_ucn1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_ucn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[3].cn|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "17"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "17"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_scn1.tdf
    Info (12023): Found entity 1: altsyncram_scn1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_scn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rcn1.tdf
    Info (12023): Found entity 1: altsyncram_rcn1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_rcn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[1].cn|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "15"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "15"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pcn1.tdf
    Info (12023): Found entity 1: altsyncram_pcn1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_pcn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_0:c0|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_0:c0|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ncn1.tdf
    Info (12023): Found entity 1: altsyncram_ncn1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_ncn1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|input_buffer:i_buffer|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|input_buffer:i_buffer|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2050"
    Info (12134): Parameter "WIDTH_B" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "2050"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_buk1.tdf
    Info (12023): Found entity 1: altsyncram_buk1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_buk1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_line_reg:dly1|altshift_taps:sig_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "9"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_jbv.tdf
    Info (12023): Found entity 1: shift_taps_jbv File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/shift_taps_jbv.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rcc1.tdf
    Info (12023): Found entity 1: altsyncram_rcc1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_rcc1.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf
    Info (12023): Found entity 1: cntr_rhf File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/cntr_rhf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/cmpr_b9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e1h.tdf
    Info (12023): Found entity 1: cntr_e1h File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/cntr_e1h.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[11].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "99"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_avu.tdf
    Info (12023): Found entity 1: shift_taps_avu File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/shift_taps_avu.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fs91.tdf
    Info (12023): Found entity 1: altsyncram_fs91 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_fs91.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0"
Info (12133): Instantiated megafunction "phase_extract:pe1|fft_int:fft|cascade_n:gen[2].cn|delay_lines_reg:dly0|delay_line_reg:line[10].delay_line_inst|altshift_taps:sig_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "22"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ruu.tdf
    Info (12023): Found entity 1: shift_taps_ruu File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/shift_taps_ruu.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fr91.tdf
    Info (12023): Found entity 1: altsyncram_fr91 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/altsyncram_fr91.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf
    Info (12023): Found entity 1: cntr_phf File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/cntr_phf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div2" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv Line: 71
Info (12133): Instantiated megafunction "phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div2" with the following parameter: File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv Line: 71
    Info (12134): Parameter "LPM_WIDTHN" = "49"
    Info (12134): Parameter "LPM_WIDTHD" = "26"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_edm.tdf
    Info (12023): Found entity 1: lpm_divide_edm File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/lpm_divide_edm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_knh.tdf
    Info (12023): Found entity 1: sign_div_unsign_knh File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/sign_div_unsign_knh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e3f.tdf
    Info (12023): Found entity 1: alt_u_div_e3f File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/alt_u_div_e3f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div1" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv Line: 68
Info (12133): Instantiated megafunction "phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div1" with the following parameter: File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv Line: 68
    Info (12134): Parameter "LPM_WIDTHN" = "49"
    Info (12134): Parameter "LPM_WIDTHD" = "26"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|atan2:atan|lpm_divide:Div1" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 105
Info (12133): Instantiated megafunction "phase_extract:pe1|atan2:atan|lpm_divide:Div1" with the following parameter: File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/atan2.sv Line: 105
    Info (12134): Parameter "LPM_WIDTHN" = "50"
    Info (12134): Parameter "LPM_WIDTHD" = "25"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf
    Info (12023): Found entity 1: lpm_divide_5dm File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/lpm_divide_5dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/sign_div_unsign_bnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/db/alt_u_div_s2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div0" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv Line: 64
Info (12133): Instantiated megafunction "phase_extract:pe1|hypot:hypo|sqrt:sqr|lpm_divide:Div0" with the following parameter: File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/sqrt.sv Line: 64
    Info (12134): Parameter "LPM_WIDTHN" = "49"
    Info (12134): Parameter "LPM_WIDTHD" = "26"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/output_files/PR3.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:comb_62|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 28 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "data2[0]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data2[1]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data2[2]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data2[3]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data2[4]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data2[5]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data2[6]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data2[7]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data2[8]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data2[9]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data2[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data2[11]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data2[12]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data2[13]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 39
    Warning (15610): No output dependent on input pin "data3[0]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
    Warning (15610): No output dependent on input pin "data3[1]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
    Warning (15610): No output dependent on input pin "data3[2]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
    Warning (15610): No output dependent on input pin "data3[3]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
    Warning (15610): No output dependent on input pin "data3[4]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
    Warning (15610): No output dependent on input pin "data3[5]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
    Warning (15610): No output dependent on input pin "data3[6]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
    Warning (15610): No output dependent on input pin "data3[7]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
    Warning (15610): No output dependent on input pin "data3[8]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
    Warning (15610): No output dependent on input pin "data3[9]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
    Warning (15610): No output dependent on input pin "data3[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
    Warning (15610): No output dependent on input pin "data3[11]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
    Warning (15610): No output dependent on input pin "data3[12]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
    Warning (15610): No output dependent on input pin "data3[13]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/PR3.sv Line: 40
Info (21057): Implemented 31012 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 30073 logic cells
    Info (21064): Implemented 775 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 103 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings
    Info: Peak virtual memory: 5215 megabytes
    Info: Processing ended: Fri Nov 09 15:00:11 2018
    Info: Elapsed time: 00:02:15
    Info: Total CPU time (on all processors): 00:02:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/foudm/Dropbox/TUe/5 - internship/PR3/output_files/PR3.map.smsg.


