# This is the QIP file for DSP Builder for Intel FPGAs system 'busFabric_duc_model_DUT_2ouiflr06j68696x6u0qu5xajz'

set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_safe_path.vhd
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/duc_model_rtl/duc_model/busFabric_duc_model_DUT_2ouiflr06j68696x6u0qu5xajz.sv
