<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.h</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L101'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===-- PPCMCTargetDesc.h - PowerPC Target Descriptions ---------*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file provides PowerPC specific target descriptions.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifndef LLVM_LIB_TARGET_POWERPC_MCTARGETDESC_PPCMCTARGETDESC_H</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define LLVM_LIB_TARGET_POWERPC_MCTARGETDESC_PPCMCTARGETDESC_H</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// GCC #defines PPC on Linux but we use it as our namespace name</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef PPC</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/MathExtras.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;memory&gt;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MCAsmBackend;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MCCodeEmitter;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MCContext;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MCInstrDesc;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MCInstrInfo;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MCObjectTargetWriter;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MCRegisterInfo;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MCSubtargetInfo;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class MCTargetOptions;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class Target;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace PPC {</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// stripRegisterPrefix - This method strips the character prefix from a</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register name so that only the number is left.  Used by for linux asm.</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const char *stripRegisterPrefix(const char *RegName);</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// getRegNumForOperand - some operands use different numbering schemes</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// for the same registers. For example, a VSX instruction may have any of</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vs0-vs63 allocated whereas an Altivec instruction could only have</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vs32-vs63 allocated (numbered as v0-v31). This function returns the actual</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register number needed for the opcode/operand number combination.</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The operand number argument will be useful when we need to extend this</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// to instructions that use both Altivec and VSX numbering (for different</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operands).</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned getRegNumForOperand(const MCInstrDesc &amp;Desc, unsigned Reg,</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             unsigned OpNo);</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace PPC</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCCodeEmitter *createPPCMCCodeEmitter(const MCInstrInfo &amp;MCII,</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      MCContext &amp;Ctx);</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MCAsmBackend *createPPCAsmBackend(const Target &amp;T, const MCSubtargetInfo &amp;STI,</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const MCRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const MCTargetOptions &amp;Options);</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Construct an PPC ELF object writer.</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::unique_ptr&lt;MCObjectTargetWriter&gt; createPPCELFObjectWriter(bool Is64Bit,</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                               uint8_t OSABI);</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Construct a PPC Mach-O object writer.</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::unique_ptr&lt;MCObjectTargetWriter&gt;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>createPPCMachObjectWriter(bool Is64Bit, uint32_t CPUType, uint32_t CPUSubtype);</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Construct a PPC XCOFF object writer.</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::unique_ptr&lt;MCObjectTargetWriter&gt; createPPCXCOFFObjectWriter(bool Is64Bit);</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns true iff Val consists of one contiguous run of 1s with any number of</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// 0s on either side.  The 1s are allowed to wrap from LSB to MSB, so</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// 0x000FFF0, 0x0000FFFF, and 0xFF0000FF are all runs.  0x0F0F0000 is not,</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// since all 1s are not contiguous.</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>static inline bool isRunOfOnes(unsigned Val, unsigned &amp;MB, unsigned &amp;ME) {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  if (!Val)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.00k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  if (isShiftedMask_32(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>957</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first non-zero bit</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>982</pre></td><td class='code'><pre>    MB = llvm::countl_zero(Val);</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first zero bit after the run of ones</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>982</pre></td><td class='code'><pre>    ME = llvm::countl_zero((Val - 1) ^ Val);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>982</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>982</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    Val = ~Val; // invert mask</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    if (isShiftedMask_32(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first zero bit</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      ME = llvm::countl_zero(Val) - 1;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first one bit after the run of zeros</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      MB = llvm::countl_zero((Val - 1) ^ Val) + 1;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // no run present</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCAsmPrinter.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCFrameLowering.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>PPCISelLowering.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>static inline bool isRunOfOnes(unsigned Val, unsigned &amp;MB, unsigned &amp;ME) {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  if (!Val)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  if (isShiftedMask_32(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first non-zero bit</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    MB = llvm::countl_zero(Val);</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first zero bit after the run of ones</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    ME = llvm::countl_zero((Val - 1) ^ Val);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Val = ~Val; // invert mask</span></pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>isShiftedMask_32(Val)</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first zero bit<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ME = llvm::countl_zero(Val) - 1;</span></pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first one bit after the run of zeros<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MB = llvm::countl_zero((Val - 1) ^ Val) + 1;</span></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return true;</span></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // no run present</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>PPCISelDAGToDAG.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>static inline bool isRunOfOnes(unsigned Val, unsigned &amp;MB, unsigned &amp;ME) {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>  if (!Val)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.00k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>  if (isShiftedMask_32(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>957</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first non-zero bit</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>    MB = llvm::countl_zero(Val);</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first zero bit after the run of ones</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>    ME = llvm::countl_zero((Val - 1) ^ Val);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    Val = ~Val; // invert mask</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    if (isShiftedMask_32(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first zero bit</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      ME = llvm::countl_zero(Val) - 1;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first one bit after the run of zeros</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      MB = llvm::countl_zero((Val - 1) ^ Val) + 1;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // no run present</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>PPCInstrInfo.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>static inline bool isRunOfOnes(unsigned Val, unsigned &amp;MB, unsigned &amp;ME) {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  if (!Val)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  if (isShiftedMask_32(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first non-zero bit</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    MB = llvm::countl_zero(Val);</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first zero bit after the run of ones</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    ME = llvm::countl_zero((Val - 1) ^ Val);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    Val = ~Val; // invert mask</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    if (isShiftedMask_32(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first zero bit</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      ME = llvm::countl_zero(Val) - 1;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first one bit after the run of zeros</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      MB = llvm::countl_zero((Val - 1) ^ Val) + 1;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // no run present</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCHazardRecognizers.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCCState.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCallingConv.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCFastISel.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMCInstLower.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCRegisterInfo.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCSubtarget.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCInstructionSelector.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTargetMachine.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCTRLoopsVerify.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCLoopInstrFormPrep.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCEarlyReturn.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCBranchSelector.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCBoolRetToInt.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMIPeephole.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCExpandAtomicPseudoInsts.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCTRLoops.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMachineScheduler.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMacroFusion.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTargetTransformInfo.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTOCRegDeps.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTLSDynamicCall.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCVSXCopy.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCReduceCRLogicals.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCVSXFMAMutate.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCVSXSwapRemoval.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCExpandISEL.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCPreEmitPeephole.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCLowerMASSVEntries.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCGenScalarMASSEntries.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCallLowering.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCRegisterBankInfo.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>PPCAsmParser.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>static inline bool isRunOfOnes(unsigned Val, unsigned &amp;MB, unsigned &amp;ME) {</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  if (!Val)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L77' href='#L77'><span>77:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  if (isShiftedMask_32(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first non-zero bit</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    MB = llvm::countl_zero(Val);</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first zero bit after the run of ones</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    ME = llvm::countl_zero((Val - 1) ^ Val);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    Val = ~Val; // invert mask</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (isShiftedMask_32(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L88' href='#L88'><span>88:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first zero bit</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      ME = llvm::countl_zero(Val) - 1;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first one bit after the run of zeros</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      MB = llvm::countl_zero((Val - 1) ^ Val) + 1;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // no run present</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCInstPrinter.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMCTargetDesc.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCAsmBackend.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMCCodeEmitter.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCELFObjectWriter.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCXCOFFObjectWriter.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCELFStreamer.cpp:llvm::isRunOfOnes(unsigned int, unsigned int&amp;, unsigned int&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>static inline bool isRunOfOnes64(uint64_t Val, unsigned &amp;MB, unsigned &amp;ME) {</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>  if (!Val)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>  if (isShiftedMask_64(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L104' href='#L104'><span>104:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L104' href='#L104'><span>104:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>5.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first non-zero bit</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>124</pre></td><td class='code'><pre>    MB = llvm::countl_zero(Val);</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first zero bit after the run of ones</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>124</pre></td><td class='code'><pre>    ME = llvm::countl_zero((Val - 1) ^ Val);</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>124</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>5.64k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>5.64k</pre></td><td class='code'><pre>    Val = ~Val; // invert mask</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>5.64k</pre></td><td class='code'><pre>    if (isShiftedMask_64(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>5.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first zero bit</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      ME = llvm::countl_zero(Val) - 1;</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first one bit after the run of zeros</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      MB = llvm::countl_zero((Val - 1) ^ Val) + 1;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>5.64k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // no run present</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>5.61k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCAsmPrinter.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCFrameLowering.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>PPCISelLowering.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>static inline bool isRunOfOnes64(uint64_t Val, unsigned &amp;MB, unsigned &amp;ME) {</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  if (!Val)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  if (isShiftedMask_64(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L104' href='#L104'><span>104:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first non-zero bit</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    MB = llvm::countl_zero(Val);</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first zero bit after the run of ones</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    ME = llvm::countl_zero((Val - 1) ^ Val);</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    Val = ~Val; // invert mask</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    if (isShiftedMask_64(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first zero bit</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      ME = llvm::countl_zero(Val) - 1;</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first one bit after the run of zeros</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      MB = llvm::countl_zero((Val - 1) ^ Val) + 1;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // no run present</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>PPCISelDAGToDAG.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>static inline bool isRunOfOnes64(uint64_t Val, unsigned &amp;MB, unsigned &amp;ME) {</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  if (!Val)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  if (isShiftedMask_64(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L104' href='#L104'><span>104:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>5.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first non-zero bit</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    MB = llvm::countl_zero(Val);</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // look for the first zero bit after the run of ones</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    ME = llvm::countl_zero((Val - 1) ^ Val);</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>    Val = ~Val; // invert mask</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>    if (isShiftedMask_64(Val)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>5.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first zero bit</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      ME = llvm::countl_zero(Val) - 1;</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // effectively look for the first one bit after the run of zeros</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      MB = llvm::countl_zero((Val - 1) ^ Val) + 1;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // no run present</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>5.61k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCInstrInfo.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCHazardRecognizers.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCCState.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCallingConv.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCFastISel.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMCInstLower.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCRegisterInfo.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCSubtarget.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCInstructionSelector.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTargetMachine.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCTRLoopsVerify.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCLoopInstrFormPrep.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCEarlyReturn.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCBranchSelector.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCBoolRetToInt.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMIPeephole.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCExpandAtomicPseudoInsts.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCTRLoops.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMachineScheduler.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMacroFusion.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTargetTransformInfo.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTOCRegDeps.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTLSDynamicCall.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCVSXCopy.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCReduceCRLogicals.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCVSXFMAMutate.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCVSXSwapRemoval.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCExpandISEL.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCPreEmitPeephole.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCLowerMASSVEntries.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCGenScalarMASSEntries.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCallLowering.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCRegisterBankInfo.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCAsmParser.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCInstPrinter.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMCTargetDesc.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCAsmBackend.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMCCodeEmitter.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCELFObjectWriter.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCXCOFFObjectWriter.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCELFStreamer.cpp:llvm::isRunOfOnes64(unsigned long, unsigned int&amp;, unsigned int&amp;)</pre></div></div></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// PPCII - This namespace holds all of the PowerPC target-specific</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// per-instruction flags.  These must match the corresponding definitions in</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// PPC.td and PPCInstrFormats.td.</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace PPCII {</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum {</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // PPC970 Instruction Flags.  These flags describe the characteristics of the</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // PowerPC 970 (aka G5) dispatch groups and how they are formed out of</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // raw machine instructions.</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// PPC970_First - This instruction starts a new dispatch group, so it will</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// always be the first one in the group.</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPC970_First = 0x1,</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// PPC970_Single - This instruction starts a new dispatch group and</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// terminates it, so it will be the sole instruction in the group.</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPC970_Single = 0x2,</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// PPC970_Cracked - This instruction is cracked into two pieces, requiring</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// two dispatch pipes to be available to issue.</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPC970_Cracked = 0x4,</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// PPC970_Mask/Shift - This is a bitmask that selects the pipeline type that</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// an instruction is issued to.</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPC970_Shift = 3,</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPC970_Mask = 0x07 &lt;&lt; PPC970_Shift</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum PPC970_Unit {</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// These are the various PPC970 execution unit pipelines.  Each instruction</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// is one of these.</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPC970_Pseudo = 0 &lt;&lt; PPC970_Shift,   // Pseudo instruction</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPC970_FXU    = 1 &lt;&lt; PPC970_Shift,   // Fixed Point (aka Integer/ALU) Unit</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPC970_LSU    = 2 &lt;&lt; PPC970_Shift,   // Load Store Unit</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPC970_FPU    = 3 &lt;&lt; PPC970_Shift,   // Floating Point Unit</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPC970_CRU    = 4 &lt;&lt; PPC970_Shift,   // Control Register Unit</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPC970_VALU   = 5 &lt;&lt; PPC970_Shift,   // Vector ALU</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPC970_VPERM  = 6 &lt;&lt; PPC970_Shift,   // Vector Permute Unit</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  PPC970_BRU    = 7 &lt;&lt; PPC970_Shift    // Branch Unit</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>enum {</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Shift count to bypass PPC970 flags</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  NewDef_Shift = 6,</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This instruction is an X-Form memory operation.</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  XFormMemOp = 0x1 &lt;&lt; NewDef_Shift,</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This instruction is prefixed.</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Prefixed = 0x1 &lt;&lt; (NewDef_Shift + 1),</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This instruction produced a sign extended result.</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SExt32To64 = 0x1 &lt;&lt; (NewDef_Shift + 2),</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This instruction produced a zero extended result.</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ZExt32To64 = 0x1 &lt;&lt; (NewDef_Shift + 3)</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace PPCII</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Defines symbolic names for PowerPC registers.  This defines a mapping from</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// register name to register number.</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_REGINFO_ENUM</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCGenRegisterInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Defines symbolic names for the PowerPC instructions.</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_INSTRINFO_ENUM</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_INSTRINFO_SCHED_ENUM</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_INSTRINFO_MC_HELPER_DECLS</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCGenInstrInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_SUBTARGETINFO_ENUM</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;PPCGenSubtargetInfo.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PPC_REGS0_7(X)                                                         \</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  {                                                                            \</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    X##0, X##1, X##2, X##3, X##4, X##5, X##6, X##7                             \</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PPC_REGS0_31(X)                                                        \</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  {                                                                            \</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    X##0, X##1, X##2, X##3, X##4, X##5, X##6, X##7, X##8, X##9, X##10, X##11,  \</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        X##12, X##13, X##14, X##15, X##16, X##17, X##18, X##19, X##20, X##21,  \</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        X##22, X##23, X##24, X##25, X##26, X##27, X##28, X##29, X##30, X##31   \</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PPC_REGS_EVEN0_30(X)                                                   \</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  {                                                                            \</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    X##0, X##2, X##4, X##6, X##8, X##10, X##12, X##14, X##16, X##18, X##20,    \</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        X##22, X##24, X##26, X##28, X##30                                      \</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PPC_REGS0_63(X)                                                        \</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  {                                                                            \</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    X##0, X##1, X##2, X##3, X##4, X##5, X##6, X##7, X##8, X##9, X##10, X##11,  \</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        X##12, X##13, X##14, X##15, X##16, X##17, X##18, X##19, X##20, X##21,  \</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        X##22, X##23, X##24, X##25, X##26, X##27, X##28, X##29, X##30, X##31,  \</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        X##32, X##33, X##34, X##35, X##36, X##37, X##38, X##39, X##40, X##41,  \</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        X##42, X##43, X##44, X##45, X##46, X##47, X##48, X##49, X##50, X##51,  \</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        X##52, X##53, X##54, X##55, X##56, X##57, X##58, X##59, X##60, X##61,  \</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        X##62, X##63                                                           \</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PPC_REGS_NO0_31(Z, X)                                                  \</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  {                                                                            \</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Z, X##1, X##2, X##3, X##4, X##5, X##6, X##7, X##8, X##9, X##10, X##11,     \</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        X##12, X##13, X##14, X##15, X##16, X##17, X##18, X##19, X##20, X##21,  \</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        X##22, X##23, X##24, X##25, X##26, X##27, X##28, X##29, X##30, X##31   \</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PPC_REGS_LO_HI(LO, HI)                                                 \</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  {                                                                            \</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    LO##0, LO##1, LO##2, LO##3, LO##4, LO##5, LO##6, LO##7, LO##8, LO##9,      \</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        LO##10, LO##11, LO##12, LO##13, LO##14, LO##15, LO##16, LO##17,        \</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        LO##18, LO##19, LO##20, LO##21, LO##22, LO##23, LO##24, LO##25,        \</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        LO##26, LO##27, LO##28, LO##29, LO##30, LO##31, HI##0, HI##1, HI##2,   \</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        HI##3, HI##4, HI##5, HI##6, HI##7, HI##8, HI##9, HI##10, HI##11,       \</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        HI##12, HI##13, HI##14, HI##15, HI##16, HI##17, HI##18, HI##19,        \</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        HI##20, HI##21, HI##22, HI##23, HI##24, HI##25, HI##26, HI##27,        \</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        HI##28, HI##29, HI##30, HI##31                                         \</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PPC_REGS0_7(X)                                                         \</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  {                                                                            \</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    X##0, X##1, X##2, X##3, X##4, X##5, X##6, X##7                             \</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define PPC_REGS0_3(X)                                                         \</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  {                                                                            \</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    X##0, X##1, X##2, X##3                                                     \</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using llvm::MCPhysReg;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEFINE_PPC_REGCLASSES                                                  \</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg RRegs[32] = PPC_REGS0_31(PPC::R);                     \</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg XRegs[32] = PPC_REGS0_31(PPC::X);                     \</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg FRegs[32] = PPC_REGS0_31(PPC::F);                     \</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg FpRegs[16] = PPC_REGS_EVEN0_30(PPC::Fpair);           \</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg VSRpRegs[32] = PPC_REGS0_31(PPC::VSRp);               \</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg SPERegs[32] = PPC_REGS0_31(PPC::S);                   \</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg VFRegs[32] = PPC_REGS0_31(PPC::VF);                   \</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg VRegs[32] = PPC_REGS0_31(PPC::V);                     \</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg RRegsNoR0[32] = PPC_REGS_NO0_31(PPC::ZERO, PPC::R);   \</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg XRegsNoX0[32] = PPC_REGS_NO0_31(PPC::ZERO8, PPC::X);  \</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg VSRegs[64] = PPC_REGS_LO_HI(PPC::VSL, PPC::V);        \</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg VSFRegs[64] = PPC_REGS_LO_HI(PPC::F, PPC::VF);        \</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg VSSRegs[64] = PPC_REGS_LO_HI(PPC::F, PPC::VF);        \</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg CRBITRegs[32] = {                                     \</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      PPC::CR0LT, PPC::CR0GT, PPC::CR0EQ, PPC::CR0UN, PPC::CR1LT, PPC::CR1GT,  \</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      PPC::CR1EQ, PPC::CR1UN, PPC::CR2LT, PPC::CR2GT, PPC::CR2EQ, PPC::CR2UN,  \</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      PPC::CR3LT, PPC::CR3GT, PPC::CR3EQ, PPC::CR3UN, PPC::CR4LT, PPC::CR4GT,  \</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      PPC::CR4EQ, PPC::CR4UN, PPC::CR5LT, PPC::CR5GT, PPC::CR5EQ, PPC::CR5UN,  \</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      PPC::CR6LT, PPC::CR6GT, PPC::CR6EQ, PPC::CR6UN, PPC::CR7LT, PPC::CR7GT,  \</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      PPC::CR7EQ, PPC::CR7UN};                                                 \</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg CRRegs[8] = PPC_REGS0_7(PPC::CR);                     \</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg ACCRegs[8] = PPC_REGS0_7(PPC::ACC);                   \</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg WACCRegs[8] = PPC_REGS0_7(PPC::WACC);                 \</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg WACC_HIRegs[8] = PPC_REGS0_7(PPC::WACC_HI);           \</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg DMRROWpRegs[32] = PPC_REGS0_31(PPC::DMRROWp);         \</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg DMRROWRegs[64] = PPC_REGS0_63(PPC::DMRROW);           \</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg DMRRegs[8] = PPC_REGS0_7(PPC::DMR);                   \</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static const MCPhysReg DMRpRegs[4] = PPC_REGS0_3(PPC::DMRp);</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace PPC {</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>653k</pre></td><td class='code'><pre>static inline bool isVFRegister(unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>653k</pre></td><td class='code'><pre>  return Reg &gt;= PPC::VF0 &amp;&amp; <div class='tooltip'>Reg &lt;= PPC::VF31<span class='tooltip-content'>275k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>266k</span>, <span class='None'>False</span>: <span class='covered-line'>365k</span>]
  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.61k</span>, <span class='None'>False</span>: <span class='covered-line'>262k</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.55k</span>, <span class='None'>False</span>: <span class='covered-line'>11.7k</span>]
  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.23k</span>, <span class='None'>False</span>: <span class='covered-line'>8.31k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L289'><span>289:10</span></a></span>) to (<span class='line-number'><a href='#L289'><span>289:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (289:10)
     Condition C2 --> (289:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L289'><span>289:10</span></a></span>) to (<span class='line-number'><a href='#L289'><span>289:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (289:10)
     Condition C2 --> (289:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L289'><span>289:10</span></a></span>) to (<span class='line-number'><a href='#L289'><span>289:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (289:10)
     Condition C2 --> (289:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>653k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>PPCAsmPrinter.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>static inline bool isVFRegister(unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  return Reg &gt;= PPC::VF0 &amp;&amp; <div class='tooltip'>Reg &lt;= PPC::VF31<span class='tooltip-content'>9</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L289'><span>289:10</span></a></span>) to (<span class='line-number'><a href='#L289'><span>289:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (289:10)
     Condition C2 --> (289:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCFrameLowering.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCISelLowering.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCISelDAGToDAG.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>PPCInstrInfo.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>632k</pre></td><td class='code'><pre>static inline bool isVFRegister(unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>632k</pre></td><td class='code'><pre>  return Reg &gt;= PPC::VF0 &amp;&amp; <div class='tooltip'>Reg &lt;= PPC::VF31<span class='tooltip-content'>266k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>266k</span>, <span class='None'>False</span>: <span class='covered-line'>365k</span>]
  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.61k</span>, <span class='None'>False</span>: <span class='covered-line'>262k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L289'><span>289:10</span></a></span>) to (<span class='line-number'><a href='#L289'><span>289:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (289:10)
     Condition C2 --> (289:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>632k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCHazardRecognizers.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCCState.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCallingConv.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCFastISel.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMCInstLower.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCRegisterInfo.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCSubtarget.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCInstructionSelector.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTargetMachine.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCTRLoopsVerify.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCLoopInstrFormPrep.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCEarlyReturn.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCBranchSelector.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCBoolRetToInt.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMIPeephole.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCExpandAtomicPseudoInsts.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCTRLoops.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMachineScheduler.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMacroFusion.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTargetTransformInfo.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTOCRegDeps.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTLSDynamicCall.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCVSXCopy.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCReduceCRLogicals.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCVSXFMAMutate.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCVSXSwapRemoval.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCExpandISEL.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCPreEmitPeephole.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCLowerMASSVEntries.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCGenScalarMASSEntries.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCallLowering.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCRegisterBankInfo.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCAsmParser.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCInstPrinter.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>PPCMCTargetDesc.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>static inline bool isVFRegister(unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  return Reg &gt;= PPC::VF0 &amp;&amp; <div class='tooltip'>Reg &lt;= PPC::VF31<span class='tooltip-content'>9.55k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.55k</span>, <span class='None'>False</span>: <span class='covered-line'>11.7k</span>]
  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.23k</span>, <span class='None'>False</span>: <span class='covered-line'>8.31k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L289'><span>289:10</span></a></span>) to (<span class='line-number'><a href='#L289'><span>289:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (289:10)
     Condition C2 --> (289:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCAsmBackend.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMCCodeEmitter.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCELFObjectWriter.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCXCOFFObjectWriter.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCELFStreamer.cpp:llvm::PPC::isVFRegister(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>22.1k</pre></td><td class='code'><pre>static inline bool isVRRegister(unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>22.1k</pre></td><td class='code'><pre>  return Reg &gt;= PPC::V0 &amp;&amp; <div class='tooltip'>Reg &lt;= PPC::V31<span class='tooltip-content'>22.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.2k</span>, <span class='None'>False</span>: <span class='covered-line'>10.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L293'><span>293:10</span></a></span>) to (<span class='line-number'><a href='#L293'><span>293:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (293:10)
     Condition C2 --> (293:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L293'><span>293:10</span></a></span>) to (<span class='line-number'><a href='#L293'><span>293:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (293:10)
     Condition C2 --> (293:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>22.1k</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>PPCAsmPrinter.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>static inline bool isVRRegister(unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  return Reg &gt;= PPC::V0 &amp;&amp; <div class='tooltip'>Reg &lt;= PPC::V31<span class='tooltip-content'>14</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L293'><span>293:10</span></a></span>) to (<span class='line-number'><a href='#L293'><span>293:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (293:10)
     Condition C2 --> (293:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCFrameLowering.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCISelLowering.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCISelDAGToDAG.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCInstrInfo.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCHazardRecognizers.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCCState.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCallingConv.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCFastISel.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMCInstLower.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCRegisterInfo.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCSubtarget.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCInstructionSelector.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTargetMachine.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCTRLoopsVerify.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCLoopInstrFormPrep.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCEarlyReturn.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCBranchSelector.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCBoolRetToInt.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMIPeephole.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCExpandAtomicPseudoInsts.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCTRLoops.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMachineScheduler.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMacroFusion.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTargetTransformInfo.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTOCRegDeps.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCTLSDynamicCall.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCVSXCopy.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCReduceCRLogicals.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCVSXFMAMutate.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCVSXSwapRemoval.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCExpandISEL.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCPreEmitPeephole.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCLowerMASSVEntries.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCGenScalarMASSEntries.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCCallLowering.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCRegisterBankInfo.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCAsmParser.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCInstPrinter.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>PPCMCTargetDesc.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>22.1k</pre></td><td class='code'><pre>static inline bool isVRRegister(unsigned Reg) {</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>22.1k</pre></td><td class='code'><pre>  return Reg &gt;= PPC::V0 &amp;&amp; Reg &lt;= PPC::V31;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L293' href='#L293'><span>293:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.2k</span>, <span class='None'>False</span>: <span class='covered-line'>10.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L293'><span>293:10</span></a></span>) to (<span class='line-number'><a href='#L293'><span>293:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (293:10)
     Condition C2 --> (293:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>22.1k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCAsmBackend.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCMCCodeEmitter.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCELFObjectWriter.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCXCOFFObjectWriter.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: PPCELFStreamer.cpp:llvm::PPC::isVRRegister(unsigned int)</pre></div></div></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace PPC</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // namespace llvm</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // LLVM_LIB_TARGET_POWERPC_MCTARGETDESC_PPCMCTARGETDESC_H</pre></td></tr></table></div></body></html>