{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544137900603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544137900619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 17:11:40 2018 " "Processing started: Thu Dec 06 17:11:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544137900619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137900619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off newfinal -c newfinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off newfinal -c newfinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137900619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544137901631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544137901631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newfinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file newfinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 newfinal " "Found entity 1: newfinal" {  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137909601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137909601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "newfinal " "Elaborating entity \"newfinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544137910272 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "finitestatemachine inst2 " "Block or symbol \"finitestatemachine\" of instance \"inst2\" overlaps another block or symbol" {  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 600 1560 1656 728 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1544137910304 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1192 2680 2760 1209 "out3" "" } { 1208 2680 2760 1225 "out2" "" } { 1224 2680 2760 1241 "out1" "" } { 1240 2680 2760 1257 "out0" "" } { 1208 2680 2680 1224 "" "" } { 1224 2680 2680 1240 "" "" } { 1240 2680 2680 1256 "" "" } { 1256 2664 2681 1424 "out\[3..0\]" "" } { 1192 3352 3384 1209 "out7" "" } { 1208 3352 3384 1225 "out6" "" } { 1224 3352 3384 1241 "out5" "" } { 1240 3352 3384 1257 "out4" "" } { 1208 3352 3352 1224 "" "" } { 1224 3352 3352 1240 "" "" } { 1240 3352 3352 1256 "" "" } { 1256 3336 3353 1424 "out\[7..4\]" "" } { 1424 2680 3352 1424 "" "" } { 1408 2424 2680 1425 "out\[7..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1544137910304 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/newfinal/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137910616 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137910616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst26 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst26\"" {  } { { "newfinal.bdf" "inst26" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1176 2760 2880 1352 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137910632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst24 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst24\"" {  } { { "newfinal.bdf" "inst24" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1376 2312 2424 1464 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137910679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst24 " "Elaborated megafunction instantiation \"BUSMUX:inst24\"" {  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1376 2312 2424 1464 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137910694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst24 " "Instantiated megafunction \"BUSMUX:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544137910694 ""}  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1376 2312 2424 1464 "inst24" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544137910694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst24\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst24\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137910757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst24\|lpm_mux:\$00000 BUSMUX:inst24 " "Elaborated megafunction instantiation \"BUSMUX:inst24\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst24\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1376 2312 2424 1464 "inst24" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137910819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "U:/CPRE281/newfinal/db/mux_erc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137910913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137910913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:inst24\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:inst24\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137910913 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sixteenbitstotwoeightbits.v 1 1 " "Using design file sixteenbitstotwoeightbits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sixteenbitstotwoeightbits " "Found entity 1: sixteenbitstotwoeightbits" {  } { { "sixteenbitstotwoeightbits.v" "" { Text "U:/CPRE281/newfinal/sixteenbitstotwoeightbits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137911038 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137911038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenbitstotwoeightbits sixteenbitstotwoeightbits:inst23 " "Elaborating entity \"sixteenbitstotwoeightbits\" for hierarchy \"sixteenbitstotwoeightbits:inst23\"" {  } { { "newfinal.bdf" "inst23" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1384 2040 2224 1464 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137911038 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbitsto16bit.v 1 1 " "Using design file eightbitsto16bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitsto16bit " "Found entity 1: eightbitsto16bit" {  } { { "eightbitsto16bit.v" "" { Text "U:/CPRE281/newfinal/eightbitsto16bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137911194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137911194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitsto16bit eightbitsto16bit:inst10 " "Elaborating entity \"eightbitsto16bit\" for hierarchy \"eightbitsto16bit:inst10\"" {  } { { "newfinal.bdf" "inst10" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 528 1536 1728 608 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137911194 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerfile.bdf 1 1 " "Using design file registerfile.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.bdf" "" { Schematic "U:/CPRE281/newfinal/registerfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137911382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137911382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:inst " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:inst\"" {  } { { "newfinal.bdf" "inst" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 560 1192 1488 880 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137911382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/newfinal/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137911476 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137911476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register registerfile:inst\|register:inst10 " "Elaborating entity \"register\" for hierarchy \"registerfile:inst\|register:inst10\"" {  } { { "registerfile.bdf" "inst10" { Schematic "U:/CPRE281/newfinal/registerfile.bdf" { { 832 984 1080 960 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137911491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux registerfile:inst\|register:inst10\|21mux:inst1 " "Elaborating entity \"21mux\" for hierarchy \"registerfile:inst\|register:inst10\|21mux:inst1\"" {  } { { "register.bdf" "inst1" { Schematic "U:/CPRE281/newfinal/register.bdf" { { 240 320 440 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137911538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "registerfile:inst\|register:inst10\|21mux:inst1 " "Elaborated megafunction instantiation \"registerfile:inst\|register:inst10\|21mux:inst1\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/newfinal/register.bdf" { { 240 320 440 320 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137911569 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder2to4.v 1 1 " "Using design file decoder2to4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "decoder2to4.v" "" { Text "U:/CPRE281/newfinal/decoder2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137911648 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137911648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 registerfile:inst\|decoder2to4:inst14 " "Elaborating entity \"decoder2to4\" for hierarchy \"registerfile:inst\|decoder2to4:inst14\"" {  } { { "registerfile.bdf" "inst14" { Schematic "U:/CPRE281/newfinal/registerfile.bdf" { { 240 280 408 352 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137911648 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitregister.bdf 1 1 " "Using design file 8bitregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitregister " "Found entity 1: 8bitregister" {  } { { "8bitregister.bdf" "" { Schematic "U:/CPRE281/newfinal/8bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137911773 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137911773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitregister registerfile:inst\|8bitregister:inst7 " "Elaborating entity \"8bitregister\" for hierarchy \"registerfile:inst\|8bitregister:inst7\"" {  } { { "registerfile.bdf" "inst7" { Schematic "U:/CPRE281/newfinal/registerfile.bdf" { { 576 1024 1176 704 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137911788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to1withen.v 1 1 " "Using design file mux4to1withen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1withEN " "Found entity 1: mux4to1withEN" {  } { { "mux4to1withen.v" "" { Text "U:/CPRE281/newfinal/mux4to1withen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137912304 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137912304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1withEN registerfile:inst\|mux4to1withEN:inst3 " "Elaborating entity \"mux4to1withEN\" for hierarchy \"registerfile:inst\|mux4to1withEN:inst3\"" {  } { { "registerfile.bdf" "inst3" { Schematic "U:/CPRE281/newfinal/registerfile.bdf" { { 184 1456 1616 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137912320 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrlreadandwrite.v 1 1 " "Using design file ctrlreadandwrite.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlreadandwrite " "Found entity 1: ctrlreadandwrite" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137912585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137912585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlreadandwrite ctrlreadandwrite:inst48 " "Elaborating entity \"ctrlreadandwrite\" for hierarchy \"ctrlreadandwrite:inst48\"" {  } { { "newfinal.bdf" "inst48" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 656 912 1056 832 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137912585 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WR_En ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"WR_En\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WA_1 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"WA_1\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WA_0 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"WA_0\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RP_1 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"RP_1\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RP_0 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"RP_0\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RQ_1 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"RQ_1\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RQ_0 ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"RQ_0\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_EN ctrlreadandwrite.v(6) " "Verilog HDL Always Construct warning at ctrlreadandwrite.v(6): inferring latch(es) for variable \"R_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_EN ctrlreadandwrite.v(20) " "Inferred latch for \"R_EN\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RQ_0 ctrlreadandwrite.v(20) " "Inferred latch for \"RQ_0\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RQ_1 ctrlreadandwrite.v(20) " "Inferred latch for \"RQ_1\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RP_0 ctrlreadandwrite.v(20) " "Inferred latch for \"RP_0\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RP_1 ctrlreadandwrite.v(20) " "Inferred latch for \"RP_1\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA_0 ctrlreadandwrite.v(20) " "Inferred latch for \"WA_0\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WA_1 ctrlreadandwrite.v(20) " "Inferred latch for \"WA_1\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WR_En ctrlreadandwrite.v(20) " "Inferred latch for \"WR_En\" at ctrlreadandwrite.v(20)" {  } { { "ctrlreadandwrite.v" "" { Text "U:/CPRE281/newfinal/ctrlreadandwrite.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137912601 "|newfinal|ctrlreadandwrite:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3to8.v 1 1 " "Using design file decoder3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "decoder3to8.v" "" { Text "U:/CPRE281/newfinal/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137912710 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137912710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Decoder3to8:inst3 " "Elaborating entity \"Decoder3to8\" for hierarchy \"Decoder3to8:inst3\"" {  } { { "newfinal.bdf" "inst3" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1136 1560 1688 1312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137912710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finitestatemachine.bdf 1 1 " "Using design file finitestatemachine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 finitestatemachine " "Found entity 1: finitestatemachine" {  } { { "finitestatemachine.bdf" "" { Schematic "U:/CPRE281/newfinal/finitestatemachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137912820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137912820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finitestatemachine finitestatemachine:inst2 " "Elaborating entity \"finitestatemachine\" for hierarchy \"finitestatemachine:inst2\"" {  } { { "newfinal.bdf" "inst2" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 600 1560 1656 728 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137912820 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finitestatemachinealgorithm.v 1 1 " "Using design file finitestatemachinealgorithm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 finitestatemachinealgorithm " "Found entity 1: finitestatemachinealgorithm" {  } { { "finitestatemachinealgorithm.v" "" { Text "U:/CPRE281/newfinal/finitestatemachinealgorithm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137912960 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137912960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finitestatemachinealgorithm finitestatemachine:inst2\|finitestatemachinealgorithm:inst " "Elaborating entity \"finitestatemachinealgorithm\" for hierarchy \"finitestatemachine:inst2\|finitestatemachinealgorithm:inst\"" {  } { { "finitestatemachine.bdf" "inst" { Schematic "U:/CPRE281/newfinal/finitestatemachine.bdf" { { 224 1208 1336 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137912976 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.bdf 1 1 " "Using design file counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "U:/CPRE281/newfinal/counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137913085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137913085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst34 " "Elaborating entity \"counter\" for hierarchy \"counter:inst34\"" {  } { { "newfinal.bdf" "inst34" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1016 672 784 1112 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137913085 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/newfinal/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137913273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137913273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst5 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst5\"" {  } { { "newfinal.bdf" "inst5" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 1168 624 776 1232 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137913273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/newfinal/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137913476 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137913476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst5\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst5\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/CPRE281/newfinal/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137913523 ""}
{ "Warning" "WSGN_SEARCH_FILE" "17b_parallel_shift.bdf 1 1 " "Using design file 17b_parallel_shift.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 17b_Parallel_Shift " "Found entity 1: 17b_Parallel_Shift" {  } { { "17b_parallel_shift.bdf" "" { Schematic "U:/CPRE281/newfinal/17b_parallel_shift.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137913679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137913679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "17b_Parallel_Shift 17b_Parallel_Shift:inst29 " "Elaborating entity \"17b_Parallel_Shift\" for hierarchy \"17b_Parallel_Shift:inst29\"" {  } { { "newfinal.bdf" "inst29" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 520 2200 2400 616 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137913679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst8\"" {  } { { "newfinal.bdf" "inst8" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 432 1800 1912 520 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137913710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst8 " "Elaborated megafunction instantiation \"BUSMUX:inst8\"" {  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 432 1800 1912 520 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137913742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst8 " "Instantiated megafunction \"BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544137913742 ""}  } { { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 432 1800 1912 520 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544137913742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137913757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst8\|lpm_mux:\$00000 BUSMUX:inst8 " "Elaborated megafunction instantiation \"BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "newfinal.bdf" "" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 432 1800 1912 520 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137913773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "U:/CPRE281/newfinal/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137913859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137913859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc BUSMUX:inst8\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"BUSMUX:inst8\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137913875 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adderorsub.bdf 1 1 " "Using design file adderorsub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adderOrSub " "Found entity 1: adderOrSub" {  } { { "adderorsub.bdf" "" { Schematic "U:/CPRE281/newfinal/adderorsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137914078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137914078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderOrSub adderOrSub:inst36 " "Elaborating entity \"adderOrSub\" for hierarchy \"adderOrSub:inst36\"" {  } { { "newfinal.bdf" "inst36" { Schematic "U:/CPRE281/newfinal/newfinal.bdf" { { 648 2264 2432 840 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137914094 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.bdf 1 1 " "Using design file fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "U:/CPRE281/newfinal/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544137914328 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544137914328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder adderOrSub:inst36\|fulladder:inst18 " "Elaborating entity \"fulladder\" for hierarchy \"adderOrSub:inst36\|fulladder:inst18\"" {  } { { "adderorsub.bdf" "inst18" { Schematic "U:/CPRE281/newfinal/adderorsub.bdf" { { -112 648 744 -16 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137914328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544137916219 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544137918393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544137918393 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544137919237 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544137919237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544137919237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544137919237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544137919560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 17:11:59 2018 " "Processing ended: Thu Dec 06 17:11:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544137919560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544137919560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544137919560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544137919560 ""}
