// Seed: 1495993304
`include ""
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4
);
  logic id_5, id_6;
  assign id_2 = 1 | 1'b0;
  type_11 id_7 (
      .id_0(1),
      .id_1(id_6),
      .id_2(1)
  );
endmodule
