// Seed: 2393008734
module module_0 (
    id_1
);
  output wire id_1;
  always begin
    @(posedge 1) @(posedge 0 >= id_2) id_1 = id_2;
  end
endmodule
module module_1;
  assign id_1 = 1;
  wire id_2;
  module_0(
      id_2
  );
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1 - 1;
  wire id_5;
  module_0(
      id_1
  );
endmodule
