The following files were generated for 'pipefifo_v6' in directory
F:\VIs\VV_Photonpy\ArrayCorrelator_XEM6001_devel_LowFreq_04_17_2013_balancedInput\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * pipefifo_v6.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * fifo_generator_ug175.pdf
   * pipefifo_v6.ngc
   * pipefifo_v6.v
   * pipefifo_v6.veo

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * pipefifo_v6.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * pipefifo_v6.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * pipefifo_v6.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * pipefifo_v6_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * pipefifo_v6.gise
   * pipefifo_v6.xise

Deliver Readme:
   Readme file for the IP.

   * pipefifo_v6_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * pipefifo_v6_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

