// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`

`include "prim_assert.sv"

module ntt_intt_pwm_reg_top #(
  parameter type reg_req_t = logic,
  parameter type reg_rsp_t = logic
) (
  input clk_i,
  input rst_ni,

  // Below Register interface can be changed
  input  reg_req_t reg_req_i,
  output reg_rsp_t reg_rsp_o,
  // To HW
  output ntt_intt_pwm_reg_pkg::ntt_intt_pwm_reg2hw_t reg2hw, // Write
  input  ntt_intt_pwm_reg_pkg::ntt_intt_pwm_hw2reg_t hw2reg, // Read

  // Config
  input devmode_i // If 1, explicit error return for unmapped register access
);

  import ntt_intt_pwm_reg_pkg::* ;

  localparam int AW = 4;
  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;

  reg_req_t reg_intf_req;
  reg_rsp_t reg_intf_rsp;

  assign reg_intf_req = reg_req_i;
  assign reg_rsp_o = reg_intf_rsp;

  assign reg_we = reg_intf_req.valid & reg_intf_req.write;
  assign reg_re = reg_intf_req.valid & ~reg_intf_req.write;
  assign reg_addr = reg_intf_req.addr;
  assign reg_wdata = reg_intf_req.wdata;
  assign reg_be = reg_intf_req.wstrb;
  assign reg_intf_rsp.rdata = reg_rdata;
  assign reg_intf_rsp.error = reg_error;
  assign reg_intf_rsp.ready = 1'b1;

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = (devmode_i & addrmiss) | wr_err ;

  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic [31:0] din_wd;
  logic din_we;
  logic [31:0] dout_qs;
  logic dout_re;
  logic ctrl_load_a_f_0_wd;
  logic ctrl_load_a_f_0_we;
  logic ctrl_load_a_i_0_wd;
  logic ctrl_load_a_i_0_we;
  logic ctrl_load_b_f_0_wd;
  logic ctrl_load_b_f_0_we;
  logic ctrl_load_b_i_0_wd;
  logic ctrl_load_b_i_0_we;
  logic ctrl_read_a_0_wd;
  logic ctrl_read_a_0_we;
  logic ctrl_read_b_0_wd;
  logic ctrl_read_b_0_we;
  logic ctrl_start_ab_0_wd;
  logic ctrl_start_ab_0_we;
  logic ctrl_start_ntt_0_wd;
  logic ctrl_start_ntt_0_we;
  logic ctrl_start_pwm_0_wd;
  logic ctrl_start_pwm_0_we;
  logic ctrl_start_intt_0_wd;
  logic ctrl_start_intt_0_we;
  logic status_qs;
  logic status_re;

  // Register instances

  // Subregister 0 of Multireg din
  // R[din]: V(False)

  prim_subreg #(
    .DW      (32),
    .SWACCESS("WO"),
    .RESVAL  (32'h0)
  ) u_din (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (din_we),
    .wd     (din_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.din[0].q ),

    .qs     ()
  );



  // Subregister 0 of Multireg dout
  // R[dout]: V(True)

  prim_subreg_ext #(
    .DW    (32)
  ) u_dout (
    .re     (dout_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.dout[0].d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     (dout_qs)
  );



  // Subregister 0 of Multireg ctrl
  // R[ctrl]: V(True)

  // F[load_a_f_0]: 0:0
  prim_subreg_ext #(
    .DW    (1)
  ) u_ctrl_load_a_f_0 (
    .re     (1'b0),
    .we     (ctrl_load_a_f_0_we),
    .wd     (ctrl_load_a_f_0_wd),
    .d      (hw2reg.ctrl[0].load_a_f.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     ()
  );


  // F[load_a_i_0]: 1:1
  prim_subreg_ext #(
    .DW    (1)
  ) u_ctrl_load_a_i_0 (
    .re     (1'b0),
    .we     (ctrl_load_a_i_0_we),
    .wd     (ctrl_load_a_i_0_wd),
    .d      (hw2reg.ctrl[0].load_a_i.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     ()
  );


  // F[load_b_f_0]: 2:2
  prim_subreg_ext #(
    .DW    (1)
  ) u_ctrl_load_b_f_0 (
    .re     (1'b0),
    .we     (ctrl_load_b_f_0_we),
    .wd     (ctrl_load_b_f_0_wd),
    .d      (hw2reg.ctrl[0].load_b_f.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     ()
  );


  // F[load_b_i_0]: 3:3
  prim_subreg_ext #(
    .DW    (1)
  ) u_ctrl_load_b_i_0 (
    .re     (1'b0),
    .we     (ctrl_load_b_i_0_we),
    .wd     (ctrl_load_b_i_0_wd),
    .d      (hw2reg.ctrl[0].load_b_i.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     ()
  );


  // F[read_a_0]: 4:4
  prim_subreg_ext #(
    .DW    (1)
  ) u_ctrl_read_a_0 (
    .re     (1'b0),
    .we     (ctrl_read_a_0_we),
    .wd     (ctrl_read_a_0_wd),
    .d      (hw2reg.ctrl[0].read_a.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     ()
  );


  // F[read_b_0]: 5:5
  prim_subreg_ext #(
    .DW    (1)
  ) u_ctrl_read_b_0 (
    .re     (1'b0),
    .we     (ctrl_read_b_0_we),
    .wd     (ctrl_read_b_0_wd),
    .d      (hw2reg.ctrl[0].read_b.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     ()
  );


  // F[start_ab_0]: 6:6
  prim_subreg_ext #(
    .DW    (1)
  ) u_ctrl_start_ab_0 (
    .re     (1'b0),
    .we     (ctrl_start_ab_0_we),
    .wd     (ctrl_start_ab_0_wd),
    .d      (hw2reg.ctrl[0].start_ab.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     ()
  );


  // F[start_ntt_0]: 7:7
  prim_subreg_ext #(
    .DW    (1)
  ) u_ctrl_start_ntt_0 (
    .re     (1'b0),
    .we     (ctrl_start_ntt_0_we),
    .wd     (ctrl_start_ntt_0_wd),
    .d      (hw2reg.ctrl[0].start_ntt.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     ()
  );


  // F[start_pwm_0]: 8:8
  prim_subreg_ext #(
    .DW    (1)
  ) u_ctrl_start_pwm_0 (
    .re     (1'b0),
    .we     (ctrl_start_pwm_0_we),
    .wd     (ctrl_start_pwm_0_wd),
    .d      (hw2reg.ctrl[0].start_pwm.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     ()
  );


  // F[start_intt_0]: 9:9
  prim_subreg_ext #(
    .DW    (1)
  ) u_ctrl_start_intt_0 (
    .re     (1'b0),
    .we     (ctrl_start_intt_0_we),
    .wd     (ctrl_start_intt_0_wd),
    .d      (hw2reg.ctrl[0].start_intt.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     ()
  );



  // R[status]: V(True)

  prim_subreg_ext #(
    .DW    (1)
  ) u_status (
    .re     (status_re),
    .we     (1'b0),
    .wd     ('0),
    .d      (hw2reg.status.d),
    .qre    (),
    .qe     (),
    .q      (),
    .qs     (status_qs)
  );




  logic [3:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[0] = (reg_addr == NTT_INTT_PWM_DIN_OFFSET);
    addr_hit[1] = (reg_addr == NTT_INTT_PWM_DOUT_OFFSET);
    addr_hit[2] = (reg_addr == NTT_INTT_PWM_CTRL_OFFSET);
    addr_hit[3] = (reg_addr == NTT_INTT_PWM_STATUS_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = 1'b0;
    if (addr_hit[0] && reg_we && (NTT_INTT_PWM_PERMIT[0] != (NTT_INTT_PWM_PERMIT[0] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[1] && reg_we && (NTT_INTT_PWM_PERMIT[1] != (NTT_INTT_PWM_PERMIT[1] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[2] && reg_we && (NTT_INTT_PWM_PERMIT[2] != (NTT_INTT_PWM_PERMIT[2] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[3] && reg_we && (NTT_INTT_PWM_PERMIT[3] != (NTT_INTT_PWM_PERMIT[3] & reg_be))) wr_err = 1'b1 ;
  end

  assign din_we = addr_hit[0] & reg_we & ~wr_err;
  assign din_wd = reg_wdata[31:0];

  assign dout_re = addr_hit[1] && reg_re;

  assign ctrl_load_a_f_0_we = addr_hit[2] & reg_we & ~wr_err;
  assign ctrl_load_a_f_0_wd = reg_wdata[0];

  assign ctrl_load_a_i_0_we = addr_hit[2] & reg_we & ~wr_err;
  assign ctrl_load_a_i_0_wd = reg_wdata[1];

  assign ctrl_load_b_f_0_we = addr_hit[2] & reg_we & ~wr_err;
  assign ctrl_load_b_f_0_wd = reg_wdata[2];

  assign ctrl_load_b_i_0_we = addr_hit[2] & reg_we & ~wr_err;
  assign ctrl_load_b_i_0_wd = reg_wdata[3];

  assign ctrl_read_a_0_we = addr_hit[2] & reg_we & ~wr_err;
  assign ctrl_read_a_0_wd = reg_wdata[4];

  assign ctrl_read_b_0_we = addr_hit[2] & reg_we & ~wr_err;
  assign ctrl_read_b_0_wd = reg_wdata[5];

  assign ctrl_start_ab_0_we = addr_hit[2] & reg_we & ~wr_err;
  assign ctrl_start_ab_0_wd = reg_wdata[6];

  assign ctrl_start_ntt_0_we = addr_hit[2] & reg_we & ~wr_err;
  assign ctrl_start_ntt_0_wd = reg_wdata[7];

  assign ctrl_start_pwm_0_we = addr_hit[2] & reg_we & ~wr_err;
  assign ctrl_start_pwm_0_wd = reg_wdata[8];

  assign ctrl_start_intt_0_we = addr_hit[2] & reg_we & ~wr_err;
  assign ctrl_start_intt_0_wd = reg_wdata[9];

  assign status_re = addr_hit[3] && reg_re;

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[31:0] = '0;
      end

      addr_hit[1]: begin
        reg_rdata_next[31:0] = dout_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[0] = '0;
        reg_rdata_next[1] = '0;
        reg_rdata_next[2] = '0;
        reg_rdata_next[3] = '0;
        reg_rdata_next[4] = '0;
        reg_rdata_next[5] = '0;
        reg_rdata_next[6] = '0;
        reg_rdata_next[7] = '0;
        reg_rdata_next[8] = '0;
        reg_rdata_next[9] = '0;
      end

      addr_hit[3]: begin
        reg_rdata_next[0] = status_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // Assertions for Register Interface

  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))


endmodule
