{"Mark Holland": [0, ["Parity Logging Overcoming the Small Write Problem in Redundant Disk Arrays", ["Daniel Stodolsky", "Garth A. Gibson", "Mark Holland"], "https://doi.org/10.1145/165123.165143", 12, "isca", 1993]], "Garth A. Gibson": [0, ["Parity Logging Overcoming the Small Write Problem in Redundant Disk Arrays", ["Daniel Stodolsky", "Garth A. Gibson", "Mark Holland"], "https://doi.org/10.1145/165123.165143", 12, "isca", 1993]], "Anant Agarwal": [0, ["Column-Associative Caches: A Technique for Reducing the Miss Rate of Direct-Mapped Caches", ["Anant Agarwal", "Steven D. Pudar"], "https://doi.org/10.1145/165123.165153", 12, "isca", 1993]], "Rudolf Eigenmann": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Harry A. G. Wijshoff": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Takeshi Horie": [0, ["Improving AP1000 Parallel Computer Performance with Message Communication", ["Takeshi Horie", "Kenichi Hayashi", "Toshiyuki Shimizu", "Hiroaki Ishihata"], "https://doi.org/10.1145/165123.165168", 12, "isca", 1993]], "Timothy J. Stanley": [0, ["Design Tradeoffs for Software-Managed TLBs", ["David Nagle", "Richard Uhlig", "Timothy J. Stanley", "Stuart Sechrest", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/165123.165127", 12, "isca", 1993]], "Jim Hays": [0, ["Architectural Support for Translation Table Management in Large Address Space Machines", ["Jerome C. Huck", "Jim Hays"], "https://doi.org/10.1145/165123.165128", 12, "isca", 1993]], "Michael D. Noakes": [0, ["The J-Machine Multicomputer: An Architectural Evaluation", ["Michael D. Noakes", "Deborah A. Wallach", "William J. Dally"], "https://doi.org/10.1145/165123.165158", 12, "isca", 1993]], "Alan L. Cox": [0, ["Adaptive Cache Coherency for Detecting Migratory Shared Data", ["Alan L. Cox", "Robert J. Fowler"], "https://doi.org/10.1145/165123.165146", 11, "isca", 1993], ["Evaluation of Release Consistent Software Distributed Shared Memory on Emerging Network Technology", ["Sandhya Dwarkadas", "Peter J. Keleher", "Alan L. Cox", "Willy Zwaenepoel"], "https://doi.org/10.1145/165123.165150", 12, "isca", 1993]], "Stephen W. Turner": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "J. Eliot B. Moss": [0, ["Transactional Memory: Architectural Support for Lock-Free Data Structures", ["Maurice Herlihy", "J. Eliot B. Moss"], "https://doi.org/10.1145/165123.165164", 12, "isca", 1993]], "Edward S. Davidson": [0, ["Hierarchical Performance Modeling with MACS: A Case Study of the Convex C-240", ["Eric L. Boyd", "Edward S. Davidson"], "https://doi.org/10.1145/165123.165155", 10, "isca", 1993], ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Steven K. Reinhardt": [0, ["Mechanisms for Cooperative Shared Memory", ["David A. Wood", "Satish Chandra", "Babak Falsafi", "Mark D. Hill", "James R. Larus", "Alvin R. Lebeck", "James C. Lewis", "Shubhendu S. Mukherjee", "Subbarao Palacharla", "Steven K. Reinhardt"], "https://doi.org/10.1145/165123.165151", 12, "isca", 1993]], "David A. Padua": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "John T. Andrews": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Tse-Yu Yeh": [0, ["A Comparison of Dynamic Branch Predictors that Use Two Levels of Branch History", ["Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1145/165123.165161", 10, "isca", 1993]], "Paul Messina": [0, ["Architectural Requirements of Parallel Scientific Applications with Explicit Communication", ["Robert Cypher", "Alex Ho", "Smaragda Konstantinidou", "Paul Messina"], "https://doi.org/10.1145/165123.165124", 12, "isca", 1993]], "Jonas Skeppstedt": [0, ["The Detection and Elimination of Useless Misses in Multiprocessors", ["Michel Dubois", "Jonas Skeppstedt", "Livio Ricciulli", "Krishnan Ramamurthy", "Per Stenstrom"], "https://doi.org/10.1145/165123.165145", 10, "isca", 1993]], "Wen-mei W. Hwu": [0, ["Register Connection: A New Approach to Adding Registers into Instruction Set Architectures", ["Tokuzo Kiyohara", "Scott A. Mahlke", "William Y. Chen", "Roger A. Bringmann", "Richard E. Hank", "Sadun Anik", "Wen-mei W. Hwu"], "https://doi.org/10.1145/165123.165160", 10, "isca", 1993]], "James E. Smith": [0, ["Performance of Cached DRAM Organizations in Vector Supercomputers", ["Wei-Chung Hsu", "James E. Smith"], "https://doi.org/10.1145/165123.165170", 10, "isca", 1993]], "Shivakumar Venkataraman": [0, ["The TickerTAIP Parallel RAID Architecture", ["Pei Cao", "Swee Boon Lim", "Shivakumar Venkataraman", "John Wilkes"], "https://doi.org/10.1145/165123.165130", 12, "isca", 1993]], "Luiz Andre Barroso": [0, ["The Performance of Cache-Coherent Ring-based Multiprocessors", ["Luiz Andre Barroso", "Michel Dubois"], "https://doi.org/10.1145/165123.165162", 10, "isca", 1993]], "John Wilkes": [0, ["The TickerTAIP Parallel RAID Architecture", ["Pei Cao", "Swee Boon Lim", "Shivakumar Venkataraman", "John Wilkes"], "https://doi.org/10.1145/165123.165130", 12, "isca", 1993]], "Daniel Stodolsky": [0, ["Parity Logging Overcoming the Small Write Problem in Redundant Disk Arrays", ["Daniel Stodolsky", "Garth A. Gibson", "Mark Holland"], "https://doi.org/10.1145/165123.165143", 12, "isca", 1993]], "Andre Seznec": [0, ["A Case for Two-Way Skewed-Associative Caches", ["Andre Seznec"], "https://doi.org/10.1145/165123.165152", 10, "isca", 1993], ["Odd Memory Systems May be Quite Interesting", ["Andre Seznec", "Jacques Lenfant"], "https://doi.org/10.1145/165123.165175", 10, "isca", 1993]], "William E. Weihl": [0, ["Register Relocation: Flexible Contexts for Multithreading", ["Carl A. Waldspurger", "William E. Weihl"], "https://doi.org/10.1145/165123.165148", 11, "isca", 1993]], "Alex Ho": [0, ["Architectural Requirements of Parallel Scientific Applications with Explicit Communication", ["Robert Cypher", "Alex Ho", "Smaragda Konstantinidou", "Paul Messina"], "https://doi.org/10.1145/165123.165124", 12, "isca", 1993]], "Jacques Lenfant": [0, ["Odd Memory Systems May be Quite Interesting", ["Andre Seznec", "Jacques Lenfant"], "https://doi.org/10.1145/165123.165175", 10, "isca", 1993]], "Ellen Spertus": [0, ["Evaluation of Mechanisms for Fine-Grained Parallel Programs in the J-Machine and the CM-5", ["Ellen Spertus", "Seth Copen Goldstein", "Klaus E. Schauser", "Thorsten von Eicken", "David E. Culler", "William J. Dally"], "https://doi.org/10.1145/165123.165165", 12, "isca", 1993]], "T. Murphy": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Peter J. Keleher": [0, ["Evaluation of Release Consistent Software Distributed Shared Memory on Emerging Network Technology", ["Sandhya Dwarkadas", "Peter J. Keleher", "Alan L. Cox", "Willy Zwaenepoel"], "https://doi.org/10.1145/165123.165150", 12, "isca", 1993]], "Livio Ricciulli": [0, ["The Detection and Elimination of Useless Misses in Multiprocessors", ["Michel Dubois", "Jonas Skeppstedt", "Livio Ricciulli", "Krishnan Ramamurthy", "Per Stenstrom"], "https://doi.org/10.1145/165123.165145", 10, "isca", 1993]], "Trevor N. Mudge": [0, ["Design Tradeoffs for Software-Managed TLBs", ["David Nagle", "Richard Uhlig", "Timothy J. Stanley", "Stuart Sechrest", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/165123.165127", 12, "isca", 1993]], "Richard E. Hank": [0, ["Register Connection: A New Approach to Adding Registers into Instruction Set Architectures", ["Tokuzo Kiyohara", "Scott A. Mahlke", "William Y. Chen", "Roger A. Bringmann", "Richard E. Hank", "Sadun Anik", "Wen-mei W. Hwu"], "https://doi.org/10.1145/165123.165160", 10, "isca", 1993]], "Maurice Herlihy": [0, ["Transactional Memory: Architectural Support for Lock-Free Data Structures", ["Maurice Herlihy", "J. Eliot B. Moss"], "https://doi.org/10.1145/165123.165164", 12, "isca", 1993]], "Tokuzo Kiyohara": [0, ["Register Connection: A New Approach to Adding Registers into Instruction Set Architectures", ["Tokuzo Kiyohara", "Scott A. Mahlke", "William Y. Chen", "Roger A. Bringmann", "Richard E. Hank", "Sadun Anik", "Wen-mei W. Hwu"], "https://doi.org/10.1145/165123.165160", 10, "isca", 1993]], "Jeff Konicek": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "U. M. Yang": [0.5, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Babak Falsafi": [0, ["Mechanisms for Cooperative Shared Memory", ["David A. Wood", "Satish Chandra", "Babak Falsafi", "Mark D. Hill", "James R. Larus", "Alvin R. Lebeck", "James C. Lewis", "Shubhendu S. Mukherjee", "Subbarao Palacharla", "Steven K. Reinhardt"], "https://doi.org/10.1145/165123.165151", 12, "isca", 1993]], "James R. Larus": [0, ["Mechanisms for Cooperative Shared Memory", ["David A. Wood", "Satish Chandra", "Babak Falsafi", "Mark D. Hill", "James R. Larus", "Alvin R. Lebeck", "James C. Lewis", "Shubhendu S. Mukherjee", "Subbarao Palacharla", "Steven K. Reinhardt"], "https://doi.org/10.1145/165123.165151", 12, "isca", 1993]], "Anoop Gupta": [0, ["Working Sets, Cache Sizes, and Node Granularity Issues for Large-Scale Multiprocessors", ["Edward Rothberg", "Jaswinder Pal Singh", "Anoop Gupta"], "https://doi.org/10.1145/165123.165126", 12, "isca", 1993]], "Hidehiko Tanaka": [0, ["Multiple Threads in Cyclic Register Windows", ["Yasuo Hidaka", "Hanpei Koike", "Hidehiko Tanaka"], "https://doi.org/10.1145/165123.165149", 12, "isca", 1993]], "Swee Boon Lim": [0.9544169753789902, ["The TickerTAIP Parallel RAID Architecture", ["Pei Cao", "Swee Boon Lim", "Shivakumar Venkataraman", "John Wilkes"], "https://doi.org/10.1145/165123.165130", 12, "isca", 1993]], "Deborah A. Wallach": [0, ["The J-Machine Multicomputer: An Architectural Evaluation", ["Michael D. Noakes", "Deborah A. Wallach", "William J. Dally"], "https://doi.org/10.1145/165123.165158", 12, "isca", 1993]], "Hanpei Koike": [0, ["Multiple Threads in Cyclic Register Windows", ["Yasuo Hidaka", "Hanpei Koike", "Hidehiko Tanaka"], "https://doi.org/10.1145/165123.165149", 12, "isca", 1993]], "David A. Wood": [0, ["Mechanisms for Cooperative Shared Memory", ["David A. Wood", "Satish Chandra", "Babak Falsafi", "Mark D. Hill", "James R. Larus", "Alvin R. Lebeck", "James C. Lewis", "Shubhendu S. Mukherjee", "Subbarao Palacharla", "Steven K. Reinhardt"], "https://doi.org/10.1145/165123.165151", 12, "isca", 1993]], "David Nagle": [0, ["Design Tradeoffs for Software-Managed TLBs", ["David Nagle", "Richard Uhlig", "Timothy J. Stanley", "Stuart Sechrest", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/165123.165127", 12, "isca", 1993]], "Smaragda Konstantinidou": [0, ["Architectural Requirements of Parallel Scientific Applications with Explicit Communication", ["Robert Cypher", "Alex Ho", "Smaragda Konstantinidou", "Paul Messina"], "https://doi.org/10.1145/165123.165124", 12, "isca", 1993]], "Klaus E. Schauser": [0, ["Evaluation of Mechanisms for Fine-Grained Parallel Programs in the J-Machine and the CM-5", ["Ellen Spertus", "Seth Copen Goldstein", "Klaus E. Schauser", "Thorsten von Eicken", "David E. Culler", "William J. Dally"], "https://doi.org/10.1145/165123.165165", 12, "isca", 1993]], "William Y. Chen": [0, ["Register Connection: A New Approach to Adding Registers into Instruction Set Architectures", ["Tokuzo Kiyohara", "Scott A. Mahlke", "William Y. Chen", "Roger A. Bringmann", "Richard E. Hank", "Sadun Anik", "Wen-mei W. Hwu"], "https://doi.org/10.1145/165123.165160", 10, "isca", 1993]], "Sadun Anik": [0, ["Register Connection: A New Approach to Adding Registers into Instruction Set Architectures", ["Tokuzo Kiyohara", "Scott A. Mahlke", "William Y. Chen", "Roger A. Bringmann", "Richard E. Hank", "Sadun Anik", "Wen-mei W. Hwu"], "https://doi.org/10.1145/165123.165160", 10, "isca", 1993]], "Sandhya Dwarkadas": [0, ["Evaluation of Release Consistent Software Distributed Shared Memory on Emerging Network Technology", ["Sandhya Dwarkadas", "Peter J. Keleher", "Alan L. Cox", "Willy Zwaenepoel"], "https://doi.org/10.1145/165123.165150", 12, "isca", 1993]], "Mats Brorsson": [0, ["An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing", ["Per Stenstrom", "Mats Brorsson", "Lars Sandberg"], "https://doi.org/10.1145/165123.165147", 10, "isca", 1993]], "Pen-Chung Yew": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Duncan H. Lawrie": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Q. S. Gao": [0, ["The Chinese Remainder Theorem and the Prime Memory System", ["Q. S. Gao"], "https://doi.org/10.1145/165123.165172", 4, "isca", 1993]], "Seth Copen Goldstein": [0, ["Evaluation of Mechanisms for Fine-Grained Parallel Programs in the J-Machine and the CM-5", ["Ellen Spertus", "Seth Copen Goldstein", "Klaus E. Schauser", "Thorsten von Eicken", "David E. Culler", "William J. Dally"], "https://doi.org/10.1145/165123.165165", 12, "isca", 1993]], "Scott A. Mahlke": [0, ["Register Connection: A New Approach to Adding Registers into Instruction Set Architectures", ["Tokuzo Kiyohara", "Scott A. Mahlke", "William Y. Chen", "Roger A. Bringmann", "Richard E. Hank", "Sadun Anik", "Wen-mei W. Hwu"], "https://doi.org/10.1145/165123.165160", 10, "isca", 1993]], "Greg Jaxon": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Willy Zwaenepoel": [0, ["Evaluation of Release Consistent Software Distributed Shared Memory on Emerging Network Technology", ["Sandhya Dwarkadas", "Peter J. Keleher", "Alan L. Cox", "Willy Zwaenepoel"], "https://doi.org/10.1145/165123.165150", 12, "isca", 1993]], "Jim Cortney": [0, ["The Architecture of a Fault-Tolerant Cached RAID Controller", ["Jai Menon", "Jim Cortney"], "https://doi.org/10.1145/165123.165144", 11, "isca", 1993]], "David J. Kuck": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Pei Cao": [0, ["The TickerTAIP Parallel RAID Architecture", ["Pei Cao", "Swee Boon Lim", "Shivakumar Venkataraman", "John Wilkes"], "https://doi.org/10.1145/165123.165130", 12, "isca", 1993]], "Alvin R. Lebeck": [0, ["Mechanisms for Cooperative Shared Memory", ["David A. Wood", "Satish Chandra", "Babak Falsafi", "Mark D. Hill", "James R. Larus", "Alvin R. Lebeck", "James C. Lewis", "Shubhendu S. Mukherjee", "Subbarao Palacharla", "Steven K. Reinhardt"], "https://doi.org/10.1145/165123.165151", 12, "isca", 1993]], "Kyle A. Gallivan": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Mark D. Hill": [0, ["Mechanisms for Cooperative Shared Memory", ["David A. Wood", "Satish Chandra", "Babak Falsafi", "Mark D. Hill", "James R. Larus", "Alvin R. Lebeck", "James C. Lewis", "Shubhendu S. Mukherjee", "Subbarao Palacharla", "Steven K. Reinhardt"], "https://doi.org/10.1145/165123.165151", 12, "isca", 1993]], "Stuart Sechrest": [0, ["Design Tradeoffs for Software-Managed TLBs", ["David Nagle", "Richard Uhlig", "Timothy J. Stanley", "Stuart Sechrest", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/165123.165127", 12, "isca", 1993]], "Rajendra V. Boppana": [0, ["A Comparison of Adaptive Wormhole Routing Algorithms", ["Rajendra V. Boppana", "Suresh Chalasani"], "https://doi.org/10.1145/165123.165177", 10, "isca", 1993]], "Robert Cypher": [0, ["Architectural Requirements of Parallel Scientific Applications with Explicit Communication", ["Robert Cypher", "Alex Ho", "Smaragda Konstantinidou", "Paul Messina"], "https://doi.org/10.1145/165123.165124", 12, "isca", 1993]], "Jerome C. Huck": [0, ["Architectural Support for Translation Table Management in Large Address Space Machines", ["Jerome C. Huck", "Jim Hays"], "https://doi.org/10.1145/165123.165128", 12, "isca", 1993]], "Norman P. Jouppi": [0, ["Cache Write Policies and Performance", ["Norman P. Jouppi"], "https://doi.org/10.1145/165123.165154", 11, "isca", 1993]], "Suresh Chalasani": [0, ["A Comparison of Adaptive Wormhole Routing Algorithms", ["Rajendra V. Boppana", "Suresh Chalasani"], "https://doi.org/10.1145/165123.165177", 10, "isca", 1993]], "Zhiyuan Li": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Chuan-Qi Zhu": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Jaswinder Pal Singh": [0, ["Working Sets, Cache Sizes, and Node Granularity Issues for Large-Scale Multiprocessors", ["Edward Rothberg", "Jaswinder Pal Singh", "Anoop Gupta"], "https://doi.org/10.1145/165123.165126", 12, "isca", 1993]], "Subbarao Palacharla": [0, ["Mechanisms for Cooperative Shared Memory", ["David A. Wood", "Satish Chandra", "Babak Falsafi", "Mark D. Hill", "James R. Larus", "Alvin R. Lebeck", "James C. Lewis", "Shubhendu S. Mukherjee", "Subbarao Palacharla", "Steven K. Reinhardt"], "https://doi.org/10.1145/165123.165151", 12, "isca", 1993]], "William Jalby": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "William J. Dally": [0, ["The J-Machine Multicomputer: An Architectural Evaluation", ["Michael D. Noakes", "Deborah A. Wallach", "William J. Dally"], "https://doi.org/10.1145/165123.165158", 12, "isca", 1993], ["Evaluation of Mechanisms for Fine-Grained Parallel Programs in the J-Machine and the CM-5", ["Ellen Spertus", "Seth Copen Goldstein", "Klaus E. Schauser", "Thorsten von Eicken", "David E. Culler", "William J. Dally"], "https://doi.org/10.1145/165123.165165", 12, "isca", 1993]], "Kenichi Hayashi": [0, ["Improving AP1000 Parallel Computer Performance with Message Communication", ["Takeshi Horie", "Kenichi Hayashi", "Toshiyuki Shimizu", "Hiroaki Ishihata"], "https://doi.org/10.1145/165123.165168", 12, "isca", 1993]], "Richard Uhlig": [0, ["Design Tradeoffs for Software-Managed TLBs", ["David Nagle", "Richard Uhlig", "Timothy J. Stanley", "Stuart Sechrest", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/165123.165127", 12, "isca", 1993]], "Randall Bramley": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "William C. Athas": [0, ["16-Bit vs. 32-Bit Instructions for Pipelined Microprocessors", ["John Bunda", "Donald S. Fussell", "Roy M. Jenevein", "William C. Athas"], "https://doi.org/10.1145/165123.165159", 10, "isca", 1993]], "Shubhendu S. Mukherjee": [0, ["Mechanisms for Cooperative Shared Memory", ["David A. Wood", "Satish Chandra", "Babak Falsafi", "Mark D. Hill", "James R. Larus", "Alvin R. Lebeck", "James C. Lewis", "Shubhendu S. Mukherjee", "Subbarao Palacharla", "Steven K. Reinhardt"], "https://doi.org/10.1145/165123.165151", 12, "isca", 1993]], "Ahmed H. Sameh": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Richard B. Brown": [0, ["Design Tradeoffs for Software-Managed TLBs", ["David Nagle", "Richard Uhlig", "Timothy J. Stanley", "Stuart Sechrest", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/165123.165127", 12, "isca", 1993]], "Yale N. Patt": [0, ["A Comparison of Dynamic Branch Predictors that Use Two Levels of Branch History", ["Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1145/165123.165161", 10, "isca", 1993]], "James C. Lewis": [0, ["Mechanisms for Cooperative Shared Memory", ["David A. Wood", "Satish Chandra", "Babak Falsafi", "Mark D. Hill", "James R. Larus", "Alvin R. Lebeck", "James C. Lewis", "Shubhendu S. Mukherjee", "Subbarao Palacharla", "Steven K. Reinhardt"], "https://doi.org/10.1145/165123.165151", 12, "isca", 1993]], "Yasuo Hidaka": [0, ["Multiple Threads in Cyclic Register Windows", ["Yasuo Hidaka", "Hanpei Koike", "Hidehiko Tanaka"], "https://doi.org/10.1145/165123.165149", 12, "isca", 1993]], "Edward Rothberg": [0, ["Working Sets, Cache Sizes, and Node Granularity Issues for Large-Scale Multiprocessors", ["Edward Rothberg", "Jaswinder Pal Singh", "Anoop Gupta"], "https://doi.org/10.1145/165123.165126", 12, "isca", 1993]], "Per Stenstrom": [0, ["The Detection and Elimination of Useless Misses in Multiprocessors", ["Michel Dubois", "Jonas Skeppstedt", "Livio Ricciulli", "Krishnan Ramamurthy", "Per Stenstrom"], "https://doi.org/10.1145/165123.165145", 10, "isca", 1993], ["An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing", ["Per Stenstrom", "Mats Brorsson", "Lars Sandberg"], "https://doi.org/10.1145/165123.165147", 10, "isca", 1993]], "Susan J. Eggers": [0, ["Limitations of Cache Prefetching on a Bus-Based Multiprocessor", ["Dean M. Tullsen", "Susan J. Eggers"], "https://doi.org/10.1145/165123.165163", 11, "isca", 1993]], "Toshiyuki Shimizu": [0, ["Improving AP1000 Parallel Computer Performance with Message Communication", ["Takeshi Horie", "Kenichi Hayashi", "Toshiyuki Shimizu", "Hiroaki Ishihata"], "https://doi.org/10.1145/165123.165168", 12, "isca", 1993]], "Eric L. Boyd": [0, ["Hierarchical Performance Modeling with MACS: A Case Study of the Convex C-240", ["Eric L. Boyd", "Edward S. Davidson"], "https://doi.org/10.1145/165123.165155", 10, "isca", 1993]], "Dean M. Tullsen": [0, ["Limitations of Cache Prefetching on a Bus-Based Multiprocessor", ["Dean M. Tullsen", "Susan J. Eggers"], "https://doi.org/10.1145/165123.165163", 11, "isca", 1993]], "Roy M. Jenevein": [0, ["16-Bit vs. 32-Bit Instructions for Pipelined Microprocessors", ["John Bunda", "Donald S. Fussell", "Roy M. Jenevein", "William C. Athas"], "https://doi.org/10.1145/165123.165159", 10, "isca", 1993]], "Carl A. Waldspurger": [0, ["Register Relocation: Flexible Contexts for Multithreading", ["Carl A. Waldspurger", "William E. Weihl"], "https://doi.org/10.1145/165123.165148", 11, "isca", 1993]], "Satish Chandra": [0, ["Mechanisms for Cooperative Shared Memory", ["David A. Wood", "Satish Chandra", "Babak Falsafi", "Mark D. Hill", "James R. Larus", "Alvin R. Lebeck", "James C. Lewis", "Shubhendu S. Mukherjee", "Subbarao Palacharla", "Steven K. Reinhardt"], "https://doi.org/10.1145/165123.165151", 12, "isca", 1993]], "Perry A. Emrath": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Jai Menon": [0, ["The Architecture of a Fault-Tolerant Cached RAID Controller", ["Jai Menon", "Jim Cortney"], "https://doi.org/10.1145/165123.165144", 11, "isca", 1993]], "David E. Culler": [0, ["Evaluation of Mechanisms for Fine-Grained Parallel Programs in the J-Machine and the CM-5", ["Ellen Spertus", "Seth Copen Goldstein", "Klaus E. Schauser", "Thorsten von Eicken", "David E. Culler", "William J. Dally"], "https://doi.org/10.1145/165123.165165", 12, "isca", 1993]], "Jay Hoeflinger": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Michel Dubois": [0, ["The Detection and Elimination of Useless Misses in Multiprocessors", ["Michel Dubois", "Jonas Skeppstedt", "Livio Ricciulli", "Krishnan Ramamurthy", "Per Stenstrom"], "https://doi.org/10.1145/165123.165145", 10, "isca", 1993], ["The Performance of Cache-Coherent Ring-based Multiprocessors", ["Luiz Andre Barroso", "Michel Dubois"], "https://doi.org/10.1145/165123.165162", 10, "isca", 1993]], "Roger A. Bringmann": [0, ["Register Connection: A New Approach to Adding Registers into Instruction Set Architectures", ["Tokuzo Kiyohara", "Scott A. Mahlke", "William Y. Chen", "Roger A. Bringmann", "Richard E. Hank", "Sadun Anik", "Wen-mei W. Hwu"], "https://doi.org/10.1145/165123.165160", 10, "isca", 1993]], "Hiroaki Ishihata": [0, ["Improving AP1000 Parallel Computer Performance with Message Communication", ["Takeshi Horie", "Kenichi Hayashi", "Toshiyuki Shimizu", "Hiroaki Ishihata"], "https://doi.org/10.1145/165123.165168", 12, "isca", 1993]], "Donald S. Fussell": [0, ["16-Bit vs. 32-Bit Instructions for Pipelined Microprocessors", ["John Bunda", "Donald S. Fussell", "Roy M. Jenevein", "William C. Athas"], "https://doi.org/10.1145/165123.165159", 10, "isca", 1993]], "Thorsten von Eicken": [0, ["Evaluation of Mechanisms for Fine-Grained Parallel Programs in the J-Machine and the CM-5", ["Ellen Spertus", "Seth Copen Goldstein", "Klaus E. Schauser", "Thorsten von Eicken", "David E. Culler", "William J. Dally"], "https://doi.org/10.1145/165123.165165", 12, "isca", 1993]], "Steven D. Pudar": [0, ["Column-Associative Caches: A Technique for Reducing the Miss Rate of Direct-Mapped Caches", ["Anant Agarwal", "Steven D. Pudar"], "https://doi.org/10.1145/165123.165153", 12, "isca", 1993]], "John Bunda": [0, ["16-Bit vs. 32-Bit Instructions for Pipelined Microprocessors", ["John Bunda", "Donald S. Fussell", "Roy M. Jenevein", "William C. Athas"], "https://doi.org/10.1145/165123.165159", 10, "isca", 1993]], "Wei-Chung Hsu": [0, ["Performance of Cached DRAM Organizations in Vector Supercomputers", ["Wei-Chung Hsu", "James E. Smith"], "https://doi.org/10.1145/165123.165170", 10, "isca", 1993]], "Robert J. Fowler": [0, ["Adaptive Cache Coherency for Detecting Migratory Shared Data", ["Alan L. Cox", "Robert J. Fowler"], "https://doi.org/10.1145/165123.165146", 11, "isca", 1993]], "Alexander V. Veidenbaum": [0, ["The Cedar System and an Initial Performance Study", ["David J. Kuck", "Edward S. Davidson", "Duncan H. Lawrie", "Ahmed H. Sameh", "Chuan-Qi Zhu", "Alexander V. Veidenbaum", "Jeff Konicek", "Pen-Chung Yew", "Kyle A. Gallivan", "William Jalby", "Harry A. G. Wijshoff", "Randall Bramley", "U. M. Yang", "Perry A. Emrath", "David A. Padua", "Rudolf Eigenmann", "Jay Hoeflinger", "Greg Jaxon", "Zhiyuan Li", "T. Murphy", "John T. Andrews", "Stephen W. Turner"], "https://doi.org/10.1145/165123.165157", 11, "isca", 1993]], "Krishnan Ramamurthy": [0, ["The Detection and Elimination of Useless Misses in Multiprocessors", ["Michel Dubois", "Jonas Skeppstedt", "Livio Ricciulli", "Krishnan Ramamurthy", "Per Stenstrom"], "https://doi.org/10.1145/165123.165145", 10, "isca", 1993]], "Lars Sandberg": [0, ["An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing", ["Per Stenstrom", "Mats Brorsson", "Lars Sandberg"], "https://doi.org/10.1145/165123.165147", 10, "isca", 1993]]}