Loading initial RAM contents
waitreq = x
waitreq = x
waitreq = x
waitreq = x
waitreq = 0
!!REGISTER RESET
waitreq = 0
waitreq = 1
---FETCH---
Fetching instruction at bfc00000. Branch status is:0
addr is 3217031168
temp addr is    x,          x,          x,          x
memory is xx, xx, xx, xx
---FETCH---
Fetching instruction at bfc00000. Branch status is:0
waitreq = 0
waitreq = 0
---DECODE---
Read:0Write:0
Fetched instruction is xxxxxxxx. Accessing registers  x,  x
---EXEC---
waitreq = 0
TB : CPU asserted read and write at the same time.
waitreq = 0
---MEMORY---
---WRITEBACK---
waitreq = 0
waitreq = 0
addr is 3217031172
temp addr is 2044,       2045,       2046,       2047
memory is 00, 00, 00, 00
---FETCH---
Fetching instruction at bfc00004. Branch status is:0
---DECODE---
Read:0Write:0
Fetched instruction is 00000000. Accessing registers  0,  0
waitreq = 0
waitreq = 0
---EXEC---
---MEMORY---
waitreq = 0
waitreq = 0
---WRITEBACK---
---FETCH---
Fetching instruction at bfc00008. Branch status is:0
waitreq = 1
addr is 3217031176
temp addr is    0,          1,          2,          3
memory is 09, 10, 80, 01
waitreq = 0
---FETCH---
Fetching instruction at bfc00008. Branch status is:0
---DECODE---
Read:0Write:0
Fetched instruction is 01801009. Accessing registers  8, 16
waitreq = 0
waitreq = 0
---EXEC---
---MEMORY---
waitreq = 0
waitreq = 0
---WRITEBACK---
!! REG  2 is being written with data bfc00010
---FETCH---
Fetching instruction at bfc0000c. Branch status is:2
waitreq = 0
addr is 3217031180
temp addr is    4,          5,          6,          7
memory is 04, 00, 42, 24
waitreq = 0
---DECODE---
Read:0Write:0
Fetched instruction is 24420004. Accessing registers  0,  0
---EXEC---
waitreq = 0
waitreq = 0
---MEMORY---
---WRITEBACK---
waitreq = 0
waitreq = 1
---FETCH---
Fetching instruction at 00000000. Branch status is:0
!! REG  2 is being written with data bfc00014
waitreq = 0
register_v0=bfc00014
active=0
test/mips_cpu_bus_tb.v:82: $finish called at 640 (1s)
