#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n4043.Q[0] (.latch clocked by pclk)
Endpoint  : out:n441.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4043.clk[0] (.latch)                                            1.014     1.014
n4043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4044.in[1] (.names)                                             1.014     2.070
n4044.out[0] (.names)                                            0.261     2.331
n4045.in[0] (.names)                                             1.014     3.344
n4045.out[0] (.names)                                            0.261     3.605
n4050.in[0] (.names)                                             1.014     4.619
n4050.out[0] (.names)                                            0.261     4.880
n4055.in[2] (.names)                                             1.014     5.894
n4055.out[0] (.names)                                            0.261     6.155
n4041.in[1] (.names)                                             1.014     7.169
n4041.out[0] (.names)                                            0.261     7.430
n3962.in[0] (.names)                                             1.014     8.444
n3962.out[0] (.names)                                            0.261     8.705
n3790.in[0] (.names)                                             1.014     9.719
n3790.out[0] (.names)                                            0.261     9.980
n4158.in[0] (.names)                                             1.014    10.993
n4158.out[0] (.names)                                            0.261    11.254
n3976.in[0] (.names)                                             1.014    12.268
n3976.out[0] (.names)                                            0.261    12.529
n4160.in[1] (.names)                                             1.014    13.543
n4160.out[0] (.names)                                            0.261    13.804
n4161.in[0] (.names)                                             1.014    14.818
n4161.out[0] (.names)                                            0.261    15.079
n4173.in[1] (.names)                                             1.014    16.093
n4173.out[0] (.names)                                            0.261    16.354
n4174.in[0] (.names)                                             1.014    17.367
n4174.out[0] (.names)                                            0.261    17.628
n4175.in[0] (.names)                                             1.014    18.642
n4175.out[0] (.names)                                            0.261    18.903
n4180.in[2] (.names)                                             1.014    19.917
n4180.out[0] (.names)                                            0.261    20.178
n4181.in[0] (.names)                                             1.014    21.192
n4181.out[0] (.names)                                            0.261    21.453
n4176.in[0] (.names)                                             1.014    22.467
n4176.out[0] (.names)                                            0.261    22.728
n4177.in[0] (.names)                                             1.014    23.742
n4177.out[0] (.names)                                            0.261    24.003
n4195.in[1] (.names)                                             1.014    25.016
n4195.out[0] (.names)                                            0.261    25.277
n4545.in[1] (.names)                                             1.014    26.291
n4545.out[0] (.names)                                            0.261    26.552
n4546.in[0] (.names)                                             1.014    27.566
n4546.out[0] (.names)                                            0.261    27.827
n4548.in[1] (.names)                                             1.014    28.841
n4548.out[0] (.names)                                            0.261    29.102
n4550.in[0] (.names)                                             1.014    30.116
n4550.out[0] (.names)                                            0.261    30.377
n4558.in[0] (.names)                                             1.014    31.390
n4558.out[0] (.names)                                            0.261    31.651
n4559.in[1] (.names)                                             1.014    32.665
n4559.out[0] (.names)                                            0.261    32.926
n4568.in[3] (.names)                                             1.014    33.940
n4568.out[0] (.names)                                            0.261    34.201
n4569.in[0] (.names)                                             1.014    35.215
n4569.out[0] (.names)                                            0.261    35.476
n4570.in[1] (.names)                                             1.014    36.490
n4570.out[0] (.names)                                            0.261    36.751
n4571.in[3] (.names)                                             1.014    37.765
n4571.out[0] (.names)                                            0.261    38.026
n4434.in[1] (.names)                                             1.014    39.039
n4434.out[0] (.names)                                            0.261    39.300
n4779.in[3] (.names)                                             1.014    40.314
n4779.out[0] (.names)                                            0.261    40.575
n4780.in[0] (.names)                                             1.014    41.589
n4780.out[0] (.names)                                            0.261    41.850
n4786.in[2] (.names)                                             1.014    42.864
n4786.out[0] (.names)                                            0.261    43.125
n4795.in[3] (.names)                                             1.014    44.139
n4795.out[0] (.names)                                            0.261    44.400
n4796.in[0] (.names)                                             1.014    45.413
n4796.out[0] (.names)                                            0.261    45.674
n4798.in[1] (.names)                                             1.014    46.688
n4798.out[0] (.names)                                            0.261    46.949
n4799.in[0] (.names)                                             1.014    47.963
n4799.out[0] (.names)                                            0.261    48.224
n609.in[0] (.names)                                              1.014    49.238
n609.out[0] (.names)                                             0.261    49.499
n4801.in[0] (.names)                                             1.014    50.513
n4801.out[0] (.names)                                            0.261    50.774
n441.in[0] (.names)                                              1.014    51.787
n441.out[0] (.names)                                             0.261    52.048
out:n441.outpad[0] (.output)                                     1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n4338.Q[0] (.latch clocked by pclk)
Endpoint  : n1174.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4338.clk[0] (.latch)                                            1.014     1.014
n4338.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4339.in[0] (.names)                                             1.014     2.070
n4339.out[0] (.names)                                            0.261     2.331
n4340.in[0] (.names)                                             1.014     3.344
n4340.out[0] (.names)                                            0.261     3.605
n4345.in[0] (.names)                                             1.014     4.619
n4345.out[0] (.names)                                            0.261     4.880
n4341.in[1] (.names)                                             1.014     5.894
n4341.out[0] (.names)                                            0.261     6.155
n4254.in[1] (.names)                                             1.014     7.169
n4254.out[0] (.names)                                            0.261     7.430
n4348.in[0] (.names)                                             1.014     8.444
n4348.out[0] (.names)                                            0.261     8.705
n4357.in[3] (.names)                                             1.014     9.719
n4357.out[0] (.names)                                            0.261     9.980
n4358.in[1] (.names)                                             1.014    10.993
n4358.out[0] (.names)                                            0.261    11.254
n4359.in[0] (.names)                                             1.014    12.268
n4359.out[0] (.names)                                            0.261    12.529
n4360.in[2] (.names)                                             1.014    13.543
n4360.out[0] (.names)                                            0.261    13.804
n4361.in[1] (.names)                                             1.014    14.818
n4361.out[0] (.names)                                            0.261    15.079
n4362.in[0] (.names)                                             1.014    16.093
n4362.out[0] (.names)                                            0.261    16.354
n4363.in[0] (.names)                                             1.014    17.367
n4363.out[0] (.names)                                            0.261    17.628
n3969.in[0] (.names)                                             1.014    18.642
n3969.out[0] (.names)                                            0.261    18.903
n4364.in[0] (.names)                                             1.014    19.917
n4364.out[0] (.names)                                            0.261    20.178
n4140.in[0] (.names)                                             1.014    21.192
n4140.out[0] (.names)                                            0.261    21.453
n4141.in[0] (.names)                                             1.014    22.467
n4141.out[0] (.names)                                            0.261    22.728
n3727.in[0] (.names)                                             1.014    23.742
n3727.out[0] (.names)                                            0.261    24.003
n4048.in[0] (.names)                                             1.014    25.016
n4048.out[0] (.names)                                            0.261    25.277
n3995.in[0] (.names)                                             1.014    26.291
n3995.out[0] (.names)                                            0.261    26.552
n4049.in[0] (.names)                                             1.014    27.566
n4049.out[0] (.names)                                            0.261    27.827
n4042.in[1] (.names)                                             1.014    28.841
n4042.out[0] (.names)                                            0.261    29.102
n3999.in[0] (.names)                                             1.014    30.116
n3999.out[0] (.names)                                            0.261    30.377
n4000.in[0] (.names)                                             1.014    31.390
n4000.out[0] (.names)                                            0.261    31.651
n4001.in[1] (.names)                                             1.014    32.665
n4001.out[0] (.names)                                            0.261    32.926
n4004.in[1] (.names)                                             1.014    33.940
n4004.out[0] (.names)                                            0.261    34.201
n4036.in[2] (.names)                                             1.014    35.215
n4036.out[0] (.names)                                            0.261    35.476
n4037.in[0] (.names)                                             1.014    36.490
n4037.out[0] (.names)                                            0.261    36.751
n4038.in[0] (.names)                                             1.014    37.765
n4038.out[0] (.names)                                            0.261    38.026
n4067.in[1] (.names)                                             1.014    39.039
n4067.out[0] (.names)                                            0.261    39.300
n4068.in[1] (.names)                                             1.014    40.314
n4068.out[0] (.names)                                            0.261    40.575
n4069.in[0] (.names)                                             1.014    41.589
n4069.out[0] (.names)                                            0.261    41.850
n4070.in[0] (.names)                                             1.014    42.864
n4070.out[0] (.names)                                            0.261    43.125
n4072.in[1] (.names)                                             1.014    44.139
n4072.out[0] (.names)                                            0.261    44.400
n4073.in[1] (.names)                                             1.014    45.413
n4073.out[0] (.names)                                            0.261    45.674
n4074.in[0] (.names)                                             1.014    46.688
n4074.out[0] (.names)                                            0.261    46.949
n4075.in[0] (.names)                                             1.014    47.963
n4075.out[0] (.names)                                            0.261    48.224
n4077.in[3] (.names)                                             1.014    49.238
n4077.out[0] (.names)                                            0.261    49.499
n4078.in[0] (.names)                                             1.014    50.513
n4078.out[0] (.names)                                            0.261    50.774
n3721.in[0] (.names)                                             1.014    51.787
n3721.out[0] (.names)                                            0.261    52.048
n1174.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1174.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n5731.Q[0] (.latch clocked by pclk)
Endpoint  : n5577.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5731.clk[0] (.latch)                                            1.014     1.014
n5731.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5690.in[0] (.names)                                             1.014     2.070
n5690.out[0] (.names)                                            0.261     2.331
n5733.in[0] (.names)                                             1.014     3.344
n5733.out[0] (.names)                                            0.261     3.605
n5735.in[0] (.names)                                             1.014     4.619
n5735.out[0] (.names)                                            0.261     4.880
n5736.in[0] (.names)                                             1.014     5.894
n5736.out[0] (.names)                                            0.261     6.155
n5855.in[2] (.names)                                             1.014     7.169
n5855.out[0] (.names)                                            0.261     7.430
n5857.in[0] (.names)                                             1.014     8.444
n5857.out[0] (.names)                                            0.261     8.705
n5858.in[2] (.names)                                             1.014     9.719
n5858.out[0] (.names)                                            0.261     9.980
n5860.in[0] (.names)                                             1.014    10.993
n5860.out[0] (.names)                                            0.261    11.254
n5861.in[2] (.names)                                             1.014    12.268
n5861.out[0] (.names)                                            0.261    12.529
n5681.in[0] (.names)                                             1.014    13.543
n5681.out[0] (.names)                                            0.261    13.804
n5744.in[1] (.names)                                             1.014    14.818
n5744.out[0] (.names)                                            0.261    15.079
n5692.in[0] (.names)                                             1.014    16.093
n5692.out[0] (.names)                                            0.261    16.354
n5693.in[1] (.names)                                             1.014    17.367
n5693.out[0] (.names)                                            0.261    17.628
n5694.in[0] (.names)                                             1.014    18.642
n5694.out[0] (.names)                                            0.261    18.903
n5696.in[0] (.names)                                             1.014    19.917
n5696.out[0] (.names)                                            0.261    20.178
n5698.in[1] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5709.in[1] (.names)                                             1.014    22.467
n5709.out[0] (.names)                                            0.261    22.728
n5703.in[0] (.names)                                             1.014    23.742
n5703.out[0] (.names)                                            0.261    24.003
n5706.in[0] (.names)                                             1.014    25.016
n5706.out[0] (.names)                                            0.261    25.277
n5712.in[0] (.names)                                             1.014    26.291
n5712.out[0] (.names)                                            0.261    26.552
n5721.in[0] (.names)                                             1.014    27.566
n5721.out[0] (.names)                                            0.261    27.827
n5725.in[1] (.names)                                             1.014    28.841
n5725.out[0] (.names)                                            0.261    29.102
n5722.in[0] (.names)                                             1.014    30.116
n5722.out[0] (.names)                                            0.261    30.377
n5723.in[0] (.names)                                             1.014    31.390
n5723.out[0] (.names)                                            0.261    31.651
n5715.in[1] (.names)                                             1.014    32.665
n5715.out[0] (.names)                                            0.261    32.926
n5716.in[1] (.names)                                             1.014    33.940
n5716.out[0] (.names)                                            0.261    34.201
n5737.in[2] (.names)                                             1.014    35.215
n5737.out[0] (.names)                                            0.261    35.476
n5770.in[0] (.names)                                             1.014    36.490
n5770.out[0] (.names)                                            0.261    36.751
n5789.in[0] (.names)                                             1.014    37.765
n5789.out[0] (.names)                                            0.261    38.026
n5806.in[2] (.names)                                             1.014    39.039
n5806.out[0] (.names)                                            0.261    39.300
n5810.in[0] (.names)                                             1.014    40.314
n5810.out[0] (.names)                                            0.261    40.575
n5814.in[1] (.names)                                             1.014    41.589
n5814.out[0] (.names)                                            0.261    41.850
n5018.in[1] (.names)                                             1.014    42.864
n5018.out[0] (.names)                                            0.261    43.125
n5576.in[1] (.names)                                             1.014    44.139
n5576.out[0] (.names)                                            0.261    44.400
n5230.in[1] (.names)                                             1.014    45.413
n5230.out[0] (.names)                                            0.261    45.674
n5625.in[0] (.names)                                             1.014    46.688
n5625.out[0] (.names)                                            0.261    46.949
n5627.in[1] (.names)                                             1.014    47.963
n5627.out[0] (.names)                                            0.261    48.224
n5634.in[1] (.names)                                             1.014    49.238
n5634.out[0] (.names)                                            0.261    49.499
n5240.in[0] (.names)                                             1.014    50.513
n5240.out[0] (.names)                                            0.261    50.774
n5216.in[0] (.names)                                             1.014    51.787
n5216.out[0] (.names)                                            0.261    52.048
n5577.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5577.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n5731.Q[0] (.latch clocked by pclk)
Endpoint  : n5217.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5731.clk[0] (.latch)                                            1.014     1.014
n5731.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5690.in[0] (.names)                                             1.014     2.070
n5690.out[0] (.names)                                            0.261     2.331
n5733.in[0] (.names)                                             1.014     3.344
n5733.out[0] (.names)                                            0.261     3.605
n5735.in[0] (.names)                                             1.014     4.619
n5735.out[0] (.names)                                            0.261     4.880
n5736.in[0] (.names)                                             1.014     5.894
n5736.out[0] (.names)                                            0.261     6.155
n5855.in[2] (.names)                                             1.014     7.169
n5855.out[0] (.names)                                            0.261     7.430
n5857.in[0] (.names)                                             1.014     8.444
n5857.out[0] (.names)                                            0.261     8.705
n5858.in[2] (.names)                                             1.014     9.719
n5858.out[0] (.names)                                            0.261     9.980
n5860.in[0] (.names)                                             1.014    10.993
n5860.out[0] (.names)                                            0.261    11.254
n5861.in[2] (.names)                                             1.014    12.268
n5861.out[0] (.names)                                            0.261    12.529
n5681.in[0] (.names)                                             1.014    13.543
n5681.out[0] (.names)                                            0.261    13.804
n5744.in[1] (.names)                                             1.014    14.818
n5744.out[0] (.names)                                            0.261    15.079
n5692.in[0] (.names)                                             1.014    16.093
n5692.out[0] (.names)                                            0.261    16.354
n5693.in[1] (.names)                                             1.014    17.367
n5693.out[0] (.names)                                            0.261    17.628
n5694.in[0] (.names)                                             1.014    18.642
n5694.out[0] (.names)                                            0.261    18.903
n5696.in[0] (.names)                                             1.014    19.917
n5696.out[0] (.names)                                            0.261    20.178
n5698.in[1] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5709.in[1] (.names)                                             1.014    22.467
n5709.out[0] (.names)                                            0.261    22.728
n5703.in[0] (.names)                                             1.014    23.742
n5703.out[0] (.names)                                            0.261    24.003
n5706.in[0] (.names)                                             1.014    25.016
n5706.out[0] (.names)                                            0.261    25.277
n5712.in[0] (.names)                                             1.014    26.291
n5712.out[0] (.names)                                            0.261    26.552
n5721.in[0] (.names)                                             1.014    27.566
n5721.out[0] (.names)                                            0.261    27.827
n5725.in[1] (.names)                                             1.014    28.841
n5725.out[0] (.names)                                            0.261    29.102
n5722.in[0] (.names)                                             1.014    30.116
n5722.out[0] (.names)                                            0.261    30.377
n5723.in[0] (.names)                                             1.014    31.390
n5723.out[0] (.names)                                            0.261    31.651
n5715.in[1] (.names)                                             1.014    32.665
n5715.out[0] (.names)                                            0.261    32.926
n5716.in[1] (.names)                                             1.014    33.940
n5716.out[0] (.names)                                            0.261    34.201
n5737.in[2] (.names)                                             1.014    35.215
n5737.out[0] (.names)                                            0.261    35.476
n5770.in[0] (.names)                                             1.014    36.490
n5770.out[0] (.names)                                            0.261    36.751
n5789.in[0] (.names)                                             1.014    37.765
n5789.out[0] (.names)                                            0.261    38.026
n5806.in[2] (.names)                                             1.014    39.039
n5806.out[0] (.names)                                            0.261    39.300
n5810.in[0] (.names)                                             1.014    40.314
n5810.out[0] (.names)                                            0.261    40.575
n5814.in[1] (.names)                                             1.014    41.589
n5814.out[0] (.names)                                            0.261    41.850
n5018.in[1] (.names)                                             1.014    42.864
n5018.out[0] (.names)                                            0.261    43.125
n5576.in[1] (.names)                                             1.014    44.139
n5576.out[0] (.names)                                            0.261    44.400
n5230.in[1] (.names)                                             1.014    45.413
n5230.out[0] (.names)                                            0.261    45.674
n5625.in[0] (.names)                                             1.014    46.688
n5625.out[0] (.names)                                            0.261    46.949
n5627.in[1] (.names)                                             1.014    47.963
n5627.out[0] (.names)                                            0.261    48.224
n5634.in[1] (.names)                                             1.014    49.238
n5634.out[0] (.names)                                            0.261    49.499
n5240.in[0] (.names)                                             1.014    50.513
n5240.out[0] (.names)                                            0.261    50.774
n5216.in[0] (.names)                                             1.014    51.787
n5216.out[0] (.names)                                            0.261    52.048
n5217.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5217.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n5731.Q[0] (.latch clocked by pclk)
Endpoint  : n5624.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5731.clk[0] (.latch)                                            1.014     1.014
n5731.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5690.in[0] (.names)                                             1.014     2.070
n5690.out[0] (.names)                                            0.261     2.331
n5733.in[0] (.names)                                             1.014     3.344
n5733.out[0] (.names)                                            0.261     3.605
n5735.in[0] (.names)                                             1.014     4.619
n5735.out[0] (.names)                                            0.261     4.880
n5736.in[0] (.names)                                             1.014     5.894
n5736.out[0] (.names)                                            0.261     6.155
n5855.in[2] (.names)                                             1.014     7.169
n5855.out[0] (.names)                                            0.261     7.430
n5857.in[0] (.names)                                             1.014     8.444
n5857.out[0] (.names)                                            0.261     8.705
n5858.in[2] (.names)                                             1.014     9.719
n5858.out[0] (.names)                                            0.261     9.980
n5860.in[0] (.names)                                             1.014    10.993
n5860.out[0] (.names)                                            0.261    11.254
n5861.in[2] (.names)                                             1.014    12.268
n5861.out[0] (.names)                                            0.261    12.529
n5681.in[0] (.names)                                             1.014    13.543
n5681.out[0] (.names)                                            0.261    13.804
n5744.in[1] (.names)                                             1.014    14.818
n5744.out[0] (.names)                                            0.261    15.079
n5692.in[0] (.names)                                             1.014    16.093
n5692.out[0] (.names)                                            0.261    16.354
n5693.in[1] (.names)                                             1.014    17.367
n5693.out[0] (.names)                                            0.261    17.628
n5694.in[0] (.names)                                             1.014    18.642
n5694.out[0] (.names)                                            0.261    18.903
n5696.in[0] (.names)                                             1.014    19.917
n5696.out[0] (.names)                                            0.261    20.178
n5698.in[1] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5709.in[1] (.names)                                             1.014    22.467
n5709.out[0] (.names)                                            0.261    22.728
n5703.in[0] (.names)                                             1.014    23.742
n5703.out[0] (.names)                                            0.261    24.003
n5706.in[0] (.names)                                             1.014    25.016
n5706.out[0] (.names)                                            0.261    25.277
n5712.in[0] (.names)                                             1.014    26.291
n5712.out[0] (.names)                                            0.261    26.552
n5721.in[0] (.names)                                             1.014    27.566
n5721.out[0] (.names)                                            0.261    27.827
n5725.in[1] (.names)                                             1.014    28.841
n5725.out[0] (.names)                                            0.261    29.102
n5722.in[0] (.names)                                             1.014    30.116
n5722.out[0] (.names)                                            0.261    30.377
n5723.in[0] (.names)                                             1.014    31.390
n5723.out[0] (.names)                                            0.261    31.651
n5715.in[1] (.names)                                             1.014    32.665
n5715.out[0] (.names)                                            0.261    32.926
n5716.in[1] (.names)                                             1.014    33.940
n5716.out[0] (.names)                                            0.261    34.201
n5737.in[2] (.names)                                             1.014    35.215
n5737.out[0] (.names)                                            0.261    35.476
n5770.in[0] (.names)                                             1.014    36.490
n5770.out[0] (.names)                                            0.261    36.751
n5789.in[0] (.names)                                             1.014    37.765
n5789.out[0] (.names)                                            0.261    38.026
n5806.in[2] (.names)                                             1.014    39.039
n5806.out[0] (.names)                                            0.261    39.300
n5810.in[0] (.names)                                             1.014    40.314
n5810.out[0] (.names)                                            0.261    40.575
n5814.in[1] (.names)                                             1.014    41.589
n5814.out[0] (.names)                                            0.261    41.850
n5018.in[1] (.names)                                             1.014    42.864
n5018.out[0] (.names)                                            0.261    43.125
n5576.in[1] (.names)                                             1.014    44.139
n5576.out[0] (.names)                                            0.261    44.400
n5230.in[1] (.names)                                             1.014    45.413
n5230.out[0] (.names)                                            0.261    45.674
n5581.in[0] (.names)                                             1.014    46.688
n5581.out[0] (.names)                                            0.261    46.949
n5583.in[0] (.names)                                             1.014    47.963
n5583.out[0] (.names)                                            0.261    48.224
n3657.in[0] (.names)                                             1.014    49.238
n3657.out[0] (.names)                                            0.261    49.499
n5621.in[0] (.names)                                             1.014    50.513
n5621.out[0] (.names)                                            0.261    50.774
n5623.in[1] (.names)                                             1.014    51.787
n5623.out[0] (.names)                                            0.261    52.048
n5624.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5624.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n5560.Q[0] (.latch clocked by pclk)
Endpoint  : n5029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5560.clk[0] (.latch)                                            1.014     1.014
n5560.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6626.in[0] (.names)                                             1.014     2.070
n6626.out[0] (.names)                                            0.261     2.331
n6631.in[1] (.names)                                             1.014     3.344
n6631.out[0] (.names)                                            0.261     3.605
n6635.in[1] (.names)                                             1.014     4.619
n6635.out[0] (.names)                                            0.261     4.880
n6630.in[0] (.names)                                             1.014     5.894
n6630.out[0] (.names)                                            0.261     6.155
n544.in[0] (.names)                                              1.014     7.169
n544.out[0] (.names)                                             0.261     7.430
n5164.in[2] (.names)                                             1.014     8.444
n5164.out[0] (.names)                                            0.261     8.705
n5090.in[1] (.names)                                             1.014     9.719
n5090.out[0] (.names)                                            0.261     9.980
n5165.in[0] (.names)                                             1.014    10.993
n5165.out[0] (.names)                                            0.261    11.254
n5166.in[0] (.names)                                             1.014    12.268
n5166.out[0] (.names)                                            0.261    12.529
n5088.in[0] (.names)                                             1.014    13.543
n5088.out[0] (.names)                                            0.261    13.804
n5169.in[2] (.names)                                             1.014    14.818
n5169.out[0] (.names)                                            0.261    15.079
n5170.in[0] (.names)                                             1.014    16.093
n5170.out[0] (.names)                                            0.261    16.354
n5171.in[0] (.names)                                             1.014    17.367
n5171.out[0] (.names)                                            0.261    17.628
n5098.in[0] (.names)                                             1.014    18.642
n5098.out[0] (.names)                                            0.261    18.903
n5099.in[2] (.names)                                             1.014    19.917
n5099.out[0] (.names)                                            0.261    20.178
n5102.in[1] (.names)                                             1.014    21.192
n5102.out[0] (.names)                                            0.261    21.453
n5053.in[1] (.names)                                             1.014    22.467
n5053.out[0] (.names)                                            0.261    22.728
n5085.in[0] (.names)                                             1.014    23.742
n5085.out[0] (.names)                                            0.261    24.003
n5065.in[2] (.names)                                             1.014    25.016
n5065.out[0] (.names)                                            0.261    25.277
n5067.in[1] (.names)                                             1.014    26.291
n5067.out[0] (.names)                                            0.261    26.552
n5068.in[0] (.names)                                             1.014    27.566
n5068.out[0] (.names)                                            0.261    27.827
n5036.in[0] (.names)                                             1.014    28.841
n5036.out[0] (.names)                                            0.261    29.102
n5037.in[1] (.names)                                             1.014    30.116
n5037.out[0] (.names)                                            0.261    30.377
n5039.in[1] (.names)                                             1.014    31.390
n5039.out[0] (.names)                                            0.261    31.651
n5041.in[0] (.names)                                             1.014    32.665
n5041.out[0] (.names)                                            0.261    32.926
n5042.in[0] (.names)                                             1.014    33.940
n5042.out[0] (.names)                                            0.261    34.201
n5043.in[0] (.names)                                             1.014    35.215
n5043.out[0] (.names)                                            0.261    35.476
n5046.in[3] (.names)                                             1.014    36.490
n5046.out[0] (.names)                                            0.261    36.751
n5048.in[1] (.names)                                             1.014    37.765
n5048.out[0] (.names)                                            0.261    38.026
n5049.in[0] (.names)                                             1.014    39.039
n5049.out[0] (.names)                                            0.261    39.300
n5054.in[1] (.names)                                             1.014    40.314
n5054.out[0] (.names)                                            0.261    40.575
n5058.in[0] (.names)                                             1.014    41.589
n5058.out[0] (.names)                                            0.261    41.850
n5060.in[1] (.names)                                             1.014    42.864
n5060.out[0] (.names)                                            0.261    43.125
n5061.in[0] (.names)                                             1.014    44.139
n5061.out[0] (.names)                                            0.261    44.400
n4960.in[0] (.names)                                             1.014    45.413
n4960.out[0] (.names)                                            0.261    45.674
n5069.in[0] (.names)                                             1.014    46.688
n5069.out[0] (.names)                                            0.261    46.949
n5072.in[1] (.names)                                             1.014    47.963
n5072.out[0] (.names)                                            0.261    48.224
n4994.in[0] (.names)                                             1.014    49.238
n4994.out[0] (.names)                                            0.261    49.499
n5013.in[0] (.names)                                             1.014    50.513
n5013.out[0] (.names)                                            0.261    50.774
n5028.in[0] (.names)                                             1.014    51.787
n5028.out[0] (.names)                                            0.261    52.048
n5029.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5029.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n5311.Q[0] (.latch clocked by pclk)
Endpoint  : n465.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5311.clk[0] (.latch)                                            1.014     1.014
n5311.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5304.in[0] (.names)                                             1.014     2.070
n5304.out[0] (.names)                                            0.261     2.331
n5316.in[0] (.names)                                             1.014     3.344
n5316.out[0] (.names)                                            0.261     3.605
n5317.in[0] (.names)                                             1.014     4.619
n5317.out[0] (.names)                                            0.261     4.880
n5318.in[0] (.names)                                             1.014     5.894
n5318.out[0] (.names)                                            0.261     6.155
n5266.in[0] (.names)                                             1.014     7.169
n5266.out[0] (.names)                                            0.261     7.430
n5319.in[0] (.names)                                             1.014     8.444
n5319.out[0] (.names)                                            0.261     8.705
n4958.in[0] (.names)                                             1.014     9.719
n4958.out[0] (.names)                                            0.261     9.980
n6046.in[2] (.names)                                             1.014    10.993
n6046.out[0] (.names)                                            0.261    11.254
n6048.in[1] (.names)                                             1.014    12.268
n6048.out[0] (.names)                                            0.261    12.529
n6051.in[0] (.names)                                             1.014    13.543
n6051.out[0] (.names)                                            0.261    13.804
n6052.in[0] (.names)                                             1.014    14.818
n6052.out[0] (.names)                                            0.261    15.079
n6053.in[0] (.names)                                             1.014    16.093
n6053.out[0] (.names)                                            0.261    16.354
n6054.in[2] (.names)                                             1.014    17.367
n6054.out[0] (.names)                                            0.261    17.628
n6056.in[0] (.names)                                             1.014    18.642
n6056.out[0] (.names)                                            0.261    18.903
n6057.in[0] (.names)                                             1.014    19.917
n6057.out[0] (.names)                                            0.261    20.178
n6059.in[0] (.names)                                             1.014    21.192
n6059.out[0] (.names)                                            0.261    21.453
n6060.in[0] (.names)                                             1.014    22.467
n6060.out[0] (.names)                                            0.261    22.728
n6230.in[3] (.names)                                             1.014    23.742
n6230.out[0] (.names)                                            0.261    24.003
n6264.in[2] (.names)                                             1.014    25.016
n6264.out[0] (.names)                                            0.261    25.277
n6255.in[0] (.names)                                             1.014    26.291
n6255.out[0] (.names)                                            0.261    26.552
n6256.in[0] (.names)                                             1.014    27.566
n6256.out[0] (.names)                                            0.261    27.827
n6257.in[0] (.names)                                             1.014    28.841
n6257.out[0] (.names)                                            0.261    29.102
n6258.in[0] (.names)                                             1.014    30.116
n6258.out[0] (.names)                                            0.261    30.377
n6259.in[1] (.names)                                             1.014    31.390
n6259.out[0] (.names)                                            0.261    31.651
n6260.in[0] (.names)                                             1.014    32.665
n6260.out[0] (.names)                                            0.261    32.926
n6266.in[0] (.names)                                             1.014    33.940
n6266.out[0] (.names)                                            0.261    34.201
n6268.in[0] (.names)                                             1.014    35.215
n6268.out[0] (.names)                                            0.261    35.476
n6270.in[2] (.names)                                             1.014    36.490
n6270.out[0] (.names)                                            0.261    36.751
n6272.in[0] (.names)                                             1.014    37.765
n6272.out[0] (.names)                                            0.261    38.026
n6275.in[0] (.names)                                             1.014    39.039
n6275.out[0] (.names)                                            0.261    39.300
n6276.in[0] (.names)                                             1.014    40.314
n6276.out[0] (.names)                                            0.261    40.575
n6049.in[0] (.names)                                             1.014    41.589
n6049.out[0] (.names)                                            0.261    41.850
n6238.in[0] (.names)                                             1.014    42.864
n6238.out[0] (.names)                                            0.261    43.125
n6239.in[1] (.names)                                             1.014    44.139
n6239.out[0] (.names)                                            0.261    44.400
n6241.in[1] (.names)                                             1.014    45.413
n6241.out[0] (.names)                                            0.261    45.674
n4951.in[0] (.names)                                             1.014    46.688
n4951.out[0] (.names)                                            0.261    46.949
n6286.in[3] (.names)                                             1.014    47.963
n6286.out[0] (.names)                                            0.261    48.224
n6287.in[0] (.names)                                             1.014    49.238
n6287.out[0] (.names)                                            0.261    49.499
n6004.in[0] (.names)                                             1.014    50.513
n6004.out[0] (.names)                                            0.261    50.774
n6003.in[0] (.names)                                             1.014    51.787
n6003.out[0] (.names)                                            0.261    52.048
n465.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n465.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n4043.Q[0] (.latch clocked by pclk)
Endpoint  : n4914.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4043.clk[0] (.latch)                                            1.014     1.014
n4043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4044.in[1] (.names)                                             1.014     2.070
n4044.out[0] (.names)                                            0.261     2.331
n4045.in[0] (.names)                                             1.014     3.344
n4045.out[0] (.names)                                            0.261     3.605
n4050.in[0] (.names)                                             1.014     4.619
n4050.out[0] (.names)                                            0.261     4.880
n4055.in[2] (.names)                                             1.014     5.894
n4055.out[0] (.names)                                            0.261     6.155
n4041.in[1] (.names)                                             1.014     7.169
n4041.out[0] (.names)                                            0.261     7.430
n3962.in[0] (.names)                                             1.014     8.444
n3962.out[0] (.names)                                            0.261     8.705
n3790.in[0] (.names)                                             1.014     9.719
n3790.out[0] (.names)                                            0.261     9.980
n4158.in[0] (.names)                                             1.014    10.993
n4158.out[0] (.names)                                            0.261    11.254
n3976.in[0] (.names)                                             1.014    12.268
n3976.out[0] (.names)                                            0.261    12.529
n4160.in[1] (.names)                                             1.014    13.543
n4160.out[0] (.names)                                            0.261    13.804
n4161.in[0] (.names)                                             1.014    14.818
n4161.out[0] (.names)                                            0.261    15.079
n4173.in[1] (.names)                                             1.014    16.093
n4173.out[0] (.names)                                            0.261    16.354
n4174.in[0] (.names)                                             1.014    17.367
n4174.out[0] (.names)                                            0.261    17.628
n4175.in[0] (.names)                                             1.014    18.642
n4175.out[0] (.names)                                            0.261    18.903
n4180.in[2] (.names)                                             1.014    19.917
n4180.out[0] (.names)                                            0.261    20.178
n4181.in[0] (.names)                                             1.014    21.192
n4181.out[0] (.names)                                            0.261    21.453
n4176.in[0] (.names)                                             1.014    22.467
n4176.out[0] (.names)                                            0.261    22.728
n4177.in[0] (.names)                                             1.014    23.742
n4177.out[0] (.names)                                            0.261    24.003
n4195.in[1] (.names)                                             1.014    25.016
n4195.out[0] (.names)                                            0.261    25.277
n4545.in[1] (.names)                                             1.014    26.291
n4545.out[0] (.names)                                            0.261    26.552
n4546.in[0] (.names)                                             1.014    27.566
n4546.out[0] (.names)                                            0.261    27.827
n4548.in[1] (.names)                                             1.014    28.841
n4548.out[0] (.names)                                            0.261    29.102
n4565.in[2] (.names)                                             1.014    30.116
n4565.out[0] (.names)                                            0.261    30.377
n4539.in[0] (.names)                                             1.014    31.390
n4539.out[0] (.names)                                            0.261    31.651
n3024.in[0] (.names)                                             1.014    32.665
n3024.out[0] (.names)                                            0.261    32.926
n4816.in[0] (.names)                                             1.014    33.940
n4816.out[0] (.names)                                            0.261    34.201
n4793.in[0] (.names)                                             1.014    35.215
n4793.out[0] (.names)                                            0.261    35.476
n4794.in[3] (.names)                                             1.014    36.490
n4794.out[0] (.names)                                            0.261    36.751
n3039.in[1] (.names)                                             1.014    37.765
n3039.out[0] (.names)                                            0.261    38.026
n4683.in[3] (.names)                                             1.014    39.039
n4683.out[0] (.names)                                            0.261    39.300
n4693.in[0] (.names)                                             1.014    40.314
n4693.out[0] (.names)                                            0.261    40.575
n4687.in[0] (.names)                                             1.014    41.589
n4687.out[0] (.names)                                            0.261    41.850
n4670.in[0] (.names)                                             1.014    42.864
n4670.out[0] (.names)                                            0.261    43.125
n653.in[1] (.names)                                              1.014    44.139
n653.out[0] (.names)                                             0.261    44.400
n4918.in[2] (.names)                                             1.014    45.413
n4918.out[0] (.names)                                            0.261    45.674
n4920.in[1] (.names)                                             1.014    46.688
n4920.out[0] (.names)                                            0.261    46.949
n4921.in[0] (.names)                                             1.014    47.963
n4921.out[0] (.names)                                            0.261    48.224
n4923.in[1] (.names)                                             1.014    49.238
n4923.out[0] (.names)                                            0.261    49.499
n3661.in[0] (.names)                                             1.014    50.513
n3661.out[0] (.names)                                            0.261    50.774
n3631.in[0] (.names)                                             1.014    51.787
n3631.out[0] (.names)                                            0.261    52.048
n4914.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4914.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n4043.Q[0] (.latch clocked by pclk)
Endpoint  : n2247.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4043.clk[0] (.latch)                                            1.014     1.014
n4043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4044.in[1] (.names)                                             1.014     2.070
n4044.out[0] (.names)                                            0.261     2.331
n4045.in[0] (.names)                                             1.014     3.344
n4045.out[0] (.names)                                            0.261     3.605
n4050.in[0] (.names)                                             1.014     4.619
n4050.out[0] (.names)                                            0.261     4.880
n4055.in[2] (.names)                                             1.014     5.894
n4055.out[0] (.names)                                            0.261     6.155
n4041.in[1] (.names)                                             1.014     7.169
n4041.out[0] (.names)                                            0.261     7.430
n3962.in[0] (.names)                                             1.014     8.444
n3962.out[0] (.names)                                            0.261     8.705
n3790.in[0] (.names)                                             1.014     9.719
n3790.out[0] (.names)                                            0.261     9.980
n4158.in[0] (.names)                                             1.014    10.993
n4158.out[0] (.names)                                            0.261    11.254
n3976.in[0] (.names)                                             1.014    12.268
n3976.out[0] (.names)                                            0.261    12.529
n4160.in[1] (.names)                                             1.014    13.543
n4160.out[0] (.names)                                            0.261    13.804
n4161.in[0] (.names)                                             1.014    14.818
n4161.out[0] (.names)                                            0.261    15.079
n4173.in[1] (.names)                                             1.014    16.093
n4173.out[0] (.names)                                            0.261    16.354
n4174.in[0] (.names)                                             1.014    17.367
n4174.out[0] (.names)                                            0.261    17.628
n4175.in[0] (.names)                                             1.014    18.642
n4175.out[0] (.names)                                            0.261    18.903
n4180.in[2] (.names)                                             1.014    19.917
n4180.out[0] (.names)                                            0.261    20.178
n4181.in[0] (.names)                                             1.014    21.192
n4181.out[0] (.names)                                            0.261    21.453
n4176.in[0] (.names)                                             1.014    22.467
n4176.out[0] (.names)                                            0.261    22.728
n4177.in[0] (.names)                                             1.014    23.742
n4177.out[0] (.names)                                            0.261    24.003
n4195.in[1] (.names)                                             1.014    25.016
n4195.out[0] (.names)                                            0.261    25.277
n4545.in[1] (.names)                                             1.014    26.291
n4545.out[0] (.names)                                            0.261    26.552
n4546.in[0] (.names)                                             1.014    27.566
n4546.out[0] (.names)                                            0.261    27.827
n4548.in[1] (.names)                                             1.014    28.841
n4548.out[0] (.names)                                            0.261    29.102
n4565.in[2] (.names)                                             1.014    30.116
n4565.out[0] (.names)                                            0.261    30.377
n4539.in[0] (.names)                                             1.014    31.390
n4539.out[0] (.names)                                            0.261    31.651
n3024.in[0] (.names)                                             1.014    32.665
n3024.out[0] (.names)                                            0.261    32.926
n4816.in[0] (.names)                                             1.014    33.940
n4816.out[0] (.names)                                            0.261    34.201
n4793.in[0] (.names)                                             1.014    35.215
n4793.out[0] (.names)                                            0.261    35.476
n4794.in[3] (.names)                                             1.014    36.490
n4794.out[0] (.names)                                            0.261    36.751
n3039.in[1] (.names)                                             1.014    37.765
n3039.out[0] (.names)                                            0.261    38.026
n4683.in[3] (.names)                                             1.014    39.039
n4683.out[0] (.names)                                            0.261    39.300
n4693.in[0] (.names)                                             1.014    40.314
n4693.out[0] (.names)                                            0.261    40.575
n4687.in[0] (.names)                                             1.014    41.589
n4687.out[0] (.names)                                            0.261    41.850
n4670.in[0] (.names)                                             1.014    42.864
n4670.out[0] (.names)                                            0.261    43.125
n653.in[1] (.names)                                              1.014    44.139
n653.out[0] (.names)                                             0.261    44.400
n4918.in[2] (.names)                                             1.014    45.413
n4918.out[0] (.names)                                            0.261    45.674
n4920.in[1] (.names)                                             1.014    46.688
n4920.out[0] (.names)                                            0.261    46.949
n4921.in[0] (.names)                                             1.014    47.963
n4921.out[0] (.names)                                            0.261    48.224
n4923.in[1] (.names)                                             1.014    49.238
n4923.out[0] (.names)                                            0.261    49.499
n3661.in[0] (.names)                                             1.014    50.513
n3661.out[0] (.names)                                            0.261    50.774
n3631.in[0] (.names)                                             1.014    51.787
n3631.out[0] (.names)                                            0.261    52.048
n2247.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2247.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n4043.Q[0] (.latch clocked by pclk)
Endpoint  : n5138.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4043.clk[0] (.latch)                                            1.014     1.014
n4043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4044.in[1] (.names)                                             1.014     2.070
n4044.out[0] (.names)                                            0.261     2.331
n4045.in[0] (.names)                                             1.014     3.344
n4045.out[0] (.names)                                            0.261     3.605
n4050.in[0] (.names)                                             1.014     4.619
n4050.out[0] (.names)                                            0.261     4.880
n4055.in[2] (.names)                                             1.014     5.894
n4055.out[0] (.names)                                            0.261     6.155
n4041.in[1] (.names)                                             1.014     7.169
n4041.out[0] (.names)                                            0.261     7.430
n3962.in[0] (.names)                                             1.014     8.444
n3962.out[0] (.names)                                            0.261     8.705
n3790.in[0] (.names)                                             1.014     9.719
n3790.out[0] (.names)                                            0.261     9.980
n4158.in[0] (.names)                                             1.014    10.993
n4158.out[0] (.names)                                            0.261    11.254
n3976.in[0] (.names)                                             1.014    12.268
n3976.out[0] (.names)                                            0.261    12.529
n4160.in[1] (.names)                                             1.014    13.543
n4160.out[0] (.names)                                            0.261    13.804
n4161.in[0] (.names)                                             1.014    14.818
n4161.out[0] (.names)                                            0.261    15.079
n4173.in[1] (.names)                                             1.014    16.093
n4173.out[0] (.names)                                            0.261    16.354
n4174.in[0] (.names)                                             1.014    17.367
n4174.out[0] (.names)                                            0.261    17.628
n4175.in[0] (.names)                                             1.014    18.642
n4175.out[0] (.names)                                            0.261    18.903
n4180.in[2] (.names)                                             1.014    19.917
n4180.out[0] (.names)                                            0.261    20.178
n4181.in[0] (.names)                                             1.014    21.192
n4181.out[0] (.names)                                            0.261    21.453
n4176.in[0] (.names)                                             1.014    22.467
n4176.out[0] (.names)                                            0.261    22.728
n4177.in[0] (.names)                                             1.014    23.742
n4177.out[0] (.names)                                            0.261    24.003
n4195.in[1] (.names)                                             1.014    25.016
n4195.out[0] (.names)                                            0.261    25.277
n4545.in[1] (.names)                                             1.014    26.291
n4545.out[0] (.names)                                            0.261    26.552
n4546.in[0] (.names)                                             1.014    27.566
n4546.out[0] (.names)                                            0.261    27.827
n4548.in[1] (.names)                                             1.014    28.841
n4548.out[0] (.names)                                            0.261    29.102
n4550.in[0] (.names)                                             1.014    30.116
n4550.out[0] (.names)                                            0.261    30.377
n4558.in[0] (.names)                                             1.014    31.390
n4558.out[0] (.names)                                            0.261    31.651
n4559.in[1] (.names)                                             1.014    32.665
n4559.out[0] (.names)                                            0.261    32.926
n4568.in[3] (.names)                                             1.014    33.940
n4568.out[0] (.names)                                            0.261    34.201
n4569.in[0] (.names)                                             1.014    35.215
n4569.out[0] (.names)                                            0.261    35.476
n4570.in[1] (.names)                                             1.014    36.490
n4570.out[0] (.names)                                            0.261    36.751
n4571.in[3] (.names)                                             1.014    37.765
n4571.out[0] (.names)                                            0.261    38.026
n4434.in[1] (.names)                                             1.014    39.039
n4434.out[0] (.names)                                            0.261    39.300
n4779.in[3] (.names)                                             1.014    40.314
n4779.out[0] (.names)                                            0.261    40.575
n4780.in[0] (.names)                                             1.014    41.589
n4780.out[0] (.names)                                            0.261    41.850
n4786.in[2] (.names)                                             1.014    42.864
n4786.out[0] (.names)                                            0.261    43.125
n4795.in[3] (.names)                                             1.014    44.139
n4795.out[0] (.names)                                            0.261    44.400
n4796.in[0] (.names)                                             1.014    45.413
n4796.out[0] (.names)                                            0.261    45.674
n4798.in[1] (.names)                                             1.014    46.688
n4798.out[0] (.names)                                            0.261    46.949
n4799.in[0] (.names)                                             1.014    47.963
n4799.out[0] (.names)                                            0.261    48.224
n609.in[0] (.names)                                              1.014    49.238
n609.out[0] (.names)                                             0.261    49.499
n4801.in[0] (.names)                                             1.014    50.513
n4801.out[0] (.names)                                            0.261    50.774
n441.in[0] (.names)                                              1.014    51.787
n441.out[0] (.names)                                             0.261    52.048
n5138.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5138.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n4043.Q[0] (.latch clocked by pclk)
Endpoint  : n4784.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4043.clk[0] (.latch)                                            1.014     1.014
n4043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4044.in[1] (.names)                                             1.014     2.070
n4044.out[0] (.names)                                            0.261     2.331
n4045.in[0] (.names)                                             1.014     3.344
n4045.out[0] (.names)                                            0.261     3.605
n4050.in[0] (.names)                                             1.014     4.619
n4050.out[0] (.names)                                            0.261     4.880
n4055.in[2] (.names)                                             1.014     5.894
n4055.out[0] (.names)                                            0.261     6.155
n4041.in[1] (.names)                                             1.014     7.169
n4041.out[0] (.names)                                            0.261     7.430
n3962.in[0] (.names)                                             1.014     8.444
n3962.out[0] (.names)                                            0.261     8.705
n3790.in[0] (.names)                                             1.014     9.719
n3790.out[0] (.names)                                            0.261     9.980
n4158.in[0] (.names)                                             1.014    10.993
n4158.out[0] (.names)                                            0.261    11.254
n3976.in[0] (.names)                                             1.014    12.268
n3976.out[0] (.names)                                            0.261    12.529
n4160.in[1] (.names)                                             1.014    13.543
n4160.out[0] (.names)                                            0.261    13.804
n4161.in[0] (.names)                                             1.014    14.818
n4161.out[0] (.names)                                            0.261    15.079
n4173.in[1] (.names)                                             1.014    16.093
n4173.out[0] (.names)                                            0.261    16.354
n4174.in[0] (.names)                                             1.014    17.367
n4174.out[0] (.names)                                            0.261    17.628
n4175.in[0] (.names)                                             1.014    18.642
n4175.out[0] (.names)                                            0.261    18.903
n4180.in[2] (.names)                                             1.014    19.917
n4180.out[0] (.names)                                            0.261    20.178
n4181.in[0] (.names)                                             1.014    21.192
n4181.out[0] (.names)                                            0.261    21.453
n4176.in[0] (.names)                                             1.014    22.467
n4176.out[0] (.names)                                            0.261    22.728
n4177.in[0] (.names)                                             1.014    23.742
n4177.out[0] (.names)                                            0.261    24.003
n4195.in[1] (.names)                                             1.014    25.016
n4195.out[0] (.names)                                            0.261    25.277
n4545.in[1] (.names)                                             1.014    26.291
n4545.out[0] (.names)                                            0.261    26.552
n4546.in[0] (.names)                                             1.014    27.566
n4546.out[0] (.names)                                            0.261    27.827
n4548.in[1] (.names)                                             1.014    28.841
n4548.out[0] (.names)                                            0.261    29.102
n4550.in[0] (.names)                                             1.014    30.116
n4550.out[0] (.names)                                            0.261    30.377
n4558.in[0] (.names)                                             1.014    31.390
n4558.out[0] (.names)                                            0.261    31.651
n4559.in[1] (.names)                                             1.014    32.665
n4559.out[0] (.names)                                            0.261    32.926
n4568.in[3] (.names)                                             1.014    33.940
n4568.out[0] (.names)                                            0.261    34.201
n4569.in[0] (.names)                                             1.014    35.215
n4569.out[0] (.names)                                            0.261    35.476
n4570.in[1] (.names)                                             1.014    36.490
n4570.out[0] (.names)                                            0.261    36.751
n4571.in[3] (.names)                                             1.014    37.765
n4571.out[0] (.names)                                            0.261    38.026
n4434.in[1] (.names)                                             1.014    39.039
n4434.out[0] (.names)                                            0.261    39.300
n4779.in[3] (.names)                                             1.014    40.314
n4779.out[0] (.names)                                            0.261    40.575
n4780.in[0] (.names)                                             1.014    41.589
n4780.out[0] (.names)                                            0.261    41.850
n4786.in[2] (.names)                                             1.014    42.864
n4786.out[0] (.names)                                            0.261    43.125
n4795.in[3] (.names)                                             1.014    44.139
n4795.out[0] (.names)                                            0.261    44.400
n4796.in[0] (.names)                                             1.014    45.413
n4796.out[0] (.names)                                            0.261    45.674
n4798.in[1] (.names)                                             1.014    46.688
n4798.out[0] (.names)                                            0.261    46.949
n4799.in[0] (.names)                                             1.014    47.963
n4799.out[0] (.names)                                            0.261    48.224
n609.in[0] (.names)                                              1.014    49.238
n609.out[0] (.names)                                             0.261    49.499
n4801.in[0] (.names)                                             1.014    50.513
n4801.out[0] (.names)                                            0.261    50.774
n441.in[0] (.names)                                              1.014    51.787
n441.out[0] (.names)                                             0.261    52.048
n4784.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4784.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n4338.Q[0] (.latch clocked by pclk)
Endpoint  : n3735.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4338.clk[0] (.latch)                                            1.014     1.014
n4338.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4339.in[0] (.names)                                             1.014     2.070
n4339.out[0] (.names)                                            0.261     2.331
n4340.in[0] (.names)                                             1.014     3.344
n4340.out[0] (.names)                                            0.261     3.605
n4345.in[0] (.names)                                             1.014     4.619
n4345.out[0] (.names)                                            0.261     4.880
n4341.in[1] (.names)                                             1.014     5.894
n4341.out[0] (.names)                                            0.261     6.155
n4254.in[1] (.names)                                             1.014     7.169
n4254.out[0] (.names)                                            0.261     7.430
n4348.in[0] (.names)                                             1.014     8.444
n4348.out[0] (.names)                                            0.261     8.705
n4357.in[3] (.names)                                             1.014     9.719
n4357.out[0] (.names)                                            0.261     9.980
n4358.in[1] (.names)                                             1.014    10.993
n4358.out[0] (.names)                                            0.261    11.254
n4359.in[0] (.names)                                             1.014    12.268
n4359.out[0] (.names)                                            0.261    12.529
n4360.in[2] (.names)                                             1.014    13.543
n4360.out[0] (.names)                                            0.261    13.804
n4361.in[1] (.names)                                             1.014    14.818
n4361.out[0] (.names)                                            0.261    15.079
n4362.in[0] (.names)                                             1.014    16.093
n4362.out[0] (.names)                                            0.261    16.354
n4363.in[0] (.names)                                             1.014    17.367
n4363.out[0] (.names)                                            0.261    17.628
n3969.in[0] (.names)                                             1.014    18.642
n3969.out[0] (.names)                                            0.261    18.903
n4364.in[0] (.names)                                             1.014    19.917
n4364.out[0] (.names)                                            0.261    20.178
n4140.in[0] (.names)                                             1.014    21.192
n4140.out[0] (.names)                                            0.261    21.453
n4141.in[0] (.names)                                             1.014    22.467
n4141.out[0] (.names)                                            0.261    22.728
n3727.in[0] (.names)                                             1.014    23.742
n3727.out[0] (.names)                                            0.261    24.003
n4048.in[0] (.names)                                             1.014    25.016
n4048.out[0] (.names)                                            0.261    25.277
n3995.in[0] (.names)                                             1.014    26.291
n3995.out[0] (.names)                                            0.261    26.552
n4049.in[0] (.names)                                             1.014    27.566
n4049.out[0] (.names)                                            0.261    27.827
n4042.in[1] (.names)                                             1.014    28.841
n4042.out[0] (.names)                                            0.261    29.102
n3999.in[0] (.names)                                             1.014    30.116
n3999.out[0] (.names)                                            0.261    30.377
n4000.in[0] (.names)                                             1.014    31.390
n4000.out[0] (.names)                                            0.261    31.651
n4001.in[1] (.names)                                             1.014    32.665
n4001.out[0] (.names)                                            0.261    32.926
n4004.in[1] (.names)                                             1.014    33.940
n4004.out[0] (.names)                                            0.261    34.201
n4036.in[2] (.names)                                             1.014    35.215
n4036.out[0] (.names)                                            0.261    35.476
n4037.in[0] (.names)                                             1.014    36.490
n4037.out[0] (.names)                                            0.261    36.751
n4038.in[0] (.names)                                             1.014    37.765
n4038.out[0] (.names)                                            0.261    38.026
n4067.in[1] (.names)                                             1.014    39.039
n4067.out[0] (.names)                                            0.261    39.300
n4068.in[1] (.names)                                             1.014    40.314
n4068.out[0] (.names)                                            0.261    40.575
n4069.in[0] (.names)                                             1.014    41.589
n4069.out[0] (.names)                                            0.261    41.850
n4070.in[0] (.names)                                             1.014    42.864
n4070.out[0] (.names)                                            0.261    43.125
n4072.in[1] (.names)                                             1.014    44.139
n4072.out[0] (.names)                                            0.261    44.400
n4073.in[1] (.names)                                             1.014    45.413
n4073.out[0] (.names)                                            0.261    45.674
n4074.in[0] (.names)                                             1.014    46.688
n4074.out[0] (.names)                                            0.261    46.949
n4075.in[0] (.names)                                             1.014    47.963
n4075.out[0] (.names)                                            0.261    48.224
n4077.in[3] (.names)                                             1.014    49.238
n4077.out[0] (.names)                                            0.261    49.499
n4078.in[0] (.names)                                             1.014    50.513
n4078.out[0] (.names)                                            0.261    50.774
n3721.in[0] (.names)                                             1.014    51.787
n3721.out[0] (.names)                                            0.261    52.048
n3735.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3735.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n10466.Q[0] (.latch clocked by pclk)
Endpoint  : n9685.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10466.clk[0] (.latch)                                           1.014     1.014
n10466.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10456.in[0] (.names)                                            1.014     2.070
n10456.out[0] (.names)                                           0.261     2.331
n10463.in[0] (.names)                                            1.014     3.344
n10463.out[0] (.names)                                           0.261     3.605
n10464.in[0] (.names)                                            1.014     4.619
n10464.out[0] (.names)                                           0.261     4.880
n10289.in[0] (.names)                                            1.014     5.894
n10289.out[0] (.names)                                           0.261     6.155
n10465.in[0] (.names)                                            1.014     7.169
n10465.out[0] (.names)                                           0.261     7.430
n10468.in[1] (.names)                                            1.014     8.444
n10468.out[0] (.names)                                           0.261     8.705
n10472.in[2] (.names)                                            1.014     9.719
n10472.out[0] (.names)                                           0.261     9.980
n10460.in[2] (.names)                                            1.014    10.993
n10460.out[0] (.names)                                           0.261    11.254
n10462.in[0] (.names)                                            1.014    12.268
n10462.out[0] (.names)                                           0.261    12.529
n10470.in[0] (.names)                                            1.014    13.543
n10470.out[0] (.names)                                           0.261    13.804
n10474.in[2] (.names)                                            1.014    14.818
n10474.out[0] (.names)                                           0.261    15.079
n8654.in[0] (.names)                                             1.014    16.093
n8654.out[0] (.names)                                            0.261    16.354
n10265.in[0] (.names)                                            1.014    17.367
n10265.out[0] (.names)                                           0.261    17.628
n10476.in[0] (.names)                                            1.014    18.642
n10476.out[0] (.names)                                           0.261    18.903
n8903.in[0] (.names)                                             1.014    19.917
n8903.out[0] (.names)                                            0.261    20.178
n9671.in[0] (.names)                                             1.014    21.192
n9671.out[0] (.names)                                            0.261    21.453
n9672.in[1] (.names)                                             1.014    22.467
n9672.out[0] (.names)                                            0.261    22.728
n9675.in[3] (.names)                                             1.014    23.742
n9675.out[0] (.names)                                            0.261    24.003
n9676.in[0] (.names)                                             1.014    25.016
n9676.out[0] (.names)                                            0.261    25.277
n9677.in[1] (.names)                                             1.014    26.291
n9677.out[0] (.names)                                            0.261    26.552
n9678.in[0] (.names)                                             1.014    27.566
n9678.out[0] (.names)                                            0.261    27.827
n9679.in[1] (.names)                                             1.014    28.841
n9679.out[0] (.names)                                            0.261    29.102
n9681.in[0] (.names)                                             1.014    30.116
n9681.out[0] (.names)                                            0.261    30.377
n9682.in[0] (.names)                                             1.014    31.390
n9682.out[0] (.names)                                            0.261    31.651
n9669.in[0] (.names)                                             1.014    32.665
n9669.out[0] (.names)                                            0.261    32.926
n9670.in[0] (.names)                                             1.014    33.940
n9670.out[0] (.names)                                            0.261    34.201
n9650.in[1] (.names)                                             1.014    35.215
n9650.out[0] (.names)                                            0.261    35.476
n9683.in[1] (.names)                                             1.014    36.490
n9683.out[0] (.names)                                            0.261    36.751
n9686.in[0] (.names)                                             1.014    37.765
n9686.out[0] (.names)                                            0.261    38.026
n9636.in[0] (.names)                                             1.014    39.039
n9636.out[0] (.names)                                            0.261    39.300
n9687.in[0] (.names)                                             1.014    40.314
n9687.out[0] (.names)                                            0.261    40.575
n9634.in[0] (.names)                                             1.014    41.589
n9634.out[0] (.names)                                            0.261    41.850
n9006.in[1] (.names)                                             1.014    42.864
n9006.out[0] (.names)                                            0.261    43.125
n9612.in[2] (.names)                                             1.014    44.139
n9612.out[0] (.names)                                            0.261    44.400
n9614.in[1] (.names)                                             1.014    45.413
n9614.out[0] (.names)                                            0.261    45.674
n9616.in[0] (.names)                                             1.014    46.688
n9616.out[0] (.names)                                            0.261    46.949
n9697.in[1] (.names)                                             1.014    47.963
n9697.out[0] (.names)                                            0.261    48.224
n9698.in[0] (.names)                                             1.014    49.238
n9698.out[0] (.names)                                            0.261    49.499
n9699.in[0] (.names)                                             1.014    50.513
n9699.out[0] (.names)                                            0.261    50.774
n9502.in[0] (.names)                                             1.014    51.787
n9502.out[0] (.names)                                            0.261    52.048
n9685.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9685.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n4338.Q[0] (.latch clocked by pclk)
Endpoint  : n4009.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4338.clk[0] (.latch)                                            1.014     1.014
n4338.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4339.in[0] (.names)                                             1.014     2.070
n4339.out[0] (.names)                                            0.261     2.331
n4340.in[0] (.names)                                             1.014     3.344
n4340.out[0] (.names)                                            0.261     3.605
n4345.in[0] (.names)                                             1.014     4.619
n4345.out[0] (.names)                                            0.261     4.880
n4341.in[1] (.names)                                             1.014     5.894
n4341.out[0] (.names)                                            0.261     6.155
n4254.in[1] (.names)                                             1.014     7.169
n4254.out[0] (.names)                                            0.261     7.430
n4348.in[0] (.names)                                             1.014     8.444
n4348.out[0] (.names)                                            0.261     8.705
n4357.in[3] (.names)                                             1.014     9.719
n4357.out[0] (.names)                                            0.261     9.980
n4358.in[1] (.names)                                             1.014    10.993
n4358.out[0] (.names)                                            0.261    11.254
n4359.in[0] (.names)                                             1.014    12.268
n4359.out[0] (.names)                                            0.261    12.529
n4360.in[2] (.names)                                             1.014    13.543
n4360.out[0] (.names)                                            0.261    13.804
n4361.in[1] (.names)                                             1.014    14.818
n4361.out[0] (.names)                                            0.261    15.079
n4362.in[0] (.names)                                             1.014    16.093
n4362.out[0] (.names)                                            0.261    16.354
n4363.in[0] (.names)                                             1.014    17.367
n4363.out[0] (.names)                                            0.261    17.628
n3969.in[0] (.names)                                             1.014    18.642
n3969.out[0] (.names)                                            0.261    18.903
n4364.in[0] (.names)                                             1.014    19.917
n4364.out[0] (.names)                                            0.261    20.178
n4140.in[0] (.names)                                             1.014    21.192
n4140.out[0] (.names)                                            0.261    21.453
n4141.in[0] (.names)                                             1.014    22.467
n4141.out[0] (.names)                                            0.261    22.728
n3727.in[0] (.names)                                             1.014    23.742
n3727.out[0] (.names)                                            0.261    24.003
n4048.in[0] (.names)                                             1.014    25.016
n4048.out[0] (.names)                                            0.261    25.277
n3995.in[0] (.names)                                             1.014    26.291
n3995.out[0] (.names)                                            0.261    26.552
n4049.in[0] (.names)                                             1.014    27.566
n4049.out[0] (.names)                                            0.261    27.827
n4042.in[1] (.names)                                             1.014    28.841
n4042.out[0] (.names)                                            0.261    29.102
n3999.in[0] (.names)                                             1.014    30.116
n3999.out[0] (.names)                                            0.261    30.377
n4000.in[0] (.names)                                             1.014    31.390
n4000.out[0] (.names)                                            0.261    31.651
n4001.in[1] (.names)                                             1.014    32.665
n4001.out[0] (.names)                                            0.261    32.926
n4004.in[1] (.names)                                             1.014    33.940
n4004.out[0] (.names)                                            0.261    34.201
n4036.in[2] (.names)                                             1.014    35.215
n4036.out[0] (.names)                                            0.261    35.476
n4037.in[0] (.names)                                             1.014    36.490
n4037.out[0] (.names)                                            0.261    36.751
n4038.in[0] (.names)                                             1.014    37.765
n4038.out[0] (.names)                                            0.261    38.026
n4024.in[1] (.names)                                             1.014    39.039
n4024.out[0] (.names)                                            0.261    39.300
n4025.in[1] (.names)                                             1.014    40.314
n4025.out[0] (.names)                                            0.261    40.575
n4026.in[0] (.names)                                             1.014    41.589
n4026.out[0] (.names)                                            0.261    41.850
n4029.in[0] (.names)                                             1.014    42.864
n4029.out[0] (.names)                                            0.261    43.125
n3993.in[2] (.names)                                             1.014    44.139
n3993.out[0] (.names)                                            0.261    44.400
n4031.in[0] (.names)                                             1.014    45.413
n4031.out[0] (.names)                                            0.261    45.674
n4040.in[3] (.names)                                             1.014    46.688
n4040.out[0] (.names)                                            0.261    46.949
n3672.in[1] (.names)                                             1.014    47.963
n3672.out[0] (.names)                                            0.261    48.224
n4027.in[0] (.names)                                             1.014    49.238
n4027.out[0] (.names)                                            0.261    49.499
n3699.in[1] (.names)                                             1.014    50.513
n3699.out[0] (.names)                                            0.261    50.774
n4023.in[0] (.names)                                             1.014    51.787
n4023.out[0] (.names)                                            0.261    52.048
n4009.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4009.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n4338.Q[0] (.latch clocked by pclk)
Endpoint  : n4021.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4338.clk[0] (.latch)                                            1.014     1.014
n4338.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4339.in[0] (.names)                                             1.014     2.070
n4339.out[0] (.names)                                            0.261     2.331
n4340.in[0] (.names)                                             1.014     3.344
n4340.out[0] (.names)                                            0.261     3.605
n4345.in[0] (.names)                                             1.014     4.619
n4345.out[0] (.names)                                            0.261     4.880
n4341.in[1] (.names)                                             1.014     5.894
n4341.out[0] (.names)                                            0.261     6.155
n4254.in[1] (.names)                                             1.014     7.169
n4254.out[0] (.names)                                            0.261     7.430
n4348.in[0] (.names)                                             1.014     8.444
n4348.out[0] (.names)                                            0.261     8.705
n4357.in[3] (.names)                                             1.014     9.719
n4357.out[0] (.names)                                            0.261     9.980
n4358.in[1] (.names)                                             1.014    10.993
n4358.out[0] (.names)                                            0.261    11.254
n4359.in[0] (.names)                                             1.014    12.268
n4359.out[0] (.names)                                            0.261    12.529
n4360.in[2] (.names)                                             1.014    13.543
n4360.out[0] (.names)                                            0.261    13.804
n4361.in[1] (.names)                                             1.014    14.818
n4361.out[0] (.names)                                            0.261    15.079
n4362.in[0] (.names)                                             1.014    16.093
n4362.out[0] (.names)                                            0.261    16.354
n4363.in[0] (.names)                                             1.014    17.367
n4363.out[0] (.names)                                            0.261    17.628
n3969.in[0] (.names)                                             1.014    18.642
n3969.out[0] (.names)                                            0.261    18.903
n4364.in[0] (.names)                                             1.014    19.917
n4364.out[0] (.names)                                            0.261    20.178
n4140.in[0] (.names)                                             1.014    21.192
n4140.out[0] (.names)                                            0.261    21.453
n4141.in[0] (.names)                                             1.014    22.467
n4141.out[0] (.names)                                            0.261    22.728
n3727.in[0] (.names)                                             1.014    23.742
n3727.out[0] (.names)                                            0.261    24.003
n4048.in[0] (.names)                                             1.014    25.016
n4048.out[0] (.names)                                            0.261    25.277
n3995.in[0] (.names)                                             1.014    26.291
n3995.out[0] (.names)                                            0.261    26.552
n4049.in[0] (.names)                                             1.014    27.566
n4049.out[0] (.names)                                            0.261    27.827
n4042.in[1] (.names)                                             1.014    28.841
n4042.out[0] (.names)                                            0.261    29.102
n3999.in[0] (.names)                                             1.014    30.116
n3999.out[0] (.names)                                            0.261    30.377
n4000.in[0] (.names)                                             1.014    31.390
n4000.out[0] (.names)                                            0.261    31.651
n4001.in[1] (.names)                                             1.014    32.665
n4001.out[0] (.names)                                            0.261    32.926
n4004.in[1] (.names)                                             1.014    33.940
n4004.out[0] (.names)                                            0.261    34.201
n4036.in[2] (.names)                                             1.014    35.215
n4036.out[0] (.names)                                            0.261    35.476
n4037.in[0] (.names)                                             1.014    36.490
n4037.out[0] (.names)                                            0.261    36.751
n4038.in[0] (.names)                                             1.014    37.765
n4038.out[0] (.names)                                            0.261    38.026
n4024.in[1] (.names)                                             1.014    39.039
n4024.out[0] (.names)                                            0.261    39.300
n4025.in[1] (.names)                                             1.014    40.314
n4025.out[0] (.names)                                            0.261    40.575
n4026.in[0] (.names)                                             1.014    41.589
n4026.out[0] (.names)                                            0.261    41.850
n4029.in[0] (.names)                                             1.014    42.864
n4029.out[0] (.names)                                            0.261    43.125
n3993.in[2] (.names)                                             1.014    44.139
n3993.out[0] (.names)                                            0.261    44.400
n4031.in[0] (.names)                                             1.014    45.413
n4031.out[0] (.names)                                            0.261    45.674
n4040.in[3] (.names)                                             1.014    46.688
n4040.out[0] (.names)                                            0.261    46.949
n3672.in[1] (.names)                                             1.014    47.963
n3672.out[0] (.names)                                            0.261    48.224
n4027.in[0] (.names)                                             1.014    49.238
n4027.out[0] (.names)                                            0.261    49.499
n3699.in[1] (.names)                                             1.014    50.513
n3699.out[0] (.names)                                            0.261    50.774
n4023.in[0] (.names)                                             1.014    51.787
n4023.out[0] (.names)                                            0.261    52.048
n4021.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4021.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n2156.Q[0] (.latch clocked by pclk)
Endpoint  : n4602.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2156.clk[0] (.latch)                                            1.014     1.014
n2156.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4375.in[0] (.names)                                             1.014     2.070
n4375.out[0] (.names)                                            0.261     2.331
n4376.in[1] (.names)                                             1.014     3.344
n4376.out[0] (.names)                                            0.261     3.605
n4373.in[0] (.names)                                             1.014     4.619
n4373.out[0] (.names)                                            0.261     4.880
n4377.in[0] (.names)                                             1.014     5.894
n4377.out[0] (.names)                                            0.261     6.155
n4378.in[0] (.names)                                             1.014     7.169
n4378.out[0] (.names)                                            0.261     7.430
n4379.in[0] (.names)                                             1.014     8.444
n4379.out[0] (.names)                                            0.261     8.705
n4368.in[1] (.names)                                             1.014     9.719
n4368.out[0] (.names)                                            0.261     9.980
n4369.in[2] (.names)                                             1.014    10.993
n4369.out[0] (.names)                                            0.261    11.254
n4372.in[2] (.names)                                             1.014    12.268
n4372.out[0] (.names)                                            0.261    12.529
n4238.in[0] (.names)                                             1.014    13.543
n4238.out[0] (.names)                                            0.261    13.804
n4239.in[1] (.names)                                             1.014    14.818
n4239.out[0] (.names)                                            0.261    15.079
n3090.in[0] (.names)                                             1.014    16.093
n3090.out[0] (.names)                                            0.261    16.354
n4260.in[2] (.names)                                             1.014    17.367
n4260.out[0] (.names)                                            0.261    17.628
n4262.in[0] (.names)                                             1.014    18.642
n4262.out[0] (.names)                                            0.261    18.903
n4256.in[0] (.names)                                             1.014    19.917
n4256.out[0] (.names)                                            0.261    20.178
n4257.in[0] (.names)                                             1.014    21.192
n4257.out[0] (.names)                                            0.261    21.453
n4258.in[1] (.names)                                             1.014    22.467
n4258.out[0] (.names)                                            0.261    22.728
n4265.in[0] (.names)                                             1.014    23.742
n4265.out[0] (.names)                                            0.261    24.003
n4269.in[0] (.names)                                             1.014    25.016
n4269.out[0] (.names)                                            0.261    25.277
n4272.in[0] (.names)                                             1.014    26.291
n4272.out[0] (.names)                                            0.261    26.552
n4273.in[0] (.names)                                             1.014    27.566
n4273.out[0] (.names)                                            0.261    27.827
n4219.in[0] (.names)                                             1.014    28.841
n4219.out[0] (.names)                                            0.261    29.102
n4321.in[0] (.names)                                             1.014    30.116
n4321.out[0] (.names)                                            0.261    30.377
n4324.in[1] (.names)                                             1.014    31.390
n4324.out[0] (.names)                                            0.261    31.651
n4325.in[0] (.names)                                             1.014    32.665
n4325.out[0] (.names)                                            0.261    32.926
n4641.in[2] (.names)                                             1.014    33.940
n4641.out[0] (.names)                                            0.261    34.201
n4642.in[0] (.names)                                             1.014    35.215
n4642.out[0] (.names)                                            0.261    35.476
n4643.in[2] (.names)                                             1.014    36.490
n4643.out[0] (.names)                                            0.261    36.751
n4645.in[2] (.names)                                             1.014    37.765
n4645.out[0] (.names)                                            0.261    38.026
n4646.in[1] (.names)                                             1.014    39.039
n4646.out[0] (.names)                                            0.261    39.300
n4647.in[2] (.names)                                             1.014    40.314
n4647.out[0] (.names)                                            0.261    40.575
n4648.in[0] (.names)                                             1.014    41.589
n4648.out[0] (.names)                                            0.261    41.850
n4649.in[0] (.names)                                             1.014    42.864
n4649.out[0] (.names)                                            0.261    43.125
n4654.in[0] (.names)                                             1.014    44.139
n4654.out[0] (.names)                                            0.261    44.400
n4655.in[0] (.names)                                             1.014    45.413
n4655.out[0] (.names)                                            0.261    45.674
n4658.in[1] (.names)                                             1.014    46.688
n4658.out[0] (.names)                                            0.261    46.949
n4597.in[0] (.names)                                             1.014    47.963
n4597.out[0] (.names)                                            0.261    48.224
n4598.in[1] (.names)                                             1.014    49.238
n4598.out[0] (.names)                                            0.261    49.499
n4601.in[0] (.names)                                             1.014    50.513
n4601.out[0] (.names)                                            0.261    50.774
n641.in[0] (.names)                                              1.014    51.787
n641.out[0] (.names)                                             0.261    52.048
n4602.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4602.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n2156.Q[0] (.latch clocked by pclk)
Endpoint  : n432.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2156.clk[0] (.latch)                                            1.014     1.014
n2156.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4375.in[0] (.names)                                             1.014     2.070
n4375.out[0] (.names)                                            0.261     2.331
n4376.in[1] (.names)                                             1.014     3.344
n4376.out[0] (.names)                                            0.261     3.605
n4373.in[0] (.names)                                             1.014     4.619
n4373.out[0] (.names)                                            0.261     4.880
n4377.in[0] (.names)                                             1.014     5.894
n4377.out[0] (.names)                                            0.261     6.155
n4378.in[0] (.names)                                             1.014     7.169
n4378.out[0] (.names)                                            0.261     7.430
n4379.in[0] (.names)                                             1.014     8.444
n4379.out[0] (.names)                                            0.261     8.705
n4368.in[1] (.names)                                             1.014     9.719
n4368.out[0] (.names)                                            0.261     9.980
n4369.in[2] (.names)                                             1.014    10.993
n4369.out[0] (.names)                                            0.261    11.254
n4372.in[2] (.names)                                             1.014    12.268
n4372.out[0] (.names)                                            0.261    12.529
n4238.in[0] (.names)                                             1.014    13.543
n4238.out[0] (.names)                                            0.261    13.804
n4239.in[1] (.names)                                             1.014    14.818
n4239.out[0] (.names)                                            0.261    15.079
n3090.in[0] (.names)                                             1.014    16.093
n3090.out[0] (.names)                                            0.261    16.354
n4260.in[2] (.names)                                             1.014    17.367
n4260.out[0] (.names)                                            0.261    17.628
n4262.in[0] (.names)                                             1.014    18.642
n4262.out[0] (.names)                                            0.261    18.903
n4256.in[0] (.names)                                             1.014    19.917
n4256.out[0] (.names)                                            0.261    20.178
n4257.in[0] (.names)                                             1.014    21.192
n4257.out[0] (.names)                                            0.261    21.453
n4258.in[1] (.names)                                             1.014    22.467
n4258.out[0] (.names)                                            0.261    22.728
n4265.in[0] (.names)                                             1.014    23.742
n4265.out[0] (.names)                                            0.261    24.003
n4269.in[0] (.names)                                             1.014    25.016
n4269.out[0] (.names)                                            0.261    25.277
n4272.in[0] (.names)                                             1.014    26.291
n4272.out[0] (.names)                                            0.261    26.552
n4273.in[0] (.names)                                             1.014    27.566
n4273.out[0] (.names)                                            0.261    27.827
n4219.in[0] (.names)                                             1.014    28.841
n4219.out[0] (.names)                                            0.261    29.102
n4321.in[0] (.names)                                             1.014    30.116
n4321.out[0] (.names)                                            0.261    30.377
n4324.in[1] (.names)                                             1.014    31.390
n4324.out[0] (.names)                                            0.261    31.651
n4325.in[0] (.names)                                             1.014    32.665
n4325.out[0] (.names)                                            0.261    32.926
n4641.in[2] (.names)                                             1.014    33.940
n4641.out[0] (.names)                                            0.261    34.201
n4642.in[0] (.names)                                             1.014    35.215
n4642.out[0] (.names)                                            0.261    35.476
n4643.in[2] (.names)                                             1.014    36.490
n4643.out[0] (.names)                                            0.261    36.751
n4645.in[2] (.names)                                             1.014    37.765
n4645.out[0] (.names)                                            0.261    38.026
n4646.in[1] (.names)                                             1.014    39.039
n4646.out[0] (.names)                                            0.261    39.300
n4647.in[2] (.names)                                             1.014    40.314
n4647.out[0] (.names)                                            0.261    40.575
n4648.in[0] (.names)                                             1.014    41.589
n4648.out[0] (.names)                                            0.261    41.850
n4649.in[0] (.names)                                             1.014    42.864
n4649.out[0] (.names)                                            0.261    43.125
n4654.in[0] (.names)                                             1.014    44.139
n4654.out[0] (.names)                                            0.261    44.400
n4655.in[0] (.names)                                             1.014    45.413
n4655.out[0] (.names)                                            0.261    45.674
n4658.in[1] (.names)                                             1.014    46.688
n4658.out[0] (.names)                                            0.261    46.949
n4597.in[0] (.names)                                             1.014    47.963
n4597.out[0] (.names)                                            0.261    48.224
n4598.in[1] (.names)                                             1.014    49.238
n4598.out[0] (.names)                                            0.261    49.499
n4601.in[0] (.names)                                             1.014    50.513
n4601.out[0] (.names)                                            0.261    50.774
n641.in[0] (.names)                                              1.014    51.787
n641.out[0] (.names)                                             0.261    52.048
n432.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n432.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n2153.Q[0] (.latch clocked by pclk)
Endpoint  : n1505.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2153.clk[0] (.latch)                                            1.014     1.014
n2153.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2244.in[0] (.names)                                             1.014     2.070
n2244.out[0] (.names)                                            0.261     2.331
n2166.in[0] (.names)                                             1.014     3.344
n2166.out[0] (.names)                                            0.261     3.605
n2170.in[0] (.names)                                             1.014     4.619
n2170.out[0] (.names)                                            0.261     4.880
n2171.in[0] (.names)                                             1.014     5.894
n2171.out[0] (.names)                                            0.261     6.155
n2173.in[1] (.names)                                             1.014     7.169
n2173.out[0] (.names)                                            0.261     7.430
n2174.in[0] (.names)                                             1.014     8.444
n2174.out[0] (.names)                                            0.261     8.705
n2175.in[0] (.names)                                             1.014     9.719
n2175.out[0] (.names)                                            0.261     9.980
n2176.in[1] (.names)                                             1.014    10.993
n2176.out[0] (.names)                                            0.261    11.254
n2177.in[0] (.names)                                             1.014    12.268
n2177.out[0] (.names)                                            0.261    12.529
n2178.in[2] (.names)                                             1.014    13.543
n2178.out[0] (.names)                                            0.261    13.804
n2187.in[0] (.names)                                             1.014    14.818
n2187.out[0] (.names)                                            0.261    15.079
n2188.in[0] (.names)                                             1.014    16.093
n2188.out[0] (.names)                                            0.261    16.354
n2189.in[0] (.names)                                             1.014    17.367
n2189.out[0] (.names)                                            0.261    17.628
n2194.in[0] (.names)                                             1.014    18.642
n2194.out[0] (.names)                                            0.261    18.903
n2201.in[0] (.names)                                             1.014    19.917
n2201.out[0] (.names)                                            0.261    20.178
n2205.in[0] (.names)                                             1.014    21.192
n2205.out[0] (.names)                                            0.261    21.453
n2203.in[1] (.names)                                             1.014    22.467
n2203.out[0] (.names)                                            0.261    22.728
n2206.in[1] (.names)                                             1.014    23.742
n2206.out[0] (.names)                                            0.261    24.003
n2202.in[0] (.names)                                             1.014    25.016
n2202.out[0] (.names)                                            0.261    25.277
n2181.in[1] (.names)                                             1.014    26.291
n2181.out[0] (.names)                                            0.261    26.552
n2182.in[2] (.names)                                             1.014    27.566
n2182.out[0] (.names)                                            0.261    27.827
n2185.in[0] (.names)                                             1.014    28.841
n2185.out[0] (.names)                                            0.261    29.102
n2190.in[0] (.names)                                             1.014    30.116
n2190.out[0] (.names)                                            0.261    30.377
n2192.in[0] (.names)                                             1.014    31.390
n2192.out[0] (.names)                                            0.261    31.651
n2057.in[2] (.names)                                             1.014    32.665
n2057.out[0] (.names)                                            0.261    32.926
n2195.in[0] (.names)                                             1.014    33.940
n2195.out[0] (.names)                                            0.261    34.201
n2196.in[0] (.names)                                             1.014    35.215
n2196.out[0] (.names)                                            0.261    35.476
n2197.in[0] (.names)                                             1.014    36.490
n2197.out[0] (.names)                                            0.261    36.751
n1254.in[1] (.names)                                             1.014    37.765
n1254.out[0] (.names)                                            0.261    38.026
n1625.in[3] (.names)                                             1.014    39.039
n1625.out[0] (.names)                                            0.261    39.300
n1639.in[0] (.names)                                             1.014    40.314
n1639.out[0] (.names)                                            0.261    40.575
n1640.in[0] (.names)                                             1.014    41.589
n1640.out[0] (.names)                                            0.261    41.850
n1641.in[1] (.names)                                             1.014    42.864
n1641.out[0] (.names)                                            0.261    43.125
n1642.in[2] (.names)                                             1.014    44.139
n1642.out[0] (.names)                                            0.261    44.400
n1314.in[0] (.names)                                             1.014    45.413
n1314.out[0] (.names)                                            0.261    45.674
n1643.in[0] (.names)                                             1.014    46.688
n1643.out[0] (.names)                                            0.261    46.949
n1651.in[0] (.names)                                             1.014    47.963
n1651.out[0] (.names)                                            0.261    48.224
n1652.in[0] (.names)                                             1.014    49.238
n1652.out[0] (.names)                                            0.261    49.499
n699.in[0] (.names)                                              1.014    50.513
n699.out[0] (.names)                                             0.261    50.774
n1504.in[0] (.names)                                             1.014    51.787
n1504.out[0] (.names)                                            0.261    52.048
n1505.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1505.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n414.Q[0] (.latch clocked by pclk)
Endpoint  : n8865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n414.clk[0] (.latch)                                             1.014     1.014
n414.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1550.in[0] (.names)                                             1.014     2.070
n1550.out[0] (.names)                                            0.261     2.331
n1587.in[0] (.names)                                             1.014     3.344
n1587.out[0] (.names)                                            0.261     3.605
n1589.in[1] (.names)                                             1.014     4.619
n1589.out[0] (.names)                                            0.261     4.880
n1590.in[2] (.names)                                             1.014     5.894
n1590.out[0] (.names)                                            0.261     6.155
n1591.in[0] (.names)                                             1.014     7.169
n1591.out[0] (.names)                                            0.261     7.430
n1593.in[1] (.names)                                             1.014     8.444
n1593.out[0] (.names)                                            0.261     8.705
n1513.in[0] (.names)                                             1.014     9.719
n1513.out[0] (.names)                                            0.261     9.980
n1596.in[0] (.names)                                             1.014    10.993
n1596.out[0] (.names)                                            0.261    11.254
n1597.in[0] (.names)                                             1.014    12.268
n1597.out[0] (.names)                                            0.261    12.529
n1514.in[0] (.names)                                             1.014    13.543
n1514.out[0] (.names)                                            0.261    13.804
n1515.in[2] (.names)                                             1.014    14.818
n1515.out[0] (.names)                                            0.261    15.079
n1516.in[1] (.names)                                             1.014    16.093
n1516.out[0] (.names)                                            0.261    16.354
n1519.in[0] (.names)                                             1.014    17.367
n1519.out[0] (.names)                                            0.261    17.628
n1520.in[0] (.names)                                             1.014    18.642
n1520.out[0] (.names)                                            0.261    18.903
n1521.in[0] (.names)                                             1.014    19.917
n1521.out[0] (.names)                                            0.261    20.178
n1483.in[1] (.names)                                             1.014    21.192
n1483.out[0] (.names)                                            0.261    21.453
n450.in[0] (.names)                                              1.014    22.467
n450.out[0] (.names)                                             0.261    22.728
n9025.in[1] (.names)                                             1.014    23.742
n9025.out[0] (.names)                                            0.261    24.003
n9031.in[0] (.names)                                             1.014    25.016
n9031.out[0] (.names)                                            0.261    25.277
n9029.in[2] (.names)                                             1.014    26.291
n9029.out[0] (.names)                                            0.261    26.552
n9030.in[0] (.names)                                             1.014    27.566
n9030.out[0] (.names)                                            0.261    27.827
n9027.in[1] (.names)                                             1.014    28.841
n9027.out[0] (.names)                                            0.261    29.102
n9033.in[0] (.names)                                             1.014    30.116
n9033.out[0] (.names)                                            0.261    30.377
n9034.in[0] (.names)                                             1.014    31.390
n9034.out[0] (.names)                                            0.261    31.651
n9035.in[0] (.names)                                             1.014    32.665
n9035.out[0] (.names)                                            0.261    32.926
n9448.in[2] (.names)                                             1.014    33.940
n9448.out[0] (.names)                                            0.261    34.201
n9449.in[0] (.names)                                             1.014    35.215
n9449.out[0] (.names)                                            0.261    35.476
n9450.in[3] (.names)                                             1.014    36.490
n9450.out[0] (.names)                                            0.261    36.751
n9452.in[1] (.names)                                             1.014    37.765
n9452.out[0] (.names)                                            0.261    38.026
n9455.in[1] (.names)                                             1.014    39.039
n9455.out[0] (.names)                                            0.261    39.300
n9456.in[1] (.names)                                             1.014    40.314
n9456.out[0] (.names)                                            0.261    40.575
n9457.in[0] (.names)                                             1.014    41.589
n9457.out[0] (.names)                                            0.261    41.850
n9440.in[2] (.names)                                             1.014    42.864
n9440.out[0] (.names)                                            0.261    43.125
n9441.in[2] (.names)                                             1.014    44.139
n9441.out[0] (.names)                                            0.261    44.400
n9443.in[1] (.names)                                             1.014    45.413
n9443.out[0] (.names)                                            0.261    45.674
n9444.in[1] (.names)                                             1.014    46.688
n9444.out[0] (.names)                                            0.261    46.949
n8737.in[1] (.names)                                             1.014    47.963
n8737.out[0] (.names)                                            0.261    48.224
n9445.in[0] (.names)                                             1.014    49.238
n9445.out[0] (.names)                                            0.261    49.499
n9420.in[0] (.names)                                             1.014    50.513
n9420.out[0] (.names)                                            0.261    50.774
n9010.in[0] (.names)                                             1.014    51.787
n9010.out[0] (.names)                                            0.261    52.048
n8865.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8865.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n414.Q[0] (.latch clocked by pclk)
Endpoint  : n657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n414.clk[0] (.latch)                                             1.014     1.014
n414.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1550.in[0] (.names)                                             1.014     2.070
n1550.out[0] (.names)                                            0.261     2.331
n1587.in[0] (.names)                                             1.014     3.344
n1587.out[0] (.names)                                            0.261     3.605
n1589.in[1] (.names)                                             1.014     4.619
n1589.out[0] (.names)                                            0.261     4.880
n1590.in[2] (.names)                                             1.014     5.894
n1590.out[0] (.names)                                            0.261     6.155
n1591.in[0] (.names)                                             1.014     7.169
n1591.out[0] (.names)                                            0.261     7.430
n1593.in[1] (.names)                                             1.014     8.444
n1593.out[0] (.names)                                            0.261     8.705
n1513.in[0] (.names)                                             1.014     9.719
n1513.out[0] (.names)                                            0.261     9.980
n1596.in[0] (.names)                                             1.014    10.993
n1596.out[0] (.names)                                            0.261    11.254
n1597.in[0] (.names)                                             1.014    12.268
n1597.out[0] (.names)                                            0.261    12.529
n1514.in[0] (.names)                                             1.014    13.543
n1514.out[0] (.names)                                            0.261    13.804
n1515.in[2] (.names)                                             1.014    14.818
n1515.out[0] (.names)                                            0.261    15.079
n1516.in[1] (.names)                                             1.014    16.093
n1516.out[0] (.names)                                            0.261    16.354
n1519.in[0] (.names)                                             1.014    17.367
n1519.out[0] (.names)                                            0.261    17.628
n1520.in[0] (.names)                                             1.014    18.642
n1520.out[0] (.names)                                            0.261    18.903
n1521.in[0] (.names)                                             1.014    19.917
n1521.out[0] (.names)                                            0.261    20.178
n1483.in[1] (.names)                                             1.014    21.192
n1483.out[0] (.names)                                            0.261    21.453
n450.in[0] (.names)                                              1.014    22.467
n450.out[0] (.names)                                             0.261    22.728
n7049.in[0] (.names)                                             1.014    23.742
n7049.out[0] (.names)                                            0.261    24.003
n7050.in[2] (.names)                                             1.014    25.016
n7050.out[0] (.names)                                            0.261    25.277
n3647.in[0] (.names)                                             1.014    26.291
n3647.out[0] (.names)                                            0.261    26.552
n7062.in[3] (.names)                                             1.014    27.566
n7062.out[0] (.names)                                            0.261    27.827
n7076.in[2] (.names)                                             1.014    28.841
n7076.out[0] (.names)                                            0.261    29.102
n7063.in[1] (.names)                                             1.014    30.116
n7063.out[0] (.names)                                            0.261    30.377
n7064.in[1] (.names)                                             1.014    31.390
n7064.out[0] (.names)                                            0.261    31.651
n627.in[2] (.names)                                              1.014    32.665
n627.out[0] (.names)                                             0.261    32.926
n7079.in[1] (.names)                                             1.014    33.940
n7079.out[0] (.names)                                            0.261    34.201
n7080.in[1] (.names)                                             1.014    35.215
n7080.out[0] (.names)                                            0.261    35.476
n7082.in[1] (.names)                                             1.014    36.490
n7082.out[0] (.names)                                            0.261    36.751
n7083.in[0] (.names)                                             1.014    37.765
n7083.out[0] (.names)                                            0.261    38.026
n7092.in[0] (.names)                                             1.014    39.039
n7092.out[0] (.names)                                            0.261    39.300
n7094.in[1] (.names)                                             1.014    40.314
n7094.out[0] (.names)                                            0.261    40.575
n7091.in[1] (.names)                                             1.014    41.589
n7091.out[0] (.names)                                            0.261    41.850
n7085.in[0] (.names)                                             1.014    42.864
n7085.out[0] (.names)                                            0.261    43.125
n7090.in[0] (.names)                                             1.014    44.139
n7090.out[0] (.names)                                            0.261    44.400
n3625.in[0] (.names)                                             1.014    45.413
n3625.out[0] (.names)                                            0.261    45.674
n7096.in[0] (.names)                                             1.014    46.688
n7096.out[0] (.names)                                            0.261    46.949
n7097.in[1] (.names)                                             1.014    47.963
n7097.out[0] (.names)                                            0.261    48.224
n7098.in[0] (.names)                                             1.014    49.238
n7098.out[0] (.names)                                            0.261    49.499
n4940.in[1] (.names)                                             1.014    50.513
n4940.out[0] (.names)                                            0.261    50.774
n656.in[0] (.names)                                              1.014    51.787
n656.out[0] (.names)                                             0.261    52.048
n657.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n657.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n766.Q[0] (.latch clocked by pclk)
Endpoint  : n5020.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n766.clk[0] (.latch)                                             1.014     1.014
n766.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n767.in[0] (.names)                                              1.014     2.070
n767.out[0] (.names)                                             0.261     2.331
n751.in[0] (.names)                                              1.014     3.344
n751.out[0] (.names)                                             0.261     3.605
n753.in[0] (.names)                                              1.014     4.619
n753.out[0] (.names)                                             0.261     4.880
n769.in[2] (.names)                                              1.014     5.894
n769.out[0] (.names)                                             0.261     6.155
n778.in[0] (.names)                                              1.014     7.169
n778.out[0] (.names)                                             0.261     7.430
n779.in[0] (.names)                                              1.014     8.444
n779.out[0] (.names)                                             0.261     8.705
n784.in[2] (.names)                                              1.014     9.719
n784.out[0] (.names)                                             0.261     9.980
n791.in[1] (.names)                                              1.014    10.993
n791.out[0] (.names)                                             0.261    11.254
n789.in[0] (.names)                                              1.014    12.268
n789.out[0] (.names)                                             0.261    12.529
n788.in[0] (.names)                                              1.014    13.543
n788.out[0] (.names)                                             0.261    13.804
n790.in[0] (.names)                                              1.014    14.818
n790.out[0] (.names)                                             0.261    15.079
n796.in[1] (.names)                                              1.014    16.093
n796.out[0] (.names)                                             0.261    16.354
n797.in[0] (.names)                                              1.014    17.367
n797.out[0] (.names)                                             0.261    17.628
n799.in[0] (.names)                                              1.014    18.642
n799.out[0] (.names)                                             0.261    18.903
n800.in[2] (.names)                                              1.014    19.917
n800.out[0] (.names)                                             0.261    20.178
n801.in[1] (.names)                                              1.014    21.192
n801.out[0] (.names)                                             0.261    21.453
n802.in[0] (.names)                                              1.014    22.467
n802.out[0] (.names)                                             0.261    22.728
n761.in[2] (.names)                                              1.014    23.742
n761.out[0] (.names)                                             0.261    24.003
n773.in[0] (.names)                                              1.014    25.016
n773.out[0] (.names)                                             0.261    25.277
n805.in[0] (.names)                                              1.014    26.291
n805.out[0] (.names)                                             0.261    26.552
n611.in[0] (.names)                                              1.014    27.566
n611.out[0] (.names)                                             0.261    27.827
n5503.in[3] (.names)                                             1.014    28.841
n5503.out[0] (.names)                                            0.261    29.102
n5404.in[0] (.names)                                             1.014    30.116
n5404.out[0] (.names)                                            0.261    30.377
n5504.in[0] (.names)                                             1.014    31.390
n5504.out[0] (.names)                                            0.261    31.651
n5509.in[2] (.names)                                             1.014    32.665
n5509.out[0] (.names)                                            0.261    32.926
n5463.in[1] (.names)                                             1.014    33.940
n5463.out[0] (.names)                                            0.261    34.201
n5464.in[2] (.names)                                             1.014    35.215
n5464.out[0] (.names)                                            0.261    35.476
n5467.in[1] (.names)                                             1.014    36.490
n5467.out[0] (.names)                                            0.261    36.751
n5470.in[0] (.names)                                             1.014    37.765
n5470.out[0] (.names)                                            0.261    38.026
n5471.in[1] (.names)                                             1.014    39.039
n5471.out[0] (.names)                                            0.261    39.300
n5474.in[2] (.names)                                             1.014    40.314
n5474.out[0] (.names)                                            0.261    40.575
n5459.in[0] (.names)                                             1.014    41.589
n5459.out[0] (.names)                                            0.261    41.850
n5477.in[0] (.names)                                             1.014    42.864
n5477.out[0] (.names)                                            0.261    43.125
n5479.in[1] (.names)                                             1.014    44.139
n5479.out[0] (.names)                                            0.261    44.400
n5482.in[0] (.names)                                             1.014    45.413
n5482.out[0] (.names)                                            0.261    45.674
n5306.in[0] (.names)                                             1.014    46.688
n5306.out[0] (.names)                                            0.261    46.949
n5307.in[1] (.names)                                             1.014    47.963
n5307.out[0] (.names)                                            0.261    48.224
n5314.in[0] (.names)                                             1.014    49.238
n5314.out[0] (.names)                                            0.261    49.499
n5315.in[0] (.names)                                             1.014    50.513
n5315.out[0] (.names)                                            0.261    50.774
n5019.in[1] (.names)                                             1.014    51.787
n5019.out[0] (.names)                                            0.261    52.048
n5020.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5020.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n766.Q[0] (.latch clocked by pclk)
Endpoint  : n5478.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n766.clk[0] (.latch)                                             1.014     1.014
n766.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n767.in[0] (.names)                                              1.014     2.070
n767.out[0] (.names)                                             0.261     2.331
n751.in[0] (.names)                                              1.014     3.344
n751.out[0] (.names)                                             0.261     3.605
n753.in[0] (.names)                                              1.014     4.619
n753.out[0] (.names)                                             0.261     4.880
n769.in[2] (.names)                                              1.014     5.894
n769.out[0] (.names)                                             0.261     6.155
n778.in[0] (.names)                                              1.014     7.169
n778.out[0] (.names)                                             0.261     7.430
n779.in[0] (.names)                                              1.014     8.444
n779.out[0] (.names)                                             0.261     8.705
n784.in[2] (.names)                                              1.014     9.719
n784.out[0] (.names)                                             0.261     9.980
n791.in[1] (.names)                                              1.014    10.993
n791.out[0] (.names)                                             0.261    11.254
n789.in[0] (.names)                                              1.014    12.268
n789.out[0] (.names)                                             0.261    12.529
n788.in[0] (.names)                                              1.014    13.543
n788.out[0] (.names)                                             0.261    13.804
n790.in[0] (.names)                                              1.014    14.818
n790.out[0] (.names)                                             0.261    15.079
n796.in[1] (.names)                                              1.014    16.093
n796.out[0] (.names)                                             0.261    16.354
n797.in[0] (.names)                                              1.014    17.367
n797.out[0] (.names)                                             0.261    17.628
n799.in[0] (.names)                                              1.014    18.642
n799.out[0] (.names)                                             0.261    18.903
n800.in[2] (.names)                                              1.014    19.917
n800.out[0] (.names)                                             0.261    20.178
n801.in[1] (.names)                                              1.014    21.192
n801.out[0] (.names)                                             0.261    21.453
n802.in[0] (.names)                                              1.014    22.467
n802.out[0] (.names)                                             0.261    22.728
n761.in[2] (.names)                                              1.014    23.742
n761.out[0] (.names)                                             0.261    24.003
n773.in[0] (.names)                                              1.014    25.016
n773.out[0] (.names)                                             0.261    25.277
n805.in[0] (.names)                                              1.014    26.291
n805.out[0] (.names)                                             0.261    26.552
n611.in[0] (.names)                                              1.014    27.566
n611.out[0] (.names)                                             0.261    27.827
n5503.in[3] (.names)                                             1.014    28.841
n5503.out[0] (.names)                                            0.261    29.102
n5404.in[0] (.names)                                             1.014    30.116
n5404.out[0] (.names)                                            0.261    30.377
n5504.in[0] (.names)                                             1.014    31.390
n5504.out[0] (.names)                                            0.261    31.651
n5509.in[2] (.names)                                             1.014    32.665
n5509.out[0] (.names)                                            0.261    32.926
n5463.in[1] (.names)                                             1.014    33.940
n5463.out[0] (.names)                                            0.261    34.201
n5464.in[2] (.names)                                             1.014    35.215
n5464.out[0] (.names)                                            0.261    35.476
n5467.in[1] (.names)                                             1.014    36.490
n5467.out[0] (.names)                                            0.261    36.751
n5470.in[0] (.names)                                             1.014    37.765
n5470.out[0] (.names)                                            0.261    38.026
n5471.in[1] (.names)                                             1.014    39.039
n5471.out[0] (.names)                                            0.261    39.300
n5474.in[2] (.names)                                             1.014    40.314
n5474.out[0] (.names)                                            0.261    40.575
n5459.in[0] (.names)                                             1.014    41.589
n5459.out[0] (.names)                                            0.261    41.850
n5477.in[0] (.names)                                             1.014    42.864
n5477.out[0] (.names)                                            0.261    43.125
n5446.in[0] (.names)                                             1.014    44.139
n5446.out[0] (.names)                                            0.261    44.400
n5447.in[2] (.names)                                             1.014    45.413
n5447.out[0] (.names)                                            0.261    45.674
n5456.in[1] (.names)                                             1.014    46.688
n5456.out[0] (.names)                                            0.261    46.949
n5022.in[1] (.names)                                             1.014    47.963
n5022.out[0] (.names)                                            0.261    48.224
n5339.in[2] (.names)                                             1.014    49.238
n5339.out[0] (.names)                                            0.261    49.499
n5460.in[2] (.names)                                             1.014    50.513
n5460.out[0] (.names)                                            0.261    50.774
n5214.in[1] (.names)                                             1.014    51.787
n5214.out[0] (.names)                                            0.261    52.048
n5478.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5478.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n766.Q[0] (.latch clocked by pclk)
Endpoint  : n5215.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n766.clk[0] (.latch)                                             1.014     1.014
n766.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n767.in[0] (.names)                                              1.014     2.070
n767.out[0] (.names)                                             0.261     2.331
n751.in[0] (.names)                                              1.014     3.344
n751.out[0] (.names)                                             0.261     3.605
n753.in[0] (.names)                                              1.014     4.619
n753.out[0] (.names)                                             0.261     4.880
n769.in[2] (.names)                                              1.014     5.894
n769.out[0] (.names)                                             0.261     6.155
n778.in[0] (.names)                                              1.014     7.169
n778.out[0] (.names)                                             0.261     7.430
n779.in[0] (.names)                                              1.014     8.444
n779.out[0] (.names)                                             0.261     8.705
n784.in[2] (.names)                                              1.014     9.719
n784.out[0] (.names)                                             0.261     9.980
n791.in[1] (.names)                                              1.014    10.993
n791.out[0] (.names)                                             0.261    11.254
n789.in[0] (.names)                                              1.014    12.268
n789.out[0] (.names)                                             0.261    12.529
n788.in[0] (.names)                                              1.014    13.543
n788.out[0] (.names)                                             0.261    13.804
n790.in[0] (.names)                                              1.014    14.818
n790.out[0] (.names)                                             0.261    15.079
n796.in[1] (.names)                                              1.014    16.093
n796.out[0] (.names)                                             0.261    16.354
n797.in[0] (.names)                                              1.014    17.367
n797.out[0] (.names)                                             0.261    17.628
n799.in[0] (.names)                                              1.014    18.642
n799.out[0] (.names)                                             0.261    18.903
n800.in[2] (.names)                                              1.014    19.917
n800.out[0] (.names)                                             0.261    20.178
n801.in[1] (.names)                                              1.014    21.192
n801.out[0] (.names)                                             0.261    21.453
n802.in[0] (.names)                                              1.014    22.467
n802.out[0] (.names)                                             0.261    22.728
n761.in[2] (.names)                                              1.014    23.742
n761.out[0] (.names)                                             0.261    24.003
n773.in[0] (.names)                                              1.014    25.016
n773.out[0] (.names)                                             0.261    25.277
n805.in[0] (.names)                                              1.014    26.291
n805.out[0] (.names)                                             0.261    26.552
n611.in[0] (.names)                                              1.014    27.566
n611.out[0] (.names)                                             0.261    27.827
n5503.in[3] (.names)                                             1.014    28.841
n5503.out[0] (.names)                                            0.261    29.102
n5404.in[0] (.names)                                             1.014    30.116
n5404.out[0] (.names)                                            0.261    30.377
n5504.in[0] (.names)                                             1.014    31.390
n5504.out[0] (.names)                                            0.261    31.651
n5509.in[2] (.names)                                             1.014    32.665
n5509.out[0] (.names)                                            0.261    32.926
n5463.in[1] (.names)                                             1.014    33.940
n5463.out[0] (.names)                                            0.261    34.201
n5464.in[2] (.names)                                             1.014    35.215
n5464.out[0] (.names)                                            0.261    35.476
n5467.in[1] (.names)                                             1.014    36.490
n5467.out[0] (.names)                                            0.261    36.751
n5470.in[0] (.names)                                             1.014    37.765
n5470.out[0] (.names)                                            0.261    38.026
n5471.in[1] (.names)                                             1.014    39.039
n5471.out[0] (.names)                                            0.261    39.300
n5474.in[2] (.names)                                             1.014    40.314
n5474.out[0] (.names)                                            0.261    40.575
n5459.in[0] (.names)                                             1.014    41.589
n5459.out[0] (.names)                                            0.261    41.850
n5477.in[0] (.names)                                             1.014    42.864
n5477.out[0] (.names)                                            0.261    43.125
n5446.in[0] (.names)                                             1.014    44.139
n5446.out[0] (.names)                                            0.261    44.400
n5447.in[2] (.names)                                             1.014    45.413
n5447.out[0] (.names)                                            0.261    45.674
n5456.in[1] (.names)                                             1.014    46.688
n5456.out[0] (.names)                                            0.261    46.949
n5022.in[1] (.names)                                             1.014    47.963
n5022.out[0] (.names)                                            0.261    48.224
n5339.in[2] (.names)                                             1.014    49.238
n5339.out[0] (.names)                                            0.261    49.499
n5460.in[2] (.names)                                             1.014    50.513
n5460.out[0] (.names)                                            0.261    50.774
n5214.in[1] (.names)                                             1.014    51.787
n5214.out[0] (.names)                                            0.261    52.048
n5215.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5215.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n6799.Q[0] (.latch clocked by pclk)
Endpoint  : n3283.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6799.clk[0] (.latch)                                            1.014     1.014
n6799.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6800.in[0] (.names)                                             1.014     2.070
n6800.out[0] (.names)                                            0.261     2.331
n6758.in[1] (.names)                                             1.014     3.344
n6758.out[0] (.names)                                            0.261     3.605
n6880.in[0] (.names)                                             1.014     4.619
n6880.out[0] (.names)                                            0.261     4.880
n6881.in[1] (.names)                                             1.014     5.894
n6881.out[0] (.names)                                            0.261     6.155
n6869.in[1] (.names)                                             1.014     7.169
n6869.out[0] (.names)                                            0.261     7.430
n6870.in[2] (.names)                                             1.014     8.444
n6870.out[0] (.names)                                            0.261     8.705
n6866.in[1] (.names)                                             1.014     9.719
n6866.out[0] (.names)                                            0.261     9.980
n6806.in[0] (.names)                                             1.014    10.993
n6806.out[0] (.names)                                            0.261    11.254
n431.in[1] (.names)                                              1.014    12.268
n431.out[0] (.names)                                             0.261    12.529
n3492.in[2] (.names)                                             1.014    13.543
n3492.out[0] (.names)                                            0.261    13.804
n3493.in[0] (.names)                                             1.014    14.818
n3493.out[0] (.names)                                            0.261    15.079
n3223.in[0] (.names)                                             1.014    16.093
n3223.out[0] (.names)                                            0.261    16.354
n3573.in[2] (.names)                                             1.014    17.367
n3573.out[0] (.names)                                            0.261    17.628
n3578.in[1] (.names)                                             1.014    18.642
n3578.out[0] (.names)                                            0.261    18.903
n3583.in[1] (.names)                                             1.014    19.917
n3583.out[0] (.names)                                            0.261    20.178
n3584.in[0] (.names)                                             1.014    21.192
n3584.out[0] (.names)                                            0.261    21.453
n3586.in[0] (.names)                                             1.014    22.467
n3586.out[0] (.names)                                            0.261    22.728
n3576.in[0] (.names)                                             1.014    23.742
n3576.out[0] (.names)                                            0.261    24.003
n674.in[0] (.names)                                              1.014    25.016
n674.out[0] (.names)                                             0.261    25.277
n3251.in[2] (.names)                                             1.014    26.291
n3251.out[0] (.names)                                            0.261    26.552
n3239.in[0] (.names)                                             1.014    27.566
n3239.out[0] (.names)                                            0.261    27.827
n3240.in[0] (.names)                                             1.014    28.841
n3240.out[0] (.names)                                            0.261    29.102
n3267.in[2] (.names)                                             1.014    30.116
n3267.out[0] (.names)                                            0.261    30.377
n3280.in[1] (.names)                                             1.014    31.390
n3280.out[0] (.names)                                            0.261    31.651
n3253.in[0] (.names)                                             1.014    32.665
n3253.out[0] (.names)                                            0.261    32.926
n3254.in[2] (.names)                                             1.014    33.940
n3254.out[0] (.names)                                            0.261    34.201
n3255.in[0] (.names)                                             1.014    35.215
n3255.out[0] (.names)                                            0.261    35.476
n3256.in[0] (.names)                                             1.014    36.490
n3256.out[0] (.names)                                            0.261    36.751
n3258.in[3] (.names)                                             1.014    37.765
n3258.out[0] (.names)                                            0.261    38.026
n3261.in[0] (.names)                                             1.014    39.039
n3261.out[0] (.names)                                            0.261    39.300
n3262.in[0] (.names)                                             1.014    40.314
n3262.out[0] (.names)                                            0.261    40.575
n3268.in[0] (.names)                                             1.014    41.589
n3268.out[0] (.names)                                            0.261    41.850
n3272.in[2] (.names)                                             1.014    42.864
n3272.out[0] (.names)                                            0.261    43.125
n3273.in[1] (.names)                                             1.014    44.139
n3273.out[0] (.names)                                            0.261    44.400
n3265.in[0] (.names)                                             1.014    45.413
n3265.out[0] (.names)                                            0.261    45.674
n660.in[0] (.names)                                              1.014    46.688
n660.out[0] (.names)                                             0.261    46.949
n3276.in[1] (.names)                                             1.014    47.963
n3276.out[0] (.names)                                            0.261    48.224
n3277.in[2] (.names)                                             1.014    49.238
n3277.out[0] (.names)                                            0.261    49.499
n3062.in[1] (.names)                                             1.014    50.513
n3062.out[0] (.names)                                            0.261    50.774
n3282.in[3] (.names)                                             1.014    51.787
n3282.out[0] (.names)                                            0.261    52.048
n3283.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3283.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n5731.Q[0] (.latch clocked by pclk)
Endpoint  : n5641.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5731.clk[0] (.latch)                                            1.014     1.014
n5731.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5690.in[0] (.names)                                             1.014     2.070
n5690.out[0] (.names)                                            0.261     2.331
n5733.in[0] (.names)                                             1.014     3.344
n5733.out[0] (.names)                                            0.261     3.605
n5735.in[0] (.names)                                             1.014     4.619
n5735.out[0] (.names)                                            0.261     4.880
n5736.in[0] (.names)                                             1.014     5.894
n5736.out[0] (.names)                                            0.261     6.155
n5855.in[2] (.names)                                             1.014     7.169
n5855.out[0] (.names)                                            0.261     7.430
n5857.in[0] (.names)                                             1.014     8.444
n5857.out[0] (.names)                                            0.261     8.705
n5858.in[2] (.names)                                             1.014     9.719
n5858.out[0] (.names)                                            0.261     9.980
n5860.in[0] (.names)                                             1.014    10.993
n5860.out[0] (.names)                                            0.261    11.254
n5861.in[2] (.names)                                             1.014    12.268
n5861.out[0] (.names)                                            0.261    12.529
n5681.in[0] (.names)                                             1.014    13.543
n5681.out[0] (.names)                                            0.261    13.804
n5744.in[1] (.names)                                             1.014    14.818
n5744.out[0] (.names)                                            0.261    15.079
n5692.in[0] (.names)                                             1.014    16.093
n5692.out[0] (.names)                                            0.261    16.354
n5693.in[1] (.names)                                             1.014    17.367
n5693.out[0] (.names)                                            0.261    17.628
n5694.in[0] (.names)                                             1.014    18.642
n5694.out[0] (.names)                                            0.261    18.903
n5696.in[0] (.names)                                             1.014    19.917
n5696.out[0] (.names)                                            0.261    20.178
n5698.in[1] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5709.in[1] (.names)                                             1.014    22.467
n5709.out[0] (.names)                                            0.261    22.728
n5703.in[0] (.names)                                             1.014    23.742
n5703.out[0] (.names)                                            0.261    24.003
n5706.in[0] (.names)                                             1.014    25.016
n5706.out[0] (.names)                                            0.261    25.277
n5712.in[0] (.names)                                             1.014    26.291
n5712.out[0] (.names)                                            0.261    26.552
n5721.in[0] (.names)                                             1.014    27.566
n5721.out[0] (.names)                                            0.261    27.827
n5725.in[1] (.names)                                             1.014    28.841
n5725.out[0] (.names)                                            0.261    29.102
n5722.in[0] (.names)                                             1.014    30.116
n5722.out[0] (.names)                                            0.261    30.377
n5723.in[0] (.names)                                             1.014    31.390
n5723.out[0] (.names)                                            0.261    31.651
n5715.in[1] (.names)                                             1.014    32.665
n5715.out[0] (.names)                                            0.261    32.926
n5716.in[1] (.names)                                             1.014    33.940
n5716.out[0] (.names)                                            0.261    34.201
n5737.in[2] (.names)                                             1.014    35.215
n5737.out[0] (.names)                                            0.261    35.476
n5770.in[0] (.names)                                             1.014    36.490
n5770.out[0] (.names)                                            0.261    36.751
n5789.in[0] (.names)                                             1.014    37.765
n5789.out[0] (.names)                                            0.261    38.026
n5806.in[2] (.names)                                             1.014    39.039
n5806.out[0] (.names)                                            0.261    39.300
n5810.in[0] (.names)                                             1.014    40.314
n5810.out[0] (.names)                                            0.261    40.575
n5814.in[1] (.names)                                             1.014    41.589
n5814.out[0] (.names)                                            0.261    41.850
n5018.in[1] (.names)                                             1.014    42.864
n5018.out[0] (.names)                                            0.261    43.125
n5576.in[1] (.names)                                             1.014    44.139
n5576.out[0] (.names)                                            0.261    44.400
n5230.in[1] (.names)                                             1.014    45.413
n5230.out[0] (.names)                                            0.261    45.674
n5625.in[0] (.names)                                             1.014    46.688
n5625.out[0] (.names)                                            0.261    46.949
n5627.in[1] (.names)                                             1.014    47.963
n5627.out[0] (.names)                                            0.261    48.224
n5634.in[1] (.names)                                             1.014    49.238
n5634.out[0] (.names)                                            0.261    49.499
n5240.in[0] (.names)                                             1.014    50.513
n5240.out[0] (.names)                                            0.261    50.774
n5637.in[0] (.names)                                             1.014    51.787
n5637.out[0] (.names)                                            0.261    52.048
n5641.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5641.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n10466.Q[0] (.latch clocked by pclk)
Endpoint  : n2168.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10466.clk[0] (.latch)                                           1.014     1.014
n10466.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10456.in[0] (.names)                                            1.014     2.070
n10456.out[0] (.names)                                           0.261     2.331
n10463.in[0] (.names)                                            1.014     3.344
n10463.out[0] (.names)                                           0.261     3.605
n10464.in[0] (.names)                                            1.014     4.619
n10464.out[0] (.names)                                           0.261     4.880
n10289.in[0] (.names)                                            1.014     5.894
n10289.out[0] (.names)                                           0.261     6.155
n10465.in[0] (.names)                                            1.014     7.169
n10465.out[0] (.names)                                           0.261     7.430
n10468.in[1] (.names)                                            1.014     8.444
n10468.out[0] (.names)                                           0.261     8.705
n10472.in[2] (.names)                                            1.014     9.719
n10472.out[0] (.names)                                           0.261     9.980
n10460.in[2] (.names)                                            1.014    10.993
n10460.out[0] (.names)                                           0.261    11.254
n10462.in[0] (.names)                                            1.014    12.268
n10462.out[0] (.names)                                           0.261    12.529
n10470.in[0] (.names)                                            1.014    13.543
n10470.out[0] (.names)                                           0.261    13.804
n10474.in[2] (.names)                                            1.014    14.818
n10474.out[0] (.names)                                           0.261    15.079
n8654.in[0] (.names)                                             1.014    16.093
n8654.out[0] (.names)                                            0.261    16.354
n10265.in[0] (.names)                                            1.014    17.367
n10265.out[0] (.names)                                           0.261    17.628
n10476.in[0] (.names)                                            1.014    18.642
n10476.out[0] (.names)                                           0.261    18.903
n8903.in[0] (.names)                                             1.014    19.917
n8903.out[0] (.names)                                            0.261    20.178
n9671.in[0] (.names)                                             1.014    21.192
n9671.out[0] (.names)                                            0.261    21.453
n9672.in[1] (.names)                                             1.014    22.467
n9672.out[0] (.names)                                            0.261    22.728
n9675.in[3] (.names)                                             1.014    23.742
n9675.out[0] (.names)                                            0.261    24.003
n9676.in[0] (.names)                                             1.014    25.016
n9676.out[0] (.names)                                            0.261    25.277
n9677.in[1] (.names)                                             1.014    26.291
n9677.out[0] (.names)                                            0.261    26.552
n9678.in[0] (.names)                                             1.014    27.566
n9678.out[0] (.names)                                            0.261    27.827
n9679.in[1] (.names)                                             1.014    28.841
n9679.out[0] (.names)                                            0.261    29.102
n9681.in[0] (.names)                                             1.014    30.116
n9681.out[0] (.names)                                            0.261    30.377
n9682.in[0] (.names)                                             1.014    31.390
n9682.out[0] (.names)                                            0.261    31.651
n9669.in[0] (.names)                                             1.014    32.665
n9669.out[0] (.names)                                            0.261    32.926
n9670.in[0] (.names)                                             1.014    33.940
n9670.out[0] (.names)                                            0.261    34.201
n9650.in[1] (.names)                                             1.014    35.215
n9650.out[0] (.names)                                            0.261    35.476
n9683.in[1] (.names)                                             1.014    36.490
n9683.out[0] (.names)                                            0.261    36.751
n9686.in[0] (.names)                                             1.014    37.765
n9686.out[0] (.names)                                            0.261    38.026
n9636.in[0] (.names)                                             1.014    39.039
n9636.out[0] (.names)                                            0.261    39.300
n9687.in[0] (.names)                                             1.014    40.314
n9687.out[0] (.names)                                            0.261    40.575
n9634.in[0] (.names)                                             1.014    41.589
n9634.out[0] (.names)                                            0.261    41.850
n9006.in[1] (.names)                                             1.014    42.864
n9006.out[0] (.names)                                            0.261    43.125
n9612.in[2] (.names)                                             1.014    44.139
n9612.out[0] (.names)                                            0.261    44.400
n9614.in[1] (.names)                                             1.014    45.413
n9614.out[0] (.names)                                            0.261    45.674
n9616.in[0] (.names)                                             1.014    46.688
n9616.out[0] (.names)                                            0.261    46.949
n9697.in[1] (.names)                                             1.014    47.963
n9697.out[0] (.names)                                            0.261    48.224
n9698.in[0] (.names)                                             1.014    49.238
n9698.out[0] (.names)                                            0.261    49.499
n9699.in[0] (.names)                                             1.014    50.513
n9699.out[0] (.names)                                            0.261    50.774
n9502.in[0] (.names)                                             1.014    51.787
n9502.out[0] (.names)                                            0.261    52.048
n2168.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2168.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n400.Q[0] (.latch clocked by pclk)
Endpoint  : n581.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n400.clk[0] (.latch)                                             1.014     1.014
n400.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n8951.in[0] (.names)                                             1.014     2.070
n8951.out[0] (.names)                                            0.261     2.331
n8950.in[1] (.names)                                             1.014     3.344
n8950.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8817.in[0] (.names)                                             1.014     5.894
n8817.out[0] (.names)                                            0.261     6.155
n8954.in[0] (.names)                                             1.014     7.169
n8954.out[0] (.names)                                            0.261     7.430
n8957.in[0] (.names)                                             1.014     8.444
n8957.out[0] (.names)                                            0.261     8.705
n8959.in[0] (.names)                                             1.014     9.719
n8959.out[0] (.names)                                            0.261     9.980
n8960.in[0] (.names)                                             1.014    10.993
n8960.out[0] (.names)                                            0.261    11.254
n8961.in[1] (.names)                                             1.014    12.268
n8961.out[0] (.names)                                            0.261    12.529
n8962.in[0] (.names)                                             1.014    13.543
n8962.out[0] (.names)                                            0.261    13.804
n8852.in[1] (.names)                                             1.014    14.818
n8852.out[0] (.names)                                            0.261    15.079
n10939.in[2] (.names)                                            1.014    16.093
n10939.out[0] (.names)                                           0.261    16.354
n10943.in[1] (.names)                                            1.014    17.367
n10943.out[0] (.names)                                           0.261    17.628
n10957.in[1] (.names)                                            1.014    18.642
n10957.out[0] (.names)                                           0.261    18.903
n10940.in[2] (.names)                                            1.014    19.917
n10940.out[0] (.names)                                           0.261    20.178
n10942.in[1] (.names)                                            1.014    21.192
n10942.out[0] (.names)                                           0.261    21.453
n10945.in[1] (.names)                                            1.014    22.467
n10945.out[0] (.names)                                           0.261    22.728
n10893.in[1] (.names)                                            1.014    23.742
n10893.out[0] (.names)                                           0.261    24.003
n10725.in[0] (.names)                                            1.014    25.016
n10725.out[0] (.names)                                           0.261    25.277
n10727.in[2] (.names)                                            1.014    26.291
n10727.out[0] (.names)                                           0.261    26.552
n10728.in[2] (.names)                                            1.014    27.566
n10728.out[0] (.names)                                           0.261    27.827
n10729.in[0] (.names)                                            1.014    28.841
n10729.out[0] (.names)                                           0.261    29.102
n10730.in[0] (.names)                                            1.014    30.116
n10730.out[0] (.names)                                           0.261    30.377
n10731.in[0] (.names)                                            1.014    31.390
n10731.out[0] (.names)                                           0.261    31.651
n10732.in[0] (.names)                                            1.014    32.665
n10732.out[0] (.names)                                           0.261    32.926
n10733.in[1] (.names)                                            1.014    33.940
n10733.out[0] (.names)                                           0.261    34.201
n10740.in[2] (.names)                                            1.014    35.215
n10740.out[0] (.names)                                           0.261    35.476
n10736.in[0] (.names)                                            1.014    36.490
n10736.out[0] (.names)                                           0.261    36.751
n10738.in[0] (.names)                                            1.014    37.765
n10738.out[0] (.names)                                           0.261    38.026
n10741.in[1] (.names)                                            1.014    39.039
n10741.out[0] (.names)                                           0.261    39.300
n10742.in[0] (.names)                                            1.014    40.314
n10742.out[0] (.names)                                           0.261    40.575
n10743.in[2] (.names)                                            1.014    41.589
n10743.out[0] (.names)                                           0.261    41.850
n10744.in[0] (.names)                                            1.014    42.864
n10744.out[0] (.names)                                           0.261    43.125
n10745.in[0] (.names)                                            1.014    44.139
n10745.out[0] (.names)                                           0.261    44.400
n10746.in[0] (.names)                                            1.014    45.413
n10746.out[0] (.names)                                           0.261    45.674
n10747.in[0] (.names)                                            1.014    46.688
n10747.out[0] (.names)                                           0.261    46.949
n10748.in[0] (.names)                                            1.014    47.963
n10748.out[0] (.names)                                           0.261    48.224
n10749.in[0] (.names)                                            1.014    49.238
n10749.out[0] (.names)                                           0.261    49.499
n8721.in[0] (.names)                                             1.014    50.513
n8721.out[0] (.names)                                            0.261    50.774
n580.in[0] (.names)                                              1.014    51.787
n580.out[0] (.names)                                             0.261    52.048
n581.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n581.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n504.Q[0] (.latch clocked by pclk)
Endpoint  : n8735.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n504.clk[0] (.latch)                                             1.014     1.014
n504.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n10480.in[0] (.names)                                            1.014     2.070
n10480.out[0] (.names)                                           0.261     2.331
n10482.in[1] (.names)                                            1.014     3.344
n10482.out[0] (.names)                                           0.261     3.605
n10483.in[1] (.names)                                            1.014     4.619
n10483.out[0] (.names)                                           0.261     4.880
n10487.in[3] (.names)                                            1.014     5.894
n10487.out[0] (.names)                                           0.261     6.155
n7911.in[1] (.names)                                             1.014     7.169
n7911.out[0] (.names)                                            0.261     7.430
n10488.in[0] (.names)                                            1.014     8.444
n10488.out[0] (.names)                                           0.261     8.705
n10489.in[0] (.names)                                            1.014     9.719
n10489.out[0] (.names)                                           0.261     9.980
n10490.in[0] (.names)                                            1.014    10.993
n10490.out[0] (.names)                                           0.261    11.254
n10502.in[2] (.names)                                            1.014    12.268
n10502.out[0] (.names)                                           0.261    12.529
n10551.in[0] (.names)                                            1.014    13.543
n10551.out[0] (.names)                                           0.261    13.804
n10545.in[0] (.names)                                            1.014    14.818
n10545.out[0] (.names)                                           0.261    15.079
n10547.in[1] (.names)                                            1.014    16.093
n10547.out[0] (.names)                                           0.261    16.354
n10548.in[0] (.names)                                            1.014    17.367
n10548.out[0] (.names)                                           0.261    17.628
n10528.in[0] (.names)                                            1.014    18.642
n10528.out[0] (.names)                                           0.261    18.903
n10529.in[2] (.names)                                            1.014    19.917
n10529.out[0] (.names)                                           0.261    20.178
n10530.in[0] (.names)                                            1.014    21.192
n10530.out[0] (.names)                                           0.261    21.453
n10505.in[0] (.names)                                            1.014    22.467
n10505.out[0] (.names)                                           0.261    22.728
n10506.in[1] (.names)                                            1.014    23.742
n10506.out[0] (.names)                                           0.261    24.003
n10511.in[3] (.names)                                            1.014    25.016
n10511.out[0] (.names)                                           0.261    25.277
n10517.in[1] (.names)                                            1.014    26.291
n10517.out[0] (.names)                                           0.261    26.552
n10519.in[0] (.names)                                            1.014    27.566
n10519.out[0] (.names)                                           0.261    27.827
n10536.in[0] (.names)                                            1.014    28.841
n10536.out[0] (.names)                                           0.261    29.102
n10531.in[2] (.names)                                            1.014    30.116
n10531.out[0] (.names)                                           0.261    30.377
n10552.in[2] (.names)                                            1.014    31.390
n10552.out[0] (.names)                                           0.261    31.651
n10555.in[1] (.names)                                            1.014    32.665
n10555.out[0] (.names)                                           0.261    32.926
n10565.in[1] (.names)                                            1.014    33.940
n10565.out[0] (.names)                                           0.261    34.201
n10569.in[0] (.names)                                            1.014    35.215
n10569.out[0] (.names)                                           0.261    35.476
n10532.in[2] (.names)                                            1.014    36.490
n10532.out[0] (.names)                                           0.261    36.751
n562.in[0] (.names)                                              1.014    37.765
n562.out[0] (.names)                                             0.261    38.026
n10556.in[0] (.names)                                            1.014    39.039
n10556.out[0] (.names)                                           0.261    39.300
n10557.in[0] (.names)                                            1.014    40.314
n10557.out[0] (.names)                                           0.261    40.575
n10570.in[0] (.names)                                            1.014    41.589
n10570.out[0] (.names)                                           0.261    41.850
n10572.in[2] (.names)                                            1.014    42.864
n10572.out[0] (.names)                                           0.261    43.125
n10573.in[0] (.names)                                            1.014    44.139
n10573.out[0] (.names)                                           0.261    44.400
n10574.in[1] (.names)                                            1.014    45.413
n10574.out[0] (.names)                                           0.261    45.674
n10576.in[0] (.names)                                            1.014    46.688
n10576.out[0] (.names)                                           0.261    46.949
n10571.in[2] (.names)                                            1.014    47.963
n10571.out[0] (.names)                                           0.261    48.224
n8693.in[0] (.names)                                             1.014    49.238
n8693.out[0] (.names)                                            0.261    49.499
n8736.in[0] (.names)                                             1.014    50.513
n8736.out[0] (.names)                                            0.261    50.774
n8734.in[0] (.names)                                             1.014    51.787
n8734.out[0] (.names)                                            0.261    52.048
n8735.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8735.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n4394.Q[0] (.latch clocked by pclk)
Endpoint  : n483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4394.clk[0] (.latch)                                            1.014     1.014
n4394.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4224.in[0] (.names)                                             1.014     2.070
n4224.out[0] (.names)                                            0.261     2.331
n4053.in[1] (.names)                                             1.014     3.344
n4053.out[0] (.names)                                            0.261     3.605
n4202.in[0] (.names)                                             1.014     4.619
n4202.out[0] (.names)                                            0.261     4.880
n4225.in[0] (.names)                                             1.014     5.894
n4225.out[0] (.names)                                            0.261     6.155
n4226.in[1] (.names)                                             1.014     7.169
n4226.out[0] (.names)                                            0.261     7.430
n4227.in[1] (.names)                                             1.014     8.444
n4227.out[0] (.names)                                            0.261     8.705
n635.in[0] (.names)                                              1.014     9.719
n635.out[0] (.names)                                             0.261     9.980
n4221.in[1] (.names)                                             1.014    10.993
n4221.out[0] (.names)                                            0.261    11.254
n4222.in[0] (.names)                                             1.014    12.268
n4222.out[0] (.names)                                            0.261    12.529
n4218.in[0] (.names)                                             1.014    13.543
n4218.out[0] (.names)                                            0.261    13.804
n4206.in[0] (.names)                                             1.014    14.818
n4206.out[0] (.names)                                            0.261    15.079
n4207.in[2] (.names)                                             1.014    16.093
n4207.out[0] (.names)                                            0.261    16.354
n4212.in[1] (.names)                                             1.014    17.367
n4212.out[0] (.names)                                            0.261    17.628
n4213.in[0] (.names)                                             1.014    18.642
n4213.out[0] (.names)                                            0.261    18.903
n3771.in[0] (.names)                                             1.014    19.917
n3771.out[0] (.names)                                            0.261    20.178
n3773.in[0] (.names)                                             1.014    21.192
n3773.out[0] (.names)                                            0.261    21.453
n3776.in[1] (.names)                                             1.014    22.467
n3776.out[0] (.names)                                            0.261    22.728
n3724.in[2] (.names)                                             1.014    23.742
n3724.out[0] (.names)                                            0.261    24.003
n3761.in[0] (.names)                                             1.014    25.016
n3761.out[0] (.names)                                            0.261    25.277
n3777.in[0] (.names)                                             1.014    26.291
n3777.out[0] (.names)                                            0.261    26.552
n3778.in[0] (.names)                                             1.014    27.566
n3778.out[0] (.names)                                            0.261    27.827
n3874.in[1] (.names)                                             1.014    28.841
n3874.out[0] (.names)                                            0.261    29.102
n3857.in[0] (.names)                                             1.014    30.116
n3857.out[0] (.names)                                            0.261    30.377
n3876.in[0] (.names)                                             1.014    31.390
n3876.out[0] (.names)                                            0.261    31.651
n3883.in[0] (.names)                                             1.014    32.665
n3883.out[0] (.names)                                            0.261    32.926
n3824.in[0] (.names)                                             1.014    33.940
n3824.out[0] (.names)                                            0.261    34.201
n3886.in[0] (.names)                                             1.014    35.215
n3886.out[0] (.names)                                            0.261    35.476
n3920.in[1] (.names)                                             1.014    36.490
n3920.out[0] (.names)                                            0.261    36.751
n3921.in[0] (.names)                                             1.014    37.765
n3921.out[0] (.names)                                            0.261    38.026
n3922.in[0] (.names)                                             1.014    39.039
n3922.out[0] (.names)                                            0.261    39.300
n3923.in[1] (.names)                                             1.014    40.314
n3923.out[0] (.names)                                            0.261    40.575
n3924.in[0] (.names)                                             1.014    41.589
n3924.out[0] (.names)                                            0.261    41.850
n3899.in[0] (.names)                                             1.014    42.864
n3899.out[0] (.names)                                            0.261    43.125
n3915.in[0] (.names)                                             1.014    44.139
n3915.out[0] (.names)                                            0.261    44.400
n3913.in[0] (.names)                                             1.014    45.413
n3913.out[0] (.names)                                            0.261    45.674
n3914.in[3] (.names)                                             1.014    46.688
n3914.out[0] (.names)                                            0.261    46.949
n3918.in[1] (.names)                                             1.014    47.963
n3918.out[0] (.names)                                            0.261    48.224
n3917.in[2] (.names)                                             1.014    49.238
n3917.out[0] (.names)                                            0.261    49.499
n3919.in[0] (.names)                                             1.014    50.513
n3919.out[0] (.names)                                            0.261    50.774
n3704.in[0] (.names)                                             1.014    51.787
n3704.out[0] (.names)                                            0.261    52.048
n483.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n483.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n4394.Q[0] (.latch clocked by pclk)
Endpoint  : n3137.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4394.clk[0] (.latch)                                            1.014     1.014
n4394.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4224.in[0] (.names)                                             1.014     2.070
n4224.out[0] (.names)                                            0.261     2.331
n4053.in[1] (.names)                                             1.014     3.344
n4053.out[0] (.names)                                            0.261     3.605
n4202.in[0] (.names)                                             1.014     4.619
n4202.out[0] (.names)                                            0.261     4.880
n4225.in[0] (.names)                                             1.014     5.894
n4225.out[0] (.names)                                            0.261     6.155
n4226.in[1] (.names)                                             1.014     7.169
n4226.out[0] (.names)                                            0.261     7.430
n4227.in[1] (.names)                                             1.014     8.444
n4227.out[0] (.names)                                            0.261     8.705
n635.in[0] (.names)                                              1.014     9.719
n635.out[0] (.names)                                             0.261     9.980
n4221.in[1] (.names)                                             1.014    10.993
n4221.out[0] (.names)                                            0.261    11.254
n4222.in[0] (.names)                                             1.014    12.268
n4222.out[0] (.names)                                            0.261    12.529
n4218.in[0] (.names)                                             1.014    13.543
n4218.out[0] (.names)                                            0.261    13.804
n4206.in[0] (.names)                                             1.014    14.818
n4206.out[0] (.names)                                            0.261    15.079
n4207.in[2] (.names)                                             1.014    16.093
n4207.out[0] (.names)                                            0.261    16.354
n4212.in[1] (.names)                                             1.014    17.367
n4212.out[0] (.names)                                            0.261    17.628
n4213.in[0] (.names)                                             1.014    18.642
n4213.out[0] (.names)                                            0.261    18.903
n3771.in[0] (.names)                                             1.014    19.917
n3771.out[0] (.names)                                            0.261    20.178
n3773.in[0] (.names)                                             1.014    21.192
n3773.out[0] (.names)                                            0.261    21.453
n3776.in[1] (.names)                                             1.014    22.467
n3776.out[0] (.names)                                            0.261    22.728
n3724.in[2] (.names)                                             1.014    23.742
n3724.out[0] (.names)                                            0.261    24.003
n3725.in[0] (.names)                                             1.014    25.016
n3725.out[0] (.names)                                            0.261    25.277
n3728.in[1] (.names)                                             1.014    26.291
n3728.out[0] (.names)                                            0.261    26.552
n3738.in[0] (.names)                                             1.014    27.566
n3738.out[0] (.names)                                            0.261    27.827
n3742.in[0] (.names)                                             1.014    28.841
n3742.out[0] (.names)                                            0.261    29.102
n3729.in[0] (.names)                                             1.014    30.116
n3729.out[0] (.names)                                            0.261    30.377
n3730.in[0] (.names)                                             1.014    31.390
n3730.out[0] (.names)                                            0.261    31.651
n3732.in[2] (.names)                                             1.014    32.665
n3732.out[0] (.names)                                            0.261    32.926
n3736.in[0] (.names)                                             1.014    33.940
n3736.out[0] (.names)                                            0.261    34.201
n3743.in[1] (.names)                                             1.014    35.215
n3743.out[0] (.names)                                            0.261    35.476
n3745.in[2] (.names)                                             1.014    36.490
n3745.out[0] (.names)                                            0.261    36.751
n3763.in[1] (.names)                                             1.014    37.765
n3763.out[0] (.names)                                            0.261    38.026
n3765.in[0] (.names)                                             1.014    39.039
n3765.out[0] (.names)                                            0.261    39.300
n3023.in[0] (.names)                                             1.014    40.314
n3023.out[0] (.names)                                            0.261    40.575
n3766.in[0] (.names)                                             1.014    41.589
n3766.out[0] (.names)                                            0.261    41.850
n3697.in[0] (.names)                                             1.014    42.864
n3697.out[0] (.names)                                            0.261    43.125
n3753.in[0] (.names)                                             1.014    44.139
n3753.out[0] (.names)                                            0.261    44.400
n3754.in[1] (.names)                                             1.014    45.413
n3754.out[0] (.names)                                            0.261    45.674
n3755.in[0] (.names)                                             1.014    46.688
n3755.out[0] (.names)                                            0.261    46.949
n3746.in[1] (.names)                                             1.014    47.963
n3746.out[0] (.names)                                            0.261    48.224
n3676.in[0] (.names)                                             1.014    49.238
n3676.out[0] (.names)                                            0.261    49.499
n3760.in[0] (.names)                                             1.014    50.513
n3760.out[0] (.names)                                            0.261    50.774
n3681.in[0] (.names)                                             1.014    51.787
n3681.out[0] (.names)                                            0.261    52.048
n3137.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3137.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n4394.Q[0] (.latch clocked by pclk)
Endpoint  : n3758.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4394.clk[0] (.latch)                                            1.014     1.014
n4394.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4224.in[0] (.names)                                             1.014     2.070
n4224.out[0] (.names)                                            0.261     2.331
n4053.in[1] (.names)                                             1.014     3.344
n4053.out[0] (.names)                                            0.261     3.605
n4202.in[0] (.names)                                             1.014     4.619
n4202.out[0] (.names)                                            0.261     4.880
n4225.in[0] (.names)                                             1.014     5.894
n4225.out[0] (.names)                                            0.261     6.155
n4226.in[1] (.names)                                             1.014     7.169
n4226.out[0] (.names)                                            0.261     7.430
n4227.in[1] (.names)                                             1.014     8.444
n4227.out[0] (.names)                                            0.261     8.705
n635.in[0] (.names)                                              1.014     9.719
n635.out[0] (.names)                                             0.261     9.980
n4221.in[1] (.names)                                             1.014    10.993
n4221.out[0] (.names)                                            0.261    11.254
n4222.in[0] (.names)                                             1.014    12.268
n4222.out[0] (.names)                                            0.261    12.529
n4218.in[0] (.names)                                             1.014    13.543
n4218.out[0] (.names)                                            0.261    13.804
n4206.in[0] (.names)                                             1.014    14.818
n4206.out[0] (.names)                                            0.261    15.079
n4207.in[2] (.names)                                             1.014    16.093
n4207.out[0] (.names)                                            0.261    16.354
n4212.in[1] (.names)                                             1.014    17.367
n4212.out[0] (.names)                                            0.261    17.628
n4213.in[0] (.names)                                             1.014    18.642
n4213.out[0] (.names)                                            0.261    18.903
n3771.in[0] (.names)                                             1.014    19.917
n3771.out[0] (.names)                                            0.261    20.178
n3773.in[0] (.names)                                             1.014    21.192
n3773.out[0] (.names)                                            0.261    21.453
n3776.in[1] (.names)                                             1.014    22.467
n3776.out[0] (.names)                                            0.261    22.728
n3724.in[2] (.names)                                             1.014    23.742
n3724.out[0] (.names)                                            0.261    24.003
n3725.in[0] (.names)                                             1.014    25.016
n3725.out[0] (.names)                                            0.261    25.277
n3728.in[1] (.names)                                             1.014    26.291
n3728.out[0] (.names)                                            0.261    26.552
n3738.in[0] (.names)                                             1.014    27.566
n3738.out[0] (.names)                                            0.261    27.827
n3742.in[0] (.names)                                             1.014    28.841
n3742.out[0] (.names)                                            0.261    29.102
n3729.in[0] (.names)                                             1.014    30.116
n3729.out[0] (.names)                                            0.261    30.377
n3730.in[0] (.names)                                             1.014    31.390
n3730.out[0] (.names)                                            0.261    31.651
n3732.in[2] (.names)                                             1.014    32.665
n3732.out[0] (.names)                                            0.261    32.926
n3736.in[0] (.names)                                             1.014    33.940
n3736.out[0] (.names)                                            0.261    34.201
n3743.in[1] (.names)                                             1.014    35.215
n3743.out[0] (.names)                                            0.261    35.476
n3745.in[2] (.names)                                             1.014    36.490
n3745.out[0] (.names)                                            0.261    36.751
n3763.in[1] (.names)                                             1.014    37.765
n3763.out[0] (.names)                                            0.261    38.026
n3765.in[0] (.names)                                             1.014    39.039
n3765.out[0] (.names)                                            0.261    39.300
n3023.in[0] (.names)                                             1.014    40.314
n3023.out[0] (.names)                                            0.261    40.575
n3766.in[0] (.names)                                             1.014    41.589
n3766.out[0] (.names)                                            0.261    41.850
n3697.in[0] (.names)                                             1.014    42.864
n3697.out[0] (.names)                                            0.261    43.125
n3753.in[0] (.names)                                             1.014    44.139
n3753.out[0] (.names)                                            0.261    44.400
n3754.in[1] (.names)                                             1.014    45.413
n3754.out[0] (.names)                                            0.261    45.674
n3755.in[0] (.names)                                             1.014    46.688
n3755.out[0] (.names)                                            0.261    46.949
n3746.in[1] (.names)                                             1.014    47.963
n3746.out[0] (.names)                                            0.261    48.224
n3747.in[1] (.names)                                             1.014    49.238
n3747.out[0] (.names)                                            0.261    49.499
n3688.in[1] (.names)                                             1.014    50.513
n3688.out[0] (.names)                                            0.261    50.774
n3759.in[2] (.names)                                             1.014    51.787
n3759.out[0] (.names)                                            0.261    52.048
n3758.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3758.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n3671.Q[0] (.latch clocked by pclk)
Endpoint  : n7854.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3671.clk[0] (.latch)                                            1.014     1.014
n3671.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7885.in[0] (.names)                                             1.014     2.070
n7885.out[0] (.names)                                            0.261     2.331
n7883.in[0] (.names)                                             1.014     3.344
n7883.out[0] (.names)                                            0.261     3.605
n8084.in[0] (.names)                                             1.014     4.619
n8084.out[0] (.names)                                            0.261     4.880
n8086.in[1] (.names)                                             1.014     5.894
n8086.out[0] (.names)                                            0.261     6.155
n8087.in[1] (.names)                                             1.014     7.169
n8087.out[0] (.names)                                            0.261     7.430
n440.in[0] (.names)                                              1.014     8.444
n440.out[0] (.names)                                             0.261     8.705
n8088.in[0] (.names)                                             1.014     9.719
n8088.out[0] (.names)                                            0.261     9.980
n8090.in[1] (.names)                                             1.014    10.993
n8090.out[0] (.names)                                            0.261    11.254
n8091.in[0] (.names)                                             1.014    12.268
n8091.out[0] (.names)                                            0.261    12.529
n8092.in[0] (.names)                                             1.014    13.543
n8092.out[0] (.names)                                            0.261    13.804
n8417.in[2] (.names)                                             1.014    14.818
n8417.out[0] (.names)                                            0.261    15.079
n8418.in[0] (.names)                                             1.014    16.093
n8418.out[0] (.names)                                            0.261    16.354
n8423.in[2] (.names)                                             1.014    17.367
n8423.out[0] (.names)                                            0.261    17.628
n8435.in[2] (.names)                                             1.014    18.642
n8435.out[0] (.names)                                            0.261    18.903
n8437.in[1] (.names)                                             1.014    19.917
n8437.out[0] (.names)                                            0.261    20.178
n8321.in[0] (.names)                                             1.014    21.192
n8321.out[0] (.names)                                            0.261    21.453
n8456.in[1] (.names)                                             1.014    22.467
n8456.out[0] (.names)                                            0.261    22.728
n8460.in[2] (.names)                                             1.014    23.742
n8460.out[0] (.names)                                            0.261    24.003
n8464.in[0] (.names)                                             1.014    25.016
n8464.out[0] (.names)                                            0.261    25.277
n8402.in[0] (.names)                                             1.014    26.291
n8402.out[0] (.names)                                            0.261    26.552
n8452.in[0] (.names)                                             1.014    27.566
n8452.out[0] (.names)                                            0.261    27.827
n8444.in[0] (.names)                                             1.014    28.841
n8444.out[0] (.names)                                            0.261    29.102
n8445.in[0] (.names)                                             1.014    30.116
n8445.out[0] (.names)                                            0.261    30.377
n8451.in[2] (.names)                                             1.014    31.390
n8451.out[0] (.names)                                            0.261    31.651
n8453.in[0] (.names)                                             1.014    32.665
n8453.out[0] (.names)                                            0.261    32.926
n8447.in[0] (.names)                                             1.014    33.940
n8447.out[0] (.names)                                            0.261    34.201
n8454.in[0] (.names)                                             1.014    35.215
n8454.out[0] (.names)                                            0.261    35.476
n8459.in[3] (.names)                                             1.014    36.490
n8459.out[0] (.names)                                            0.261    36.751
n8463.in[1] (.names)                                             1.014    37.765
n8463.out[0] (.names)                                            0.261    38.026
n8465.in[1] (.names)                                             1.014    39.039
n8465.out[0] (.names)                                            0.261    39.300
n8474.in[0] (.names)                                             1.014    40.314
n8474.out[0] (.names)                                            0.261    40.575
n8476.in[0] (.names)                                             1.014    41.589
n8476.out[0] (.names)                                            0.261    41.850
n8477.in[0] (.names)                                             1.014    42.864
n8477.out[0] (.names)                                            0.261    43.125
n8472.in[0] (.names)                                             1.014    44.139
n8472.out[0] (.names)                                            0.261    44.400
n8473.in[0] (.names)                                             1.014    45.413
n8473.out[0] (.names)                                            0.261    45.674
n8163.in[0] (.names)                                             1.014    46.688
n8163.out[0] (.names)                                            0.261    46.949
n8484.in[0] (.names)                                             1.014    47.963
n8484.out[0] (.names)                                            0.261    48.224
n8485.in[0] (.names)                                             1.014    49.238
n8485.out[0] (.names)                                            0.261    49.499
n7856.in[0] (.names)                                             1.014    50.513
n7856.out[0] (.names)                                            0.261    50.774
n7853.in[1] (.names)                                             1.014    51.787
n7853.out[0] (.names)                                            0.261    52.048
n7854.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7854.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n3671.Q[0] (.latch clocked by pclk)
Endpoint  : n510.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3671.clk[0] (.latch)                                            1.014     1.014
n3671.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7885.in[0] (.names)                                             1.014     2.070
n7885.out[0] (.names)                                            0.261     2.331
n7883.in[0] (.names)                                             1.014     3.344
n7883.out[0] (.names)                                            0.261     3.605
n8084.in[0] (.names)                                             1.014     4.619
n8084.out[0] (.names)                                            0.261     4.880
n8086.in[1] (.names)                                             1.014     5.894
n8086.out[0] (.names)                                            0.261     6.155
n8087.in[1] (.names)                                             1.014     7.169
n8087.out[0] (.names)                                            0.261     7.430
n440.in[0] (.names)                                              1.014     8.444
n440.out[0] (.names)                                             0.261     8.705
n8088.in[0] (.names)                                             1.014     9.719
n8088.out[0] (.names)                                            0.261     9.980
n8090.in[1] (.names)                                             1.014    10.993
n8090.out[0] (.names)                                            0.261    11.254
n8091.in[0] (.names)                                             1.014    12.268
n8091.out[0] (.names)                                            0.261    12.529
n8092.in[0] (.names)                                             1.014    13.543
n8092.out[0] (.names)                                            0.261    13.804
n8417.in[2] (.names)                                             1.014    14.818
n8417.out[0] (.names)                                            0.261    15.079
n8418.in[0] (.names)                                             1.014    16.093
n8418.out[0] (.names)                                            0.261    16.354
n8423.in[2] (.names)                                             1.014    17.367
n8423.out[0] (.names)                                            0.261    17.628
n8435.in[2] (.names)                                             1.014    18.642
n8435.out[0] (.names)                                            0.261    18.903
n8437.in[1] (.names)                                             1.014    19.917
n8437.out[0] (.names)                                            0.261    20.178
n8321.in[0] (.names)                                             1.014    21.192
n8321.out[0] (.names)                                            0.261    21.453
n8456.in[1] (.names)                                             1.014    22.467
n8456.out[0] (.names)                                            0.261    22.728
n8460.in[2] (.names)                                             1.014    23.742
n8460.out[0] (.names)                                            0.261    24.003
n8464.in[0] (.names)                                             1.014    25.016
n8464.out[0] (.names)                                            0.261    25.277
n8402.in[0] (.names)                                             1.014    26.291
n8402.out[0] (.names)                                            0.261    26.552
n8452.in[0] (.names)                                             1.014    27.566
n8452.out[0] (.names)                                            0.261    27.827
n8444.in[0] (.names)                                             1.014    28.841
n8444.out[0] (.names)                                            0.261    29.102
n8445.in[0] (.names)                                             1.014    30.116
n8445.out[0] (.names)                                            0.261    30.377
n8451.in[2] (.names)                                             1.014    31.390
n8451.out[0] (.names)                                            0.261    31.651
n8453.in[0] (.names)                                             1.014    32.665
n8453.out[0] (.names)                                            0.261    32.926
n8447.in[0] (.names)                                             1.014    33.940
n8447.out[0] (.names)                                            0.261    34.201
n8454.in[0] (.names)                                             1.014    35.215
n8454.out[0] (.names)                                            0.261    35.476
n8459.in[3] (.names)                                             1.014    36.490
n8459.out[0] (.names)                                            0.261    36.751
n8463.in[1] (.names)                                             1.014    37.765
n8463.out[0] (.names)                                            0.261    38.026
n8465.in[1] (.names)                                             1.014    39.039
n8465.out[0] (.names)                                            0.261    39.300
n8474.in[0] (.names)                                             1.014    40.314
n8474.out[0] (.names)                                            0.261    40.575
n8476.in[0] (.names)                                             1.014    41.589
n8476.out[0] (.names)                                            0.261    41.850
n8477.in[0] (.names)                                             1.014    42.864
n8477.out[0] (.names)                                            0.261    43.125
n8472.in[0] (.names)                                             1.014    44.139
n8472.out[0] (.names)                                            0.261    44.400
n8473.in[0] (.names)                                             1.014    45.413
n8473.out[0] (.names)                                            0.261    45.674
n8163.in[0] (.names)                                             1.014    46.688
n8163.out[0] (.names)                                            0.261    46.949
n8475.in[1] (.names)                                             1.014    47.963
n8475.out[0] (.names)                                            0.261    48.224
n8494.in[1] (.names)                                             1.014    49.238
n8494.out[0] (.names)                                            0.261    49.499
n8495.in[1] (.names)                                             1.014    50.513
n8495.out[0] (.names)                                            0.261    50.774
n7844.in[1] (.names)                                             1.014    51.787
n7844.out[0] (.names)                                            0.261    52.048
n510.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n510.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n8528.Q[0] (.latch clocked by pclk)
Endpoint  : n460.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8528.clk[0] (.latch)                                            1.014     1.014
n8528.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8519.in[0] (.names)                                             1.014     2.070
n8519.out[0] (.names)                                            0.261     2.331
n8520.in[0] (.names)                                             1.014     3.344
n8520.out[0] (.names)                                            0.261     3.605
n8521.in[0] (.names)                                             1.014     4.619
n8521.out[0] (.names)                                            0.261     4.880
n8529.in[0] (.names)                                             1.014     5.894
n8529.out[0] (.names)                                            0.261     6.155
n8530.in[0] (.names)                                             1.014     7.169
n8530.out[0] (.names)                                            0.261     7.430
n8531.in[1] (.names)                                             1.014     8.444
n8531.out[0] (.names)                                            0.261     8.705
n8532.in[2] (.names)                                             1.014     9.719
n8532.out[0] (.names)                                            0.261     9.980
n8533.in[0] (.names)                                             1.014    10.993
n8533.out[0] (.names)                                            0.261    11.254
n8539.in[1] (.names)                                             1.014    12.268
n8539.out[0] (.names)                                            0.261    12.529
n7629.in[0] (.names)                                             1.014    13.543
n7629.out[0] (.names)                                            0.261    13.804
n7630.in[1] (.names)                                             1.014    14.818
n7630.out[0] (.names)                                            0.261    15.079
n7632.in[0] (.names)                                             1.014    16.093
n7632.out[0] (.names)                                            0.261    16.354
n7633.in[1] (.names)                                             1.014    17.367
n7633.out[0] (.names)                                            0.261    17.628
n7637.in[0] (.names)                                             1.014    18.642
n7637.out[0] (.names)                                            0.261    18.903
n7638.in[0] (.names)                                             1.014    19.917
n7638.out[0] (.names)                                            0.261    20.178
n7640.in[0] (.names)                                             1.014    21.192
n7640.out[0] (.names)                                            0.261    21.453
n7641.in[0] (.names)                                             1.014    22.467
n7641.out[0] (.names)                                            0.261    22.728
n7642.in[0] (.names)                                             1.014    23.742
n7642.out[0] (.names)                                            0.261    24.003
n7727.in[2] (.names)                                             1.014    25.016
n7727.out[0] (.names)                                            0.261    25.277
n7728.in[2] (.names)                                             1.014    26.291
n7728.out[0] (.names)                                            0.261    26.552
n7731.in[0] (.names)                                             1.014    27.566
n7731.out[0] (.names)                                            0.261    27.827
n7732.in[0] (.names)                                             1.014    28.841
n7732.out[0] (.names)                                            0.261    29.102
n7361.in[1] (.names)                                             1.014    30.116
n7361.out[0] (.names)                                            0.261    30.377
n7362.in[2] (.names)                                             1.014    31.390
n7362.out[0] (.names)                                            0.261    31.651
n7357.in[2] (.names)                                             1.014    32.665
n7357.out[0] (.names)                                            0.261    32.926
n530.in[2] (.names)                                              1.014    33.940
n530.out[0] (.names)                                             0.261    34.201
n7502.in[1] (.names)                                             1.014    35.215
n7502.out[0] (.names)                                            0.261    35.476
n7358.in[1] (.names)                                             1.014    36.490
n7358.out[0] (.names)                                            0.261    36.751
n7512.in[0] (.names)                                             1.014    37.765
n7512.out[0] (.names)                                            0.261    38.026
n7514.in[0] (.names)                                             1.014    39.039
n7514.out[0] (.names)                                            0.261    39.300
n7515.in[1] (.names)                                             1.014    40.314
n7515.out[0] (.names)                                            0.261    40.575
n7516.in[0] (.names)                                             1.014    41.589
n7516.out[0] (.names)                                            0.261    41.850
n7520.in[1] (.names)                                             1.014    42.864
n7520.out[0] (.names)                                            0.261    43.125
n7521.in[1] (.names)                                             1.014    44.139
n7521.out[0] (.names)                                            0.261    44.400
n7523.in[0] (.names)                                             1.014    45.413
n7523.out[0] (.names)                                            0.261    45.674
n7524.in[0] (.names)                                             1.014    46.688
n7524.out[0] (.names)                                            0.261    46.949
n7525.in[0] (.names)                                             1.014    47.963
n7525.out[0] (.names)                                            0.261    48.224
n7526.in[1] (.names)                                             1.014    49.238
n7526.out[0] (.names)                                            0.261    49.499
n7261.in[0] (.names)                                             1.014    50.513
n7261.out[0] (.names)                                            0.261    50.774
n575.in[0] (.names)                                              1.014    51.787
n575.out[0] (.names)                                             0.261    52.048
n460.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n460.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n7589.Q[0] (.latch clocked by pclk)
Endpoint  : n10431.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7589.clk[0] (.latch)                                            1.014     1.014
n7589.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7590.in[0] (.names)                                             1.014     2.070
n7590.out[0] (.names)                                            0.261     2.331
n7286.in[0] (.names)                                             1.014     3.344
n7286.out[0] (.names)                                            0.261     3.605
n7752.in[0] (.names)                                             1.014     4.619
n7752.out[0] (.names)                                            0.261     4.880
n7753.in[1] (.names)                                             1.014     5.894
n7753.out[0] (.names)                                            0.261     6.155
n7754.in[1] (.names)                                             1.014     7.169
n7754.out[0] (.names)                                            0.261     7.430
n7755.in[0] (.names)                                             1.014     8.444
n7755.out[0] (.names)                                            0.261     8.705
n7749.in[1] (.names)                                             1.014     9.719
n7749.out[0] (.names)                                            0.261     9.980
n7739.in[0] (.names)                                             1.014    10.993
n7739.out[0] (.names)                                            0.261    11.254
n7779.in[1] (.names)                                             1.014    12.268
n7779.out[0] (.names)                                            0.261    12.529
n7780.in[0] (.names)                                             1.014    13.543
n7780.out[0] (.names)                                            0.261    13.804
n7781.in[0] (.names)                                             1.014    14.818
n7781.out[0] (.names)                                            0.261    15.079
n7782.in[0] (.names)                                             1.014    16.093
n7782.out[0] (.names)                                            0.261    16.354
n7783.in[0] (.names)                                             1.014    17.367
n7783.out[0] (.names)                                            0.261    17.628
n7784.in[0] (.names)                                             1.014    18.642
n7784.out[0] (.names)                                            0.261    18.903
n7785.in[3] (.names)                                             1.014    19.917
n7785.out[0] (.names)                                            0.261    20.178
n7794.in[1] (.names)                                             1.014    21.192
n7794.out[0] (.names)                                            0.261    21.453
n7792.in[0] (.names)                                             1.014    22.467
n7792.out[0] (.names)                                            0.261    22.728
n7793.in[0] (.names)                                             1.014    23.742
n7793.out[0] (.names)                                            0.261    24.003
n7795.in[1] (.names)                                             1.014    25.016
n7795.out[0] (.names)                                            0.261    25.277
n7791.in[1] (.names)                                             1.014    26.291
n7791.out[0] (.names)                                            0.261    26.552
n7340.in[1] (.names)                                             1.014    27.566
n7340.out[0] (.names)                                            0.261    27.827
n10436.in[1] (.names)                                            1.014    28.841
n10436.out[0] (.names)                                           0.261    29.102
n10438.in[0] (.names)                                            1.014    30.116
n10438.out[0] (.names)                                           0.261    30.377
n10441.in[0] (.names)                                            1.014    31.390
n10441.out[0] (.names)                                           0.261    31.651
n10442.in[2] (.names)                                            1.014    32.665
n10442.out[0] (.names)                                           0.261    32.926
n10443.in[1] (.names)                                            1.014    33.940
n10443.out[0] (.names)                                           0.261    34.201
n10447.in[2] (.names)                                            1.014    35.215
n10447.out[0] (.names)                                           0.261    35.476
n10420.in[0] (.names)                                            1.014    36.490
n10420.out[0] (.names)                                           0.261    36.751
n10448.in[0] (.names)                                            1.014    37.765
n10448.out[0] (.names)                                           0.261    38.026
n10449.in[1] (.names)                                            1.014    39.039
n10449.out[0] (.names)                                           0.261    39.300
n10425.in[0] (.names)                                            1.014    40.314
n10425.out[0] (.names)                                           0.261    40.575
n10426.in[0] (.names)                                            1.014    41.589
n10426.out[0] (.names)                                           0.261    41.850
n10428.in[1] (.names)                                            1.014    42.864
n10428.out[0] (.names)                                           0.261    43.125
n10285.in[1] (.names)                                            1.014    44.139
n10285.out[0] (.names)                                           0.261    44.400
n10421.in[0] (.names)                                            1.014    45.413
n10421.out[0] (.names)                                           0.261    45.674
n9488.in[0] (.names)                                             1.014    46.688
n9488.out[0] (.names)                                            0.261    46.949
n9474.in[1] (.names)                                             1.014    47.963
n9474.out[0] (.names)                                            0.261    48.224
n10433.in[0] (.names)                                            1.014    49.238
n10433.out[0] (.names)                                           0.261    49.499
n8698.in[0] (.names)                                             1.014    50.513
n8698.out[0] (.names)                                            0.261    50.774
n10430.in[0] (.names)                                            1.014    51.787
n10430.out[0] (.names)                                           0.261    52.048
n10431.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10431.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n3671.Q[0] (.latch clocked by pclk)
Endpoint  : n8668.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3671.clk[0] (.latch)                                            1.014     1.014
n3671.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7885.in[0] (.names)                                             1.014     2.070
n7885.out[0] (.names)                                            0.261     2.331
n7883.in[0] (.names)                                             1.014     3.344
n7883.out[0] (.names)                                            0.261     3.605
n8084.in[0] (.names)                                             1.014     4.619
n8084.out[0] (.names)                                            0.261     4.880
n8086.in[1] (.names)                                             1.014     5.894
n8086.out[0] (.names)                                            0.261     6.155
n8087.in[1] (.names)                                             1.014     7.169
n8087.out[0] (.names)                                            0.261     7.430
n440.in[0] (.names)                                              1.014     8.444
n440.out[0] (.names)                                             0.261     8.705
n8618.in[2] (.names)                                             1.014     9.719
n8618.out[0] (.names)                                            0.261     9.980
n8622.in[1] (.names)                                             1.014    10.993
n8622.out[0] (.names)                                            0.261    11.254
n8623.in[1] (.names)                                             1.014    12.268
n8623.out[0] (.names)                                            0.261    12.529
n8624.in[1] (.names)                                             1.014    13.543
n8624.out[0] (.names)                                            0.261    13.804
n8580.in[0] (.names)                                             1.014    14.818
n8580.out[0] (.names)                                            0.261    15.079
n8642.in[2] (.names)                                             1.014    16.093
n8642.out[0] (.names)                                            0.261    16.354
n8647.in[0] (.names)                                             1.014    17.367
n8647.out[0] (.names)                                            0.261    17.628
n8643.in[2] (.names)                                             1.014    18.642
n8643.out[0] (.names)                                            0.261    18.903
n8644.in[1] (.names)                                             1.014    19.917
n8644.out[0] (.names)                                            0.261    20.178
n8645.in[2] (.names)                                             1.014    21.192
n8645.out[0] (.names)                                            0.261    21.453
n8646.in[1] (.names)                                             1.014    22.467
n8646.out[0] (.names)                                            0.261    22.728
n8649.in[3] (.names)                                             1.014    23.742
n8649.out[0] (.names)                                            0.261    24.003
n8590.in[1] (.names)                                             1.014    25.016
n8590.out[0] (.names)                                            0.261    25.277
n8651.in[1] (.names)                                             1.014    26.291
n8651.out[0] (.names)                                            0.261    26.552
n8652.in[0] (.names)                                             1.014    27.566
n8652.out[0] (.names)                                            0.261    27.827
n8656.in[1] (.names)                                             1.014    28.841
n8656.out[0] (.names)                                            0.261    29.102
n8657.in[1] (.names)                                             1.014    30.116
n8657.out[0] (.names)                                            0.261    30.377
n8636.in[0] (.names)                                             1.014    31.390
n8636.out[0] (.names)                                            0.261    31.651
n8637.in[2] (.names)                                             1.014    32.665
n8637.out[0] (.names)                                            0.261    32.926
n8638.in[0] (.names)                                             1.014    33.940
n8638.out[0] (.names)                                            0.261    34.201
n8639.in[0] (.names)                                             1.014    35.215
n8639.out[0] (.names)                                            0.261    35.476
n8640.in[2] (.names)                                             1.014    36.490
n8640.out[0] (.names)                                            0.261    36.751
n8641.in[0] (.names)                                             1.014    37.765
n8641.out[0] (.names)                                            0.261    38.026
n7837.in[0] (.names)                                             1.014    39.039
n7837.out[0] (.names)                                            0.261    39.300
n8662.in[0] (.names)                                             1.014    40.314
n8662.out[0] (.names)                                            0.261    40.575
n7835.in[0] (.names)                                             1.014    41.589
n7835.out[0] (.names)                                            0.261    41.850
n8663.in[0] (.names)                                             1.014    42.864
n8663.out[0] (.names)                                            0.261    43.125
n8664.in[2] (.names)                                             1.014    44.139
n8664.out[0] (.names)                                            0.261    44.400
n8665.in[0] (.names)                                             1.014    45.413
n8665.out[0] (.names)                                            0.261    45.674
n8666.in[0] (.names)                                             1.014    46.688
n8666.out[0] (.names)                                            0.261    46.949
n8667.in[0] (.names)                                             1.014    47.963
n8667.out[0] (.names)                                            0.261    48.224
n8670.in[1] (.names)                                             1.014    49.238
n8670.out[0] (.names)                                            0.261    49.499
n7259.in[1] (.names)                                             1.014    50.513
n7259.out[0] (.names)                                            0.261    50.774
n7271.in[0] (.names)                                             1.014    51.787
n7271.out[0] (.names)                                            0.261    52.048
n8668.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8668.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n3671.Q[0] (.latch clocked by pclk)
Endpoint  : n7272.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3671.clk[0] (.latch)                                            1.014     1.014
n3671.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7885.in[0] (.names)                                             1.014     2.070
n7885.out[0] (.names)                                            0.261     2.331
n7883.in[0] (.names)                                             1.014     3.344
n7883.out[0] (.names)                                            0.261     3.605
n8084.in[0] (.names)                                             1.014     4.619
n8084.out[0] (.names)                                            0.261     4.880
n8086.in[1] (.names)                                             1.014     5.894
n8086.out[0] (.names)                                            0.261     6.155
n8087.in[1] (.names)                                             1.014     7.169
n8087.out[0] (.names)                                            0.261     7.430
n440.in[0] (.names)                                              1.014     8.444
n440.out[0] (.names)                                             0.261     8.705
n8618.in[2] (.names)                                             1.014     9.719
n8618.out[0] (.names)                                            0.261     9.980
n8622.in[1] (.names)                                             1.014    10.993
n8622.out[0] (.names)                                            0.261    11.254
n8623.in[1] (.names)                                             1.014    12.268
n8623.out[0] (.names)                                            0.261    12.529
n8624.in[1] (.names)                                             1.014    13.543
n8624.out[0] (.names)                                            0.261    13.804
n8580.in[0] (.names)                                             1.014    14.818
n8580.out[0] (.names)                                            0.261    15.079
n8642.in[2] (.names)                                             1.014    16.093
n8642.out[0] (.names)                                            0.261    16.354
n8647.in[0] (.names)                                             1.014    17.367
n8647.out[0] (.names)                                            0.261    17.628
n8643.in[2] (.names)                                             1.014    18.642
n8643.out[0] (.names)                                            0.261    18.903
n8644.in[1] (.names)                                             1.014    19.917
n8644.out[0] (.names)                                            0.261    20.178
n8645.in[2] (.names)                                             1.014    21.192
n8645.out[0] (.names)                                            0.261    21.453
n8646.in[1] (.names)                                             1.014    22.467
n8646.out[0] (.names)                                            0.261    22.728
n8649.in[3] (.names)                                             1.014    23.742
n8649.out[0] (.names)                                            0.261    24.003
n8590.in[1] (.names)                                             1.014    25.016
n8590.out[0] (.names)                                            0.261    25.277
n8651.in[1] (.names)                                             1.014    26.291
n8651.out[0] (.names)                                            0.261    26.552
n8652.in[0] (.names)                                             1.014    27.566
n8652.out[0] (.names)                                            0.261    27.827
n8656.in[1] (.names)                                             1.014    28.841
n8656.out[0] (.names)                                            0.261    29.102
n8657.in[1] (.names)                                             1.014    30.116
n8657.out[0] (.names)                                            0.261    30.377
n8636.in[0] (.names)                                             1.014    31.390
n8636.out[0] (.names)                                            0.261    31.651
n8637.in[2] (.names)                                             1.014    32.665
n8637.out[0] (.names)                                            0.261    32.926
n8638.in[0] (.names)                                             1.014    33.940
n8638.out[0] (.names)                                            0.261    34.201
n8639.in[0] (.names)                                             1.014    35.215
n8639.out[0] (.names)                                            0.261    35.476
n8640.in[2] (.names)                                             1.014    36.490
n8640.out[0] (.names)                                            0.261    36.751
n8641.in[0] (.names)                                             1.014    37.765
n8641.out[0] (.names)                                            0.261    38.026
n7837.in[0] (.names)                                             1.014    39.039
n7837.out[0] (.names)                                            0.261    39.300
n8662.in[0] (.names)                                             1.014    40.314
n8662.out[0] (.names)                                            0.261    40.575
n7835.in[0] (.names)                                             1.014    41.589
n7835.out[0] (.names)                                            0.261    41.850
n8663.in[0] (.names)                                             1.014    42.864
n8663.out[0] (.names)                                            0.261    43.125
n8664.in[2] (.names)                                             1.014    44.139
n8664.out[0] (.names)                                            0.261    44.400
n8665.in[0] (.names)                                             1.014    45.413
n8665.out[0] (.names)                                            0.261    45.674
n8666.in[0] (.names)                                             1.014    46.688
n8666.out[0] (.names)                                            0.261    46.949
n8667.in[0] (.names)                                             1.014    47.963
n8667.out[0] (.names)                                            0.261    48.224
n8670.in[1] (.names)                                             1.014    49.238
n8670.out[0] (.names)                                            0.261    49.499
n7259.in[1] (.names)                                             1.014    50.513
n7259.out[0] (.names)                                            0.261    50.774
n7271.in[0] (.names)                                             1.014    51.787
n7271.out[0] (.names)                                            0.261    52.048
n7272.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7272.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n3671.Q[0] (.latch clocked by pclk)
Endpoint  : n7871.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3671.clk[0] (.latch)                                            1.014     1.014
n3671.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7885.in[0] (.names)                                             1.014     2.070
n7885.out[0] (.names)                                            0.261     2.331
n7883.in[0] (.names)                                             1.014     3.344
n7883.out[0] (.names)                                            0.261     3.605
n8084.in[0] (.names)                                             1.014     4.619
n8084.out[0] (.names)                                            0.261     4.880
n8086.in[1] (.names)                                             1.014     5.894
n8086.out[0] (.names)                                            0.261     6.155
n8087.in[1] (.names)                                             1.014     7.169
n8087.out[0] (.names)                                            0.261     7.430
n440.in[0] (.names)                                              1.014     8.444
n440.out[0] (.names)                                             0.261     8.705
n8151.in[0] (.names)                                             1.014     9.719
n8151.out[0] (.names)                                            0.261     9.980
n8152.in[0] (.names)                                             1.014    10.993
n8152.out[0] (.names)                                            0.261    11.254
n8153.in[2] (.names)                                             1.014    12.268
n8153.out[0] (.names)                                            0.261    12.529
n8108.in[2] (.names)                                             1.014    13.543
n8108.out[0] (.names)                                            0.261    13.804
n8109.in[1] (.names)                                             1.014    14.818
n8109.out[0] (.names)                                            0.261    15.079
n8110.in[0] (.names)                                             1.014    16.093
n8110.out[0] (.names)                                            0.261    16.354
n8107.in[1] (.names)                                             1.014    17.367
n8107.out[0] (.names)                                            0.261    17.628
n8096.in[0] (.names)                                             1.014    18.642
n8096.out[0] (.names)                                            0.261    18.903
n8098.in[1] (.names)                                             1.014    19.917
n8098.out[0] (.names)                                            0.261    20.178
n8117.in[3] (.names)                                             1.014    21.192
n8117.out[0] (.names)                                            0.261    21.453
n8119.in[1] (.names)                                             1.014    22.467
n8119.out[0] (.names)                                            0.261    22.728
n8120.in[2] (.names)                                             1.014    23.742
n8120.out[0] (.names)                                            0.261    24.003
n8121.in[1] (.names)                                             1.014    25.016
n8121.out[0] (.names)                                            0.261    25.277
n8122.in[0] (.names)                                             1.014    26.291
n8122.out[0] (.names)                                            0.261    26.552
n8125.in[2] (.names)                                             1.014    27.566
n8125.out[0] (.names)                                            0.261    27.827
n8126.in[0] (.names)                                             1.014    28.841
n8126.out[0] (.names)                                            0.261    29.102
n8112.in[0] (.names)                                             1.014    30.116
n8112.out[0] (.names)                                            0.261    30.377
n8113.in[1] (.names)                                             1.014    31.390
n8113.out[0] (.names)                                            0.261    31.651
n8114.in[0] (.names)                                             1.014    32.665
n8114.out[0] (.names)                                            0.261    32.926
n8115.in[0] (.names)                                             1.014    33.940
n8115.out[0] (.names)                                            0.261    34.201
n8116.in[0] (.names)                                             1.014    35.215
n8116.out[0] (.names)                                            0.261    35.476
n8132.in[0] (.names)                                             1.014    36.490
n8132.out[0] (.names)                                            0.261    36.751
n7256.in[0] (.names)                                             1.014    37.765
n7256.out[0] (.names)                                            0.261    38.026
n8133.in[0] (.names)                                             1.014    39.039
n8133.out[0] (.names)                                            0.261    39.300
n8134.in[0] (.names)                                             1.014    40.314
n8134.out[0] (.names)                                            0.261    40.575
n8143.in[1] (.names)                                             1.014    41.589
n8143.out[0] (.names)                                            0.261    41.850
n8082.in[2] (.names)                                             1.014    42.864
n8082.out[0] (.names)                                            0.261    43.125
n8145.in[2] (.names)                                             1.014    44.139
n8145.out[0] (.names)                                            0.261    44.400
n8146.in[0] (.names)                                             1.014    45.413
n8146.out[0] (.names)                                            0.261    45.674
n479.in[1] (.names)                                              1.014    46.688
n479.out[0] (.names)                                             0.261    46.949
n8149.in[0] (.names)                                             1.014    47.963
n8149.out[0] (.names)                                            0.261    48.224
n8138.in[1] (.names)                                             1.014    49.238
n8138.out[0] (.names)                                            0.261    49.499
n8139.in[0] (.names)                                             1.014    50.513
n8139.out[0] (.names)                                            0.261    50.774
n7870.in[0] (.names)                                             1.014    51.787
n7870.out[0] (.names)                                            0.261    52.048
n7871.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7871.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n2392.Q[0] (.latch clocked by pclk)
Endpoint  : n1271.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2392.clk[0] (.latch)                                            1.014     1.014
n2392.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2393.in[0] (.names)                                             1.014     2.070
n2393.out[0] (.names)                                            0.261     2.331
n2394.in[0] (.names)                                             1.014     3.344
n2394.out[0] (.names)                                            0.261     3.605
n2395.in[0] (.names)                                             1.014     4.619
n2395.out[0] (.names)                                            0.261     4.880
n2397.in[1] (.names)                                             1.014     5.894
n2397.out[0] (.names)                                            0.261     6.155
n2396.in[0] (.names)                                             1.014     7.169
n2396.out[0] (.names)                                            0.261     7.430
n2390.in[1] (.names)                                             1.014     8.444
n2390.out[0] (.names)                                            0.261     8.705
n2391.in[1] (.names)                                             1.014     9.719
n2391.out[0] (.names)                                            0.261     9.980
n2346.in[3] (.names)                                             1.014    10.993
n2346.out[0] (.names)                                            0.261    11.254
n2836.in[0] (.names)                                             1.014    12.268
n2836.out[0] (.names)                                            0.261    12.529
n2838.in[1] (.names)                                             1.014    13.543
n2838.out[0] (.names)                                            0.261    13.804
n2839.in[0] (.names)                                             1.014    14.818
n2839.out[0] (.names)                                            0.261    15.079
n2840.in[0] (.names)                                             1.014    16.093
n2840.out[0] (.names)                                            0.261    16.354
n2841.in[0] (.names)                                             1.014    17.367
n2841.out[0] (.names)                                            0.261    17.628
n2845.in[0] (.names)                                             1.014    18.642
n2845.out[0] (.names)                                            0.261    18.903
n2717.in[0] (.names)                                             1.014    19.917
n2717.out[0] (.names)                                            0.261    20.178
n2803.in[3] (.names)                                             1.014    21.192
n2803.out[0] (.names)                                            0.261    21.453
n2867.in[1] (.names)                                             1.014    22.467
n2867.out[0] (.names)                                            0.261    22.728
n2861.in[0] (.names)                                             1.014    23.742
n2861.out[0] (.names)                                            0.261    24.003
n2857.in[0] (.names)                                             1.014    25.016
n2857.out[0] (.names)                                            0.261    25.277
n2858.in[1] (.names)                                             1.014    26.291
n2858.out[0] (.names)                                            0.261    26.552
n2869.in[2] (.names)                                             1.014    27.566
n2869.out[0] (.names)                                            0.261    27.827
n2870.in[1] (.names)                                             1.014    28.841
n2870.out[0] (.names)                                            0.261    29.102
n2871.in[1] (.names)                                             1.014    30.116
n2871.out[0] (.names)                                            0.261    30.377
n2792.in[1] (.names)                                             1.014    31.390
n2792.out[0] (.names)                                            0.261    31.651
n2874.in[1] (.names)                                             1.014    32.665
n2874.out[0] (.names)                                            0.261    32.926
n2884.in[1] (.names)                                             1.014    33.940
n2884.out[0] (.names)                                            0.261    34.201
n2891.in[0] (.names)                                             1.014    35.215
n2891.out[0] (.names)                                            0.261    35.476
n2894.in[1] (.names)                                             1.014    36.490
n2894.out[0] (.names)                                            0.261    36.751
n2895.in[1] (.names)                                             1.014    37.765
n2895.out[0] (.names)                                            0.261    38.026
n2810.in[0] (.names)                                             1.014    39.039
n2810.out[0] (.names)                                            0.261    39.300
n2878.in[0] (.names)                                             1.014    40.314
n2878.out[0] (.names)                                            0.261    40.575
n2822.in[0] (.names)                                             1.014    41.589
n2822.out[0] (.names)                                            0.261    41.850
n2823.in[0] (.names)                                             1.014    42.864
n2823.out[0] (.names)                                            0.261    43.125
n2762.in[1] (.names)                                             1.014    44.139
n2762.out[0] (.names)                                            0.261    44.400
n2899.in[0] (.names)                                             1.014    45.413
n2899.out[0] (.names)                                            0.261    45.674
n2922.in[0] (.names)                                             1.014    46.688
n2922.out[0] (.names)                                            0.261    46.949
n2919.in[0] (.names)                                             1.014    47.963
n2919.out[0] (.names)                                            0.261    48.224
n2318.in[2] (.names)                                             1.014    49.238
n2318.out[0] (.names)                                            0.261    49.499
n2599.in[1] (.names)                                             1.014    50.513
n2599.out[0] (.names)                                            0.261    50.774
n1270.in[0] (.names)                                             1.014    51.787
n1270.out[0] (.names)                                            0.261    52.048
n1271.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1271.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n2392.Q[0] (.latch clocked by pclk)
Endpoint  : n2577.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2392.clk[0] (.latch)                                            1.014     1.014
n2392.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2393.in[0] (.names)                                             1.014     2.070
n2393.out[0] (.names)                                            0.261     2.331
n2394.in[0] (.names)                                             1.014     3.344
n2394.out[0] (.names)                                            0.261     3.605
n2395.in[0] (.names)                                             1.014     4.619
n2395.out[0] (.names)                                            0.261     4.880
n2397.in[1] (.names)                                             1.014     5.894
n2397.out[0] (.names)                                            0.261     6.155
n2396.in[0] (.names)                                             1.014     7.169
n2396.out[0] (.names)                                            0.261     7.430
n2390.in[1] (.names)                                             1.014     8.444
n2390.out[0] (.names)                                            0.261     8.705
n2391.in[1] (.names)                                             1.014     9.719
n2391.out[0] (.names)                                            0.261     9.980
n2346.in[3] (.names)                                             1.014    10.993
n2346.out[0] (.names)                                            0.261    11.254
n2836.in[0] (.names)                                             1.014    12.268
n2836.out[0] (.names)                                            0.261    12.529
n2838.in[1] (.names)                                             1.014    13.543
n2838.out[0] (.names)                                            0.261    13.804
n2839.in[0] (.names)                                             1.014    14.818
n2839.out[0] (.names)                                            0.261    15.079
n2840.in[0] (.names)                                             1.014    16.093
n2840.out[0] (.names)                                            0.261    16.354
n2841.in[0] (.names)                                             1.014    17.367
n2841.out[0] (.names)                                            0.261    17.628
n2845.in[0] (.names)                                             1.014    18.642
n2845.out[0] (.names)                                            0.261    18.903
n2717.in[0] (.names)                                             1.014    19.917
n2717.out[0] (.names)                                            0.261    20.178
n2803.in[3] (.names)                                             1.014    21.192
n2803.out[0] (.names)                                            0.261    21.453
n2798.in[1] (.names)                                             1.014    22.467
n2798.out[0] (.names)                                            0.261    22.728
n2801.in[1] (.names)                                             1.014    23.742
n2801.out[0] (.names)                                            0.261    24.003
n2804.in[0] (.names)                                             1.014    25.016
n2804.out[0] (.names)                                            0.261    25.277
n2805.in[0] (.names)                                             1.014    26.291
n2805.out[0] (.names)                                            0.261    26.552
n2806.in[0] (.names)                                             1.014    27.566
n2806.out[0] (.names)                                            0.261    27.827
n2682.in[0] (.names)                                             1.014    28.841
n2682.out[0] (.names)                                            0.261    29.102
n2808.in[0] (.names)                                             1.014    30.116
n2808.out[0] (.names)                                            0.261    30.377
n2817.in[0] (.names)                                             1.014    31.390
n2817.out[0] (.names)                                            0.261    31.651
n2827.in[0] (.names)                                             1.014    32.665
n2827.out[0] (.names)                                            0.261    32.926
n2520.in[0] (.names)                                             1.014    33.940
n2520.out[0] (.names)                                            0.261    34.201
n2521.in[3] (.names)                                             1.014    35.215
n2521.out[0] (.names)                                            0.261    35.476
n2496.in[1] (.names)                                             1.014    36.490
n2496.out[0] (.names)                                            0.261    36.751
n2525.in[0] (.names)                                             1.014    37.765
n2525.out[0] (.names)                                            0.261    38.026
n2528.in[1] (.names)                                             1.014    39.039
n2528.out[0] (.names)                                            0.261    39.300
n2529.in[1] (.names)                                             1.014    40.314
n2529.out[0] (.names)                                            0.261    40.575
n2530.in[0] (.names)                                             1.014    41.589
n2530.out[0] (.names)                                            0.261    41.850
n735.in[0] (.names)                                              1.014    42.864
n735.out[0] (.names)                                             0.261    43.125
n2532.in[0] (.names)                                             1.014    44.139
n2532.out[0] (.names)                                            0.261    44.400
n2535.in[0] (.names)                                             1.014    45.413
n2535.out[0] (.names)                                            0.261    45.674
n2536.in[0] (.names)                                             1.014    46.688
n2536.out[0] (.names)                                            0.261    46.949
n2580.in[0] (.names)                                             1.014    47.963
n2580.out[0] (.names)                                            0.261    48.224
n2581.in[0] (.names)                                             1.014    49.238
n2581.out[0] (.names)                                            0.261    49.499
n2582.in[0] (.names)                                             1.014    50.513
n2582.out[0] (.names)                                            0.261    50.774
n2339.in[1] (.names)                                             1.014    51.787
n2339.out[0] (.names)                                            0.261    52.048
n2577.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2577.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n2392.Q[0] (.latch clocked by pclk)
Endpoint  : n2340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2392.clk[0] (.latch)                                            1.014     1.014
n2392.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2393.in[0] (.names)                                             1.014     2.070
n2393.out[0] (.names)                                            0.261     2.331
n2394.in[0] (.names)                                             1.014     3.344
n2394.out[0] (.names)                                            0.261     3.605
n2395.in[0] (.names)                                             1.014     4.619
n2395.out[0] (.names)                                            0.261     4.880
n2397.in[1] (.names)                                             1.014     5.894
n2397.out[0] (.names)                                            0.261     6.155
n2396.in[0] (.names)                                             1.014     7.169
n2396.out[0] (.names)                                            0.261     7.430
n2390.in[1] (.names)                                             1.014     8.444
n2390.out[0] (.names)                                            0.261     8.705
n2391.in[1] (.names)                                             1.014     9.719
n2391.out[0] (.names)                                            0.261     9.980
n2346.in[3] (.names)                                             1.014    10.993
n2346.out[0] (.names)                                            0.261    11.254
n2836.in[0] (.names)                                             1.014    12.268
n2836.out[0] (.names)                                            0.261    12.529
n2838.in[1] (.names)                                             1.014    13.543
n2838.out[0] (.names)                                            0.261    13.804
n2839.in[0] (.names)                                             1.014    14.818
n2839.out[0] (.names)                                            0.261    15.079
n2840.in[0] (.names)                                             1.014    16.093
n2840.out[0] (.names)                                            0.261    16.354
n2841.in[0] (.names)                                             1.014    17.367
n2841.out[0] (.names)                                            0.261    17.628
n2845.in[0] (.names)                                             1.014    18.642
n2845.out[0] (.names)                                            0.261    18.903
n2717.in[0] (.names)                                             1.014    19.917
n2717.out[0] (.names)                                            0.261    20.178
n2803.in[3] (.names)                                             1.014    21.192
n2803.out[0] (.names)                                            0.261    21.453
n2798.in[1] (.names)                                             1.014    22.467
n2798.out[0] (.names)                                            0.261    22.728
n2801.in[1] (.names)                                             1.014    23.742
n2801.out[0] (.names)                                            0.261    24.003
n2804.in[0] (.names)                                             1.014    25.016
n2804.out[0] (.names)                                            0.261    25.277
n2805.in[0] (.names)                                             1.014    26.291
n2805.out[0] (.names)                                            0.261    26.552
n2806.in[0] (.names)                                             1.014    27.566
n2806.out[0] (.names)                                            0.261    27.827
n2682.in[0] (.names)                                             1.014    28.841
n2682.out[0] (.names)                                            0.261    29.102
n2808.in[0] (.names)                                             1.014    30.116
n2808.out[0] (.names)                                            0.261    30.377
n2817.in[0] (.names)                                             1.014    31.390
n2817.out[0] (.names)                                            0.261    31.651
n2827.in[0] (.names)                                             1.014    32.665
n2827.out[0] (.names)                                            0.261    32.926
n2520.in[0] (.names)                                             1.014    33.940
n2520.out[0] (.names)                                            0.261    34.201
n2521.in[3] (.names)                                             1.014    35.215
n2521.out[0] (.names)                                            0.261    35.476
n2496.in[1] (.names)                                             1.014    36.490
n2496.out[0] (.names)                                            0.261    36.751
n2525.in[0] (.names)                                             1.014    37.765
n2525.out[0] (.names)                                            0.261    38.026
n2528.in[1] (.names)                                             1.014    39.039
n2528.out[0] (.names)                                            0.261    39.300
n2529.in[1] (.names)                                             1.014    40.314
n2529.out[0] (.names)                                            0.261    40.575
n2530.in[0] (.names)                                             1.014    41.589
n2530.out[0] (.names)                                            0.261    41.850
n735.in[0] (.names)                                              1.014    42.864
n735.out[0] (.names)                                             0.261    43.125
n2532.in[0] (.names)                                             1.014    44.139
n2532.out[0] (.names)                                            0.261    44.400
n2535.in[0] (.names)                                             1.014    45.413
n2535.out[0] (.names)                                            0.261    45.674
n2536.in[0] (.names)                                             1.014    46.688
n2536.out[0] (.names)                                            0.261    46.949
n2580.in[0] (.names)                                             1.014    47.963
n2580.out[0] (.names)                                            0.261    48.224
n2581.in[0] (.names)                                             1.014    49.238
n2581.out[0] (.names)                                            0.261    49.499
n2582.in[0] (.names)                                             1.014    50.513
n2582.out[0] (.names)                                            0.261    50.774
n2339.in[1] (.names)                                             1.014    51.787
n2339.out[0] (.names)                                            0.261    52.048
n2340.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2340.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n1356.Q[0] (.latch clocked by pclk)
Endpoint  : n2324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1356.clk[0] (.latch)                                            1.014     1.014
n1356.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1343.in[0] (.names)                                             1.014     2.070
n1343.out[0] (.names)                                            0.261     2.331
n1336.in[0] (.names)                                             1.014     3.344
n1336.out[0] (.names)                                            0.261     3.605
n1446.in[2] (.names)                                             1.014     4.619
n1446.out[0] (.names)                                            0.261     4.880
n1447.in[1] (.names)                                             1.014     5.894
n1447.out[0] (.names)                                            0.261     6.155
n1449.in[1] (.names)                                             1.014     7.169
n1449.out[0] (.names)                                            0.261     7.430
n1450.in[0] (.names)                                             1.014     8.444
n1450.out[0] (.names)                                            0.261     8.705
n1367.in[0] (.names)                                             1.014     9.719
n1367.out[0] (.names)                                            0.261     9.980
n1369.in[1] (.names)                                             1.014    10.993
n1369.out[0] (.names)                                            0.261    11.254
n2444.in[1] (.names)                                             1.014    12.268
n2444.out[0] (.names)                                            0.261    12.529
n2445.in[1] (.names)                                             1.014    13.543
n2445.out[0] (.names)                                            0.261    13.804
n2450.in[0] (.names)                                             1.014    14.818
n2450.out[0] (.names)                                            0.261    15.079
n2452.in[1] (.names)                                             1.014    16.093
n2452.out[0] (.names)                                            0.261    16.354
n2454.in[1] (.names)                                             1.014    17.367
n2454.out[0] (.names)                                            0.261    17.628
n2456.in[0] (.names)                                             1.014    18.642
n2456.out[0] (.names)                                            0.261    18.903
n2457.in[0] (.names)                                             1.014    19.917
n2457.out[0] (.names)                                            0.261    20.178
n2458.in[0] (.names)                                             1.014    21.192
n2458.out[0] (.names)                                            0.261    21.453
n2459.in[0] (.names)                                             1.014    22.467
n2459.out[0] (.names)                                            0.261    22.728
n2460.in[0] (.names)                                             1.014    23.742
n2460.out[0] (.names)                                            0.261    24.003
n2461.in[1] (.names)                                             1.014    25.016
n2461.out[0] (.names)                                            0.261    25.277
n2462.in[0] (.names)                                             1.014    26.291
n2462.out[0] (.names)                                            0.261    26.552
n2468.in[0] (.names)                                             1.014    27.566
n2468.out[0] (.names)                                            0.261    27.827
n2469.in[0] (.names)                                             1.014    28.841
n2469.out[0] (.names)                                            0.261    29.102
n2632.in[0] (.names)                                             1.014    30.116
n2632.out[0] (.names)                                            0.261    30.377
n2633.in[1] (.names)                                             1.014    31.390
n2633.out[0] (.names)                                            0.261    31.651
n2638.in[1] (.names)                                             1.014    32.665
n2638.out[0] (.names)                                            0.261    32.926
n2622.in[1] (.names)                                             1.014    33.940
n2622.out[0] (.names)                                            0.261    34.201
n2619.in[1] (.names)                                             1.014    35.215
n2619.out[0] (.names)                                            0.261    35.476
n2617.in[0] (.names)                                             1.014    36.490
n2617.out[0] (.names)                                            0.261    36.751
n2618.in[0] (.names)                                             1.014    37.765
n2618.out[0] (.names)                                            0.261    38.026
n2620.in[0] (.names)                                             1.014    39.039
n2620.out[0] (.names)                                            0.261    39.300
n2623.in[0] (.names)                                             1.014    40.314
n2623.out[0] (.names)                                            0.261    40.575
n2624.in[0] (.names)                                             1.014    41.589
n2624.out[0] (.names)                                            0.261    41.850
n2588.in[0] (.names)                                             1.014    42.864
n2588.out[0] (.names)                                            0.261    43.125
n2625.in[0] (.names)                                             1.014    44.139
n2625.out[0] (.names)                                            0.261    44.400
n2650.in[2] (.names)                                             1.014    45.413
n2650.out[0] (.names)                                            0.261    45.674
n2651.in[3] (.names)                                             1.014    46.688
n2651.out[0] (.names)                                            0.261    46.949
n2653.in[1] (.names)                                             1.014    47.963
n2653.out[0] (.names)                                            0.261    48.224
n645.in[0] (.names)                                              1.014    49.238
n645.out[0] (.names)                                             0.261    49.499
n723.in[0] (.names)                                              1.014    50.513
n723.out[0] (.names)                                             0.261    50.774
n2323.in[0] (.names)                                             1.014    51.787
n2323.out[0] (.names)                                            0.261    52.048
n2324.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2324.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n6799.Q[0] (.latch clocked by pclk)
Endpoint  : n3344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6799.clk[0] (.latch)                                            1.014     1.014
n6799.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6800.in[0] (.names)                                             1.014     2.070
n6800.out[0] (.names)                                            0.261     2.331
n6758.in[1] (.names)                                             1.014     3.344
n6758.out[0] (.names)                                            0.261     3.605
n6880.in[0] (.names)                                             1.014     4.619
n6880.out[0] (.names)                                            0.261     4.880
n6881.in[1] (.names)                                             1.014     5.894
n6881.out[0] (.names)                                            0.261     6.155
n6869.in[1] (.names)                                             1.014     7.169
n6869.out[0] (.names)                                            0.261     7.430
n6870.in[2] (.names)                                             1.014     8.444
n6870.out[0] (.names)                                            0.261     8.705
n6866.in[1] (.names)                                             1.014     9.719
n6866.out[0] (.names)                                            0.261     9.980
n6806.in[0] (.names)                                             1.014    10.993
n6806.out[0] (.names)                                            0.261    11.254
n431.in[1] (.names)                                              1.014    12.268
n431.out[0] (.names)                                             0.261    12.529
n3492.in[2] (.names)                                             1.014    13.543
n3492.out[0] (.names)                                            0.261    13.804
n3493.in[0] (.names)                                             1.014    14.818
n3493.out[0] (.names)                                            0.261    15.079
n3223.in[0] (.names)                                             1.014    16.093
n3223.out[0] (.names)                                            0.261    16.354
n3573.in[2] (.names)                                             1.014    17.367
n3573.out[0] (.names)                                            0.261    17.628
n3578.in[1] (.names)                                             1.014    18.642
n3578.out[0] (.names)                                            0.261    18.903
n3583.in[1] (.names)                                             1.014    19.917
n3583.out[0] (.names)                                            0.261    20.178
n3584.in[0] (.names)                                             1.014    21.192
n3584.out[0] (.names)                                            0.261    21.453
n3586.in[0] (.names)                                             1.014    22.467
n3586.out[0] (.names)                                            0.261    22.728
n3576.in[0] (.names)                                             1.014    23.742
n3576.out[0] (.names)                                            0.261    24.003
n674.in[0] (.names)                                              1.014    25.016
n674.out[0] (.names)                                             0.261    25.277
n3251.in[2] (.names)                                             1.014    26.291
n3251.out[0] (.names)                                            0.261    26.552
n3239.in[0] (.names)                                             1.014    27.566
n3239.out[0] (.names)                                            0.261    27.827
n3240.in[0] (.names)                                             1.014    28.841
n3240.out[0] (.names)                                            0.261    29.102
n3267.in[2] (.names)                                             1.014    30.116
n3267.out[0] (.names)                                            0.261    30.377
n3280.in[1] (.names)                                             1.014    31.390
n3280.out[0] (.names)                                            0.261    31.651
n3253.in[0] (.names)                                             1.014    32.665
n3253.out[0] (.names)                                            0.261    32.926
n3254.in[2] (.names)                                             1.014    33.940
n3254.out[0] (.names)                                            0.261    34.201
n3255.in[0] (.names)                                             1.014    35.215
n3255.out[0] (.names)                                            0.261    35.476
n3256.in[0] (.names)                                             1.014    36.490
n3256.out[0] (.names)                                            0.261    36.751
n3258.in[3] (.names)                                             1.014    37.765
n3258.out[0] (.names)                                            0.261    38.026
n3261.in[0] (.names)                                             1.014    39.039
n3261.out[0] (.names)                                            0.261    39.300
n3262.in[0] (.names)                                             1.014    40.314
n3262.out[0] (.names)                                            0.261    40.575
n3268.in[0] (.names)                                             1.014    41.589
n3268.out[0] (.names)                                            0.261    41.850
n3272.in[2] (.names)                                             1.014    42.864
n3272.out[0] (.names)                                            0.261    43.125
n3273.in[1] (.names)                                             1.014    44.139
n3273.out[0] (.names)                                            0.261    44.400
n3265.in[0] (.names)                                             1.014    45.413
n3265.out[0] (.names)                                            0.261    45.674
n660.in[0] (.names)                                              1.014    46.688
n660.out[0] (.names)                                             0.261    46.949
n3276.in[1] (.names)                                             1.014    47.963
n3276.out[0] (.names)                                            0.261    48.224
n3277.in[2] (.names)                                             1.014    49.238
n3277.out[0] (.names)                                            0.261    49.499
n3342.in[1] (.names)                                             1.014    50.513
n3342.out[0] (.names)                                            0.261    50.774
n3343.in[0] (.names)                                             1.014    51.787
n3343.out[0] (.names)                                            0.261    52.048
n3344.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3344.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n6799.Q[0] (.latch clocked by pclk)
Endpoint  : n671.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6799.clk[0] (.latch)                                            1.014     1.014
n6799.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6800.in[0] (.names)                                             1.014     2.070
n6800.out[0] (.names)                                            0.261     2.331
n6758.in[1] (.names)                                             1.014     3.344
n6758.out[0] (.names)                                            0.261     3.605
n6880.in[0] (.names)                                             1.014     4.619
n6880.out[0] (.names)                                            0.261     4.880
n6881.in[1] (.names)                                             1.014     5.894
n6881.out[0] (.names)                                            0.261     6.155
n6869.in[1] (.names)                                             1.014     7.169
n6869.out[0] (.names)                                            0.261     7.430
n6870.in[2] (.names)                                             1.014     8.444
n6870.out[0] (.names)                                            0.261     8.705
n6866.in[1] (.names)                                             1.014     9.719
n6866.out[0] (.names)                                            0.261     9.980
n6806.in[0] (.names)                                             1.014    10.993
n6806.out[0] (.names)                                            0.261    11.254
n431.in[1] (.names)                                              1.014    12.268
n431.out[0] (.names)                                             0.261    12.529
n3492.in[2] (.names)                                             1.014    13.543
n3492.out[0] (.names)                                            0.261    13.804
n3493.in[0] (.names)                                             1.014    14.818
n3493.out[0] (.names)                                            0.261    15.079
n3223.in[0] (.names)                                             1.014    16.093
n3223.out[0] (.names)                                            0.261    16.354
n3573.in[2] (.names)                                             1.014    17.367
n3573.out[0] (.names)                                            0.261    17.628
n3578.in[1] (.names)                                             1.014    18.642
n3578.out[0] (.names)                                            0.261    18.903
n3583.in[1] (.names)                                             1.014    19.917
n3583.out[0] (.names)                                            0.261    20.178
n3584.in[0] (.names)                                             1.014    21.192
n3584.out[0] (.names)                                            0.261    21.453
n3586.in[0] (.names)                                             1.014    22.467
n3586.out[0] (.names)                                            0.261    22.728
n3576.in[0] (.names)                                             1.014    23.742
n3576.out[0] (.names)                                            0.261    24.003
n674.in[0] (.names)                                              1.014    25.016
n674.out[0] (.names)                                             0.261    25.277
n3251.in[2] (.names)                                             1.014    26.291
n3251.out[0] (.names)                                            0.261    26.552
n3239.in[0] (.names)                                             1.014    27.566
n3239.out[0] (.names)                                            0.261    27.827
n3240.in[0] (.names)                                             1.014    28.841
n3240.out[0] (.names)                                            0.261    29.102
n3267.in[2] (.names)                                             1.014    30.116
n3267.out[0] (.names)                                            0.261    30.377
n3280.in[1] (.names)                                             1.014    31.390
n3280.out[0] (.names)                                            0.261    31.651
n3253.in[0] (.names)                                             1.014    32.665
n3253.out[0] (.names)                                            0.261    32.926
n3254.in[2] (.names)                                             1.014    33.940
n3254.out[0] (.names)                                            0.261    34.201
n3255.in[0] (.names)                                             1.014    35.215
n3255.out[0] (.names)                                            0.261    35.476
n3256.in[0] (.names)                                             1.014    36.490
n3256.out[0] (.names)                                            0.261    36.751
n3258.in[3] (.names)                                             1.014    37.765
n3258.out[0] (.names)                                            0.261    38.026
n3261.in[0] (.names)                                             1.014    39.039
n3261.out[0] (.names)                                            0.261    39.300
n3262.in[0] (.names)                                             1.014    40.314
n3262.out[0] (.names)                                            0.261    40.575
n3268.in[0] (.names)                                             1.014    41.589
n3268.out[0] (.names)                                            0.261    41.850
n3272.in[2] (.names)                                             1.014    42.864
n3272.out[0] (.names)                                            0.261    43.125
n3273.in[1] (.names)                                             1.014    44.139
n3273.out[0] (.names)                                            0.261    44.400
n3265.in[0] (.names)                                             1.014    45.413
n3265.out[0] (.names)                                            0.261    45.674
n3044.in[0] (.names)                                             1.014    46.688
n3044.out[0] (.names)                                            0.261    46.949
n3286.in[1] (.names)                                             1.014    47.963
n3286.out[0] (.names)                                            0.261    48.224
n3056.in[1] (.names)                                             1.014    49.238
n3056.out[0] (.names)                                            0.261    49.499
n3037.in[0] (.names)                                             1.014    50.513
n3037.out[0] (.names)                                            0.261    50.774
n670.in[0] (.names)                                              1.014    51.787
n670.out[0] (.names)                                             0.261    52.048
n671.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n671.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n4457.Q[0] (.latch clocked by pclk)
Endpoint  : out:n419.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4457.clk[0] (.latch)                                            1.014     1.014
n4457.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5181.in[0] (.names)                                             1.014     2.070
n5181.out[0] (.names)                                            0.261     2.331
n5179.in[0] (.names)                                             1.014     3.344
n5179.out[0] (.names)                                            0.261     3.605
n5180.in[0] (.names)                                             1.014     4.619
n5180.out[0] (.names)                                            0.261     4.880
n5186.in[0] (.names)                                             1.014     5.894
n5186.out[0] (.names)                                            0.261     6.155
n5189.in[0] (.names)                                             1.014     7.169
n5189.out[0] (.names)                                            0.261     7.430
n5190.in[0] (.names)                                             1.014     8.444
n5190.out[0] (.names)                                            0.261     8.705
n5191.in[0] (.names)                                             1.014     9.719
n5191.out[0] (.names)                                            0.261     9.980
n5192.in[0] (.names)                                             1.014    10.993
n5192.out[0] (.names)                                            0.261    11.254
n5031.in[0] (.names)                                             1.014    12.268
n5031.out[0] (.names)                                            0.261    12.529
n5151.in[0] (.names)                                             1.014    13.543
n5151.out[0] (.names)                                            0.261    13.804
n5195.in[0] (.names)                                             1.014    14.818
n5195.out[0] (.names)                                            0.261    15.079
n5055.in[2] (.names)                                             1.014    16.093
n5055.out[0] (.names)                                            0.261    16.354
n7145.in[0] (.names)                                             1.014    17.367
n7145.out[0] (.names)                                            0.261    17.628
n7146.in[0] (.names)                                             1.014    18.642
n7146.out[0] (.names)                                            0.261    18.903
n7147.in[0] (.names)                                             1.014    19.917
n7147.out[0] (.names)                                            0.261    20.178
n7148.in[0] (.names)                                             1.014    21.192
n7148.out[0] (.names)                                            0.261    21.453
n7152.in[2] (.names)                                             1.014    22.467
n7152.out[0] (.names)                                            0.261    22.728
n7156.in[1] (.names)                                             1.014    23.742
n7156.out[0] (.names)                                            0.261    24.003
n7157.in[1] (.names)                                             1.014    25.016
n7157.out[0] (.names)                                            0.261    25.277
n7153.in[0] (.names)                                             1.014    26.291
n7153.out[0] (.names)                                            0.261    26.552
n7155.in[0] (.names)                                             1.014    27.566
n7155.out[0] (.names)                                            0.261    27.827
n7158.in[0] (.names)                                             1.014    28.841
n7158.out[0] (.names)                                            0.261    29.102
n7160.in[1] (.names)                                             1.014    30.116
n7160.out[0] (.names)                                            0.261    30.377
n7161.in[0] (.names)                                             1.014    31.390
n7161.out[0] (.names)                                            0.261    31.651
n7170.in[3] (.names)                                             1.014    32.665
n7170.out[0] (.names)                                            0.261    32.926
n7087.in[1] (.names)                                             1.014    33.940
n7087.out[0] (.names)                                            0.261    34.201
n7188.in[0] (.names)                                             1.014    35.215
n7188.out[0] (.names)                                            0.261    35.476
n7189.in[0] (.names)                                             1.014    36.490
n7189.out[0] (.names)                                            0.261    36.751
n7191.in[2] (.names)                                             1.014    37.765
n7191.out[0] (.names)                                            0.261    38.026
n7180.in[1] (.names)                                             1.014    39.039
n7180.out[0] (.names)                                            0.261    39.300
n7181.in[0] (.names)                                             1.014    40.314
n7181.out[0] (.names)                                            0.261    40.575
n7179.in[0] (.names)                                             1.014    41.589
n7179.out[0] (.names)                                            0.261    41.850
n7171.in[1] (.names)                                             1.014    42.864
n7171.out[0] (.names)                                            0.261    43.125
n3029.in[1] (.names)                                             1.014    44.139
n3029.out[0] (.names)                                            0.261    44.400
n7177.in[1] (.names)                                             1.014    45.413
n7177.out[0] (.names)                                            0.261    45.674
n7198.in[0] (.names)                                             1.014    46.688
n7198.out[0] (.names)                                            0.261    46.949
n7201.in[0] (.names)                                             1.014    47.963
n7201.out[0] (.names)                                            0.261    48.224
n7202.in[1] (.names)                                             1.014    49.238
n7202.out[0] (.names)                                            0.261    49.499
n419.in[1] (.names)                                              1.014    50.513
n419.out[0] (.names)                                             0.261    50.774
out:n419.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 46
Startpoint: n400.Q[0] (.latch clocked by pclk)
Endpoint  : out:n522.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n400.clk[0] (.latch)                                             1.014     1.014
n400.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n8951.in[0] (.names)                                             1.014     2.070
n8951.out[0] (.names)                                            0.261     2.331
n8950.in[1] (.names)                                             1.014     3.344
n8950.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8817.in[0] (.names)                                             1.014     5.894
n8817.out[0] (.names)                                            0.261     6.155
n8954.in[0] (.names)                                             1.014     7.169
n8954.out[0] (.names)                                            0.261     7.430
n8957.in[0] (.names)                                             1.014     8.444
n8957.out[0] (.names)                                            0.261     8.705
n8959.in[0] (.names)                                             1.014     9.719
n8959.out[0] (.names)                                            0.261     9.980
n8960.in[0] (.names)                                             1.014    10.993
n8960.out[0] (.names)                                            0.261    11.254
n8961.in[1] (.names)                                             1.014    12.268
n8961.out[0] (.names)                                            0.261    12.529
n8962.in[0] (.names)                                             1.014    13.543
n8962.out[0] (.names)                                            0.261    13.804
n8852.in[1] (.names)                                             1.014    14.818
n8852.out[0] (.names)                                            0.261    15.079
n10939.in[2] (.names)                                            1.014    16.093
n10939.out[0] (.names)                                           0.261    16.354
n10943.in[1] (.names)                                            1.014    17.367
n10943.out[0] (.names)                                           0.261    17.628
n10957.in[1] (.names)                                            1.014    18.642
n10957.out[0] (.names)                                           0.261    18.903
n10940.in[2] (.names)                                            1.014    19.917
n10940.out[0] (.names)                                           0.261    20.178
n10942.in[1] (.names)                                            1.014    21.192
n10942.out[0] (.names)                                           0.261    21.453
n10945.in[1] (.names)                                            1.014    22.467
n10945.out[0] (.names)                                           0.261    22.728
n10947.in[0] (.names)                                            1.014    23.742
n10947.out[0] (.names)                                           0.261    24.003
n10948.in[0] (.names)                                            1.014    25.016
n10948.out[0] (.names)                                           0.261    25.277
n7230.in[0] (.names)                                             1.014    26.291
n7230.out[0] (.names)                                            0.261    26.552
n10949.in[0] (.names)                                            1.014    27.566
n10949.out[0] (.names)                                           0.261    27.827
n10962.in[3] (.names)                                            1.014    28.841
n10962.out[0] (.names)                                           0.261    29.102
n10969.in[1] (.names)                                            1.014    30.116
n10969.out[0] (.names)                                           0.261    30.377
n10970.in[0] (.names)                                            1.014    31.390
n10970.out[0] (.names)                                           0.261    31.651
n10966.in[0] (.names)                                            1.014    32.665
n10966.out[0] (.names)                                           0.261    32.926
n10971.in[0] (.names)                                            1.014    33.940
n10971.out[0] (.names)                                           0.261    34.201
n10972.in[0] (.names)                                            1.014    35.215
n10972.out[0] (.names)                                           0.261    35.476
n10967.in[1] (.names)                                            1.014    36.490
n10967.out[0] (.names)                                           0.261    36.751
n10968.in[1] (.names)                                            1.014    37.765
n10968.out[0] (.names)                                           0.261    38.026
n10976.in[0] (.names)                                            1.014    39.039
n10976.out[0] (.names)                                           0.261    39.300
n10978.in[0] (.names)                                            1.014    40.314
n10978.out[0] (.names)                                           0.261    40.575
n10980.in[1] (.names)                                            1.014    41.589
n10980.out[0] (.names)                                           0.261    41.850
n10594.in[0] (.names)                                            1.014    42.864
n10594.out[0] (.names)                                           0.261    43.125
n10983.in[0] (.names)                                            1.014    44.139
n10983.out[0] (.names)                                           0.261    44.400
n8711.in[1] (.names)                                             1.014    45.413
n8711.out[0] (.names)                                            0.261    45.674
n7224.in[0] (.names)                                             1.014    46.688
n7224.out[0] (.names)                                            0.261    46.949
n10984.in[0] (.names)                                            1.014    47.963
n10984.out[0] (.names)                                           0.261    48.224
n10985.in[1] (.names)                                            1.014    49.238
n10985.out[0] (.names)                                           0.261    49.499
n522.in[1] (.names)                                              1.014    50.513
n522.out[0] (.names)                                             0.261    50.774
out:n522.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 47
Startpoint: n2153.Q[0] (.latch clocked by pclk)
Endpoint  : n1466.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2153.clk[0] (.latch)                                            1.014     1.014
n2153.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2244.in[0] (.names)                                             1.014     2.070
n2244.out[0] (.names)                                            0.261     2.331
n2166.in[0] (.names)                                             1.014     3.344
n2166.out[0] (.names)                                            0.261     3.605
n2170.in[0] (.names)                                             1.014     4.619
n2170.out[0] (.names)                                            0.261     4.880
n2171.in[0] (.names)                                             1.014     5.894
n2171.out[0] (.names)                                            0.261     6.155
n2173.in[1] (.names)                                             1.014     7.169
n2173.out[0] (.names)                                            0.261     7.430
n2174.in[0] (.names)                                             1.014     8.444
n2174.out[0] (.names)                                            0.261     8.705
n2175.in[0] (.names)                                             1.014     9.719
n2175.out[0] (.names)                                            0.261     9.980
n2176.in[1] (.names)                                             1.014    10.993
n2176.out[0] (.names)                                            0.261    11.254
n2177.in[0] (.names)                                             1.014    12.268
n2177.out[0] (.names)                                            0.261    12.529
n2178.in[2] (.names)                                             1.014    13.543
n2178.out[0] (.names)                                            0.261    13.804
n2187.in[0] (.names)                                             1.014    14.818
n2187.out[0] (.names)                                            0.261    15.079
n2188.in[0] (.names)                                             1.014    16.093
n2188.out[0] (.names)                                            0.261    16.354
n2189.in[0] (.names)                                             1.014    17.367
n2189.out[0] (.names)                                            0.261    17.628
n2194.in[0] (.names)                                             1.014    18.642
n2194.out[0] (.names)                                            0.261    18.903
n2201.in[0] (.names)                                             1.014    19.917
n2201.out[0] (.names)                                            0.261    20.178
n2205.in[0] (.names)                                             1.014    21.192
n2205.out[0] (.names)                                            0.261    21.453
n2203.in[1] (.names)                                             1.014    22.467
n2203.out[0] (.names)                                            0.261    22.728
n2206.in[1] (.names)                                             1.014    23.742
n2206.out[0] (.names)                                            0.261    24.003
n2202.in[0] (.names)                                             1.014    25.016
n2202.out[0] (.names)                                            0.261    25.277
n2181.in[1] (.names)                                             1.014    26.291
n2181.out[0] (.names)                                            0.261    26.552
n2182.in[2] (.names)                                             1.014    27.566
n2182.out[0] (.names)                                            0.261    27.827
n2185.in[0] (.names)                                             1.014    28.841
n2185.out[0] (.names)                                            0.261    29.102
n2190.in[0] (.names)                                             1.014    30.116
n2190.out[0] (.names)                                            0.261    30.377
n2192.in[0] (.names)                                             1.014    31.390
n2192.out[0] (.names)                                            0.261    31.651
n2057.in[2] (.names)                                             1.014    32.665
n2057.out[0] (.names)                                            0.261    32.926
n2195.in[0] (.names)                                             1.014    33.940
n2195.out[0] (.names)                                            0.261    34.201
n2196.in[0] (.names)                                             1.014    35.215
n2196.out[0] (.names)                                            0.261    35.476
n2197.in[0] (.names)                                             1.014    36.490
n2197.out[0] (.names)                                            0.261    36.751
n1254.in[1] (.names)                                             1.014    37.765
n1254.out[0] (.names)                                            0.261    38.026
n1625.in[3] (.names)                                             1.014    39.039
n1625.out[0] (.names)                                            0.261    39.300
n1639.in[0] (.names)                                             1.014    40.314
n1639.out[0] (.names)                                            0.261    40.575
n1640.in[0] (.names)                                             1.014    41.589
n1640.out[0] (.names)                                            0.261    41.850
n1641.in[1] (.names)                                             1.014    42.864
n1641.out[0] (.names)                                            0.261    43.125
n1642.in[2] (.names)                                             1.014    44.139
n1642.out[0] (.names)                                            0.261    44.400
n1314.in[0] (.names)                                             1.014    45.413
n1314.out[0] (.names)                                            0.261    45.674
n1723.in[1] (.names)                                             1.014    46.688
n1723.out[0] (.names)                                            0.261    46.949
n579.in[1] (.names)                                              1.014    47.963
n579.out[0] (.names)                                             0.261    48.224
n1725.in[1] (.names)                                             1.014    49.238
n1725.out[0] (.names)                                            0.261    49.499
n1465.in[1] (.names)                                             1.014    50.513
n1465.out[0] (.names)                                            0.261    50.774
n1466.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1466.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 48
Startpoint: n6799.Q[0] (.latch clocked by pclk)
Endpoint  : n3326.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6799.clk[0] (.latch)                                            1.014     1.014
n6799.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6800.in[0] (.names)                                             1.014     2.070
n6800.out[0] (.names)                                            0.261     2.331
n6758.in[1] (.names)                                             1.014     3.344
n6758.out[0] (.names)                                            0.261     3.605
n6880.in[0] (.names)                                             1.014     4.619
n6880.out[0] (.names)                                            0.261     4.880
n6881.in[1] (.names)                                             1.014     5.894
n6881.out[0] (.names)                                            0.261     6.155
n6869.in[1] (.names)                                             1.014     7.169
n6869.out[0] (.names)                                            0.261     7.430
n6870.in[2] (.names)                                             1.014     8.444
n6870.out[0] (.names)                                            0.261     8.705
n6866.in[1] (.names)                                             1.014     9.719
n6866.out[0] (.names)                                            0.261     9.980
n6806.in[0] (.names)                                             1.014    10.993
n6806.out[0] (.names)                                            0.261    11.254
n431.in[1] (.names)                                              1.014    12.268
n431.out[0] (.names)                                             0.261    12.529
n3492.in[2] (.names)                                             1.014    13.543
n3492.out[0] (.names)                                            0.261    13.804
n3493.in[0] (.names)                                             1.014    14.818
n3493.out[0] (.names)                                            0.261    15.079
n3223.in[0] (.names)                                             1.014    16.093
n3223.out[0] (.names)                                            0.261    16.354
n3573.in[2] (.names)                                             1.014    17.367
n3573.out[0] (.names)                                            0.261    17.628
n3578.in[1] (.names)                                             1.014    18.642
n3578.out[0] (.names)                                            0.261    18.903
n3583.in[1] (.names)                                             1.014    19.917
n3583.out[0] (.names)                                            0.261    20.178
n3584.in[0] (.names)                                             1.014    21.192
n3584.out[0] (.names)                                            0.261    21.453
n3586.in[0] (.names)                                             1.014    22.467
n3586.out[0] (.names)                                            0.261    22.728
n3576.in[0] (.names)                                             1.014    23.742
n3576.out[0] (.names)                                            0.261    24.003
n674.in[0] (.names)                                              1.014    25.016
n674.out[0] (.names)                                             0.261    25.277
n3251.in[2] (.names)                                             1.014    26.291
n3251.out[0] (.names)                                            0.261    26.552
n3239.in[0] (.names)                                             1.014    27.566
n3239.out[0] (.names)                                            0.261    27.827
n3240.in[0] (.names)                                             1.014    28.841
n3240.out[0] (.names)                                            0.261    29.102
n3267.in[2] (.names)                                             1.014    30.116
n3267.out[0] (.names)                                            0.261    30.377
n3280.in[1] (.names)                                             1.014    31.390
n3280.out[0] (.names)                                            0.261    31.651
n3253.in[0] (.names)                                             1.014    32.665
n3253.out[0] (.names)                                            0.261    32.926
n3254.in[2] (.names)                                             1.014    33.940
n3254.out[0] (.names)                                            0.261    34.201
n3255.in[0] (.names)                                             1.014    35.215
n3255.out[0] (.names)                                            0.261    35.476
n3256.in[0] (.names)                                             1.014    36.490
n3256.out[0] (.names)                                            0.261    36.751
n3258.in[3] (.names)                                             1.014    37.765
n3258.out[0] (.names)                                            0.261    38.026
n3261.in[0] (.names)                                             1.014    39.039
n3261.out[0] (.names)                                            0.261    39.300
n3262.in[0] (.names)                                             1.014    40.314
n3262.out[0] (.names)                                            0.261    40.575
n3268.in[0] (.names)                                             1.014    41.589
n3268.out[0] (.names)                                            0.261    41.850
n3272.in[2] (.names)                                             1.014    42.864
n3272.out[0] (.names)                                            0.261    43.125
n3273.in[1] (.names)                                             1.014    44.139
n3273.out[0] (.names)                                            0.261    44.400
n3265.in[0] (.names)                                             1.014    45.413
n3265.out[0] (.names)                                            0.261    45.674
n3044.in[0] (.names)                                             1.014    46.688
n3044.out[0] (.names)                                            0.261    46.949
n3286.in[1] (.names)                                             1.014    47.963
n3286.out[0] (.names)                                            0.261    48.224
n3056.in[1] (.names)                                             1.014    49.238
n3056.out[0] (.names)                                            0.261    49.499
n3037.in[0] (.names)                                             1.014    50.513
n3037.out[0] (.names)                                            0.261    50.774
n3326.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3326.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 49
Startpoint: n4043.Q[0] (.latch clocked by pclk)
Endpoint  : n3043.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4043.clk[0] (.latch)                                            1.014     1.014
n4043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4044.in[1] (.names)                                             1.014     2.070
n4044.out[0] (.names)                                            0.261     2.331
n4045.in[0] (.names)                                             1.014     3.344
n4045.out[0] (.names)                                            0.261     3.605
n4050.in[0] (.names)                                             1.014     4.619
n4050.out[0] (.names)                                            0.261     4.880
n4055.in[2] (.names)                                             1.014     5.894
n4055.out[0] (.names)                                            0.261     6.155
n4041.in[1] (.names)                                             1.014     7.169
n4041.out[0] (.names)                                            0.261     7.430
n3962.in[0] (.names)                                             1.014     8.444
n3962.out[0] (.names)                                            0.261     8.705
n3790.in[0] (.names)                                             1.014     9.719
n3790.out[0] (.names)                                            0.261     9.980
n4158.in[0] (.names)                                             1.014    10.993
n4158.out[0] (.names)                                            0.261    11.254
n3976.in[0] (.names)                                             1.014    12.268
n3976.out[0] (.names)                                            0.261    12.529
n4160.in[1] (.names)                                             1.014    13.543
n4160.out[0] (.names)                                            0.261    13.804
n4161.in[0] (.names)                                             1.014    14.818
n4161.out[0] (.names)                                            0.261    15.079
n4173.in[1] (.names)                                             1.014    16.093
n4173.out[0] (.names)                                            0.261    16.354
n4174.in[0] (.names)                                             1.014    17.367
n4174.out[0] (.names)                                            0.261    17.628
n4175.in[0] (.names)                                             1.014    18.642
n4175.out[0] (.names)                                            0.261    18.903
n4180.in[2] (.names)                                             1.014    19.917
n4180.out[0] (.names)                                            0.261    20.178
n4181.in[0] (.names)                                             1.014    21.192
n4181.out[0] (.names)                                            0.261    21.453
n4176.in[0] (.names)                                             1.014    22.467
n4176.out[0] (.names)                                            0.261    22.728
n4177.in[0] (.names)                                             1.014    23.742
n4177.out[0] (.names)                                            0.261    24.003
n4195.in[1] (.names)                                             1.014    25.016
n4195.out[0] (.names)                                            0.261    25.277
n4545.in[1] (.names)                                             1.014    26.291
n4545.out[0] (.names)                                            0.261    26.552
n4546.in[0] (.names)                                             1.014    27.566
n4546.out[0] (.names)                                            0.261    27.827
n4548.in[1] (.names)                                             1.014    28.841
n4548.out[0] (.names)                                            0.261    29.102
n4550.in[0] (.names)                                             1.014    30.116
n4550.out[0] (.names)                                            0.261    30.377
n4558.in[0] (.names)                                             1.014    31.390
n4558.out[0] (.names)                                            0.261    31.651
n4559.in[1] (.names)                                             1.014    32.665
n4559.out[0] (.names)                                            0.261    32.926
n4568.in[3] (.names)                                             1.014    33.940
n4568.out[0] (.names)                                            0.261    34.201
n4569.in[0] (.names)                                             1.014    35.215
n4569.out[0] (.names)                                            0.261    35.476
n4570.in[1] (.names)                                             1.014    36.490
n4570.out[0] (.names)                                            0.261    36.751
n4571.in[3] (.names)                                             1.014    37.765
n4571.out[0] (.names)                                            0.261    38.026
n4434.in[1] (.names)                                             1.014    39.039
n4434.out[0] (.names)                                            0.261    39.300
n4572.in[0] (.names)                                             1.014    40.314
n4572.out[0] (.names)                                            0.261    40.575
n4573.in[1] (.names)                                             1.014    41.589
n4573.out[0] (.names)                                            0.261    41.850
n4574.in[1] (.names)                                             1.014    42.864
n4574.out[0] (.names)                                            0.261    43.125
n4578.in[1] (.names)                                             1.014    44.139
n4578.out[0] (.names)                                            0.261    44.400
n4576.in[0] (.names)                                             1.014    45.413
n4576.out[0] (.names)                                            0.261    45.674
n4577.in[0] (.names)                                             1.014    46.688
n4577.out[0] (.names)                                            0.261    46.949
n4406.in[1] (.names)                                             1.014    47.963
n4406.out[0] (.names)                                            0.261    48.224
n4580.in[1] (.names)                                             1.014    49.238
n4580.out[0] (.names)                                            0.261    49.499
n3042.in[1] (.names)                                             1.014    50.513
n3042.out[0] (.names)                                            0.261    50.774
n3043.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3043.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 50
Startpoint: n4043.Q[0] (.latch clocked by pclk)
Endpoint  : n4579.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4043.clk[0] (.latch)                                            1.014     1.014
n4043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4044.in[1] (.names)                                             1.014     2.070
n4044.out[0] (.names)                                            0.261     2.331
n4045.in[0] (.names)                                             1.014     3.344
n4045.out[0] (.names)                                            0.261     3.605
n4050.in[0] (.names)                                             1.014     4.619
n4050.out[0] (.names)                                            0.261     4.880
n4055.in[2] (.names)                                             1.014     5.894
n4055.out[0] (.names)                                            0.261     6.155
n4041.in[1] (.names)                                             1.014     7.169
n4041.out[0] (.names)                                            0.261     7.430
n3962.in[0] (.names)                                             1.014     8.444
n3962.out[0] (.names)                                            0.261     8.705
n3790.in[0] (.names)                                             1.014     9.719
n3790.out[0] (.names)                                            0.261     9.980
n4158.in[0] (.names)                                             1.014    10.993
n4158.out[0] (.names)                                            0.261    11.254
n3976.in[0] (.names)                                             1.014    12.268
n3976.out[0] (.names)                                            0.261    12.529
n4160.in[1] (.names)                                             1.014    13.543
n4160.out[0] (.names)                                            0.261    13.804
n4161.in[0] (.names)                                             1.014    14.818
n4161.out[0] (.names)                                            0.261    15.079
n4173.in[1] (.names)                                             1.014    16.093
n4173.out[0] (.names)                                            0.261    16.354
n4174.in[0] (.names)                                             1.014    17.367
n4174.out[0] (.names)                                            0.261    17.628
n4175.in[0] (.names)                                             1.014    18.642
n4175.out[0] (.names)                                            0.261    18.903
n4180.in[2] (.names)                                             1.014    19.917
n4180.out[0] (.names)                                            0.261    20.178
n4181.in[0] (.names)                                             1.014    21.192
n4181.out[0] (.names)                                            0.261    21.453
n4176.in[0] (.names)                                             1.014    22.467
n4176.out[0] (.names)                                            0.261    22.728
n4177.in[0] (.names)                                             1.014    23.742
n4177.out[0] (.names)                                            0.261    24.003
n4195.in[1] (.names)                                             1.014    25.016
n4195.out[0] (.names)                                            0.261    25.277
n4545.in[1] (.names)                                             1.014    26.291
n4545.out[0] (.names)                                            0.261    26.552
n4546.in[0] (.names)                                             1.014    27.566
n4546.out[0] (.names)                                            0.261    27.827
n4548.in[1] (.names)                                             1.014    28.841
n4548.out[0] (.names)                                            0.261    29.102
n4550.in[0] (.names)                                             1.014    30.116
n4550.out[0] (.names)                                            0.261    30.377
n4558.in[0] (.names)                                             1.014    31.390
n4558.out[0] (.names)                                            0.261    31.651
n4559.in[1] (.names)                                             1.014    32.665
n4559.out[0] (.names)                                            0.261    32.926
n4568.in[3] (.names)                                             1.014    33.940
n4568.out[0] (.names)                                            0.261    34.201
n4569.in[0] (.names)                                             1.014    35.215
n4569.out[0] (.names)                                            0.261    35.476
n4570.in[1] (.names)                                             1.014    36.490
n4570.out[0] (.names)                                            0.261    36.751
n4571.in[3] (.names)                                             1.014    37.765
n4571.out[0] (.names)                                            0.261    38.026
n4434.in[1] (.names)                                             1.014    39.039
n4434.out[0] (.names)                                            0.261    39.300
n4572.in[0] (.names)                                             1.014    40.314
n4572.out[0] (.names)                                            0.261    40.575
n4573.in[1] (.names)                                             1.014    41.589
n4573.out[0] (.names)                                            0.261    41.850
n4574.in[1] (.names)                                             1.014    42.864
n4574.out[0] (.names)                                            0.261    43.125
n4578.in[1] (.names)                                             1.014    44.139
n4578.out[0] (.names)                                            0.261    44.400
n4576.in[0] (.names)                                             1.014    45.413
n4576.out[0] (.names)                                            0.261    45.674
n4577.in[0] (.names)                                             1.014    46.688
n4577.out[0] (.names)                                            0.261    46.949
n4406.in[1] (.names)                                             1.014    47.963
n4406.out[0] (.names)                                            0.261    48.224
n4580.in[1] (.names)                                             1.014    49.238
n4580.out[0] (.names)                                            0.261    49.499
n3042.in[1] (.names)                                             1.014    50.513
n3042.out[0] (.names)                                            0.261    50.774
n4579.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4579.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 51
Startpoint: n4043.Q[0] (.latch clocked by pclk)
Endpoint  : n2285.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4043.clk[0] (.latch)                                            1.014     1.014
n4043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4044.in[1] (.names)                                             1.014     2.070
n4044.out[0] (.names)                                            0.261     2.331
n4045.in[0] (.names)                                             1.014     3.344
n4045.out[0] (.names)                                            0.261     3.605
n4050.in[0] (.names)                                             1.014     4.619
n4050.out[0] (.names)                                            0.261     4.880
n4055.in[2] (.names)                                             1.014     5.894
n4055.out[0] (.names)                                            0.261     6.155
n4041.in[1] (.names)                                             1.014     7.169
n4041.out[0] (.names)                                            0.261     7.430
n3962.in[0] (.names)                                             1.014     8.444
n3962.out[0] (.names)                                            0.261     8.705
n3790.in[0] (.names)                                             1.014     9.719
n3790.out[0] (.names)                                            0.261     9.980
n4158.in[0] (.names)                                             1.014    10.993
n4158.out[0] (.names)                                            0.261    11.254
n3976.in[0] (.names)                                             1.014    12.268
n3976.out[0] (.names)                                            0.261    12.529
n4160.in[1] (.names)                                             1.014    13.543
n4160.out[0] (.names)                                            0.261    13.804
n4161.in[0] (.names)                                             1.014    14.818
n4161.out[0] (.names)                                            0.261    15.079
n4173.in[1] (.names)                                             1.014    16.093
n4173.out[0] (.names)                                            0.261    16.354
n4174.in[0] (.names)                                             1.014    17.367
n4174.out[0] (.names)                                            0.261    17.628
n4175.in[0] (.names)                                             1.014    18.642
n4175.out[0] (.names)                                            0.261    18.903
n4180.in[2] (.names)                                             1.014    19.917
n4180.out[0] (.names)                                            0.261    20.178
n4181.in[0] (.names)                                             1.014    21.192
n4181.out[0] (.names)                                            0.261    21.453
n4176.in[0] (.names)                                             1.014    22.467
n4176.out[0] (.names)                                            0.261    22.728
n4177.in[0] (.names)                                             1.014    23.742
n4177.out[0] (.names)                                            0.261    24.003
n4195.in[1] (.names)                                             1.014    25.016
n4195.out[0] (.names)                                            0.261    25.277
n4545.in[1] (.names)                                             1.014    26.291
n4545.out[0] (.names)                                            0.261    26.552
n4546.in[0] (.names)                                             1.014    27.566
n4546.out[0] (.names)                                            0.261    27.827
n4548.in[1] (.names)                                             1.014    28.841
n4548.out[0] (.names)                                            0.261    29.102
n4565.in[2] (.names)                                             1.014    30.116
n4565.out[0] (.names)                                            0.261    30.377
n4539.in[0] (.names)                                             1.014    31.390
n4539.out[0] (.names)                                            0.261    31.651
n3024.in[0] (.names)                                             1.014    32.665
n3024.out[0] (.names)                                            0.261    32.926
n4816.in[0] (.names)                                             1.014    33.940
n4816.out[0] (.names)                                            0.261    34.201
n4793.in[0] (.names)                                             1.014    35.215
n4793.out[0] (.names)                                            0.261    35.476
n4794.in[3] (.names)                                             1.014    36.490
n4794.out[0] (.names)                                            0.261    36.751
n3039.in[1] (.names)                                             1.014    37.765
n3039.out[0] (.names)                                            0.261    38.026
n4683.in[3] (.names)                                             1.014    39.039
n4683.out[0] (.names)                                            0.261    39.300
n4693.in[0] (.names)                                             1.014    40.314
n4693.out[0] (.names)                                            0.261    40.575
n4687.in[0] (.names)                                             1.014    41.589
n4687.out[0] (.names)                                            0.261    41.850
n4670.in[0] (.names)                                             1.014    42.864
n4670.out[0] (.names)                                            0.261    43.125
n653.in[1] (.names)                                              1.014    44.139
n653.out[0] (.names)                                             0.261    44.400
n4918.in[2] (.names)                                             1.014    45.413
n4918.out[0] (.names)                                            0.261    45.674
n4920.in[1] (.names)                                             1.014    46.688
n4920.out[0] (.names)                                            0.261    46.949
n4921.in[0] (.names)                                             1.014    47.963
n4921.out[0] (.names)                                            0.261    48.224
n4923.in[1] (.names)                                             1.014    49.238
n4923.out[0] (.names)                                            0.261    49.499
n3661.in[0] (.names)                                             1.014    50.513
n3661.out[0] (.names)                                            0.261    50.774
n2285.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2285.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 52
Startpoint: n4043.Q[0] (.latch clocked by pclk)
Endpoint  : n3685.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4043.clk[0] (.latch)                                            1.014     1.014
n4043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4044.in[1] (.names)                                             1.014     2.070
n4044.out[0] (.names)                                            0.261     2.331
n4045.in[0] (.names)                                             1.014     3.344
n4045.out[0] (.names)                                            0.261     3.605
n4050.in[0] (.names)                                             1.014     4.619
n4050.out[0] (.names)                                            0.261     4.880
n4055.in[2] (.names)                                             1.014     5.894
n4055.out[0] (.names)                                            0.261     6.155
n4041.in[1] (.names)                                             1.014     7.169
n4041.out[0] (.names)                                            0.261     7.430
n3962.in[0] (.names)                                             1.014     8.444
n3962.out[0] (.names)                                            0.261     8.705
n3790.in[0] (.names)                                             1.014     9.719
n3790.out[0] (.names)                                            0.261     9.980
n4158.in[0] (.names)                                             1.014    10.993
n4158.out[0] (.names)                                            0.261    11.254
n3976.in[0] (.names)                                             1.014    12.268
n3976.out[0] (.names)                                            0.261    12.529
n4160.in[1] (.names)                                             1.014    13.543
n4160.out[0] (.names)                                            0.261    13.804
n4161.in[0] (.names)                                             1.014    14.818
n4161.out[0] (.names)                                            0.261    15.079
n4173.in[1] (.names)                                             1.014    16.093
n4173.out[0] (.names)                                            0.261    16.354
n4174.in[0] (.names)                                             1.014    17.367
n4174.out[0] (.names)                                            0.261    17.628
n4175.in[0] (.names)                                             1.014    18.642
n4175.out[0] (.names)                                            0.261    18.903
n4180.in[2] (.names)                                             1.014    19.917
n4180.out[0] (.names)                                            0.261    20.178
n4181.in[0] (.names)                                             1.014    21.192
n4181.out[0] (.names)                                            0.261    21.453
n4176.in[0] (.names)                                             1.014    22.467
n4176.out[0] (.names)                                            0.261    22.728
n4177.in[0] (.names)                                             1.014    23.742
n4177.out[0] (.names)                                            0.261    24.003
n4195.in[1] (.names)                                             1.014    25.016
n4195.out[0] (.names)                                            0.261    25.277
n4545.in[1] (.names)                                             1.014    26.291
n4545.out[0] (.names)                                            0.261    26.552
n4546.in[0] (.names)                                             1.014    27.566
n4546.out[0] (.names)                                            0.261    27.827
n4548.in[1] (.names)                                             1.014    28.841
n4548.out[0] (.names)                                            0.261    29.102
n4565.in[2] (.names)                                             1.014    30.116
n4565.out[0] (.names)                                            0.261    30.377
n4539.in[0] (.names)                                             1.014    31.390
n4539.out[0] (.names)                                            0.261    31.651
n3024.in[0] (.names)                                             1.014    32.665
n3024.out[0] (.names)                                            0.261    32.926
n4816.in[0] (.names)                                             1.014    33.940
n4816.out[0] (.names)                                            0.261    34.201
n4793.in[0] (.names)                                             1.014    35.215
n4793.out[0] (.names)                                            0.261    35.476
n4794.in[3] (.names)                                             1.014    36.490
n4794.out[0] (.names)                                            0.261    36.751
n3039.in[1] (.names)                                             1.014    37.765
n3039.out[0] (.names)                                            0.261    38.026
n4683.in[3] (.names)                                             1.014    39.039
n4683.out[0] (.names)                                            0.261    39.300
n4734.in[1] (.names)                                             1.014    40.314
n4734.out[0] (.names)                                            0.261    40.575
n4735.in[1] (.names)                                             1.014    41.589
n4735.out[0] (.names)                                            0.261    41.850
n4737.in[1] (.names)                                             1.014    42.864
n4737.out[0] (.names)                                            0.261    43.125
n4738.in[0] (.names)                                             1.014    44.139
n4738.out[0] (.names)                                            0.261    44.400
n3054.in[0] (.names)                                             1.014    45.413
n3054.out[0] (.names)                                            0.261    45.674
n4732.in[0] (.names)                                             1.014    46.688
n4732.out[0] (.names)                                            0.261    46.949
n4741.in[1] (.names)                                             1.014    47.963
n4741.out[0] (.names)                                            0.261    48.224
n4742.in[0] (.names)                                             1.014    49.238
n4742.out[0] (.names)                                            0.261    49.499
n3684.in[0] (.names)                                             1.014    50.513
n3684.out[0] (.names)                                            0.261    50.774
n3685.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3685.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 53
Startpoint: n4043.Q[0] (.latch clocked by pclk)
Endpoint  : n4650.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4043.clk[0] (.latch)                                            1.014     1.014
n4043.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4044.in[1] (.names)                                             1.014     2.070
n4044.out[0] (.names)                                            0.261     2.331
n4045.in[0] (.names)                                             1.014     3.344
n4045.out[0] (.names)                                            0.261     3.605
n4050.in[0] (.names)                                             1.014     4.619
n4050.out[0] (.names)                                            0.261     4.880
n4055.in[2] (.names)                                             1.014     5.894
n4055.out[0] (.names)                                            0.261     6.155
n4041.in[1] (.names)                                             1.014     7.169
n4041.out[0] (.names)                                            0.261     7.430
n3962.in[0] (.names)                                             1.014     8.444
n3962.out[0] (.names)                                            0.261     8.705
n3790.in[0] (.names)                                             1.014     9.719
n3790.out[0] (.names)                                            0.261     9.980
n4158.in[0] (.names)                                             1.014    10.993
n4158.out[0] (.names)                                            0.261    11.254
n3976.in[0] (.names)                                             1.014    12.268
n3976.out[0] (.names)                                            0.261    12.529
n4160.in[1] (.names)                                             1.014    13.543
n4160.out[0] (.names)                                            0.261    13.804
n4161.in[0] (.names)                                             1.014    14.818
n4161.out[0] (.names)                                            0.261    15.079
n4173.in[1] (.names)                                             1.014    16.093
n4173.out[0] (.names)                                            0.261    16.354
n4174.in[0] (.names)                                             1.014    17.367
n4174.out[0] (.names)                                            0.261    17.628
n4175.in[0] (.names)                                             1.014    18.642
n4175.out[0] (.names)                                            0.261    18.903
n4180.in[2] (.names)                                             1.014    19.917
n4180.out[0] (.names)                                            0.261    20.178
n4181.in[0] (.names)                                             1.014    21.192
n4181.out[0] (.names)                                            0.261    21.453
n4176.in[0] (.names)                                             1.014    22.467
n4176.out[0] (.names)                                            0.261    22.728
n4177.in[0] (.names)                                             1.014    23.742
n4177.out[0] (.names)                                            0.261    24.003
n4195.in[1] (.names)                                             1.014    25.016
n4195.out[0] (.names)                                            0.261    25.277
n4545.in[1] (.names)                                             1.014    26.291
n4545.out[0] (.names)                                            0.261    26.552
n4546.in[0] (.names)                                             1.014    27.566
n4546.out[0] (.names)                                            0.261    27.827
n4548.in[1] (.names)                                             1.014    28.841
n4548.out[0] (.names)                                            0.261    29.102
n4565.in[2] (.names)                                             1.014    30.116
n4565.out[0] (.names)                                            0.261    30.377
n4539.in[0] (.names)                                             1.014    31.390
n4539.out[0] (.names)                                            0.261    31.651
n3024.in[0] (.names)                                             1.014    32.665
n3024.out[0] (.names)                                            0.261    32.926
n4816.in[0] (.names)                                             1.014    33.940
n4816.out[0] (.names)                                            0.261    34.201
n4793.in[0] (.names)                                             1.014    35.215
n4793.out[0] (.names)                                            0.261    35.476
n4794.in[3] (.names)                                             1.014    36.490
n4794.out[0] (.names)                                            0.261    36.751
n3039.in[1] (.names)                                             1.014    37.765
n3039.out[0] (.names)                                            0.261    38.026
n4683.in[3] (.names)                                             1.014    39.039
n4683.out[0] (.names)                                            0.261    39.300
n4734.in[1] (.names)                                             1.014    40.314
n4734.out[0] (.names)                                            0.261    40.575
n4735.in[1] (.names)                                             1.014    41.589
n4735.out[0] (.names)                                            0.261    41.850
n4737.in[1] (.names)                                             1.014    42.864
n4737.out[0] (.names)                                            0.261    43.125
n4738.in[0] (.names)                                             1.014    44.139
n4738.out[0] (.names)                                            0.261    44.400
n3054.in[0] (.names)                                             1.014    45.413
n3054.out[0] (.names)                                            0.261    45.674
n4732.in[0] (.names)                                             1.014    46.688
n4732.out[0] (.names)                                            0.261    46.949
n4741.in[1] (.names)                                             1.014    47.963
n4741.out[0] (.names)                                            0.261    48.224
n4742.in[0] (.names)                                             1.014    49.238
n4742.out[0] (.names)                                            0.261    49.499
n3684.in[0] (.names)                                             1.014    50.513
n3684.out[0] (.names)                                            0.261    50.774
n4650.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4650.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 54
Startpoint: n2428.Q[0] (.latch clocked by pclk)
Endpoint  : n1313.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2428.clk[0] (.latch)                                            1.014     1.014
n2428.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2429.in[0] (.names)                                             1.014     2.070
n2429.out[0] (.names)                                            0.261     2.331
n2434.in[1] (.names)                                             1.014     3.344
n2434.out[0] (.names)                                            0.261     3.605
n2501.in[3] (.names)                                             1.014     4.619
n2501.out[0] (.names)                                            0.261     4.880
n2505.in[0] (.names)                                             1.014     5.894
n2505.out[0] (.names)                                            0.261     6.155
n2506.in[1] (.names)                                             1.014     7.169
n2506.out[0] (.names)                                            0.261     7.430
n2507.in[0] (.names)                                             1.014     8.444
n2507.out[0] (.names)                                            0.261     8.705
n2508.in[0] (.names)                                             1.014     9.719
n2508.out[0] (.names)                                            0.261     9.980
n2540.in[3] (.names)                                             1.014    10.993
n2540.out[0] (.names)                                            0.261    11.254
n2547.in[0] (.names)                                             1.014    12.268
n2547.out[0] (.names)                                            0.261    12.529
n2548.in[0] (.names)                                             1.014    13.543
n2548.out[0] (.names)                                            0.261    13.804
n2549.in[0] (.names)                                             1.014    14.818
n2549.out[0] (.names)                                            0.261    15.079
n2560.in[2] (.names)                                             1.014    16.093
n2560.out[0] (.names)                                            0.261    16.354
n2561.in[1] (.names)                                             1.014    17.367
n2561.out[0] (.names)                                            0.261    17.628
n2562.in[0] (.names)                                             1.014    18.642
n2562.out[0] (.names)                                            0.261    18.903
n2552.in[1] (.names)                                             1.014    19.917
n2552.out[0] (.names)                                            0.261    20.178
n2564.in[0] (.names)                                             1.014    21.192
n2564.out[0] (.names)                                            0.261    21.453
n731.in[2] (.names)                                              1.014    22.467
n731.out[0] (.names)                                             0.261    22.728
n1400.in[1] (.names)                                             1.014    23.742
n1400.out[0] (.names)                                            0.261    24.003
n1401.in[1] (.names)                                             1.014    25.016
n1401.out[0] (.names)                                            0.261    25.277
n1402.in[0] (.names)                                             1.014    26.291
n1402.out[0] (.names)                                            0.261    26.552
n1403.in[0] (.names)                                             1.014    27.566
n1403.out[0] (.names)                                            0.261    27.827
n1385.in[0] (.names)                                             1.014    28.841
n1385.out[0] (.names)                                            0.261    29.102
n1404.in[0] (.names)                                             1.014    30.116
n1404.out[0] (.names)                                            0.261    30.377
n1390.in[0] (.names)                                             1.014    31.390
n1390.out[0] (.names)                                            0.261    31.651
n1391.in[1] (.names)                                             1.014    32.665
n1391.out[0] (.names)                                            0.261    32.926
n1396.in[0] (.names)                                             1.014    33.940
n1396.out[0] (.names)                                            0.261    34.201
n1318.in[0] (.names)                                             1.014    35.215
n1318.out[0] (.names)                                            0.261    35.476
n1408.in[0] (.names)                                             1.014    36.490
n1408.out[0] (.names)                                            0.261    36.751
n1409.in[1] (.names)                                             1.014    37.765
n1409.out[0] (.names)                                            0.261    38.026
n1418.in[3] (.names)                                             1.014    39.039
n1418.out[0] (.names)                                            0.261    39.300
n1412.in[1] (.names)                                             1.014    40.314
n1412.out[0] (.names)                                            0.261    40.575
n1294.in[0] (.names)                                             1.014    41.589
n1294.out[0] (.names)                                            0.261    41.850
n1444.in[0] (.names)                                             1.014    42.864
n1444.out[0] (.names)                                            0.261    43.125
n1445.in[0] (.names)                                             1.014    44.139
n1445.out[0] (.names)                                            0.261    44.400
n1392.in[0] (.names)                                             1.014    45.413
n1392.out[0] (.names)                                            0.261    45.674
n1438.in[2] (.names)                                             1.014    46.688
n1438.out[0] (.names)                                            0.261    46.949
n1439.in[0] (.names)                                             1.014    47.963
n1439.out[0] (.names)                                            0.261    48.224
n1302.in[0] (.names)                                             1.014    49.238
n1302.out[0] (.names)                                            0.261    49.499
n1312.in[0] (.names)                                             1.014    50.513
n1312.out[0] (.names)                                            0.261    50.774
n1313.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1313.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 55
Startpoint: n2428.Q[0] (.latch clocked by pclk)
Endpoint  : n412.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2428.clk[0] (.latch)                                            1.014     1.014
n2428.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2429.in[0] (.names)                                             1.014     2.070
n2429.out[0] (.names)                                            0.261     2.331
n2434.in[1] (.names)                                             1.014     3.344
n2434.out[0] (.names)                                            0.261     3.605
n2501.in[3] (.names)                                             1.014     4.619
n2501.out[0] (.names)                                            0.261     4.880
n2505.in[0] (.names)                                             1.014     5.894
n2505.out[0] (.names)                                            0.261     6.155
n2506.in[1] (.names)                                             1.014     7.169
n2506.out[0] (.names)                                            0.261     7.430
n2507.in[0] (.names)                                             1.014     8.444
n2507.out[0] (.names)                                            0.261     8.705
n2508.in[0] (.names)                                             1.014     9.719
n2508.out[0] (.names)                                            0.261     9.980
n2540.in[3] (.names)                                             1.014    10.993
n2540.out[0] (.names)                                            0.261    11.254
n2547.in[0] (.names)                                             1.014    12.268
n2547.out[0] (.names)                                            0.261    12.529
n2548.in[0] (.names)                                             1.014    13.543
n2548.out[0] (.names)                                            0.261    13.804
n2549.in[0] (.names)                                             1.014    14.818
n2549.out[0] (.names)                                            0.261    15.079
n2560.in[2] (.names)                                             1.014    16.093
n2560.out[0] (.names)                                            0.261    16.354
n2561.in[1] (.names)                                             1.014    17.367
n2561.out[0] (.names)                                            0.261    17.628
n2562.in[0] (.names)                                             1.014    18.642
n2562.out[0] (.names)                                            0.261    18.903
n2552.in[1] (.names)                                             1.014    19.917
n2552.out[0] (.names)                                            0.261    20.178
n2564.in[0] (.names)                                             1.014    21.192
n2564.out[0] (.names)                                            0.261    21.453
n731.in[2] (.names)                                              1.014    22.467
n731.out[0] (.names)                                             0.261    22.728
n1400.in[1] (.names)                                             1.014    23.742
n1400.out[0] (.names)                                            0.261    24.003
n1401.in[1] (.names)                                             1.014    25.016
n1401.out[0] (.names)                                            0.261    25.277
n1402.in[0] (.names)                                             1.014    26.291
n1402.out[0] (.names)                                            0.261    26.552
n1403.in[0] (.names)                                             1.014    27.566
n1403.out[0] (.names)                                            0.261    27.827
n1385.in[0] (.names)                                             1.014    28.841
n1385.out[0] (.names)                                            0.261    29.102
n1404.in[0] (.names)                                             1.014    30.116
n1404.out[0] (.names)                                            0.261    30.377
n1390.in[0] (.names)                                             1.014    31.390
n1390.out[0] (.names)                                            0.261    31.651
n1391.in[1] (.names)                                             1.014    32.665
n1391.out[0] (.names)                                            0.261    32.926
n1396.in[0] (.names)                                             1.014    33.940
n1396.out[0] (.names)                                            0.261    34.201
n1318.in[0] (.names)                                             1.014    35.215
n1318.out[0] (.names)                                            0.261    35.476
n1573.in[2] (.names)                                             1.014    36.490
n1573.out[0] (.names)                                            0.261    36.751
n1494.in[0] (.names)                                             1.014    37.765
n1494.out[0] (.names)                                            0.261    38.026
n1574.in[0] (.names)                                             1.014    39.039
n1574.out[0] (.names)                                            0.261    39.300
n1575.in[0] (.names)                                             1.014    40.314
n1575.out[0] (.names)                                            0.261    40.575
n1576.in[1] (.names)                                             1.014    41.589
n1576.out[0] (.names)                                            0.261    41.850
n1580.in[2] (.names)                                             1.014    42.864
n1580.out[0] (.names)                                            0.261    43.125
n1546.in[1] (.names)                                             1.014    44.139
n1546.out[0] (.names)                                            0.261    44.400
n1547.in[1] (.names)                                             1.014    45.413
n1547.out[0] (.names)                                            0.261    45.674
n1501.in[0] (.names)                                             1.014    46.688
n1501.out[0] (.names)                                            0.261    46.949
n1463.in[1] (.names)                                             1.014    47.963
n1463.out[0] (.names)                                            0.261    48.224
n1549.in[0] (.names)                                             1.014    49.238
n1549.out[0] (.names)                                            0.261    49.499
n1249.in[2] (.names)                                             1.014    50.513
n1249.out[0] (.names)                                            0.261    50.774
n412.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n412.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 56
Startpoint: n2428.Q[0] (.latch clocked by pclk)
Endpoint  : n1579.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2428.clk[0] (.latch)                                            1.014     1.014
n2428.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2429.in[0] (.names)                                             1.014     2.070
n2429.out[0] (.names)                                            0.261     2.331
n2434.in[1] (.names)                                             1.014     3.344
n2434.out[0] (.names)                                            0.261     3.605
n2501.in[3] (.names)                                             1.014     4.619
n2501.out[0] (.names)                                            0.261     4.880
n2505.in[0] (.names)                                             1.014     5.894
n2505.out[0] (.names)                                            0.261     6.155
n2506.in[1] (.names)                                             1.014     7.169
n2506.out[0] (.names)                                            0.261     7.430
n2507.in[0] (.names)                                             1.014     8.444
n2507.out[0] (.names)                                            0.261     8.705
n2508.in[0] (.names)                                             1.014     9.719
n2508.out[0] (.names)                                            0.261     9.980
n2540.in[3] (.names)                                             1.014    10.993
n2540.out[0] (.names)                                            0.261    11.254
n2547.in[0] (.names)                                             1.014    12.268
n2547.out[0] (.names)                                            0.261    12.529
n2548.in[0] (.names)                                             1.014    13.543
n2548.out[0] (.names)                                            0.261    13.804
n2549.in[0] (.names)                                             1.014    14.818
n2549.out[0] (.names)                                            0.261    15.079
n2560.in[2] (.names)                                             1.014    16.093
n2560.out[0] (.names)                                            0.261    16.354
n2561.in[1] (.names)                                             1.014    17.367
n2561.out[0] (.names)                                            0.261    17.628
n2562.in[0] (.names)                                             1.014    18.642
n2562.out[0] (.names)                                            0.261    18.903
n2552.in[1] (.names)                                             1.014    19.917
n2552.out[0] (.names)                                            0.261    20.178
n2564.in[0] (.names)                                             1.014    21.192
n2564.out[0] (.names)                                            0.261    21.453
n731.in[2] (.names)                                              1.014    22.467
n731.out[0] (.names)                                             0.261    22.728
n1400.in[1] (.names)                                             1.014    23.742
n1400.out[0] (.names)                                            0.261    24.003
n1401.in[1] (.names)                                             1.014    25.016
n1401.out[0] (.names)                                            0.261    25.277
n1402.in[0] (.names)                                             1.014    26.291
n1402.out[0] (.names)                                            0.261    26.552
n1403.in[0] (.names)                                             1.014    27.566
n1403.out[0] (.names)                                            0.261    27.827
n1385.in[0] (.names)                                             1.014    28.841
n1385.out[0] (.names)                                            0.261    29.102
n1404.in[0] (.names)                                             1.014    30.116
n1404.out[0] (.names)                                            0.261    30.377
n1390.in[0] (.names)                                             1.014    31.390
n1390.out[0] (.names)                                            0.261    31.651
n1391.in[1] (.names)                                             1.014    32.665
n1391.out[0] (.names)                                            0.261    32.926
n1396.in[0] (.names)                                             1.014    33.940
n1396.out[0] (.names)                                            0.261    34.201
n1318.in[0] (.names)                                             1.014    35.215
n1318.out[0] (.names)                                            0.261    35.476
n1573.in[2] (.names)                                             1.014    36.490
n1573.out[0] (.names)                                            0.261    36.751
n1494.in[0] (.names)                                             1.014    37.765
n1494.out[0] (.names)                                            0.261    38.026
n1574.in[0] (.names)                                             1.014    39.039
n1574.out[0] (.names)                                            0.261    39.300
n1575.in[0] (.names)                                             1.014    40.314
n1575.out[0] (.names)                                            0.261    40.575
n1576.in[1] (.names)                                             1.014    41.589
n1576.out[0] (.names)                                            0.261    41.850
n1580.in[2] (.names)                                             1.014    42.864
n1580.out[0] (.names)                                            0.261    43.125
n1546.in[1] (.names)                                             1.014    44.139
n1546.out[0] (.names)                                            0.261    44.400
n1547.in[1] (.names)                                             1.014    45.413
n1547.out[0] (.names)                                            0.261    45.674
n1501.in[0] (.names)                                             1.014    46.688
n1501.out[0] (.names)                                            0.261    46.949
n1463.in[1] (.names)                                             1.014    47.963
n1463.out[0] (.names)                                            0.261    48.224
n1549.in[0] (.names)                                             1.014    49.238
n1549.out[0] (.names)                                            0.261    49.499
n1249.in[2] (.names)                                             1.014    50.513
n1249.out[0] (.names)                                            0.261    50.774
n1579.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1579.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 57
Startpoint: n4995.Q[0] (.latch clocked by pclk)
Endpoint  : n5147.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4995.clk[0] (.latch)                                            1.014     1.014
n4995.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6061.in[0] (.names)                                             1.014     2.070
n6061.out[0] (.names)                                            0.261     2.331
n6100.in[0] (.names)                                             1.014     3.344
n6100.out[0] (.names)                                            0.261     3.605
n6101.in[0] (.names)                                             1.014     4.619
n6101.out[0] (.names)                                            0.261     4.880
n6083.in[0] (.names)                                             1.014     5.894
n6083.out[0] (.names)                                            0.261     6.155
n4156.in[0] (.names)                                             1.014     7.169
n4156.out[0] (.names)                                            0.261     7.430
n6380.in[0] (.names)                                             1.014     8.444
n6380.out[0] (.names)                                            0.261     8.705
n6382.in[0] (.names)                                             1.014     9.719
n6382.out[0] (.names)                                            0.261     9.980
n6310.in[0] (.names)                                             1.014    10.993
n6310.out[0] (.names)                                            0.261    11.254
n6309.in[1] (.names)                                             1.014    12.268
n6309.out[0] (.names)                                            0.261    12.529
n6357.in[0] (.names)                                             1.014    13.543
n6357.out[0] (.names)                                            0.261    13.804
n6362.in[0] (.names)                                             1.014    14.818
n6362.out[0] (.names)                                            0.261    15.079
n6363.in[2] (.names)                                             1.014    16.093
n6363.out[0] (.names)                                            0.261    16.354
n6364.in[0] (.names)                                             1.014    17.367
n6364.out[0] (.names)                                            0.261    17.628
n6365.in[1] (.names)                                             1.014    18.642
n6365.out[0] (.names)                                            0.261    18.903
n6366.in[0] (.names)                                             1.014    19.917
n6366.out[0] (.names)                                            0.261    20.178
n6323.in[0] (.names)                                             1.014    21.192
n6323.out[0] (.names)                                            0.261    21.453
n6368.in[0] (.names)                                             1.014    22.467
n6368.out[0] (.names)                                            0.261    22.728
n6369.in[0] (.names)                                             1.014    23.742
n6369.out[0] (.names)                                            0.261    24.003
n5121.in[0] (.names)                                             1.014    25.016
n5121.out[0] (.names)                                            0.261    25.277
n5122.in[1] (.names)                                             1.014    26.291
n5122.out[0] (.names)                                            0.261    26.552
n5123.in[0] (.names)                                             1.014    27.566
n5123.out[0] (.names)                                            0.261    27.827
n5124.in[1] (.names)                                             1.014    28.841
n5124.out[0] (.names)                                            0.261    29.102
n5125.in[0] (.names)                                             1.014    30.116
n5125.out[0] (.names)                                            0.261    30.377
n5156.in[2] (.names)                                             1.014    31.390
n5156.out[0] (.names)                                            0.261    31.651
n5162.in[1] (.names)                                             1.014    32.665
n5162.out[0] (.names)                                            0.261    32.926
n5134.in[0] (.names)                                             1.014    33.940
n5134.out[0] (.names)                                            0.261    34.201
n4988.in[1] (.names)                                             1.014    35.215
n4988.out[0] (.names)                                            0.261    35.476
n5132.in[0] (.names)                                             1.014    36.490
n5132.out[0] (.names)                                            0.261    36.751
n5133.in[1] (.names)                                             1.014    37.765
n5133.out[0] (.names)                                            0.261    38.026
n5135.in[1] (.names)                                             1.014    39.039
n5135.out[0] (.names)                                            0.261    39.300
n5149.in[1] (.names)                                             1.014    40.314
n5149.out[0] (.names)                                            0.261    40.575
n5150.in[2] (.names)                                             1.014    41.589
n5150.out[0] (.names)                                            0.261    41.850
n5152.in[0] (.names)                                             1.014    42.864
n5152.out[0] (.names)                                            0.261    43.125
n3072.in[1] (.names)                                             1.014    44.139
n3072.out[0] (.names)                                            0.261    44.400
n5159.in[1] (.names)                                             1.014    45.413
n5159.out[0] (.names)                                            0.261    45.674
n5160.in[0] (.names)                                             1.014    46.688
n5160.out[0] (.names)                                            0.261    46.949
n4998.in[0] (.names)                                             1.014    47.963
n4998.out[0] (.names)                                            0.261    48.224
n4978.in[0] (.names)                                             1.014    49.238
n4978.out[0] (.names)                                            0.261    49.499
n5145.in[0] (.names)                                             1.014    50.513
n5145.out[0] (.names)                                            0.261    50.774
n5147.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5147.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 58
Startpoint: n6799.Q[0] (.latch clocked by pclk)
Endpoint  : n3038.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6799.clk[0] (.latch)                                            1.014     1.014
n6799.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6800.in[0] (.names)                                             1.014     2.070
n6800.out[0] (.names)                                            0.261     2.331
n6758.in[1] (.names)                                             1.014     3.344
n6758.out[0] (.names)                                            0.261     3.605
n6880.in[0] (.names)                                             1.014     4.619
n6880.out[0] (.names)                                            0.261     4.880
n6881.in[1] (.names)                                             1.014     5.894
n6881.out[0] (.names)                                            0.261     6.155
n6869.in[1] (.names)                                             1.014     7.169
n6869.out[0] (.names)                                            0.261     7.430
n6870.in[2] (.names)                                             1.014     8.444
n6870.out[0] (.names)                                            0.261     8.705
n6866.in[1] (.names)                                             1.014     9.719
n6866.out[0] (.names)                                            0.261     9.980
n6806.in[0] (.names)                                             1.014    10.993
n6806.out[0] (.names)                                            0.261    11.254
n431.in[1] (.names)                                              1.014    12.268
n431.out[0] (.names)                                             0.261    12.529
n3492.in[2] (.names)                                             1.014    13.543
n3492.out[0] (.names)                                            0.261    13.804
n3493.in[0] (.names)                                             1.014    14.818
n3493.out[0] (.names)                                            0.261    15.079
n3223.in[0] (.names)                                             1.014    16.093
n3223.out[0] (.names)                                            0.261    16.354
n3573.in[2] (.names)                                             1.014    17.367
n3573.out[0] (.names)                                            0.261    17.628
n3578.in[1] (.names)                                             1.014    18.642
n3578.out[0] (.names)                                            0.261    18.903
n3583.in[1] (.names)                                             1.014    19.917
n3583.out[0] (.names)                                            0.261    20.178
n3584.in[0] (.names)                                             1.014    21.192
n3584.out[0] (.names)                                            0.261    21.453
n3586.in[0] (.names)                                             1.014    22.467
n3586.out[0] (.names)                                            0.261    22.728
n3576.in[0] (.names)                                             1.014    23.742
n3576.out[0] (.names)                                            0.261    24.003
n674.in[0] (.names)                                              1.014    25.016
n674.out[0] (.names)                                             0.261    25.277
n3251.in[2] (.names)                                             1.014    26.291
n3251.out[0] (.names)                                            0.261    26.552
n3239.in[0] (.names)                                             1.014    27.566
n3239.out[0] (.names)                                            0.261    27.827
n3240.in[0] (.names)                                             1.014    28.841
n3240.out[0] (.names)                                            0.261    29.102
n3267.in[2] (.names)                                             1.014    30.116
n3267.out[0] (.names)                                            0.261    30.377
n3280.in[1] (.names)                                             1.014    31.390
n3280.out[0] (.names)                                            0.261    31.651
n3253.in[0] (.names)                                             1.014    32.665
n3253.out[0] (.names)                                            0.261    32.926
n3254.in[2] (.names)                                             1.014    33.940
n3254.out[0] (.names)                                            0.261    34.201
n3255.in[0] (.names)                                             1.014    35.215
n3255.out[0] (.names)                                            0.261    35.476
n3256.in[0] (.names)                                             1.014    36.490
n3256.out[0] (.names)                                            0.261    36.751
n3258.in[3] (.names)                                             1.014    37.765
n3258.out[0] (.names)                                            0.261    38.026
n3261.in[0] (.names)                                             1.014    39.039
n3261.out[0] (.names)                                            0.261    39.300
n3262.in[0] (.names)                                             1.014    40.314
n3262.out[0] (.names)                                            0.261    40.575
n3268.in[0] (.names)                                             1.014    41.589
n3268.out[0] (.names)                                            0.261    41.850
n3272.in[2] (.names)                                             1.014    42.864
n3272.out[0] (.names)                                            0.261    43.125
n3273.in[1] (.names)                                             1.014    44.139
n3273.out[0] (.names)                                            0.261    44.400
n3265.in[0] (.names)                                             1.014    45.413
n3265.out[0] (.names)                                            0.261    45.674
n3044.in[0] (.names)                                             1.014    46.688
n3044.out[0] (.names)                                            0.261    46.949
n3286.in[1] (.names)                                             1.014    47.963
n3286.out[0] (.names)                                            0.261    48.224
n3056.in[1] (.names)                                             1.014    49.238
n3056.out[0] (.names)                                            0.261    49.499
n3037.in[0] (.names)                                             1.014    50.513
n3037.out[0] (.names)                                            0.261    50.774
n3038.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3038.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 59
Startpoint: n2153.Q[0] (.latch clocked by pclk)
Endpoint  : n1717.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2153.clk[0] (.latch)                                            1.014     1.014
n2153.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2244.in[0] (.names)                                             1.014     2.070
n2244.out[0] (.names)                                            0.261     2.331
n2166.in[0] (.names)                                             1.014     3.344
n2166.out[0] (.names)                                            0.261     3.605
n2170.in[0] (.names)                                             1.014     4.619
n2170.out[0] (.names)                                            0.261     4.880
n2171.in[0] (.names)                                             1.014     5.894
n2171.out[0] (.names)                                            0.261     6.155
n2173.in[1] (.names)                                             1.014     7.169
n2173.out[0] (.names)                                            0.261     7.430
n2174.in[0] (.names)                                             1.014     8.444
n2174.out[0] (.names)                                            0.261     8.705
n2175.in[0] (.names)                                             1.014     9.719
n2175.out[0] (.names)                                            0.261     9.980
n2176.in[1] (.names)                                             1.014    10.993
n2176.out[0] (.names)                                            0.261    11.254
n2177.in[0] (.names)                                             1.014    12.268
n2177.out[0] (.names)                                            0.261    12.529
n2178.in[2] (.names)                                             1.014    13.543
n2178.out[0] (.names)                                            0.261    13.804
n2187.in[0] (.names)                                             1.014    14.818
n2187.out[0] (.names)                                            0.261    15.079
n2188.in[0] (.names)                                             1.014    16.093
n2188.out[0] (.names)                                            0.261    16.354
n2189.in[0] (.names)                                             1.014    17.367
n2189.out[0] (.names)                                            0.261    17.628
n2194.in[0] (.names)                                             1.014    18.642
n2194.out[0] (.names)                                            0.261    18.903
n2201.in[0] (.names)                                             1.014    19.917
n2201.out[0] (.names)                                            0.261    20.178
n2205.in[0] (.names)                                             1.014    21.192
n2205.out[0] (.names)                                            0.261    21.453
n2203.in[1] (.names)                                             1.014    22.467
n2203.out[0] (.names)                                            0.261    22.728
n2206.in[1] (.names)                                             1.014    23.742
n2206.out[0] (.names)                                            0.261    24.003
n2202.in[0] (.names)                                             1.014    25.016
n2202.out[0] (.names)                                            0.261    25.277
n2181.in[1] (.names)                                             1.014    26.291
n2181.out[0] (.names)                                            0.261    26.552
n2182.in[2] (.names)                                             1.014    27.566
n2182.out[0] (.names)                                            0.261    27.827
n2185.in[0] (.names)                                             1.014    28.841
n2185.out[0] (.names)                                            0.261    29.102
n2190.in[0] (.names)                                             1.014    30.116
n2190.out[0] (.names)                                            0.261    30.377
n2192.in[0] (.names)                                             1.014    31.390
n2192.out[0] (.names)                                            0.261    31.651
n2057.in[2] (.names)                                             1.014    32.665
n2057.out[0] (.names)                                            0.261    32.926
n2195.in[0] (.names)                                             1.014    33.940
n2195.out[0] (.names)                                            0.261    34.201
n2196.in[0] (.names)                                             1.014    35.215
n2196.out[0] (.names)                                            0.261    35.476
n2197.in[0] (.names)                                             1.014    36.490
n2197.out[0] (.names)                                            0.261    36.751
n1254.in[1] (.names)                                             1.014    37.765
n1254.out[0] (.names)                                            0.261    38.026
n1625.in[3] (.names)                                             1.014    39.039
n1625.out[0] (.names)                                            0.261    39.300
n1639.in[0] (.names)                                             1.014    40.314
n1639.out[0] (.names)                                            0.261    40.575
n1640.in[0] (.names)                                             1.014    41.589
n1640.out[0] (.names)                                            0.261    41.850
n1641.in[1] (.names)                                             1.014    42.864
n1641.out[0] (.names)                                            0.261    43.125
n1642.in[2] (.names)                                             1.014    44.139
n1642.out[0] (.names)                                            0.261    44.400
n1314.in[0] (.names)                                             1.014    45.413
n1314.out[0] (.names)                                            0.261    45.674
n1723.in[1] (.names)                                             1.014    46.688
n1723.out[0] (.names)                                            0.261    46.949
n579.in[1] (.names)                                              1.014    47.963
n579.out[0] (.names)                                             0.261    48.224
n1725.in[1] (.names)                                             1.014    49.238
n1725.out[0] (.names)                                            0.261    49.499
n1465.in[1] (.names)                                             1.014    50.513
n1465.out[0] (.names)                                            0.261    50.774
n1717.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1717.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 60
Startpoint: n5302.Q[0] (.latch clocked by pclk)
Endpoint  : n5239.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5302.clk[0] (.latch)                                            1.014     1.014
n5302.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5323.in[0] (.names)                                             1.014     2.070
n5323.out[0] (.names)                                            0.261     2.331
n5324.in[0] (.names)                                             1.014     3.344
n5324.out[0] (.names)                                            0.261     3.605
n5325.in[0] (.names)                                             1.014     4.619
n5325.out[0] (.names)                                            0.261     4.880
n5328.in[1] (.names)                                             1.014     5.894
n5328.out[0] (.names)                                            0.261     6.155
n5329.in[1] (.names)                                             1.014     7.169
n5329.out[0] (.names)                                            0.261     7.430
n5512.in[1] (.names)                                             1.014     8.444
n5512.out[0] (.names)                                            0.261     8.705
n5558.in[2] (.names)                                             1.014     9.719
n5558.out[0] (.names)                                            0.261     9.980
n5555.in[0] (.names)                                             1.014    10.993
n5555.out[0] (.names)                                            0.261    11.254
n5559.in[0] (.names)                                             1.014    12.268
n5559.out[0] (.names)                                            0.261    12.529
n5561.in[0] (.names)                                             1.014    13.543
n5561.out[0] (.names)                                            0.261    13.804
n5526.in[1] (.names)                                             1.014    14.818
n5526.out[0] (.names)                                            0.261    15.079
n5515.in[0] (.names)                                             1.014    16.093
n5515.out[0] (.names)                                            0.261    16.354
n5516.in[3] (.names)                                             1.014    17.367
n5516.out[0] (.names)                                            0.261    17.628
n5517.in[0] (.names)                                             1.014    18.642
n5517.out[0] (.names)                                            0.261    18.903
n5518.in[0] (.names)                                             1.014    19.917
n5518.out[0] (.names)                                            0.261    20.178
n5524.in[3] (.names)                                             1.014    21.192
n5524.out[0] (.names)                                            0.261    21.453
n5525.in[0] (.names)                                             1.014    22.467
n5525.out[0] (.names)                                            0.261    22.728
n5527.in[1] (.names)                                             1.014    23.742
n5527.out[0] (.names)                                            0.261    24.003
n5549.in[1] (.names)                                             1.014    25.016
n5549.out[0] (.names)                                            0.261    25.277
n5539.in[1] (.names)                                             1.014    26.291
n5539.out[0] (.names)                                            0.261    26.552
n5252.in[0] (.names)                                             1.014    27.566
n5252.out[0] (.names)                                            0.261    27.827
n5356.in[0] (.names)                                             1.014    28.841
n5356.out[0] (.names)                                            0.261    29.102
n5359.in[3] (.names)                                             1.014    30.116
n5359.out[0] (.names)                                            0.261    30.377
n5362.in[0] (.names)                                             1.014    31.390
n5362.out[0] (.names)                                            0.261    31.651
n5363.in[1] (.names)                                             1.014    32.665
n5363.out[0] (.names)                                            0.261    32.926
n5360.in[2] (.names)                                             1.014    33.940
n5360.out[0] (.names)                                            0.261    34.201
n5532.in[0] (.names)                                             1.014    35.215
n5532.out[0] (.names)                                            0.261    35.476
n5444.in[1] (.names)                                             1.014    36.490
n5444.out[0] (.names)                                            0.261    36.751
n5542.in[0] (.names)                                             1.014    37.765
n5542.out[0] (.names)                                            0.261    38.026
n5543.in[1] (.names)                                             1.014    39.039
n5543.out[0] (.names)                                            0.261    39.300
n542.in[0] (.names)                                              1.014    40.314
n542.out[0] (.names)                                             0.261    40.575
n5536.in[0] (.names)                                             1.014    41.589
n5536.out[0] (.names)                                            0.261    41.850
n5538.in[0] (.names)                                             1.014    42.864
n5538.out[0] (.names)                                            0.261    43.125
n5540.in[0] (.names)                                             1.014    44.139
n5540.out[0] (.names)                                            0.261    44.400
n5537.in[0] (.names)                                             1.014    45.413
n5537.out[0] (.names)                                            0.261    45.674
n615.in[0] (.names)                                              1.014    46.688
n615.out[0] (.names)                                             0.261    46.949
n5541.in[0] (.names)                                             1.014    47.963
n5541.out[0] (.names)                                            0.261    48.224
n5024.in[0] (.names)                                             1.014    49.238
n5024.out[0] (.names)                                            0.261    49.499
n5238.in[0] (.names)                                             1.014    50.513
n5238.out[0] (.names)                                            0.261    50.774
n5239.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5239.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 61
Startpoint: n5311.Q[0] (.latch clocked by pclk)
Endpoint  : n6005.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5311.clk[0] (.latch)                                            1.014     1.014
n5311.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5304.in[0] (.names)                                             1.014     2.070
n5304.out[0] (.names)                                            0.261     2.331
n5316.in[0] (.names)                                             1.014     3.344
n5316.out[0] (.names)                                            0.261     3.605
n5317.in[0] (.names)                                             1.014     4.619
n5317.out[0] (.names)                                            0.261     4.880
n5318.in[0] (.names)                                             1.014     5.894
n5318.out[0] (.names)                                            0.261     6.155
n5266.in[0] (.names)                                             1.014     7.169
n5266.out[0] (.names)                                            0.261     7.430
n5319.in[0] (.names)                                             1.014     8.444
n5319.out[0] (.names)                                            0.261     8.705
n4958.in[0] (.names)                                             1.014     9.719
n4958.out[0] (.names)                                            0.261     9.980
n6046.in[2] (.names)                                             1.014    10.993
n6046.out[0] (.names)                                            0.261    11.254
n6048.in[1] (.names)                                             1.014    12.268
n6048.out[0] (.names)                                            0.261    12.529
n6051.in[0] (.names)                                             1.014    13.543
n6051.out[0] (.names)                                            0.261    13.804
n6052.in[0] (.names)                                             1.014    14.818
n6052.out[0] (.names)                                            0.261    15.079
n6053.in[0] (.names)                                             1.014    16.093
n6053.out[0] (.names)                                            0.261    16.354
n6054.in[2] (.names)                                             1.014    17.367
n6054.out[0] (.names)                                            0.261    17.628
n6056.in[0] (.names)                                             1.014    18.642
n6056.out[0] (.names)                                            0.261    18.903
n6057.in[0] (.names)                                             1.014    19.917
n6057.out[0] (.names)                                            0.261    20.178
n6059.in[0] (.names)                                             1.014    21.192
n6059.out[0] (.names)                                            0.261    21.453
n6060.in[0] (.names)                                             1.014    22.467
n6060.out[0] (.names)                                            0.261    22.728
n6230.in[3] (.names)                                             1.014    23.742
n6230.out[0] (.names)                                            0.261    24.003
n6264.in[2] (.names)                                             1.014    25.016
n6264.out[0] (.names)                                            0.261    25.277
n6255.in[0] (.names)                                             1.014    26.291
n6255.out[0] (.names)                                            0.261    26.552
n6256.in[0] (.names)                                             1.014    27.566
n6256.out[0] (.names)                                            0.261    27.827
n6257.in[0] (.names)                                             1.014    28.841
n6257.out[0] (.names)                                            0.261    29.102
n6258.in[0] (.names)                                             1.014    30.116
n6258.out[0] (.names)                                            0.261    30.377
n6259.in[1] (.names)                                             1.014    31.390
n6259.out[0] (.names)                                            0.261    31.651
n6260.in[0] (.names)                                             1.014    32.665
n6260.out[0] (.names)                                            0.261    32.926
n6266.in[0] (.names)                                             1.014    33.940
n6266.out[0] (.names)                                            0.261    34.201
n6268.in[0] (.names)                                             1.014    35.215
n6268.out[0] (.names)                                            0.261    35.476
n6270.in[2] (.names)                                             1.014    36.490
n6270.out[0] (.names)                                            0.261    36.751
n6272.in[0] (.names)                                             1.014    37.765
n6272.out[0] (.names)                                            0.261    38.026
n6275.in[0] (.names)                                             1.014    39.039
n6275.out[0] (.names)                                            0.261    39.300
n6276.in[0] (.names)                                             1.014    40.314
n6276.out[0] (.names)                                            0.261    40.575
n6049.in[0] (.names)                                             1.014    41.589
n6049.out[0] (.names)                                            0.261    41.850
n6238.in[0] (.names)                                             1.014    42.864
n6238.out[0] (.names)                                            0.261    43.125
n6239.in[1] (.names)                                             1.014    44.139
n6239.out[0] (.names)                                            0.261    44.400
n6241.in[1] (.names)                                             1.014    45.413
n6241.out[0] (.names)                                            0.261    45.674
n4951.in[0] (.names)                                             1.014    46.688
n4951.out[0] (.names)                                            0.261    46.949
n6286.in[3] (.names)                                             1.014    47.963
n6286.out[0] (.names)                                            0.261    48.224
n6287.in[0] (.names)                                             1.014    49.238
n6287.out[0] (.names)                                            0.261    49.499
n6004.in[0] (.names)                                             1.014    50.513
n6004.out[0] (.names)                                            0.261    50.774
n6005.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6005.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 62
Startpoint: n5311.Q[0] (.latch clocked by pclk)
Endpoint  : n5999.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5311.clk[0] (.latch)                                            1.014     1.014
n5311.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5304.in[0] (.names)                                             1.014     2.070
n5304.out[0] (.names)                                            0.261     2.331
n5316.in[0] (.names)                                             1.014     3.344
n5316.out[0] (.names)                                            0.261     3.605
n5317.in[0] (.names)                                             1.014     4.619
n5317.out[0] (.names)                                            0.261     4.880
n5318.in[0] (.names)                                             1.014     5.894
n5318.out[0] (.names)                                            0.261     6.155
n5266.in[0] (.names)                                             1.014     7.169
n5266.out[0] (.names)                                            0.261     7.430
n5319.in[0] (.names)                                             1.014     8.444
n5319.out[0] (.names)                                            0.261     8.705
n4958.in[0] (.names)                                             1.014     9.719
n4958.out[0] (.names)                                            0.261     9.980
n6046.in[2] (.names)                                             1.014    10.993
n6046.out[0] (.names)                                            0.261    11.254
n6048.in[1] (.names)                                             1.014    12.268
n6048.out[0] (.names)                                            0.261    12.529
n6051.in[0] (.names)                                             1.014    13.543
n6051.out[0] (.names)                                            0.261    13.804
n6052.in[0] (.names)                                             1.014    14.818
n6052.out[0] (.names)                                            0.261    15.079
n6053.in[0] (.names)                                             1.014    16.093
n6053.out[0] (.names)                                            0.261    16.354
n6054.in[2] (.names)                                             1.014    17.367
n6054.out[0] (.names)                                            0.261    17.628
n6056.in[0] (.names)                                             1.014    18.642
n6056.out[0] (.names)                                            0.261    18.903
n6057.in[0] (.names)                                             1.014    19.917
n6057.out[0] (.names)                                            0.261    20.178
n6059.in[0] (.names)                                             1.014    21.192
n6059.out[0] (.names)                                            0.261    21.453
n6060.in[0] (.names)                                             1.014    22.467
n6060.out[0] (.names)                                            0.261    22.728
n6230.in[3] (.names)                                             1.014    23.742
n6230.out[0] (.names)                                            0.261    24.003
n6264.in[2] (.names)                                             1.014    25.016
n6264.out[0] (.names)                                            0.261    25.277
n6255.in[0] (.names)                                             1.014    26.291
n6255.out[0] (.names)                                            0.261    26.552
n6256.in[0] (.names)                                             1.014    27.566
n6256.out[0] (.names)                                            0.261    27.827
n6257.in[0] (.names)                                             1.014    28.841
n6257.out[0] (.names)                                            0.261    29.102
n6258.in[0] (.names)                                             1.014    30.116
n6258.out[0] (.names)                                            0.261    30.377
n6259.in[1] (.names)                                             1.014    31.390
n6259.out[0] (.names)                                            0.261    31.651
n6260.in[0] (.names)                                             1.014    32.665
n6260.out[0] (.names)                                            0.261    32.926
n6266.in[0] (.names)                                             1.014    33.940
n6266.out[0] (.names)                                            0.261    34.201
n6268.in[0] (.names)                                             1.014    35.215
n6268.out[0] (.names)                                            0.261    35.476
n6270.in[2] (.names)                                             1.014    36.490
n6270.out[0] (.names)                                            0.261    36.751
n6272.in[0] (.names)                                             1.014    37.765
n6272.out[0] (.names)                                            0.261    38.026
n6275.in[0] (.names)                                             1.014    39.039
n6275.out[0] (.names)                                            0.261    39.300
n6276.in[0] (.names)                                             1.014    40.314
n6276.out[0] (.names)                                            0.261    40.575
n6049.in[0] (.names)                                             1.014    41.589
n6049.out[0] (.names)                                            0.261    41.850
n6238.in[0] (.names)                                             1.014    42.864
n6238.out[0] (.names)                                            0.261    43.125
n6239.in[1] (.names)                                             1.014    44.139
n6239.out[0] (.names)                                            0.261    44.400
n6241.in[1] (.names)                                             1.014    45.413
n6241.out[0] (.names)                                            0.261    45.674
n4951.in[0] (.names)                                             1.014    46.688
n4951.out[0] (.names)                                            0.261    46.949
n6286.in[3] (.names)                                             1.014    47.963
n6286.out[0] (.names)                                            0.261    48.224
n6287.in[0] (.names)                                             1.014    49.238
n6287.out[0] (.names)                                            0.261    49.499
n5998.in[1] (.names)                                             1.014    50.513
n5998.out[0] (.names)                                            0.261    50.774
n5999.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5999.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 63
Startpoint: n5311.Q[0] (.latch clocked by pclk)
Endpoint  : n6228.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5311.clk[0] (.latch)                                            1.014     1.014
n5311.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5304.in[0] (.names)                                             1.014     2.070
n5304.out[0] (.names)                                            0.261     2.331
n5316.in[0] (.names)                                             1.014     3.344
n5316.out[0] (.names)                                            0.261     3.605
n5317.in[0] (.names)                                             1.014     4.619
n5317.out[0] (.names)                                            0.261     4.880
n5318.in[0] (.names)                                             1.014     5.894
n5318.out[0] (.names)                                            0.261     6.155
n5266.in[0] (.names)                                             1.014     7.169
n5266.out[0] (.names)                                            0.261     7.430
n5319.in[0] (.names)                                             1.014     8.444
n5319.out[0] (.names)                                            0.261     8.705
n4958.in[0] (.names)                                             1.014     9.719
n4958.out[0] (.names)                                            0.261     9.980
n6046.in[2] (.names)                                             1.014    10.993
n6046.out[0] (.names)                                            0.261    11.254
n6048.in[1] (.names)                                             1.014    12.268
n6048.out[0] (.names)                                            0.261    12.529
n6051.in[0] (.names)                                             1.014    13.543
n6051.out[0] (.names)                                            0.261    13.804
n6052.in[0] (.names)                                             1.014    14.818
n6052.out[0] (.names)                                            0.261    15.079
n6053.in[0] (.names)                                             1.014    16.093
n6053.out[0] (.names)                                            0.261    16.354
n6054.in[2] (.names)                                             1.014    17.367
n6054.out[0] (.names)                                            0.261    17.628
n6056.in[0] (.names)                                             1.014    18.642
n6056.out[0] (.names)                                            0.261    18.903
n6057.in[0] (.names)                                             1.014    19.917
n6057.out[0] (.names)                                            0.261    20.178
n6059.in[0] (.names)                                             1.014    21.192
n6059.out[0] (.names)                                            0.261    21.453
n6060.in[0] (.names)                                             1.014    22.467
n6060.out[0] (.names)                                            0.261    22.728
n6230.in[3] (.names)                                             1.014    23.742
n6230.out[0] (.names)                                            0.261    24.003
n6264.in[2] (.names)                                             1.014    25.016
n6264.out[0] (.names)                                            0.261    25.277
n6255.in[0] (.names)                                             1.014    26.291
n6255.out[0] (.names)                                            0.261    26.552
n6256.in[0] (.names)                                             1.014    27.566
n6256.out[0] (.names)                                            0.261    27.827
n6257.in[0] (.names)                                             1.014    28.841
n6257.out[0] (.names)                                            0.261    29.102
n6258.in[0] (.names)                                             1.014    30.116
n6258.out[0] (.names)                                            0.261    30.377
n6259.in[1] (.names)                                             1.014    31.390
n6259.out[0] (.names)                                            0.261    31.651
n6260.in[0] (.names)                                             1.014    32.665
n6260.out[0] (.names)                                            0.261    32.926
n6266.in[0] (.names)                                             1.014    33.940
n6266.out[0] (.names)                                            0.261    34.201
n6268.in[0] (.names)                                             1.014    35.215
n6268.out[0] (.names)                                            0.261    35.476
n6270.in[2] (.names)                                             1.014    36.490
n6270.out[0] (.names)                                            0.261    36.751
n6272.in[0] (.names)                                             1.014    37.765
n6272.out[0] (.names)                                            0.261    38.026
n6275.in[0] (.names)                                             1.014    39.039
n6275.out[0] (.names)                                            0.261    39.300
n6276.in[0] (.names)                                             1.014    40.314
n6276.out[0] (.names)                                            0.261    40.575
n6049.in[0] (.names)                                             1.014    41.589
n6049.out[0] (.names)                                            0.261    41.850
n6238.in[0] (.names)                                             1.014    42.864
n6238.out[0] (.names)                                            0.261    43.125
n6239.in[1] (.names)                                             1.014    44.139
n6239.out[0] (.names)                                            0.261    44.400
n6241.in[1] (.names)                                             1.014    45.413
n6241.out[0] (.names)                                            0.261    45.674
n4951.in[0] (.names)                                             1.014    46.688
n4951.out[0] (.names)                                            0.261    46.949
n6286.in[3] (.names)                                             1.014    47.963
n6286.out[0] (.names)                                            0.261    48.224
n6287.in[0] (.names)                                             1.014    49.238
n6287.out[0] (.names)                                            0.261    49.499
n5998.in[1] (.names)                                             1.014    50.513
n5998.out[0] (.names)                                            0.261    50.774
n6228.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6228.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 64
Startpoint: n5560.Q[0] (.latch clocked by pclk)
Endpoint  : n5014.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5560.clk[0] (.latch)                                            1.014     1.014
n5560.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6626.in[0] (.names)                                             1.014     2.070
n6626.out[0] (.names)                                            0.261     2.331
n6631.in[1] (.names)                                             1.014     3.344
n6631.out[0] (.names)                                            0.261     3.605
n6635.in[1] (.names)                                             1.014     4.619
n6635.out[0] (.names)                                            0.261     4.880
n6630.in[0] (.names)                                             1.014     5.894
n6630.out[0] (.names)                                            0.261     6.155
n544.in[0] (.names)                                              1.014     7.169
n544.out[0] (.names)                                             0.261     7.430
n5164.in[2] (.names)                                             1.014     8.444
n5164.out[0] (.names)                                            0.261     8.705
n5090.in[1] (.names)                                             1.014     9.719
n5090.out[0] (.names)                                            0.261     9.980
n5165.in[0] (.names)                                             1.014    10.993
n5165.out[0] (.names)                                            0.261    11.254
n5166.in[0] (.names)                                             1.014    12.268
n5166.out[0] (.names)                                            0.261    12.529
n5088.in[0] (.names)                                             1.014    13.543
n5088.out[0] (.names)                                            0.261    13.804
n5169.in[2] (.names)                                             1.014    14.818
n5169.out[0] (.names)                                            0.261    15.079
n5170.in[0] (.names)                                             1.014    16.093
n5170.out[0] (.names)                                            0.261    16.354
n5171.in[0] (.names)                                             1.014    17.367
n5171.out[0] (.names)                                            0.261    17.628
n5098.in[0] (.names)                                             1.014    18.642
n5098.out[0] (.names)                                            0.261    18.903
n5099.in[2] (.names)                                             1.014    19.917
n5099.out[0] (.names)                                            0.261    20.178
n5102.in[1] (.names)                                             1.014    21.192
n5102.out[0] (.names)                                            0.261    21.453
n5053.in[1] (.names)                                             1.014    22.467
n5053.out[0] (.names)                                            0.261    22.728
n5085.in[0] (.names)                                             1.014    23.742
n5085.out[0] (.names)                                            0.261    24.003
n5065.in[2] (.names)                                             1.014    25.016
n5065.out[0] (.names)                                            0.261    25.277
n5067.in[1] (.names)                                             1.014    26.291
n5067.out[0] (.names)                                            0.261    26.552
n5068.in[0] (.names)                                             1.014    27.566
n5068.out[0] (.names)                                            0.261    27.827
n5036.in[0] (.names)                                             1.014    28.841
n5036.out[0] (.names)                                            0.261    29.102
n5037.in[1] (.names)                                             1.014    30.116
n5037.out[0] (.names)                                            0.261    30.377
n5039.in[1] (.names)                                             1.014    31.390
n5039.out[0] (.names)                                            0.261    31.651
n5041.in[0] (.names)                                             1.014    32.665
n5041.out[0] (.names)                                            0.261    32.926
n5042.in[0] (.names)                                             1.014    33.940
n5042.out[0] (.names)                                            0.261    34.201
n5043.in[0] (.names)                                             1.014    35.215
n5043.out[0] (.names)                                            0.261    35.476
n5046.in[3] (.names)                                             1.014    36.490
n5046.out[0] (.names)                                            0.261    36.751
n5048.in[1] (.names)                                             1.014    37.765
n5048.out[0] (.names)                                            0.261    38.026
n5049.in[0] (.names)                                             1.014    39.039
n5049.out[0] (.names)                                            0.261    39.300
n5054.in[1] (.names)                                             1.014    40.314
n5054.out[0] (.names)                                            0.261    40.575
n5058.in[0] (.names)                                             1.014    41.589
n5058.out[0] (.names)                                            0.261    41.850
n5060.in[1] (.names)                                             1.014    42.864
n5060.out[0] (.names)                                            0.261    43.125
n5061.in[0] (.names)                                             1.014    44.139
n5061.out[0] (.names)                                            0.261    44.400
n4960.in[0] (.names)                                             1.014    45.413
n4960.out[0] (.names)                                            0.261    45.674
n5069.in[0] (.names)                                             1.014    46.688
n5069.out[0] (.names)                                            0.261    46.949
n5072.in[1] (.names)                                             1.014    47.963
n5072.out[0] (.names)                                            0.261    48.224
n4994.in[0] (.names)                                             1.014    49.238
n4994.out[0] (.names)                                            0.261    49.499
n5013.in[0] (.names)                                             1.014    50.513
n5013.out[0] (.names)                                            0.261    50.774
n5014.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5014.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 65
Startpoint: n5731.Q[0] (.latch clocked by pclk)
Endpoint  : n5241.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5731.clk[0] (.latch)                                            1.014     1.014
n5731.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5690.in[0] (.names)                                             1.014     2.070
n5690.out[0] (.names)                                            0.261     2.331
n5733.in[0] (.names)                                             1.014     3.344
n5733.out[0] (.names)                                            0.261     3.605
n5735.in[0] (.names)                                             1.014     4.619
n5735.out[0] (.names)                                            0.261     4.880
n5736.in[0] (.names)                                             1.014     5.894
n5736.out[0] (.names)                                            0.261     6.155
n5855.in[2] (.names)                                             1.014     7.169
n5855.out[0] (.names)                                            0.261     7.430
n5857.in[0] (.names)                                             1.014     8.444
n5857.out[0] (.names)                                            0.261     8.705
n5858.in[2] (.names)                                             1.014     9.719
n5858.out[0] (.names)                                            0.261     9.980
n5860.in[0] (.names)                                             1.014    10.993
n5860.out[0] (.names)                                            0.261    11.254
n5861.in[2] (.names)                                             1.014    12.268
n5861.out[0] (.names)                                            0.261    12.529
n5681.in[0] (.names)                                             1.014    13.543
n5681.out[0] (.names)                                            0.261    13.804
n5744.in[1] (.names)                                             1.014    14.818
n5744.out[0] (.names)                                            0.261    15.079
n5692.in[0] (.names)                                             1.014    16.093
n5692.out[0] (.names)                                            0.261    16.354
n5693.in[1] (.names)                                             1.014    17.367
n5693.out[0] (.names)                                            0.261    17.628
n5694.in[0] (.names)                                             1.014    18.642
n5694.out[0] (.names)                                            0.261    18.903
n5696.in[0] (.names)                                             1.014    19.917
n5696.out[0] (.names)                                            0.261    20.178
n5698.in[1] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5709.in[1] (.names)                                             1.014    22.467
n5709.out[0] (.names)                                            0.261    22.728
n5703.in[0] (.names)                                             1.014    23.742
n5703.out[0] (.names)                                            0.261    24.003
n5706.in[0] (.names)                                             1.014    25.016
n5706.out[0] (.names)                                            0.261    25.277
n5712.in[0] (.names)                                             1.014    26.291
n5712.out[0] (.names)                                            0.261    26.552
n5721.in[0] (.names)                                             1.014    27.566
n5721.out[0] (.names)                                            0.261    27.827
n5725.in[1] (.names)                                             1.014    28.841
n5725.out[0] (.names)                                            0.261    29.102
n5722.in[0] (.names)                                             1.014    30.116
n5722.out[0] (.names)                                            0.261    30.377
n5723.in[0] (.names)                                             1.014    31.390
n5723.out[0] (.names)                                            0.261    31.651
n5715.in[1] (.names)                                             1.014    32.665
n5715.out[0] (.names)                                            0.261    32.926
n5716.in[1] (.names)                                             1.014    33.940
n5716.out[0] (.names)                                            0.261    34.201
n5737.in[2] (.names)                                             1.014    35.215
n5737.out[0] (.names)                                            0.261    35.476
n5770.in[0] (.names)                                             1.014    36.490
n5770.out[0] (.names)                                            0.261    36.751
n5789.in[0] (.names)                                             1.014    37.765
n5789.out[0] (.names)                                            0.261    38.026
n5806.in[2] (.names)                                             1.014    39.039
n5806.out[0] (.names)                                            0.261    39.300
n5810.in[0] (.names)                                             1.014    40.314
n5810.out[0] (.names)                                            0.261    40.575
n5814.in[1] (.names)                                             1.014    41.589
n5814.out[0] (.names)                                            0.261    41.850
n5018.in[1] (.names)                                             1.014    42.864
n5018.out[0] (.names)                                            0.261    43.125
n5576.in[1] (.names)                                             1.014    44.139
n5576.out[0] (.names)                                            0.261    44.400
n5230.in[1] (.names)                                             1.014    45.413
n5230.out[0] (.names)                                            0.261    45.674
n5625.in[0] (.names)                                             1.014    46.688
n5625.out[0] (.names)                                            0.261    46.949
n5627.in[1] (.names)                                             1.014    47.963
n5627.out[0] (.names)                                            0.261    48.224
n5634.in[1] (.names)                                             1.014    49.238
n5634.out[0] (.names)                                            0.261    49.499
n5240.in[0] (.names)                                             1.014    50.513
n5240.out[0] (.names)                                            0.261    50.774
n5241.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5241.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 66
Startpoint: n5731.Q[0] (.latch clocked by pclk)
Endpoint  : n4119.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5731.clk[0] (.latch)                                            1.014     1.014
n5731.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5690.in[0] (.names)                                             1.014     2.070
n5690.out[0] (.names)                                            0.261     2.331
n5733.in[0] (.names)                                             1.014     3.344
n5733.out[0] (.names)                                            0.261     3.605
n5735.in[0] (.names)                                             1.014     4.619
n5735.out[0] (.names)                                            0.261     4.880
n5736.in[0] (.names)                                             1.014     5.894
n5736.out[0] (.names)                                            0.261     6.155
n5855.in[2] (.names)                                             1.014     7.169
n5855.out[0] (.names)                                            0.261     7.430
n5857.in[0] (.names)                                             1.014     8.444
n5857.out[0] (.names)                                            0.261     8.705
n5858.in[2] (.names)                                             1.014     9.719
n5858.out[0] (.names)                                            0.261     9.980
n5860.in[0] (.names)                                             1.014    10.993
n5860.out[0] (.names)                                            0.261    11.254
n5861.in[2] (.names)                                             1.014    12.268
n5861.out[0] (.names)                                            0.261    12.529
n5681.in[0] (.names)                                             1.014    13.543
n5681.out[0] (.names)                                            0.261    13.804
n5744.in[1] (.names)                                             1.014    14.818
n5744.out[0] (.names)                                            0.261    15.079
n5692.in[0] (.names)                                             1.014    16.093
n5692.out[0] (.names)                                            0.261    16.354
n5693.in[1] (.names)                                             1.014    17.367
n5693.out[0] (.names)                                            0.261    17.628
n5694.in[0] (.names)                                             1.014    18.642
n5694.out[0] (.names)                                            0.261    18.903
n5696.in[0] (.names)                                             1.014    19.917
n5696.out[0] (.names)                                            0.261    20.178
n5698.in[1] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5709.in[1] (.names)                                             1.014    22.467
n5709.out[0] (.names)                                            0.261    22.728
n5703.in[0] (.names)                                             1.014    23.742
n5703.out[0] (.names)                                            0.261    24.003
n5706.in[0] (.names)                                             1.014    25.016
n5706.out[0] (.names)                                            0.261    25.277
n5712.in[0] (.names)                                             1.014    26.291
n5712.out[0] (.names)                                            0.261    26.552
n5721.in[0] (.names)                                             1.014    27.566
n5721.out[0] (.names)                                            0.261    27.827
n5725.in[1] (.names)                                             1.014    28.841
n5725.out[0] (.names)                                            0.261    29.102
n5722.in[0] (.names)                                             1.014    30.116
n5722.out[0] (.names)                                            0.261    30.377
n5723.in[0] (.names)                                             1.014    31.390
n5723.out[0] (.names)                                            0.261    31.651
n5715.in[1] (.names)                                             1.014    32.665
n5715.out[0] (.names)                                            0.261    32.926
n5716.in[1] (.names)                                             1.014    33.940
n5716.out[0] (.names)                                            0.261    34.201
n5737.in[2] (.names)                                             1.014    35.215
n5737.out[0] (.names)                                            0.261    35.476
n5770.in[0] (.names)                                             1.014    36.490
n5770.out[0] (.names)                                            0.261    36.751
n5789.in[0] (.names)                                             1.014    37.765
n5789.out[0] (.names)                                            0.261    38.026
n5806.in[2] (.names)                                             1.014    39.039
n5806.out[0] (.names)                                            0.261    39.300
n5838.in[1] (.names)                                             1.014    40.314
n5838.out[0] (.names)                                            0.261    40.575
n3641.in[1] (.names)                                             1.014    41.589
n3641.out[0] (.names)                                            0.261    41.850
n5839.in[2] (.names)                                             1.014    42.864
n5839.out[0] (.names)                                            0.261    43.125
n4966.in[0] (.names)                                             1.014    44.139
n4966.out[0] (.names)                                            0.261    44.400
n5840.in[0] (.names)                                             1.014    45.413
n5840.out[0] (.names)                                            0.261    45.674
n5841.in[1] (.names)                                             1.014    46.688
n5841.out[0] (.names)                                            0.261    46.949
n5842.in[0] (.names)                                             1.014    47.963
n5842.out[0] (.names)                                            0.261    48.224
n5250.in[0] (.names)                                             1.014    49.238
n5250.out[0] (.names)                                            0.261    49.499
n5221.in[1] (.names)                                             1.014    50.513
n5221.out[0] (.names)                                            0.261    50.774
n4119.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4119.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 67
Startpoint: n5731.Q[0] (.latch clocked by pclk)
Endpoint  : n5758.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5731.clk[0] (.latch)                                            1.014     1.014
n5731.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5690.in[0] (.names)                                             1.014     2.070
n5690.out[0] (.names)                                            0.261     2.331
n5733.in[0] (.names)                                             1.014     3.344
n5733.out[0] (.names)                                            0.261     3.605
n5735.in[0] (.names)                                             1.014     4.619
n5735.out[0] (.names)                                            0.261     4.880
n5736.in[0] (.names)                                             1.014     5.894
n5736.out[0] (.names)                                            0.261     6.155
n5855.in[2] (.names)                                             1.014     7.169
n5855.out[0] (.names)                                            0.261     7.430
n5857.in[0] (.names)                                             1.014     8.444
n5857.out[0] (.names)                                            0.261     8.705
n5858.in[2] (.names)                                             1.014     9.719
n5858.out[0] (.names)                                            0.261     9.980
n5860.in[0] (.names)                                             1.014    10.993
n5860.out[0] (.names)                                            0.261    11.254
n5861.in[2] (.names)                                             1.014    12.268
n5861.out[0] (.names)                                            0.261    12.529
n5681.in[0] (.names)                                             1.014    13.543
n5681.out[0] (.names)                                            0.261    13.804
n5744.in[1] (.names)                                             1.014    14.818
n5744.out[0] (.names)                                            0.261    15.079
n5692.in[0] (.names)                                             1.014    16.093
n5692.out[0] (.names)                                            0.261    16.354
n5693.in[1] (.names)                                             1.014    17.367
n5693.out[0] (.names)                                            0.261    17.628
n5694.in[0] (.names)                                             1.014    18.642
n5694.out[0] (.names)                                            0.261    18.903
n5696.in[0] (.names)                                             1.014    19.917
n5696.out[0] (.names)                                            0.261    20.178
n5698.in[1] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5709.in[1] (.names)                                             1.014    22.467
n5709.out[0] (.names)                                            0.261    22.728
n5703.in[0] (.names)                                             1.014    23.742
n5703.out[0] (.names)                                            0.261    24.003
n5706.in[0] (.names)                                             1.014    25.016
n5706.out[0] (.names)                                            0.261    25.277
n5712.in[0] (.names)                                             1.014    26.291
n5712.out[0] (.names)                                            0.261    26.552
n5721.in[0] (.names)                                             1.014    27.566
n5721.out[0] (.names)                                            0.261    27.827
n5725.in[1] (.names)                                             1.014    28.841
n5725.out[0] (.names)                                            0.261    29.102
n5722.in[0] (.names)                                             1.014    30.116
n5722.out[0] (.names)                                            0.261    30.377
n5723.in[0] (.names)                                             1.014    31.390
n5723.out[0] (.names)                                            0.261    31.651
n5715.in[1] (.names)                                             1.014    32.665
n5715.out[0] (.names)                                            0.261    32.926
n5716.in[1] (.names)                                             1.014    33.940
n5716.out[0] (.names)                                            0.261    34.201
n5737.in[2] (.names)                                             1.014    35.215
n5737.out[0] (.names)                                            0.261    35.476
n5770.in[0] (.names)                                             1.014    36.490
n5770.out[0] (.names)                                            0.261    36.751
n5789.in[0] (.names)                                             1.014    37.765
n5789.out[0] (.names)                                            0.261    38.026
n5806.in[2] (.names)                                             1.014    39.039
n5806.out[0] (.names)                                            0.261    39.300
n5838.in[1] (.names)                                             1.014    40.314
n5838.out[0] (.names)                                            0.261    40.575
n3641.in[1] (.names)                                             1.014    41.589
n3641.out[0] (.names)                                            0.261    41.850
n5839.in[2] (.names)                                             1.014    42.864
n5839.out[0] (.names)                                            0.261    43.125
n4966.in[0] (.names)                                             1.014    44.139
n4966.out[0] (.names)                                            0.261    44.400
n5840.in[0] (.names)                                             1.014    45.413
n5840.out[0] (.names)                                            0.261    45.674
n5841.in[1] (.names)                                             1.014    46.688
n5841.out[0] (.names)                                            0.261    46.949
n5842.in[0] (.names)                                             1.014    47.963
n5842.out[0] (.names)                                            0.261    48.224
n5767.in[1] (.names)                                             1.014    49.238
n5767.out[0] (.names)                                            0.261    49.499
n5768.in[1] (.names)                                             1.014    50.513
n5768.out[0] (.names)                                            0.261    50.774
n5758.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5758.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 68
Startpoint: n6799.Q[0] (.latch clocked by pclk)
Endpoint  : n3063.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6799.clk[0] (.latch)                                            1.014     1.014
n6799.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6800.in[0] (.names)                                             1.014     2.070
n6800.out[0] (.names)                                            0.261     2.331
n6758.in[1] (.names)                                             1.014     3.344
n6758.out[0] (.names)                                            0.261     3.605
n6880.in[0] (.names)                                             1.014     4.619
n6880.out[0] (.names)                                            0.261     4.880
n6881.in[1] (.names)                                             1.014     5.894
n6881.out[0] (.names)                                            0.261     6.155
n6869.in[1] (.names)                                             1.014     7.169
n6869.out[0] (.names)                                            0.261     7.430
n6870.in[2] (.names)                                             1.014     8.444
n6870.out[0] (.names)                                            0.261     8.705
n6866.in[1] (.names)                                             1.014     9.719
n6866.out[0] (.names)                                            0.261     9.980
n6806.in[0] (.names)                                             1.014    10.993
n6806.out[0] (.names)                                            0.261    11.254
n431.in[1] (.names)                                              1.014    12.268
n431.out[0] (.names)                                             0.261    12.529
n3492.in[2] (.names)                                             1.014    13.543
n3492.out[0] (.names)                                            0.261    13.804
n3493.in[0] (.names)                                             1.014    14.818
n3493.out[0] (.names)                                            0.261    15.079
n3223.in[0] (.names)                                             1.014    16.093
n3223.out[0] (.names)                                            0.261    16.354
n3573.in[2] (.names)                                             1.014    17.367
n3573.out[0] (.names)                                            0.261    17.628
n3578.in[1] (.names)                                             1.014    18.642
n3578.out[0] (.names)                                            0.261    18.903
n3583.in[1] (.names)                                             1.014    19.917
n3583.out[0] (.names)                                            0.261    20.178
n3584.in[0] (.names)                                             1.014    21.192
n3584.out[0] (.names)                                            0.261    21.453
n3586.in[0] (.names)                                             1.014    22.467
n3586.out[0] (.names)                                            0.261    22.728
n3576.in[0] (.names)                                             1.014    23.742
n3576.out[0] (.names)                                            0.261    24.003
n674.in[0] (.names)                                              1.014    25.016
n674.out[0] (.names)                                             0.261    25.277
n3251.in[2] (.names)                                             1.014    26.291
n3251.out[0] (.names)                                            0.261    26.552
n3239.in[0] (.names)                                             1.014    27.566
n3239.out[0] (.names)                                            0.261    27.827
n3240.in[0] (.names)                                             1.014    28.841
n3240.out[0] (.names)                                            0.261    29.102
n3267.in[2] (.names)                                             1.014    30.116
n3267.out[0] (.names)                                            0.261    30.377
n3280.in[1] (.names)                                             1.014    31.390
n3280.out[0] (.names)                                            0.261    31.651
n3253.in[0] (.names)                                             1.014    32.665
n3253.out[0] (.names)                                            0.261    32.926
n3254.in[2] (.names)                                             1.014    33.940
n3254.out[0] (.names)                                            0.261    34.201
n3255.in[0] (.names)                                             1.014    35.215
n3255.out[0] (.names)                                            0.261    35.476
n3256.in[0] (.names)                                             1.014    36.490
n3256.out[0] (.names)                                            0.261    36.751
n3258.in[3] (.names)                                             1.014    37.765
n3258.out[0] (.names)                                            0.261    38.026
n3261.in[0] (.names)                                             1.014    39.039
n3261.out[0] (.names)                                            0.261    39.300
n3262.in[0] (.names)                                             1.014    40.314
n3262.out[0] (.names)                                            0.261    40.575
n3268.in[0] (.names)                                             1.014    41.589
n3268.out[0] (.names)                                            0.261    41.850
n3272.in[2] (.names)                                             1.014    42.864
n3272.out[0] (.names)                                            0.261    43.125
n3273.in[1] (.names)                                             1.014    44.139
n3273.out[0] (.names)                                            0.261    44.400
n3265.in[0] (.names)                                             1.014    45.413
n3265.out[0] (.names)                                            0.261    45.674
n660.in[0] (.names)                                              1.014    46.688
n660.out[0] (.names)                                             0.261    46.949
n3276.in[1] (.names)                                             1.014    47.963
n3276.out[0] (.names)                                            0.261    48.224
n3277.in[2] (.names)                                             1.014    49.238
n3277.out[0] (.names)                                            0.261    49.499
n3062.in[1] (.names)                                             1.014    50.513
n3062.out[0] (.names)                                            0.261    50.774
n3063.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3063.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 69
Startpoint: n2316.Q[0] (.latch clocked by pclk)
Endpoint  : n2279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2316.clk[0] (.latch)                                            1.014     1.014
n2316.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2317.in[0] (.names)                                             1.014     2.070
n2317.out[0] (.names)                                            0.261     2.331
n1991.in[0] (.names)                                             1.014     3.344
n1991.out[0] (.names)                                            0.261     3.605
n2278.in[0] (.names)                                             1.014     4.619
n2278.out[0] (.names)                                            0.261     4.880
n2286.in[0] (.names)                                             1.014     5.894
n2286.out[0] (.names)                                            0.261     6.155
n2288.in[1] (.names)                                             1.014     7.169
n2288.out[0] (.names)                                            0.261     7.430
n2287.in[0] (.names)                                             1.014     8.444
n2287.out[0] (.names)                                            0.261     8.705
n2293.in[0] (.names)                                             1.014     9.719
n2293.out[0] (.names)                                            0.261     9.980
n2294.in[0] (.names)                                             1.014    10.993
n2294.out[0] (.names)                                            0.261    11.254
n2297.in[0] (.names)                                             1.014    12.268
n2297.out[0] (.names)                                            0.261    12.529
n2299.in[0] (.names)                                             1.014    13.543
n2299.out[0] (.names)                                            0.261    13.804
n2300.in[0] (.names)                                             1.014    14.818
n2300.out[0] (.names)                                            0.261    15.079
n2302.in[0] (.names)                                             1.014    16.093
n2302.out[0] (.names)                                            0.261    16.354
n1900.in[0] (.names)                                             1.014    17.367
n1900.out[0] (.names)                                            0.261    17.628
n2303.in[0] (.names)                                             1.014    18.642
n2303.out[0] (.names)                                            0.261    18.903
n2306.in[2] (.names)                                             1.014    19.917
n2306.out[0] (.names)                                            0.261    20.178
n1974.in[2] (.names)                                             1.014    21.192
n1974.out[0] (.names)                                            0.261    21.453
n2307.in[0] (.names)                                             1.014    22.467
n2307.out[0] (.names)                                            0.261    22.728
n2308.in[0] (.names)                                             1.014    23.742
n2308.out[0] (.names)                                            0.261    24.003
n2276.in[1] (.names)                                             1.014    25.016
n2276.out[0] (.names)                                            0.261    25.277
n2312.in[1] (.names)                                             1.014    26.291
n2312.out[0] (.names)                                            0.261    26.552
n2313.in[0] (.names)                                             1.014    27.566
n2313.out[0] (.names)                                            0.261    27.827
n2314.in[0] (.names)                                             1.014    28.841
n2314.out[0] (.names)                                            0.261    29.102
n1812.in[0] (.names)                                             1.014    30.116
n1812.out[0] (.names)                                            0.261    30.377
n1862.in[3] (.names)                                             1.014    31.390
n1862.out[0] (.names)                                            0.261    31.651
n1814.in[3] (.names)                                             1.014    32.665
n1814.out[0] (.names)                                            0.261    32.926
n2140.in[1] (.names)                                             1.014    33.940
n2140.out[0] (.names)                                            0.261    34.201
n2142.in[1] (.names)                                             1.014    35.215
n2142.out[0] (.names)                                            0.261    35.476
n2143.in[1] (.names)                                             1.014    36.490
n2143.out[0] (.names)                                            0.261    36.751
n2125.in[0] (.names)                                             1.014    37.765
n2125.out[0] (.names)                                            0.261    38.026
n2006.in[0] (.names)                                             1.014    39.039
n2006.out[0] (.names)                                            0.261    39.300
n2150.in[1] (.names)                                             1.014    40.314
n2150.out[0] (.names)                                            0.261    40.575
n2231.in[1] (.names)                                             1.014    41.589
n2231.out[0] (.names)                                            0.261    41.850
n2232.in[0] (.names)                                             1.014    42.864
n2232.out[0] (.names)                                            0.261    43.125
n2233.in[0] (.names)                                             1.014    44.139
n2233.out[0] (.names)                                            0.261    44.400
n2234.in[2] (.names)                                             1.014    45.413
n2234.out[0] (.names)                                            0.261    45.674
n2236.in[0] (.names)                                             1.014    46.688
n2236.out[0] (.names)                                            0.261    46.949
n1301.in[0] (.names)                                             1.014    47.963
n1301.out[0] (.names)                                            0.261    48.224
n2238.in[0] (.names)                                             1.014    49.238
n2238.out[0] (.names)                                            0.261    49.499
n2281.in[0] (.names)                                             1.014    50.513
n2281.out[0] (.names)                                            0.261    50.774
n2279.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2279.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 70
Startpoint: n766.Q[0] (.latch clocked by pclk)
Endpoint  : n708.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n766.clk[0] (.latch)                                             1.014     1.014
n766.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n767.in[0] (.names)                                              1.014     2.070
n767.out[0] (.names)                                             0.261     2.331
n751.in[0] (.names)                                              1.014     3.344
n751.out[0] (.names)                                             0.261     3.605
n753.in[0] (.names)                                              1.014     4.619
n753.out[0] (.names)                                             0.261     4.880
n769.in[2] (.names)                                              1.014     5.894
n769.out[0] (.names)                                             0.261     6.155
n771.in[1] (.names)                                              1.014     7.169
n771.out[0] (.names)                                             0.261     7.430
n772.in[0] (.names)                                              1.014     8.444
n772.out[0] (.names)                                             0.261     8.705
n774.in[0] (.names)                                              1.014     9.719
n774.out[0] (.names)                                             0.261     9.980
n1062.in[0] (.names)                                             1.014    10.993
n1062.out[0] (.names)                                            0.261    11.254
n1063.in[0] (.names)                                             1.014    12.268
n1063.out[0] (.names)                                            0.261    12.529
n1064.in[0] (.names)                                             1.014    13.543
n1064.out[0] (.names)                                            0.261    13.804
n1050.in[0] (.names)                                             1.014    14.818
n1050.out[0] (.names)                                            0.261    15.079
n1043.in[0] (.names)                                             1.014    16.093
n1043.out[0] (.names)                                            0.261    16.354
n1066.in[1] (.names)                                             1.014    17.367
n1066.out[0] (.names)                                            0.261    17.628
n1067.in[1] (.names)                                             1.014    18.642
n1067.out[0] (.names)                                            0.261    18.903
n1069.in[2] (.names)                                             1.014    19.917
n1069.out[0] (.names)                                            0.261    20.178
n1070.in[0] (.names)                                             1.014    21.192
n1070.out[0] (.names)                                            0.261    21.453
n1071.in[1] (.names)                                             1.014    22.467
n1071.out[0] (.names)                                            0.261    22.728
n1079.in[1] (.names)                                             1.014    23.742
n1079.out[0] (.names)                                            0.261    24.003
n872.in[0] (.names)                                              1.014    25.016
n872.out[0] (.names)                                             0.261    25.277
n1082.in[0] (.names)                                             1.014    26.291
n1082.out[0] (.names)                                            0.261    26.552
n1084.in[3] (.names)                                             1.014    27.566
n1084.out[0] (.names)                                            0.261    27.827
n1086.in[1] (.names)                                             1.014    28.841
n1086.out[0] (.names)                                            0.261    29.102
n1088.in[0] (.names)                                             1.014    30.116
n1088.out[0] (.names)                                            0.261    30.377
n1089.in[0] (.names)                                             1.014    31.390
n1089.out[0] (.names)                                            0.261    31.651
n1090.in[0] (.names)                                             1.014    32.665
n1090.out[0] (.names)                                            0.261    32.926
n1091.in[0] (.names)                                             1.014    33.940
n1091.out[0] (.names)                                            0.261    34.201
n1094.in[0] (.names)                                             1.014    35.215
n1094.out[0] (.names)                                            0.261    35.476
n1096.in[1] (.names)                                             1.014    36.490
n1096.out[0] (.names)                                            0.261    36.751
n1097.in[0] (.names)                                             1.014    37.765
n1097.out[0] (.names)                                            0.261    38.026
n1098.in[1] (.names)                                             1.014    39.039
n1098.out[0] (.names)                                            0.261    39.300
n1099.in[0] (.names)                                             1.014    40.314
n1099.out[0] (.names)                                            0.261    40.575
n1100.in[1] (.names)                                             1.014    41.589
n1100.out[0] (.names)                                            0.261    41.850
n683.in[0] (.names)                                              1.014    42.864
n683.out[0] (.names)                                             0.261    43.125
n839.in[0] (.names)                                              1.014    44.139
n839.out[0] (.names)                                             0.261    44.400
n840.in[0] (.names)                                              1.014    45.413
n840.out[0] (.names)                                             0.261    45.674
n697.in[0] (.names)                                              1.014    46.688
n697.out[0] (.names)                                             0.261    46.949
n843.in[1] (.names)                                              1.014    47.963
n843.out[0] (.names)                                             0.261    48.224
n741.in[0] (.names)                                              1.014    49.238
n741.out[0] (.names)                                             0.261    49.499
n707.in[0] (.names)                                              1.014    50.513
n707.out[0] (.names)                                             0.261    50.774
n708.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n708.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 71
Startpoint: n766.Q[0] (.latch clocked by pclk)
Endpoint  : n5428.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n766.clk[0] (.latch)                                             1.014     1.014
n766.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n767.in[0] (.names)                                              1.014     2.070
n767.out[0] (.names)                                             0.261     2.331
n751.in[0] (.names)                                              1.014     3.344
n751.out[0] (.names)                                             0.261     3.605
n753.in[0] (.names)                                              1.014     4.619
n753.out[0] (.names)                                             0.261     4.880
n769.in[2] (.names)                                              1.014     5.894
n769.out[0] (.names)                                             0.261     6.155
n778.in[0] (.names)                                              1.014     7.169
n778.out[0] (.names)                                             0.261     7.430
n779.in[0] (.names)                                              1.014     8.444
n779.out[0] (.names)                                             0.261     8.705
n784.in[2] (.names)                                              1.014     9.719
n784.out[0] (.names)                                             0.261     9.980
n791.in[1] (.names)                                              1.014    10.993
n791.out[0] (.names)                                             0.261    11.254
n789.in[0] (.names)                                              1.014    12.268
n789.out[0] (.names)                                             0.261    12.529
n788.in[0] (.names)                                              1.014    13.543
n788.out[0] (.names)                                             0.261    13.804
n790.in[0] (.names)                                              1.014    14.818
n790.out[0] (.names)                                             0.261    15.079
n796.in[1] (.names)                                              1.014    16.093
n796.out[0] (.names)                                             0.261    16.354
n797.in[0] (.names)                                              1.014    17.367
n797.out[0] (.names)                                             0.261    17.628
n799.in[0] (.names)                                              1.014    18.642
n799.out[0] (.names)                                             0.261    18.903
n800.in[2] (.names)                                              1.014    19.917
n800.out[0] (.names)                                             0.261    20.178
n801.in[1] (.names)                                              1.014    21.192
n801.out[0] (.names)                                             0.261    21.453
n802.in[0] (.names)                                              1.014    22.467
n802.out[0] (.names)                                             0.261    22.728
n761.in[2] (.names)                                              1.014    23.742
n761.out[0] (.names)                                             0.261    24.003
n773.in[0] (.names)                                              1.014    25.016
n773.out[0] (.names)                                             0.261    25.277
n805.in[0] (.names)                                              1.014    26.291
n805.out[0] (.names)                                             0.261    26.552
n611.in[0] (.names)                                              1.014    27.566
n611.out[0] (.names)                                             0.261    27.827
n5503.in[3] (.names)                                             1.014    28.841
n5503.out[0] (.names)                                            0.261    29.102
n5404.in[0] (.names)                                             1.014    30.116
n5404.out[0] (.names)                                            0.261    30.377
n5504.in[0] (.names)                                             1.014    31.390
n5504.out[0] (.names)                                            0.261    31.651
n5509.in[2] (.names)                                             1.014    32.665
n5509.out[0] (.names)                                            0.261    32.926
n5463.in[1] (.names)                                             1.014    33.940
n5463.out[0] (.names)                                            0.261    34.201
n5464.in[2] (.names)                                             1.014    35.215
n5464.out[0] (.names)                                            0.261    35.476
n5467.in[1] (.names)                                             1.014    36.490
n5467.out[0] (.names)                                            0.261    36.751
n5470.in[0] (.names)                                             1.014    37.765
n5470.out[0] (.names)                                            0.261    38.026
n5471.in[1] (.names)                                             1.014    39.039
n5471.out[0] (.names)                                            0.261    39.300
n5474.in[2] (.names)                                             1.014    40.314
n5474.out[0] (.names)                                            0.261    40.575
n5459.in[0] (.names)                                             1.014    41.589
n5459.out[0] (.names)                                            0.261    41.850
n5477.in[0] (.names)                                             1.014    42.864
n5477.out[0] (.names)                                            0.261    43.125
n5446.in[0] (.names)                                             1.014    44.139
n5446.out[0] (.names)                                            0.261    44.400
n5447.in[2] (.names)                                             1.014    45.413
n5447.out[0] (.names)                                            0.261    45.674
n5456.in[1] (.names)                                             1.014    46.688
n5456.out[0] (.names)                                            0.261    46.949
n5022.in[1] (.names)                                             1.014    47.963
n5022.out[0] (.names)                                            0.261    48.224
n5339.in[2] (.names)                                             1.014    49.238
n5339.out[0] (.names)                                            0.261    49.499
n5485.in[1] (.names)                                             1.014    50.513
n5485.out[0] (.names)                                            0.261    50.774
n5428.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5428.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 72
Startpoint: n766.Q[0] (.latch clocked by pclk)
Endpoint  : n713.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n766.clk[0] (.latch)                                             1.014     1.014
n766.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n767.in[0] (.names)                                              1.014     2.070
n767.out[0] (.names)                                             0.261     2.331
n751.in[0] (.names)                                              1.014     3.344
n751.out[0] (.names)                                             0.261     3.605
n753.in[0] (.names)                                              1.014     4.619
n753.out[0] (.names)                                             0.261     4.880
n769.in[2] (.names)                                              1.014     5.894
n769.out[0] (.names)                                             0.261     6.155
n771.in[1] (.names)                                              1.014     7.169
n771.out[0] (.names)                                             0.261     7.430
n772.in[0] (.names)                                              1.014     8.444
n772.out[0] (.names)                                             0.261     8.705
n774.in[0] (.names)                                              1.014     9.719
n774.out[0] (.names)                                             0.261     9.980
n1062.in[0] (.names)                                             1.014    10.993
n1062.out[0] (.names)                                            0.261    11.254
n1063.in[0] (.names)                                             1.014    12.268
n1063.out[0] (.names)                                            0.261    12.529
n1064.in[0] (.names)                                             1.014    13.543
n1064.out[0] (.names)                                            0.261    13.804
n1050.in[0] (.names)                                             1.014    14.818
n1050.out[0] (.names)                                            0.261    15.079
n1043.in[0] (.names)                                             1.014    16.093
n1043.out[0] (.names)                                            0.261    16.354
n1066.in[1] (.names)                                             1.014    17.367
n1066.out[0] (.names)                                            0.261    17.628
n1067.in[1] (.names)                                             1.014    18.642
n1067.out[0] (.names)                                            0.261    18.903
n1069.in[2] (.names)                                             1.014    19.917
n1069.out[0] (.names)                                            0.261    20.178
n1070.in[0] (.names)                                             1.014    21.192
n1070.out[0] (.names)                                            0.261    21.453
n1071.in[1] (.names)                                             1.014    22.467
n1071.out[0] (.names)                                            0.261    22.728
n1079.in[1] (.names)                                             1.014    23.742
n1079.out[0] (.names)                                            0.261    24.003
n872.in[0] (.names)                                              1.014    25.016
n872.out[0] (.names)                                             0.261    25.277
n1082.in[0] (.names)                                             1.014    26.291
n1082.out[0] (.names)                                            0.261    26.552
n1084.in[3] (.names)                                             1.014    27.566
n1084.out[0] (.names)                                            0.261    27.827
n1086.in[1] (.names)                                             1.014    28.841
n1086.out[0] (.names)                                            0.261    29.102
n1088.in[0] (.names)                                             1.014    30.116
n1088.out[0] (.names)                                            0.261    30.377
n1089.in[0] (.names)                                             1.014    31.390
n1089.out[0] (.names)                                            0.261    31.651
n1090.in[0] (.names)                                             1.014    32.665
n1090.out[0] (.names)                                            0.261    32.926
n1093.in[0] (.names)                                             1.014    33.940
n1093.out[0] (.names)                                            0.261    34.201
n871.in[0] (.names)                                              1.014    35.215
n871.out[0] (.names)                                             0.261    35.476
n720.in[1] (.names)                                              1.014    36.490
n720.out[0] (.names)                                             0.261    36.751
n898.in[2] (.names)                                              1.014    37.765
n898.out[0] (.names)                                             0.261    38.026
n900.in[0] (.names)                                              1.014    39.039
n900.out[0] (.names)                                             0.261    39.300
n901.in[2] (.names)                                              1.014    40.314
n901.out[0] (.names)                                             0.261    40.575
n902.in[0] (.names)                                              1.014    41.589
n902.out[0] (.names)                                             0.261    41.850
n903.in[0] (.names)                                              1.014    42.864
n903.out[0] (.names)                                             0.261    43.125
n906.in[1] (.names)                                              1.014    44.139
n906.out[0] (.names)                                             0.261    44.400
n904.in[1] (.names)                                              1.014    45.413
n904.out[0] (.names)                                             0.261    45.674
n594.in[3] (.names)                                              1.014    46.688
n594.out[0] (.names)                                             0.261    46.949
n908.in[0] (.names)                                              1.014    47.963
n908.out[0] (.names)                                             0.261    48.224
n737.in[0] (.names)                                              1.014    49.238
n737.out[0] (.names)                                             0.261    49.499
n712.in[0] (.names)                                              1.014    50.513
n712.out[0] (.names)                                             0.261    50.774
n713.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n713.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 73
Startpoint: n414.Q[0] (.latch clocked by pclk)
Endpoint  : n3640.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n414.clk[0] (.latch)                                             1.014     1.014
n414.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1550.in[0] (.names)                                             1.014     2.070
n1550.out[0] (.names)                                            0.261     2.331
n1587.in[0] (.names)                                             1.014     3.344
n1587.out[0] (.names)                                            0.261     3.605
n1589.in[1] (.names)                                             1.014     4.619
n1589.out[0] (.names)                                            0.261     4.880
n1590.in[2] (.names)                                             1.014     5.894
n1590.out[0] (.names)                                            0.261     6.155
n1591.in[0] (.names)                                             1.014     7.169
n1591.out[0] (.names)                                            0.261     7.430
n1593.in[1] (.names)                                             1.014     8.444
n1593.out[0] (.names)                                            0.261     8.705
n1513.in[0] (.names)                                             1.014     9.719
n1513.out[0] (.names)                                            0.261     9.980
n1596.in[0] (.names)                                             1.014    10.993
n1596.out[0] (.names)                                            0.261    11.254
n1597.in[0] (.names)                                             1.014    12.268
n1597.out[0] (.names)                                            0.261    12.529
n1514.in[0] (.names)                                             1.014    13.543
n1514.out[0] (.names)                                            0.261    13.804
n1515.in[2] (.names)                                             1.014    14.818
n1515.out[0] (.names)                                            0.261    15.079
n1516.in[1] (.names)                                             1.014    16.093
n1516.out[0] (.names)                                            0.261    16.354
n1519.in[0] (.names)                                             1.014    17.367
n1519.out[0] (.names)                                            0.261    17.628
n1520.in[0] (.names)                                             1.014    18.642
n1520.out[0] (.names)                                            0.261    18.903
n1521.in[0] (.names)                                             1.014    19.917
n1521.out[0] (.names)                                            0.261    20.178
n1483.in[1] (.names)                                             1.014    21.192
n1483.out[0] (.names)                                            0.261    21.453
n450.in[0] (.names)                                              1.014    22.467
n450.out[0] (.names)                                             0.261    22.728
n7049.in[0] (.names)                                             1.014    23.742
n7049.out[0] (.names)                                            0.261    24.003
n7050.in[2] (.names)                                             1.014    25.016
n7050.out[0] (.names)                                            0.261    25.277
n3647.in[0] (.names)                                             1.014    26.291
n3647.out[0] (.names)                                            0.261    26.552
n7062.in[3] (.names)                                             1.014    27.566
n7062.out[0] (.names)                                            0.261    27.827
n7076.in[2] (.names)                                             1.014    28.841
n7076.out[0] (.names)                                            0.261    29.102
n7063.in[1] (.names)                                             1.014    30.116
n7063.out[0] (.names)                                            0.261    30.377
n7064.in[1] (.names)                                             1.014    31.390
n7064.out[0] (.names)                                            0.261    31.651
n627.in[2] (.names)                                              1.014    32.665
n627.out[0] (.names)                                             0.261    32.926
n7079.in[1] (.names)                                             1.014    33.940
n7079.out[0] (.names)                                            0.261    34.201
n7080.in[1] (.names)                                             1.014    35.215
n7080.out[0] (.names)                                            0.261    35.476
n7082.in[1] (.names)                                             1.014    36.490
n7082.out[0] (.names)                                            0.261    36.751
n7083.in[0] (.names)                                             1.014    37.765
n7083.out[0] (.names)                                            0.261    38.026
n7092.in[0] (.names)                                             1.014    39.039
n7092.out[0] (.names)                                            0.261    39.300
n7094.in[1] (.names)                                             1.014    40.314
n7094.out[0] (.names)                                            0.261    40.575
n7091.in[1] (.names)                                             1.014    41.589
n7091.out[0] (.names)                                            0.261    41.850
n7085.in[0] (.names)                                             1.014    42.864
n7085.out[0] (.names)                                            0.261    43.125
n7090.in[0] (.names)                                             1.014    44.139
n7090.out[0] (.names)                                            0.261    44.400
n3625.in[0] (.names)                                             1.014    45.413
n3625.out[0] (.names)                                            0.261    45.674
n7096.in[0] (.names)                                             1.014    46.688
n7096.out[0] (.names)                                            0.261    46.949
n7097.in[1] (.names)                                             1.014    47.963
n7097.out[0] (.names)                                            0.261    48.224
n7098.in[0] (.names)                                             1.014    49.238
n7098.out[0] (.names)                                            0.261    49.499
n3639.in[1] (.names)                                             1.014    50.513
n3639.out[0] (.names)                                            0.261    50.774
n3640.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3640.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 74
Startpoint: n414.Q[0] (.latch clocked by pclk)
Endpoint  : n4941.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n414.clk[0] (.latch)                                             1.014     1.014
n414.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1550.in[0] (.names)                                             1.014     2.070
n1550.out[0] (.names)                                            0.261     2.331
n1587.in[0] (.names)                                             1.014     3.344
n1587.out[0] (.names)                                            0.261     3.605
n1589.in[1] (.names)                                             1.014     4.619
n1589.out[0] (.names)                                            0.261     4.880
n1590.in[2] (.names)                                             1.014     5.894
n1590.out[0] (.names)                                            0.261     6.155
n1591.in[0] (.names)                                             1.014     7.169
n1591.out[0] (.names)                                            0.261     7.430
n1593.in[1] (.names)                                             1.014     8.444
n1593.out[0] (.names)                                            0.261     8.705
n1513.in[0] (.names)                                             1.014     9.719
n1513.out[0] (.names)                                            0.261     9.980
n1596.in[0] (.names)                                             1.014    10.993
n1596.out[0] (.names)                                            0.261    11.254
n1597.in[0] (.names)                                             1.014    12.268
n1597.out[0] (.names)                                            0.261    12.529
n1514.in[0] (.names)                                             1.014    13.543
n1514.out[0] (.names)                                            0.261    13.804
n1515.in[2] (.names)                                             1.014    14.818
n1515.out[0] (.names)                                            0.261    15.079
n1516.in[1] (.names)                                             1.014    16.093
n1516.out[0] (.names)                                            0.261    16.354
n1519.in[0] (.names)                                             1.014    17.367
n1519.out[0] (.names)                                            0.261    17.628
n1520.in[0] (.names)                                             1.014    18.642
n1520.out[0] (.names)                                            0.261    18.903
n1521.in[0] (.names)                                             1.014    19.917
n1521.out[0] (.names)                                            0.261    20.178
n1483.in[1] (.names)                                             1.014    21.192
n1483.out[0] (.names)                                            0.261    21.453
n450.in[0] (.names)                                              1.014    22.467
n450.out[0] (.names)                                             0.261    22.728
n7049.in[0] (.names)                                             1.014    23.742
n7049.out[0] (.names)                                            0.261    24.003
n7050.in[2] (.names)                                             1.014    25.016
n7050.out[0] (.names)                                            0.261    25.277
n3647.in[0] (.names)                                             1.014    26.291
n3647.out[0] (.names)                                            0.261    26.552
n7062.in[3] (.names)                                             1.014    27.566
n7062.out[0] (.names)                                            0.261    27.827
n7076.in[2] (.names)                                             1.014    28.841
n7076.out[0] (.names)                                            0.261    29.102
n7063.in[1] (.names)                                             1.014    30.116
n7063.out[0] (.names)                                            0.261    30.377
n7064.in[1] (.names)                                             1.014    31.390
n7064.out[0] (.names)                                            0.261    31.651
n627.in[2] (.names)                                              1.014    32.665
n627.out[0] (.names)                                             0.261    32.926
n7079.in[1] (.names)                                             1.014    33.940
n7079.out[0] (.names)                                            0.261    34.201
n7080.in[1] (.names)                                             1.014    35.215
n7080.out[0] (.names)                                            0.261    35.476
n7082.in[1] (.names)                                             1.014    36.490
n7082.out[0] (.names)                                            0.261    36.751
n7083.in[0] (.names)                                             1.014    37.765
n7083.out[0] (.names)                                            0.261    38.026
n7092.in[0] (.names)                                             1.014    39.039
n7092.out[0] (.names)                                            0.261    39.300
n7094.in[1] (.names)                                             1.014    40.314
n7094.out[0] (.names)                                            0.261    40.575
n7091.in[1] (.names)                                             1.014    41.589
n7091.out[0] (.names)                                            0.261    41.850
n7085.in[0] (.names)                                             1.014    42.864
n7085.out[0] (.names)                                            0.261    43.125
n7090.in[0] (.names)                                             1.014    44.139
n7090.out[0] (.names)                                            0.261    44.400
n3625.in[0] (.names)                                             1.014    45.413
n3625.out[0] (.names)                                            0.261    45.674
n7096.in[0] (.names)                                             1.014    46.688
n7096.out[0] (.names)                                            0.261    46.949
n7097.in[1] (.names)                                             1.014    47.963
n7097.out[0] (.names)                                            0.261    48.224
n7098.in[0] (.names)                                             1.014    49.238
n7098.out[0] (.names)                                            0.261    49.499
n4940.in[1] (.names)                                             1.014    50.513
n4940.out[0] (.names)                                            0.261    50.774
n4941.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4941.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 75
Startpoint: n414.Q[0] (.latch clocked by pclk)
Endpoint  : n9421.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n414.clk[0] (.latch)                                             1.014     1.014
n414.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1550.in[0] (.names)                                             1.014     2.070
n1550.out[0] (.names)                                            0.261     2.331
n1587.in[0] (.names)                                             1.014     3.344
n1587.out[0] (.names)                                            0.261     3.605
n1589.in[1] (.names)                                             1.014     4.619
n1589.out[0] (.names)                                            0.261     4.880
n1590.in[2] (.names)                                             1.014     5.894
n1590.out[0] (.names)                                            0.261     6.155
n1591.in[0] (.names)                                             1.014     7.169
n1591.out[0] (.names)                                            0.261     7.430
n1593.in[1] (.names)                                             1.014     8.444
n1593.out[0] (.names)                                            0.261     8.705
n1513.in[0] (.names)                                             1.014     9.719
n1513.out[0] (.names)                                            0.261     9.980
n1596.in[0] (.names)                                             1.014    10.993
n1596.out[0] (.names)                                            0.261    11.254
n1597.in[0] (.names)                                             1.014    12.268
n1597.out[0] (.names)                                            0.261    12.529
n1514.in[0] (.names)                                             1.014    13.543
n1514.out[0] (.names)                                            0.261    13.804
n1515.in[2] (.names)                                             1.014    14.818
n1515.out[0] (.names)                                            0.261    15.079
n1516.in[1] (.names)                                             1.014    16.093
n1516.out[0] (.names)                                            0.261    16.354
n1519.in[0] (.names)                                             1.014    17.367
n1519.out[0] (.names)                                            0.261    17.628
n1520.in[0] (.names)                                             1.014    18.642
n1520.out[0] (.names)                                            0.261    18.903
n1521.in[0] (.names)                                             1.014    19.917
n1521.out[0] (.names)                                            0.261    20.178
n1483.in[1] (.names)                                             1.014    21.192
n1483.out[0] (.names)                                            0.261    21.453
n450.in[0] (.names)                                              1.014    22.467
n450.out[0] (.names)                                             0.261    22.728
n9025.in[1] (.names)                                             1.014    23.742
n9025.out[0] (.names)                                            0.261    24.003
n9031.in[0] (.names)                                             1.014    25.016
n9031.out[0] (.names)                                            0.261    25.277
n9029.in[2] (.names)                                             1.014    26.291
n9029.out[0] (.names)                                            0.261    26.552
n9030.in[0] (.names)                                             1.014    27.566
n9030.out[0] (.names)                                            0.261    27.827
n9027.in[1] (.names)                                             1.014    28.841
n9027.out[0] (.names)                                            0.261    29.102
n9033.in[0] (.names)                                             1.014    30.116
n9033.out[0] (.names)                                            0.261    30.377
n9034.in[0] (.names)                                             1.014    31.390
n9034.out[0] (.names)                                            0.261    31.651
n9035.in[0] (.names)                                             1.014    32.665
n9035.out[0] (.names)                                            0.261    32.926
n9448.in[2] (.names)                                             1.014    33.940
n9448.out[0] (.names)                                            0.261    34.201
n9449.in[0] (.names)                                             1.014    35.215
n9449.out[0] (.names)                                            0.261    35.476
n9450.in[3] (.names)                                             1.014    36.490
n9450.out[0] (.names)                                            0.261    36.751
n9452.in[1] (.names)                                             1.014    37.765
n9452.out[0] (.names)                                            0.261    38.026
n9455.in[1] (.names)                                             1.014    39.039
n9455.out[0] (.names)                                            0.261    39.300
n9456.in[1] (.names)                                             1.014    40.314
n9456.out[0] (.names)                                            0.261    40.575
n9457.in[0] (.names)                                             1.014    41.589
n9457.out[0] (.names)                                            0.261    41.850
n9440.in[2] (.names)                                             1.014    42.864
n9440.out[0] (.names)                                            0.261    43.125
n9441.in[2] (.names)                                             1.014    44.139
n9441.out[0] (.names)                                            0.261    44.400
n9443.in[1] (.names)                                             1.014    45.413
n9443.out[0] (.names)                                            0.261    45.674
n9444.in[1] (.names)                                             1.014    46.688
n9444.out[0] (.names)                                            0.261    46.949
n8737.in[1] (.names)                                             1.014    47.963
n8737.out[0] (.names)                                            0.261    48.224
n9445.in[0] (.names)                                             1.014    49.238
n9445.out[0] (.names)                                            0.261    49.499
n9420.in[0] (.names)                                             1.014    50.513
n9420.out[0] (.names)                                            0.261    50.774
n9421.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9421.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 76
Startpoint: n2153.Q[0] (.latch clocked by pclk)
Endpoint  : n700.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2153.clk[0] (.latch)                                            1.014     1.014
n2153.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2244.in[0] (.names)                                             1.014     2.070
n2244.out[0] (.names)                                            0.261     2.331
n2166.in[0] (.names)                                             1.014     3.344
n2166.out[0] (.names)                                            0.261     3.605
n2170.in[0] (.names)                                             1.014     4.619
n2170.out[0] (.names)                                            0.261     4.880
n2171.in[0] (.names)                                             1.014     5.894
n2171.out[0] (.names)                                            0.261     6.155
n2173.in[1] (.names)                                             1.014     7.169
n2173.out[0] (.names)                                            0.261     7.430
n2174.in[0] (.names)                                             1.014     8.444
n2174.out[0] (.names)                                            0.261     8.705
n2175.in[0] (.names)                                             1.014     9.719
n2175.out[0] (.names)                                            0.261     9.980
n2176.in[1] (.names)                                             1.014    10.993
n2176.out[0] (.names)                                            0.261    11.254
n2177.in[0] (.names)                                             1.014    12.268
n2177.out[0] (.names)                                            0.261    12.529
n2178.in[2] (.names)                                             1.014    13.543
n2178.out[0] (.names)                                            0.261    13.804
n2187.in[0] (.names)                                             1.014    14.818
n2187.out[0] (.names)                                            0.261    15.079
n2188.in[0] (.names)                                             1.014    16.093
n2188.out[0] (.names)                                            0.261    16.354
n2189.in[0] (.names)                                             1.014    17.367
n2189.out[0] (.names)                                            0.261    17.628
n2194.in[0] (.names)                                             1.014    18.642
n2194.out[0] (.names)                                            0.261    18.903
n2201.in[0] (.names)                                             1.014    19.917
n2201.out[0] (.names)                                            0.261    20.178
n2205.in[0] (.names)                                             1.014    21.192
n2205.out[0] (.names)                                            0.261    21.453
n2203.in[1] (.names)                                             1.014    22.467
n2203.out[0] (.names)                                            0.261    22.728
n2206.in[1] (.names)                                             1.014    23.742
n2206.out[0] (.names)                                            0.261    24.003
n2202.in[0] (.names)                                             1.014    25.016
n2202.out[0] (.names)                                            0.261    25.277
n2181.in[1] (.names)                                             1.014    26.291
n2181.out[0] (.names)                                            0.261    26.552
n2182.in[2] (.names)                                             1.014    27.566
n2182.out[0] (.names)                                            0.261    27.827
n2185.in[0] (.names)                                             1.014    28.841
n2185.out[0] (.names)                                            0.261    29.102
n2190.in[0] (.names)                                             1.014    30.116
n2190.out[0] (.names)                                            0.261    30.377
n2192.in[0] (.names)                                             1.014    31.390
n2192.out[0] (.names)                                            0.261    31.651
n2057.in[2] (.names)                                             1.014    32.665
n2057.out[0] (.names)                                            0.261    32.926
n2195.in[0] (.names)                                             1.014    33.940
n2195.out[0] (.names)                                            0.261    34.201
n2196.in[0] (.names)                                             1.014    35.215
n2196.out[0] (.names)                                            0.261    35.476
n2197.in[0] (.names)                                             1.014    36.490
n2197.out[0] (.names)                                            0.261    36.751
n1254.in[1] (.names)                                             1.014    37.765
n1254.out[0] (.names)                                            0.261    38.026
n1625.in[3] (.names)                                             1.014    39.039
n1625.out[0] (.names)                                            0.261    39.300
n1639.in[0] (.names)                                             1.014    40.314
n1639.out[0] (.names)                                            0.261    40.575
n1640.in[0] (.names)                                             1.014    41.589
n1640.out[0] (.names)                                            0.261    41.850
n1641.in[1] (.names)                                             1.014    42.864
n1641.out[0] (.names)                                            0.261    43.125
n1642.in[2] (.names)                                             1.014    44.139
n1642.out[0] (.names)                                            0.261    44.400
n1314.in[0] (.names)                                             1.014    45.413
n1314.out[0] (.names)                                            0.261    45.674
n1643.in[0] (.names)                                             1.014    46.688
n1643.out[0] (.names)                                            0.261    46.949
n1651.in[0] (.names)                                             1.014    47.963
n1651.out[0] (.names)                                            0.261    48.224
n1652.in[0] (.names)                                             1.014    49.238
n1652.out[0] (.names)                                            0.261    49.499
n699.in[0] (.names)                                              1.014    50.513
n699.out[0] (.names)                                             0.261    50.774
n700.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n700.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 77
Startpoint: n2151.Q[0] (.latch clocked by pclk)
Endpoint  : n567.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2151.clk[0] (.latch)                                            1.014     1.014
n2151.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2152.in[0] (.names)                                             1.014     2.070
n2152.out[0] (.names)                                            0.261     2.331
n2091.in[0] (.names)                                             1.014     3.344
n2091.out[0] (.names)                                            0.261     3.605
n2092.in[0] (.names)                                             1.014     4.619
n2092.out[0] (.names)                                            0.261     4.880
n2094.in[0] (.names)                                             1.014     5.894
n2094.out[0] (.names)                                            0.261     6.155
n2095.in[0] (.names)                                             1.014     7.169
n2095.out[0] (.names)                                            0.261     7.430
n2097.in[1] (.names)                                             1.014     8.444
n2097.out[0] (.names)                                            0.261     8.705
n2098.in[0] (.names)                                             1.014     9.719
n2098.out[0] (.names)                                            0.261     9.980
n2102.in[0] (.names)                                             1.014    10.993
n2102.out[0] (.names)                                            0.261    11.254
n2104.in[0] (.names)                                             1.014    12.268
n2104.out[0] (.names)                                            0.261    12.529
n2002.in[0] (.names)                                             1.014    13.543
n2002.out[0] (.names)                                            0.261    13.804
n2005.in[0] (.names)                                             1.014    14.818
n2005.out[0] (.names)                                            0.261    15.079
n2030.in[2] (.names)                                             1.014    16.093
n2030.out[0] (.names)                                            0.261    16.354
n2031.in[0] (.names)                                             1.014    17.367
n2031.out[0] (.names)                                            0.261    17.628
n2033.in[1] (.names)                                             1.014    18.642
n2033.out[0] (.names)                                            0.261    18.903
n2034.in[0] (.names)                                             1.014    19.917
n2034.out[0] (.names)                                            0.261    20.178
n2035.in[1] (.names)                                             1.014    21.192
n2035.out[0] (.names)                                            0.261    21.453
n2036.in[0] (.names)                                             1.014    22.467
n2036.out[0] (.names)                                            0.261    22.728
n2037.in[0] (.names)                                             1.014    23.742
n2037.out[0] (.names)                                            0.261    24.003
n2038.in[3] (.names)                                             1.014    25.016
n2038.out[0] (.names)                                            0.261    25.277
n2039.in[0] (.names)                                             1.014    26.291
n2039.out[0] (.names)                                            0.261    26.552
n2072.in[1] (.names)                                             1.014    27.566
n2072.out[0] (.names)                                            0.261    27.827
n2076.in[2] (.names)                                             1.014    28.841
n2076.out[0] (.names)                                            0.261    29.102
n2079.in[0] (.names)                                             1.014    30.116
n2079.out[0] (.names)                                            0.261    30.377
n2073.in[1] (.names)                                             1.014    31.390
n2073.out[0] (.names)                                            0.261    31.651
n2019.in[1] (.names)                                             1.014    32.665
n2019.out[0] (.names)                                            0.261    32.926
n2049.in[0] (.names)                                             1.014    33.940
n2049.out[0] (.names)                                            0.261    34.201
n2050.in[1] (.names)                                             1.014    35.215
n2050.out[0] (.names)                                            0.261    35.476
n2051.in[0] (.names)                                             1.014    36.490
n2051.out[0] (.names)                                            0.261    36.751
n2056.in[0] (.names)                                             1.014    37.765
n2056.out[0] (.names)                                            0.261    38.026
n2058.in[1] (.names)                                             1.014    39.039
n2058.out[0] (.names)                                            0.261    39.300
n2059.in[0] (.names)                                             1.014    40.314
n2059.out[0] (.names)                                            0.261    40.575
n2062.in[0] (.names)                                             1.014    41.589
n2062.out[0] (.names)                                            0.261    41.850
n2063.in[0] (.names)                                             1.014    42.864
n2063.out[0] (.names)                                            0.261    43.125
n2064.in[0] (.names)                                             1.014    44.139
n2064.out[0] (.names)                                            0.261    44.400
n2065.in[0] (.names)                                             1.014    45.413
n2065.out[0] (.names)                                            0.261    45.674
n2066.in[0] (.names)                                             1.014    46.688
n2066.out[0] (.names)                                            0.261    46.949
n2067.in[1] (.names)                                             1.014    47.963
n2067.out[0] (.names)                                            0.261    48.224
n1498.in[0] (.names)                                             1.014    49.238
n1498.out[0] (.names)                                            0.261    49.499
n1243.in[0] (.names)                                             1.014    50.513
n1243.out[0] (.names)                                            0.261    50.774
n567.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n567.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 78
Startpoint: n2151.Q[0] (.latch clocked by pclk)
Endpoint  : n1283.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2151.clk[0] (.latch)                                            1.014     1.014
n2151.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2152.in[0] (.names)                                             1.014     2.070
n2152.out[0] (.names)                                            0.261     2.331
n2091.in[0] (.names)                                             1.014     3.344
n2091.out[0] (.names)                                            0.261     3.605
n2092.in[0] (.names)                                             1.014     4.619
n2092.out[0] (.names)                                            0.261     4.880
n2094.in[0] (.names)                                             1.014     5.894
n2094.out[0] (.names)                                            0.261     6.155
n2095.in[0] (.names)                                             1.014     7.169
n2095.out[0] (.names)                                            0.261     7.430
n2097.in[1] (.names)                                             1.014     8.444
n2097.out[0] (.names)                                            0.261     8.705
n2098.in[0] (.names)                                             1.014     9.719
n2098.out[0] (.names)                                            0.261     9.980
n2102.in[0] (.names)                                             1.014    10.993
n2102.out[0] (.names)                                            0.261    11.254
n2104.in[0] (.names)                                             1.014    12.268
n2104.out[0] (.names)                                            0.261    12.529
n2002.in[0] (.names)                                             1.014    13.543
n2002.out[0] (.names)                                            0.261    13.804
n2005.in[0] (.names)                                             1.014    14.818
n2005.out[0] (.names)                                            0.261    15.079
n2030.in[2] (.names)                                             1.014    16.093
n2030.out[0] (.names)                                            0.261    16.354
n2031.in[0] (.names)                                             1.014    17.367
n2031.out[0] (.names)                                            0.261    17.628
n2033.in[1] (.names)                                             1.014    18.642
n2033.out[0] (.names)                                            0.261    18.903
n2034.in[0] (.names)                                             1.014    19.917
n2034.out[0] (.names)                                            0.261    20.178
n2035.in[1] (.names)                                             1.014    21.192
n2035.out[0] (.names)                                            0.261    21.453
n2036.in[0] (.names)                                             1.014    22.467
n2036.out[0] (.names)                                            0.261    22.728
n2037.in[0] (.names)                                             1.014    23.742
n2037.out[0] (.names)                                            0.261    24.003
n2038.in[3] (.names)                                             1.014    25.016
n2038.out[0] (.names)                                            0.261    25.277
n2039.in[0] (.names)                                             1.014    26.291
n2039.out[0] (.names)                                            0.261    26.552
n2072.in[1] (.names)                                             1.014    27.566
n2072.out[0] (.names)                                            0.261    27.827
n2076.in[2] (.names)                                             1.014    28.841
n2076.out[0] (.names)                                            0.261    29.102
n2079.in[0] (.names)                                             1.014    30.116
n2079.out[0] (.names)                                            0.261    30.377
n2073.in[1] (.names)                                             1.014    31.390
n2073.out[0] (.names)                                            0.261    31.651
n2019.in[1] (.names)                                             1.014    32.665
n2019.out[0] (.names)                                            0.261    32.926
n2049.in[0] (.names)                                             1.014    33.940
n2049.out[0] (.names)                                            0.261    34.201
n2050.in[1] (.names)                                             1.014    35.215
n2050.out[0] (.names)                                            0.261    35.476
n2051.in[0] (.names)                                             1.014    36.490
n2051.out[0] (.names)                                            0.261    36.751
n2056.in[0] (.names)                                             1.014    37.765
n2056.out[0] (.names)                                            0.261    38.026
n2058.in[1] (.names)                                             1.014    39.039
n2058.out[0] (.names)                                            0.261    39.300
n2059.in[0] (.names)                                             1.014    40.314
n2059.out[0] (.names)                                            0.261    40.575
n2062.in[0] (.names)                                             1.014    41.589
n2062.out[0] (.names)                                            0.261    41.850
n2063.in[0] (.names)                                             1.014    42.864
n2063.out[0] (.names)                                            0.261    43.125
n2064.in[0] (.names)                                             1.014    44.139
n2064.out[0] (.names)                                            0.261    44.400
n2065.in[0] (.names)                                             1.014    45.413
n2065.out[0] (.names)                                            0.261    45.674
n2066.in[0] (.names)                                             1.014    46.688
n2066.out[0] (.names)                                            0.261    46.949
n2067.in[1] (.names)                                             1.014    47.963
n2067.out[0] (.names)                                            0.261    48.224
n1310.in[0] (.names)                                             1.014    49.238
n1310.out[0] (.names)                                            0.261    49.499
n1282.in[0] (.names)                                             1.014    50.513
n1282.out[0] (.names)                                            0.261    50.774
n1283.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1283.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 79
Startpoint: n2151.Q[0] (.latch clocked by pclk)
Endpoint  : n1298.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2151.clk[0] (.latch)                                            1.014     1.014
n2151.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2152.in[0] (.names)                                             1.014     2.070
n2152.out[0] (.names)                                            0.261     2.331
n2091.in[0] (.names)                                             1.014     3.344
n2091.out[0] (.names)                                            0.261     3.605
n2092.in[0] (.names)                                             1.014     4.619
n2092.out[0] (.names)                                            0.261     4.880
n2094.in[0] (.names)                                             1.014     5.894
n2094.out[0] (.names)                                            0.261     6.155
n2095.in[0] (.names)                                             1.014     7.169
n2095.out[0] (.names)                                            0.261     7.430
n2097.in[1] (.names)                                             1.014     8.444
n2097.out[0] (.names)                                            0.261     8.705
n2098.in[0] (.names)                                             1.014     9.719
n2098.out[0] (.names)                                            0.261     9.980
n2102.in[0] (.names)                                             1.014    10.993
n2102.out[0] (.names)                                            0.261    11.254
n2104.in[0] (.names)                                             1.014    12.268
n2104.out[0] (.names)                                            0.261    12.529
n2002.in[0] (.names)                                             1.014    13.543
n2002.out[0] (.names)                                            0.261    13.804
n2005.in[0] (.names)                                             1.014    14.818
n2005.out[0] (.names)                                            0.261    15.079
n2030.in[2] (.names)                                             1.014    16.093
n2030.out[0] (.names)                                            0.261    16.354
n2031.in[0] (.names)                                             1.014    17.367
n2031.out[0] (.names)                                            0.261    17.628
n2033.in[1] (.names)                                             1.014    18.642
n2033.out[0] (.names)                                            0.261    18.903
n2034.in[0] (.names)                                             1.014    19.917
n2034.out[0] (.names)                                            0.261    20.178
n2035.in[1] (.names)                                             1.014    21.192
n2035.out[0] (.names)                                            0.261    21.453
n2036.in[0] (.names)                                             1.014    22.467
n2036.out[0] (.names)                                            0.261    22.728
n2037.in[0] (.names)                                             1.014    23.742
n2037.out[0] (.names)                                            0.261    24.003
n2038.in[3] (.names)                                             1.014    25.016
n2038.out[0] (.names)                                            0.261    25.277
n2039.in[0] (.names)                                             1.014    26.291
n2039.out[0] (.names)                                            0.261    26.552
n2072.in[1] (.names)                                             1.014    27.566
n2072.out[0] (.names)                                            0.261    27.827
n2076.in[2] (.names)                                             1.014    28.841
n2076.out[0] (.names)                                            0.261    29.102
n2079.in[0] (.names)                                             1.014    30.116
n2079.out[0] (.names)                                            0.261    30.377
n2073.in[1] (.names)                                             1.014    31.390
n2073.out[0] (.names)                                            0.261    31.651
n2019.in[1] (.names)                                             1.014    32.665
n2019.out[0] (.names)                                            0.261    32.926
n2020.in[1] (.names)                                             1.014    33.940
n2020.out[0] (.names)                                            0.261    34.201
n2013.in[0] (.names)                                             1.014    35.215
n2013.out[0] (.names)                                            0.261    35.476
n2015.in[0] (.names)                                             1.014    36.490
n2015.out[0] (.names)                                            0.261    36.751
n2021.in[0] (.names)                                             1.014    37.765
n2021.out[0] (.names)                                            0.261    38.026
n2016.in[0] (.names)                                             1.014    39.039
n2016.out[0] (.names)                                            0.261    39.300
n2018.in[0] (.names)                                             1.014    40.314
n2018.out[0] (.names)                                            0.261    40.575
n1998.in[0] (.names)                                             1.014    41.589
n1998.out[0] (.names)                                            0.261    41.850
n2012.in[0] (.names)                                             1.014    42.864
n2012.out[0] (.names)                                            0.261    43.125
n2023.in[2] (.names)                                             1.014    44.139
n2023.out[0] (.names)                                            0.261    44.400
n2024.in[0] (.names)                                             1.014    45.413
n2024.out[0] (.names)                                            0.261    45.674
n2025.in[0] (.names)                                             1.014    46.688
n2025.out[0] (.names)                                            0.261    46.949
n2027.in[2] (.names)                                             1.014    47.963
n2027.out[0] (.names)                                            0.261    48.224
n718.in[2] (.names)                                              1.014    49.238
n718.out[0] (.names)                                             0.261    49.499
n1297.in[1] (.names)                                             1.014    50.513
n1297.out[0] (.names)                                            0.261    50.774
n1298.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1298.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 80
Startpoint: n4673.Q[0] (.latch clocked by pclk)
Endpoint  : n1585.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4673.clk[0] (.latch)                                            1.014     1.014
n4673.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4674.in[0] (.names)                                             1.014     2.070
n4674.out[0] (.names)                                            0.261     2.331
n4676.in[0] (.names)                                             1.014     3.344
n4676.out[0] (.names)                                            0.261     3.605
n4677.in[0] (.names)                                             1.014     4.619
n4677.out[0] (.names)                                            0.261     4.880
n4583.in[0] (.names)                                             1.014     5.894
n4583.out[0] (.names)                                            0.261     6.155
n4449.in[3] (.names)                                             1.014     7.169
n4449.out[0] (.names)                                            0.261     7.430
n4636.in[2] (.names)                                             1.014     8.444
n4636.out[0] (.names)                                            0.261     8.705
n4679.in[0] (.names)                                             1.014     9.719
n4679.out[0] (.names)                                            0.261     9.980
n4740.in[0] (.names)                                             1.014    10.993
n4740.out[0] (.names)                                            0.261    11.254
n4660.in[0] (.names)                                             1.014    12.268
n4660.out[0] (.names)                                            0.261    12.529
n4474.in[2] (.names)                                             1.014    13.543
n4474.out[0] (.names)                                            0.261    13.804
n4663.in[0] (.names)                                             1.014    14.818
n4663.out[0] (.names)                                            0.261    15.079
n4745.in[1] (.names)                                             1.014    16.093
n4745.out[0] (.names)                                            0.261    16.354
n4733.in[0] (.names)                                             1.014    17.367
n4733.out[0] (.names)                                            0.261    17.628
n4747.in[0] (.names)                                             1.014    18.642
n4747.out[0] (.names)                                            0.261    18.903
n4599.in[0] (.names)                                             1.014    19.917
n4599.out[0] (.names)                                            0.261    20.178
n4717.in[0] (.names)                                             1.014    21.192
n4717.out[0] (.names)                                            0.261    21.453
n4718.in[0] (.names)                                             1.014    22.467
n4718.out[0] (.names)                                            0.261    22.728
n4719.in[0] (.names)                                             1.014    23.742
n4719.out[0] (.names)                                            0.261    24.003
n4710.in[0] (.names)                                             1.014    25.016
n4710.out[0] (.names)                                            0.261    25.277
n629.in[0] (.names)                                              1.014    26.291
n629.out[0] (.names)                                             0.261    26.552
n4853.in[1] (.names)                                             1.014    27.566
n4853.out[0] (.names)                                            0.261    27.827
n4855.in[1] (.names)                                             1.014    28.841
n4855.out[0] (.names)                                            0.261    29.102
n4856.in[0] (.names)                                             1.014    30.116
n4856.out[0] (.names)                                            0.261    30.377
n3633.in[0] (.names)                                             1.014    31.390
n3633.out[0] (.names)                                            0.261    31.651
n4857.in[0] (.names)                                             1.014    32.665
n4857.out[0] (.names)                                            0.261    32.926
n4865.in[1] (.names)                                             1.014    33.940
n4865.out[0] (.names)                                            0.261    34.201
n4866.in[0] (.names)                                             1.014    35.215
n4866.out[0] (.names)                                            0.261    35.476
n4867.in[0] (.names)                                             1.014    36.490
n4867.out[0] (.names)                                            0.261    36.751
n4868.in[0] (.names)                                             1.014    37.765
n4868.out[0] (.names)                                            0.261    38.026
n4869.in[0] (.names)                                             1.014    39.039
n4869.out[0] (.names)                                            0.261    39.300
n4870.in[1] (.names)                                             1.014    40.314
n4870.out[0] (.names)                                            0.261    40.575
n4884.in[1] (.names)                                             1.014    41.589
n4884.out[0] (.names)                                            0.261    41.850
n3653.in[0] (.names)                                             1.014    42.864
n3653.out[0] (.names)                                            0.261    43.125
n4902.in[2] (.names)                                             1.014    44.139
n4902.out[0] (.names)                                            0.261    44.400
n4905.in[0] (.names)                                             1.014    45.413
n4905.out[0] (.names)                                            0.261    45.674
n4906.in[1] (.names)                                             1.014    46.688
n4906.out[0] (.names)                                            0.261    46.949
n3032.in[2] (.names)                                             1.014    47.963
n3032.out[0] (.names)                                            0.261    48.224
n3627.in[0] (.names)                                             1.014    49.238
n3627.out[0] (.names)                                            0.261    49.499
n3674.in[0] (.names)                                             1.014    50.513
n3674.out[0] (.names)                                            0.261    50.774
n1585.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1585.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 81
Startpoint: n2316.Q[0] (.latch clocked by pclk)
Endpoint  : n1477.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2316.clk[0] (.latch)                                            1.014     1.014
n2316.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2317.in[0] (.names)                                             1.014     2.070
n2317.out[0] (.names)                                            0.261     2.331
n1991.in[0] (.names)                                             1.014     3.344
n1991.out[0] (.names)                                            0.261     3.605
n2278.in[0] (.names)                                             1.014     4.619
n2278.out[0] (.names)                                            0.261     4.880
n2286.in[0] (.names)                                             1.014     5.894
n2286.out[0] (.names)                                            0.261     6.155
n2288.in[1] (.names)                                             1.014     7.169
n2288.out[0] (.names)                                            0.261     7.430
n2287.in[0] (.names)                                             1.014     8.444
n2287.out[0] (.names)                                            0.261     8.705
n2293.in[0] (.names)                                             1.014     9.719
n2293.out[0] (.names)                                            0.261     9.980
n2294.in[0] (.names)                                             1.014    10.993
n2294.out[0] (.names)                                            0.261    11.254
n2297.in[0] (.names)                                             1.014    12.268
n2297.out[0] (.names)                                            0.261    12.529
n2299.in[0] (.names)                                             1.014    13.543
n2299.out[0] (.names)                                            0.261    13.804
n2300.in[0] (.names)                                             1.014    14.818
n2300.out[0] (.names)                                            0.261    15.079
n2302.in[0] (.names)                                             1.014    16.093
n2302.out[0] (.names)                                            0.261    16.354
n1900.in[0] (.names)                                             1.014    17.367
n1900.out[0] (.names)                                            0.261    17.628
n2303.in[0] (.names)                                             1.014    18.642
n2303.out[0] (.names)                                            0.261    18.903
n2306.in[2] (.names)                                             1.014    19.917
n2306.out[0] (.names)                                            0.261    20.178
n1974.in[2] (.names)                                             1.014    21.192
n1974.out[0] (.names)                                            0.261    21.453
n2307.in[0] (.names)                                             1.014    22.467
n2307.out[0] (.names)                                            0.261    22.728
n2308.in[0] (.names)                                             1.014    23.742
n2308.out[0] (.names)                                            0.261    24.003
n2276.in[1] (.names)                                             1.014    25.016
n2276.out[0] (.names)                                            0.261    25.277
n2312.in[1] (.names)                                             1.014    26.291
n2312.out[0] (.names)                                            0.261    26.552
n2313.in[0] (.names)                                             1.014    27.566
n2313.out[0] (.names)                                            0.261    27.827
n2314.in[0] (.names)                                             1.014    28.841
n2314.out[0] (.names)                                            0.261    29.102
n1812.in[0] (.names)                                             1.014    30.116
n1812.out[0] (.names)                                            0.261    30.377
n1862.in[3] (.names)                                             1.014    31.390
n1862.out[0] (.names)                                            0.261    31.651
n1814.in[3] (.names)                                             1.014    32.665
n1814.out[0] (.names)                                            0.261    32.926
n2140.in[1] (.names)                                             1.014    33.940
n2140.out[0] (.names)                                            0.261    34.201
n2142.in[1] (.names)                                             1.014    35.215
n2142.out[0] (.names)                                            0.261    35.476
n2143.in[1] (.names)                                             1.014    36.490
n2143.out[0] (.names)                                            0.261    36.751
n2125.in[0] (.names)                                             1.014    37.765
n2125.out[0] (.names)                                            0.261    38.026
n2144.in[0] (.names)                                             1.014    39.039
n2144.out[0] (.names)                                            0.261    39.300
n2145.in[1] (.names)                                             1.014    40.314
n2145.out[0] (.names)                                            0.261    40.575
n2126.in[3] (.names)                                             1.014    41.589
n2126.out[0] (.names)                                            0.261    41.850
n2148.in[1] (.names)                                             1.014    42.864
n2148.out[0] (.names)                                            0.261    43.125
n2149.in[0] (.names)                                             1.014    44.139
n2149.out[0] (.names)                                            0.261    44.400
n1468.in[1] (.names)                                             1.014    45.413
n1468.out[0] (.names)                                            0.261    45.674
n2127.in[1] (.names)                                             1.014    46.688
n2127.out[0] (.names)                                            0.261    46.949
n2129.in[1] (.names)                                             1.014    47.963
n2129.out[0] (.names)                                            0.261    48.224
n727.in[1] (.names)                                              1.014    49.238
n727.out[0] (.names)                                             0.261    49.499
n1476.in[0] (.names)                                             1.014    50.513
n1476.out[0] (.names)                                            0.261    50.774
n1477.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1477.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 82
Startpoint: n1285.Q[0] (.latch clocked by pclk)
Endpoint  : n1503.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1285.clk[0] (.latch)                                            1.014     1.014
n1285.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1750.in[0] (.names)                                             1.014     2.070
n1750.out[0] (.names)                                            0.261     2.331
n1758.in[0] (.names)                                             1.014     3.344
n1758.out[0] (.names)                                            0.261     3.605
n1751.in[1] (.names)                                             1.014     4.619
n1751.out[0] (.names)                                            0.261     4.880
n1752.in[0] (.names)                                             1.014     5.894
n1752.out[0] (.names)                                            0.261     6.155
n1760.in[3] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1753.in[0] (.names)                                             1.014     8.444
n1753.out[0] (.names)                                            0.261     8.705
n1754.in[0] (.names)                                             1.014     9.719
n1754.out[0] (.names)                                            0.261     9.980
n1802.in[2] (.names)                                             1.014    10.993
n1802.out[0] (.names)                                            0.261    11.254
n1776.in[0] (.names)                                             1.014    12.268
n1776.out[0] (.names)                                            0.261    12.529
n1777.in[1] (.names)                                             1.014    13.543
n1777.out[0] (.names)                                            0.261    13.804
n1778.in[1] (.names)                                             1.014    14.818
n1778.out[0] (.names)                                            0.261    15.079
n1779.in[0] (.names)                                             1.014    16.093
n1779.out[0] (.names)                                            0.261    16.354
n1781.in[0] (.names)                                             1.014    17.367
n1781.out[0] (.names)                                            0.261    17.628
n1782.in[0] (.names)                                             1.014    18.642
n1782.out[0] (.names)                                            0.261    18.903
n1783.in[2] (.names)                                             1.014    19.917
n1783.out[0] (.names)                                            0.261    20.178
n1787.in[1] (.names)                                             1.014    21.192
n1787.out[0] (.names)                                            0.261    21.453
n1788.in[0] (.names)                                             1.014    22.467
n1788.out[0] (.names)                                            0.261    22.728
n1790.in[1] (.names)                                             1.014    23.742
n1790.out[0] (.names)                                            0.261    24.003
n1791.in[0] (.names)                                             1.014    25.016
n1791.out[0] (.names)                                            0.261    25.277
n1264.in[1] (.names)                                             1.014    26.291
n1264.out[0] (.names)                                            0.261    26.552
n1949.in[0] (.names)                                             1.014    27.566
n1949.out[0] (.names)                                            0.261    27.827
n1950.in[0] (.names)                                             1.014    28.841
n1950.out[0] (.names)                                            0.261    29.102
n1951.in[1] (.names)                                             1.014    30.116
n1951.out[0] (.names)                                            0.261    30.377
n1952.in[0] (.names)                                             1.014    31.390
n1952.out[0] (.names)                                            0.261    31.651
n1963.in[0] (.names)                                             1.014    32.665
n1963.out[0] (.names)                                            0.261    32.926
n1964.in[0] (.names)                                             1.014    33.940
n1964.out[0] (.names)                                            0.261    34.201
n1816.in[0] (.names)                                             1.014    35.215
n1816.out[0] (.names)                                            0.261    35.476
n1817.in[2] (.names)                                             1.014    36.490
n1817.out[0] (.names)                                            0.261    36.751
n1818.in[0] (.names)                                             1.014    37.765
n1818.out[0] (.names)                                            0.261    38.026
n1820.in[1] (.names)                                             1.014    39.039
n1820.out[0] (.names)                                            0.261    39.300
n1821.in[0] (.names)                                             1.014    40.314
n1821.out[0] (.names)                                            0.261    40.575
n1822.in[1] (.names)                                             1.014    41.589
n1822.out[0] (.names)                                            0.261    41.850
n1479.in[1] (.names)                                             1.014    42.864
n1479.out[0] (.names)                                            0.261    43.125
n1257.in[0] (.names)                                             1.014    44.139
n1257.out[0] (.names)                                            0.261    44.400
n1827.in[0] (.names)                                             1.014    45.413
n1827.out[0] (.names)                                            0.261    45.674
n1828.in[1] (.names)                                             1.014    46.688
n1828.out[0] (.names)                                            0.261    46.949
n1831.in[2] (.names)                                             1.014    47.963
n1831.out[0] (.names)                                            0.261    48.224
n1833.in[0] (.names)                                             1.014    49.238
n1833.out[0] (.names)                                            0.261    49.499
n1502.in[0] (.names)                                             1.014    50.513
n1502.out[0] (.names)                                            0.261    50.774
n1503.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1503.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 83
Startpoint: n1285.Q[0] (.latch clocked by pclk)
Endpoint  : n1834.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1285.clk[0] (.latch)                                            1.014     1.014
n1285.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1750.in[0] (.names)                                             1.014     2.070
n1750.out[0] (.names)                                            0.261     2.331
n1758.in[0] (.names)                                             1.014     3.344
n1758.out[0] (.names)                                            0.261     3.605
n1751.in[1] (.names)                                             1.014     4.619
n1751.out[0] (.names)                                            0.261     4.880
n1752.in[0] (.names)                                             1.014     5.894
n1752.out[0] (.names)                                            0.261     6.155
n1760.in[3] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1753.in[0] (.names)                                             1.014     8.444
n1753.out[0] (.names)                                            0.261     8.705
n1754.in[0] (.names)                                             1.014     9.719
n1754.out[0] (.names)                                            0.261     9.980
n1802.in[2] (.names)                                             1.014    10.993
n1802.out[0] (.names)                                            0.261    11.254
n1776.in[0] (.names)                                             1.014    12.268
n1776.out[0] (.names)                                            0.261    12.529
n1777.in[1] (.names)                                             1.014    13.543
n1777.out[0] (.names)                                            0.261    13.804
n1778.in[1] (.names)                                             1.014    14.818
n1778.out[0] (.names)                                            0.261    15.079
n1779.in[0] (.names)                                             1.014    16.093
n1779.out[0] (.names)                                            0.261    16.354
n1781.in[0] (.names)                                             1.014    17.367
n1781.out[0] (.names)                                            0.261    17.628
n1782.in[0] (.names)                                             1.014    18.642
n1782.out[0] (.names)                                            0.261    18.903
n1783.in[2] (.names)                                             1.014    19.917
n1783.out[0] (.names)                                            0.261    20.178
n1787.in[1] (.names)                                             1.014    21.192
n1787.out[0] (.names)                                            0.261    21.453
n1788.in[0] (.names)                                             1.014    22.467
n1788.out[0] (.names)                                            0.261    22.728
n1790.in[1] (.names)                                             1.014    23.742
n1790.out[0] (.names)                                            0.261    24.003
n1791.in[0] (.names)                                             1.014    25.016
n1791.out[0] (.names)                                            0.261    25.277
n1264.in[1] (.names)                                             1.014    26.291
n1264.out[0] (.names)                                            0.261    26.552
n1949.in[0] (.names)                                             1.014    27.566
n1949.out[0] (.names)                                            0.261    27.827
n1950.in[0] (.names)                                             1.014    28.841
n1950.out[0] (.names)                                            0.261    29.102
n1951.in[1] (.names)                                             1.014    30.116
n1951.out[0] (.names)                                            0.261    30.377
n1952.in[0] (.names)                                             1.014    31.390
n1952.out[0] (.names)                                            0.261    31.651
n1963.in[0] (.names)                                             1.014    32.665
n1963.out[0] (.names)                                            0.261    32.926
n1964.in[0] (.names)                                             1.014    33.940
n1964.out[0] (.names)                                            0.261    34.201
n1816.in[0] (.names)                                             1.014    35.215
n1816.out[0] (.names)                                            0.261    35.476
n1817.in[2] (.names)                                             1.014    36.490
n1817.out[0] (.names)                                            0.261    36.751
n1818.in[0] (.names)                                             1.014    37.765
n1818.out[0] (.names)                                            0.261    38.026
n1820.in[1] (.names)                                             1.014    39.039
n1820.out[0] (.names)                                            0.261    39.300
n1821.in[0] (.names)                                             1.014    40.314
n1821.out[0] (.names)                                            0.261    40.575
n1822.in[1] (.names)                                             1.014    41.589
n1822.out[0] (.names)                                            0.261    41.850
n1479.in[1] (.names)                                             1.014    42.864
n1479.out[0] (.names)                                            0.261    43.125
n1257.in[0] (.names)                                             1.014    44.139
n1257.out[0] (.names)                                            0.261    44.400
n1827.in[0] (.names)                                             1.014    45.413
n1827.out[0] (.names)                                            0.261    45.674
n1828.in[1] (.names)                                             1.014    46.688
n1828.out[0] (.names)                                            0.261    46.949
n1831.in[2] (.names)                                             1.014    47.963
n1831.out[0] (.names)                                            0.261    48.224
n1833.in[0] (.names)                                             1.014    49.238
n1833.out[0] (.names)                                            0.261    49.499
n1502.in[0] (.names)                                             1.014    50.513
n1502.out[0] (.names)                                            0.261    50.774
n1834.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1834.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 84
Startpoint: n1743.Q[0] (.latch clocked by pclk)
Endpoint  : n669.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1743.clk[0] (.latch)                                            1.014     1.014
n1743.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3291.in[1] (.names)                                             1.014     2.070
n3291.out[0] (.names)                                            0.261     2.331
n3292.in[0] (.names)                                             1.014     3.344
n3292.out[0] (.names)                                            0.261     3.605
n3288.in[0] (.names)                                             1.014     4.619
n3288.out[0] (.names)                                            0.261     4.880
n3079.in[0] (.names)                                             1.014     5.894
n3079.out[0] (.names)                                            0.261     6.155
n3080.in[3] (.names)                                             1.014     7.169
n3080.out[0] (.names)                                            0.261     7.430
n3083.in[1] (.names)                                             1.014     8.444
n3083.out[0] (.names)                                            0.261     8.705
n3085.in[0] (.names)                                             1.014     9.719
n3085.out[0] (.names)                                            0.261     9.980
n3117.in[0] (.names)                                             1.014    10.993
n3117.out[0] (.names)                                            0.261    11.254
n3436.in[1] (.names)                                             1.014    12.268
n3436.out[0] (.names)                                            0.261    12.529
n3438.in[0] (.names)                                             1.014    13.543
n3438.out[0] (.names)                                            0.261    13.804
n3428.in[0] (.names)                                             1.014    14.818
n3428.out[0] (.names)                                            0.261    15.079
n3429.in[0] (.names)                                             1.014    16.093
n3429.out[0] (.names)                                            0.261    16.354
n3432.in[1] (.names)                                             1.014    17.367
n3432.out[0] (.names)                                            0.261    17.628
n3222.in[0] (.names)                                             1.014    18.642
n3222.out[0] (.names)                                            0.261    18.903
n3403.in[1] (.names)                                             1.014    19.917
n3403.out[0] (.names)                                            0.261    20.178
n3411.in[0] (.names)                                             1.014    21.192
n3411.out[0] (.names)                                            0.261    21.453
n3412.in[1] (.names)                                             1.014    22.467
n3412.out[0] (.names)                                            0.261    22.728
n3373.in[0] (.names)                                             1.014    23.742
n3373.out[0] (.names)                                            0.261    24.003
n3374.in[1] (.names)                                             1.014    25.016
n3374.out[0] (.names)                                            0.261    25.277
n3375.in[2] (.names)                                             1.014    26.291
n3375.out[0] (.names)                                            0.261    26.552
n3376.in[0] (.names)                                             1.014    27.566
n3376.out[0] (.names)                                            0.261    27.827
n682.in[0] (.names)                                              1.014    28.841
n682.out[0] (.names)                                             0.261    29.102
n3204.in[1] (.names)                                             1.014    30.116
n3204.out[0] (.names)                                            0.261    30.377
n3160.in[2] (.names)                                             1.014    31.390
n3160.out[0] (.names)                                            0.261    31.651
n3382.in[2] (.names)                                             1.014    32.665
n3382.out[0] (.names)                                            0.261    32.926
n3384.in[0] (.names)                                             1.014    33.940
n3384.out[0] (.names)                                            0.261    34.201
n3385.in[0] (.names)                                             1.014    35.215
n3385.out[0] (.names)                                            0.261    35.476
n3390.in[0] (.names)                                             1.014    36.490
n3390.out[0] (.names)                                            0.261    36.751
n3392.in[0] (.names)                                             1.014    37.765
n3392.out[0] (.names)                                            0.261    38.026
n589.in[0] (.names)                                              1.014    39.039
n589.out[0] (.names)                                             0.261    39.300
n3406.in[0] (.names)                                             1.014    40.314
n3406.out[0] (.names)                                            0.261    40.575
n3407.in[0] (.names)                                             1.014    41.589
n3407.out[0] (.names)                                            0.261    41.850
n3409.in[1] (.names)                                             1.014    42.864
n3409.out[0] (.names)                                            0.261    43.125
n3420.in[0] (.names)                                             1.014    44.139
n3420.out[0] (.names)                                            0.261    44.400
n3418.in[2] (.names)                                             1.014    45.413
n3418.out[0] (.names)                                            0.261    45.674
n3419.in[0] (.names)                                             1.014    46.688
n3419.out[0] (.names)                                            0.261    46.949
n3425.in[2] (.names)                                             1.014    47.963
n3425.out[0] (.names)                                            0.261    48.224
n649.in[1] (.names)                                              1.014    49.238
n649.out[0] (.names)                                             0.261    49.499
n668.in[0] (.names)                                              1.014    50.513
n668.out[0] (.names)                                             0.261    50.774
n669.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n669.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 85
Startpoint: n1743.Q[0] (.latch clocked by pclk)
Endpoint  : n1670.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1743.clk[0] (.latch)                                            1.014     1.014
n1743.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3291.in[1] (.names)                                             1.014     2.070
n3291.out[0] (.names)                                            0.261     2.331
n3292.in[0] (.names)                                             1.014     3.344
n3292.out[0] (.names)                                            0.261     3.605
n3288.in[0] (.names)                                             1.014     4.619
n3288.out[0] (.names)                                            0.261     4.880
n3079.in[0] (.names)                                             1.014     5.894
n3079.out[0] (.names)                                            0.261     6.155
n3080.in[3] (.names)                                             1.014     7.169
n3080.out[0] (.names)                                            0.261     7.430
n3083.in[1] (.names)                                             1.014     8.444
n3083.out[0] (.names)                                            0.261     8.705
n3085.in[0] (.names)                                             1.014     9.719
n3085.out[0] (.names)                                            0.261     9.980
n3117.in[0] (.names)                                             1.014    10.993
n3117.out[0] (.names)                                            0.261    11.254
n3436.in[1] (.names)                                             1.014    12.268
n3436.out[0] (.names)                                            0.261    12.529
n3438.in[0] (.names)                                             1.014    13.543
n3438.out[0] (.names)                                            0.261    13.804
n3428.in[0] (.names)                                             1.014    14.818
n3428.out[0] (.names)                                            0.261    15.079
n3429.in[0] (.names)                                             1.014    16.093
n3429.out[0] (.names)                                            0.261    16.354
n3432.in[1] (.names)                                             1.014    17.367
n3432.out[0] (.names)                                            0.261    17.628
n3222.in[0] (.names)                                             1.014    18.642
n3222.out[0] (.names)                                            0.261    18.903
n3403.in[1] (.names)                                             1.014    19.917
n3403.out[0] (.names)                                            0.261    20.178
n3411.in[0] (.names)                                             1.014    21.192
n3411.out[0] (.names)                                            0.261    21.453
n3412.in[1] (.names)                                             1.014    22.467
n3412.out[0] (.names)                                            0.261    22.728
n3373.in[0] (.names)                                             1.014    23.742
n3373.out[0] (.names)                                            0.261    24.003
n3374.in[1] (.names)                                             1.014    25.016
n3374.out[0] (.names)                                            0.261    25.277
n3375.in[2] (.names)                                             1.014    26.291
n3375.out[0] (.names)                                            0.261    26.552
n3376.in[0] (.names)                                             1.014    27.566
n3376.out[0] (.names)                                            0.261    27.827
n682.in[0] (.names)                                              1.014    28.841
n682.out[0] (.names)                                             0.261    29.102
n3204.in[1] (.names)                                             1.014    30.116
n3204.out[0] (.names)                                            0.261    30.377
n3160.in[2] (.names)                                             1.014    31.390
n3160.out[0] (.names)                                            0.261    31.651
n3382.in[2] (.names)                                             1.014    32.665
n3382.out[0] (.names)                                            0.261    32.926
n3384.in[0] (.names)                                             1.014    33.940
n3384.out[0] (.names)                                            0.261    34.201
n3385.in[0] (.names)                                             1.014    35.215
n3385.out[0] (.names)                                            0.261    35.476
n3390.in[0] (.names)                                             1.014    36.490
n3390.out[0] (.names)                                            0.261    36.751
n3392.in[0] (.names)                                             1.014    37.765
n3392.out[0] (.names)                                            0.261    38.026
n589.in[0] (.names)                                              1.014    39.039
n589.out[0] (.names)                                             0.261    39.300
n3406.in[0] (.names)                                             1.014    40.314
n3406.out[0] (.names)                                            0.261    40.575
n3407.in[0] (.names)                                             1.014    41.589
n3407.out[0] (.names)                                            0.261    41.850
n3409.in[1] (.names)                                             1.014    42.864
n3409.out[0] (.names)                                            0.261    43.125
n3420.in[0] (.names)                                             1.014    44.139
n3420.out[0] (.names)                                            0.261    44.400
n3418.in[2] (.names)                                             1.014    45.413
n3418.out[0] (.names)                                            0.261    45.674
n3422.in[0] (.names)                                             1.014    46.688
n3422.out[0] (.names)                                            0.261    46.949
n3423.in[0] (.names)                                             1.014    47.963
n3423.out[0] (.names)                                            0.261    48.224
n693.in[1] (.names)                                              1.014    49.238
n693.out[0] (.names)                                             0.261    49.499
n3036.in[0] (.names)                                             1.014    50.513
n3036.out[0] (.names)                                            0.261    50.774
n1670.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1670.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 86
Startpoint: n1743.Q[0] (.latch clocked by pclk)
Endpoint  : n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1743.clk[0] (.latch)                                            1.014     1.014
n1743.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3291.in[1] (.names)                                             1.014     2.070
n3291.out[0] (.names)                                            0.261     2.331
n3292.in[0] (.names)                                             1.014     3.344
n3292.out[0] (.names)                                            0.261     3.605
n3288.in[0] (.names)                                             1.014     4.619
n3288.out[0] (.names)                                            0.261     4.880
n3079.in[0] (.names)                                             1.014     5.894
n3079.out[0] (.names)                                            0.261     6.155
n3080.in[3] (.names)                                             1.014     7.169
n3080.out[0] (.names)                                            0.261     7.430
n3083.in[1] (.names)                                             1.014     8.444
n3083.out[0] (.names)                                            0.261     8.705
n3085.in[0] (.names)                                             1.014     9.719
n3085.out[0] (.names)                                            0.261     9.980
n3117.in[0] (.names)                                             1.014    10.993
n3117.out[0] (.names)                                            0.261    11.254
n3436.in[1] (.names)                                             1.014    12.268
n3436.out[0] (.names)                                            0.261    12.529
n3438.in[0] (.names)                                             1.014    13.543
n3438.out[0] (.names)                                            0.261    13.804
n3428.in[0] (.names)                                             1.014    14.818
n3428.out[0] (.names)                                            0.261    15.079
n3429.in[0] (.names)                                             1.014    16.093
n3429.out[0] (.names)                                            0.261    16.354
n3432.in[1] (.names)                                             1.014    17.367
n3432.out[0] (.names)                                            0.261    17.628
n3222.in[0] (.names)                                             1.014    18.642
n3222.out[0] (.names)                                            0.261    18.903
n3403.in[1] (.names)                                             1.014    19.917
n3403.out[0] (.names)                                            0.261    20.178
n3411.in[0] (.names)                                             1.014    21.192
n3411.out[0] (.names)                                            0.261    21.453
n3412.in[1] (.names)                                             1.014    22.467
n3412.out[0] (.names)                                            0.261    22.728
n3373.in[0] (.names)                                             1.014    23.742
n3373.out[0] (.names)                                            0.261    24.003
n3374.in[1] (.names)                                             1.014    25.016
n3374.out[0] (.names)                                            0.261    25.277
n3375.in[2] (.names)                                             1.014    26.291
n3375.out[0] (.names)                                            0.261    26.552
n3376.in[0] (.names)                                             1.014    27.566
n3376.out[0] (.names)                                            0.261    27.827
n682.in[0] (.names)                                              1.014    28.841
n682.out[0] (.names)                                             0.261    29.102
n3204.in[1] (.names)                                             1.014    30.116
n3204.out[0] (.names)                                            0.261    30.377
n3160.in[2] (.names)                                             1.014    31.390
n3160.out[0] (.names)                                            0.261    31.651
n3205.in[0] (.names)                                             1.014    32.665
n3205.out[0] (.names)                                            0.261    32.926
n3207.in[0] (.names)                                             1.014    33.940
n3207.out[0] (.names)                                            0.261    34.201
n3208.in[1] (.names)                                             1.014    35.215
n3208.out[0] (.names)                                            0.261    35.476
n3209.in[0] (.names)                                             1.014    36.490
n3209.out[0] (.names)                                            0.261    36.751
n3123.in[1] (.names)                                             1.014    37.765
n3123.out[0] (.names)                                            0.261    38.026
n3121.in[0] (.names)                                             1.014    39.039
n3121.out[0] (.names)                                            0.261    39.300
n3128.in[0] (.names)                                             1.014    40.314
n3128.out[0] (.names)                                            0.261    40.575
n3130.in[0] (.names)                                             1.014    41.589
n3130.out[0] (.names)                                            0.261    41.850
n3131.in[0] (.names)                                             1.014    42.864
n3131.out[0] (.names)                                            0.261    43.125
n3132.in[0] (.names)                                             1.014    44.139
n3132.out[0] (.names)                                            0.261    44.400
n3136.in[0] (.names)                                             1.014    45.413
n3136.out[0] (.names)                                            0.261    45.674
n3504.in[1] (.names)                                             1.014    46.688
n3504.out[0] (.names)                                            0.261    46.949
n3506.in[1] (.names)                                             1.014    47.963
n3506.out[0] (.names)                                            0.261    48.224
n3513.in[0] (.names)                                             1.014    49.238
n3513.out[0] (.names)                                            0.261    49.499
n3562.in[3] (.names)                                             1.014    50.513
n3562.out[0] (.names)                                            0.261    50.774
n3557.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3557.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 87
Startpoint: n4338.Q[0] (.latch clocked by pclk)
Endpoint  : n3700.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4338.clk[0] (.latch)                                            1.014     1.014
n4338.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4339.in[0] (.names)                                             1.014     2.070
n4339.out[0] (.names)                                            0.261     2.331
n4340.in[0] (.names)                                             1.014     3.344
n4340.out[0] (.names)                                            0.261     3.605
n4345.in[0] (.names)                                             1.014     4.619
n4345.out[0] (.names)                                            0.261     4.880
n4341.in[1] (.names)                                             1.014     5.894
n4341.out[0] (.names)                                            0.261     6.155
n4254.in[1] (.names)                                             1.014     7.169
n4254.out[0] (.names)                                            0.261     7.430
n4348.in[0] (.names)                                             1.014     8.444
n4348.out[0] (.names)                                            0.261     8.705
n4357.in[3] (.names)                                             1.014     9.719
n4357.out[0] (.names)                                            0.261     9.980
n4358.in[1] (.names)                                             1.014    10.993
n4358.out[0] (.names)                                            0.261    11.254
n4359.in[0] (.names)                                             1.014    12.268
n4359.out[0] (.names)                                            0.261    12.529
n4360.in[2] (.names)                                             1.014    13.543
n4360.out[0] (.names)                                            0.261    13.804
n4361.in[1] (.names)                                             1.014    14.818
n4361.out[0] (.names)                                            0.261    15.079
n4362.in[0] (.names)                                             1.014    16.093
n4362.out[0] (.names)                                            0.261    16.354
n4363.in[0] (.names)                                             1.014    17.367
n4363.out[0] (.names)                                            0.261    17.628
n3969.in[0] (.names)                                             1.014    18.642
n3969.out[0] (.names)                                            0.261    18.903
n4364.in[0] (.names)                                             1.014    19.917
n4364.out[0] (.names)                                            0.261    20.178
n4140.in[0] (.names)                                             1.014    21.192
n4140.out[0] (.names)                                            0.261    21.453
n4141.in[0] (.names)                                             1.014    22.467
n4141.out[0] (.names)                                            0.261    22.728
n3727.in[0] (.names)                                             1.014    23.742
n3727.out[0] (.names)                                            0.261    24.003
n4048.in[0] (.names)                                             1.014    25.016
n4048.out[0] (.names)                                            0.261    25.277
n3995.in[0] (.names)                                             1.014    26.291
n3995.out[0] (.names)                                            0.261    26.552
n4049.in[0] (.names)                                             1.014    27.566
n4049.out[0] (.names)                                            0.261    27.827
n4042.in[1] (.names)                                             1.014    28.841
n4042.out[0] (.names)                                            0.261    29.102
n3999.in[0] (.names)                                             1.014    30.116
n3999.out[0] (.names)                                            0.261    30.377
n4000.in[0] (.names)                                             1.014    31.390
n4000.out[0] (.names)                                            0.261    31.651
n4001.in[1] (.names)                                             1.014    32.665
n4001.out[0] (.names)                                            0.261    32.926
n4004.in[1] (.names)                                             1.014    33.940
n4004.out[0] (.names)                                            0.261    34.201
n4036.in[2] (.names)                                             1.014    35.215
n4036.out[0] (.names)                                            0.261    35.476
n4037.in[0] (.names)                                             1.014    36.490
n4037.out[0] (.names)                                            0.261    36.751
n4038.in[0] (.names)                                             1.014    37.765
n4038.out[0] (.names)                                            0.261    38.026
n4024.in[1] (.names)                                             1.014    39.039
n4024.out[0] (.names)                                            0.261    39.300
n4025.in[1] (.names)                                             1.014    40.314
n4025.out[0] (.names)                                            0.261    40.575
n4026.in[0] (.names)                                             1.014    41.589
n4026.out[0] (.names)                                            0.261    41.850
n4029.in[0] (.names)                                             1.014    42.864
n4029.out[0] (.names)                                            0.261    43.125
n3993.in[2] (.names)                                             1.014    44.139
n3993.out[0] (.names)                                            0.261    44.400
n4031.in[0] (.names)                                             1.014    45.413
n4031.out[0] (.names)                                            0.261    45.674
n4040.in[3] (.names)                                             1.014    46.688
n4040.out[0] (.names)                                            0.261    46.949
n3672.in[1] (.names)                                             1.014    47.963
n3672.out[0] (.names)                                            0.261    48.224
n4027.in[0] (.names)                                             1.014    49.238
n4027.out[0] (.names)                                            0.261    49.499
n3699.in[1] (.names)                                             1.014    50.513
n3699.out[0] (.names)                                            0.261    50.774
n3700.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3700.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 88
Startpoint: n4338.Q[0] (.latch clocked by pclk)
Endpoint  : n4033.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4338.clk[0] (.latch)                                            1.014     1.014
n4338.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4339.in[0] (.names)                                             1.014     2.070
n4339.out[0] (.names)                                            0.261     2.331
n4340.in[0] (.names)                                             1.014     3.344
n4340.out[0] (.names)                                            0.261     3.605
n4345.in[0] (.names)                                             1.014     4.619
n4345.out[0] (.names)                                            0.261     4.880
n4341.in[1] (.names)                                             1.014     5.894
n4341.out[0] (.names)                                            0.261     6.155
n4254.in[1] (.names)                                             1.014     7.169
n4254.out[0] (.names)                                            0.261     7.430
n4348.in[0] (.names)                                             1.014     8.444
n4348.out[0] (.names)                                            0.261     8.705
n4357.in[3] (.names)                                             1.014     9.719
n4357.out[0] (.names)                                            0.261     9.980
n4358.in[1] (.names)                                             1.014    10.993
n4358.out[0] (.names)                                            0.261    11.254
n4359.in[0] (.names)                                             1.014    12.268
n4359.out[0] (.names)                                            0.261    12.529
n4360.in[2] (.names)                                             1.014    13.543
n4360.out[0] (.names)                                            0.261    13.804
n4361.in[1] (.names)                                             1.014    14.818
n4361.out[0] (.names)                                            0.261    15.079
n4362.in[0] (.names)                                             1.014    16.093
n4362.out[0] (.names)                                            0.261    16.354
n4363.in[0] (.names)                                             1.014    17.367
n4363.out[0] (.names)                                            0.261    17.628
n3969.in[0] (.names)                                             1.014    18.642
n3969.out[0] (.names)                                            0.261    18.903
n4364.in[0] (.names)                                             1.014    19.917
n4364.out[0] (.names)                                            0.261    20.178
n4140.in[0] (.names)                                             1.014    21.192
n4140.out[0] (.names)                                            0.261    21.453
n4141.in[0] (.names)                                             1.014    22.467
n4141.out[0] (.names)                                            0.261    22.728
n3727.in[0] (.names)                                             1.014    23.742
n3727.out[0] (.names)                                            0.261    24.003
n4048.in[0] (.names)                                             1.014    25.016
n4048.out[0] (.names)                                            0.261    25.277
n3995.in[0] (.names)                                             1.014    26.291
n3995.out[0] (.names)                                            0.261    26.552
n4049.in[0] (.names)                                             1.014    27.566
n4049.out[0] (.names)                                            0.261    27.827
n4042.in[1] (.names)                                             1.014    28.841
n4042.out[0] (.names)                                            0.261    29.102
n3999.in[0] (.names)                                             1.014    30.116
n3999.out[0] (.names)                                            0.261    30.377
n4000.in[0] (.names)                                             1.014    31.390
n4000.out[0] (.names)                                            0.261    31.651
n4001.in[1] (.names)                                             1.014    32.665
n4001.out[0] (.names)                                            0.261    32.926
n4004.in[1] (.names)                                             1.014    33.940
n4004.out[0] (.names)                                            0.261    34.201
n4036.in[2] (.names)                                             1.014    35.215
n4036.out[0] (.names)                                            0.261    35.476
n4037.in[0] (.names)                                             1.014    36.490
n4037.out[0] (.names)                                            0.261    36.751
n4038.in[0] (.names)                                             1.014    37.765
n4038.out[0] (.names)                                            0.261    38.026
n4024.in[1] (.names)                                             1.014    39.039
n4024.out[0] (.names)                                            0.261    39.300
n4025.in[1] (.names)                                             1.014    40.314
n4025.out[0] (.names)                                            0.261    40.575
n4026.in[0] (.names)                                             1.014    41.589
n4026.out[0] (.names)                                            0.261    41.850
n4029.in[0] (.names)                                             1.014    42.864
n4029.out[0] (.names)                                            0.261    43.125
n3993.in[2] (.names)                                             1.014    44.139
n3993.out[0] (.names)                                            0.261    44.400
n4031.in[0] (.names)                                             1.014    45.413
n4031.out[0] (.names)                                            0.261    45.674
n4040.in[3] (.names)                                             1.014    46.688
n4040.out[0] (.names)                                            0.261    46.949
n3672.in[1] (.names)                                             1.014    47.963
n3672.out[0] (.names)                                            0.261    48.224
n4027.in[0] (.names)                                             1.014    49.238
n4027.out[0] (.names)                                            0.261    49.499
n3699.in[1] (.names)                                             1.014    50.513
n3699.out[0] (.names)                                            0.261    50.774
n4033.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4033.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 89
Startpoint: n4338.Q[0] (.latch clocked by pclk)
Endpoint  : n4395.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4338.clk[0] (.latch)                                            1.014     1.014
n4338.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4339.in[0] (.names)                                             1.014     2.070
n4339.out[0] (.names)                                            0.261     2.331
n4340.in[0] (.names)                                             1.014     3.344
n4340.out[0] (.names)                                            0.261     3.605
n4345.in[0] (.names)                                             1.014     4.619
n4345.out[0] (.names)                                            0.261     4.880
n4341.in[1] (.names)                                             1.014     5.894
n4341.out[0] (.names)                                            0.261     6.155
n4254.in[1] (.names)                                             1.014     7.169
n4254.out[0] (.names)                                            0.261     7.430
n4348.in[0] (.names)                                             1.014     8.444
n4348.out[0] (.names)                                            0.261     8.705
n4357.in[3] (.names)                                             1.014     9.719
n4357.out[0] (.names)                                            0.261     9.980
n4358.in[1] (.names)                                             1.014    10.993
n4358.out[0] (.names)                                            0.261    11.254
n4359.in[0] (.names)                                             1.014    12.268
n4359.out[0] (.names)                                            0.261    12.529
n4360.in[2] (.names)                                             1.014    13.543
n4360.out[0] (.names)                                            0.261    13.804
n4361.in[1] (.names)                                             1.014    14.818
n4361.out[0] (.names)                                            0.261    15.079
n4362.in[0] (.names)                                             1.014    16.093
n4362.out[0] (.names)                                            0.261    16.354
n4363.in[0] (.names)                                             1.014    17.367
n4363.out[0] (.names)                                            0.261    17.628
n3969.in[0] (.names)                                             1.014    18.642
n3969.out[0] (.names)                                            0.261    18.903
n4364.in[0] (.names)                                             1.014    19.917
n4364.out[0] (.names)                                            0.261    20.178
n4140.in[0] (.names)                                             1.014    21.192
n4140.out[0] (.names)                                            0.261    21.453
n4141.in[0] (.names)                                             1.014    22.467
n4141.out[0] (.names)                                            0.261    22.728
n3727.in[0] (.names)                                             1.014    23.742
n3727.out[0] (.names)                                            0.261    24.003
n4048.in[0] (.names)                                             1.014    25.016
n4048.out[0] (.names)                                            0.261    25.277
n3995.in[0] (.names)                                             1.014    26.291
n3995.out[0] (.names)                                            0.261    26.552
n4049.in[0] (.names)                                             1.014    27.566
n4049.out[0] (.names)                                            0.261    27.827
n4042.in[1] (.names)                                             1.014    28.841
n4042.out[0] (.names)                                            0.261    29.102
n3999.in[0] (.names)                                             1.014    30.116
n3999.out[0] (.names)                                            0.261    30.377
n4000.in[0] (.names)                                             1.014    31.390
n4000.out[0] (.names)                                            0.261    31.651
n4001.in[1] (.names)                                             1.014    32.665
n4001.out[0] (.names)                                            0.261    32.926
n4004.in[1] (.names)                                             1.014    33.940
n4004.out[0] (.names)                                            0.261    34.201
n4036.in[2] (.names)                                             1.014    35.215
n4036.out[0] (.names)                                            0.261    35.476
n4037.in[0] (.names)                                             1.014    36.490
n4037.out[0] (.names)                                            0.261    36.751
n4038.in[0] (.names)                                             1.014    37.765
n4038.out[0] (.names)                                            0.261    38.026
n4067.in[1] (.names)                                             1.014    39.039
n4067.out[0] (.names)                                            0.261    39.300
n4068.in[1] (.names)                                             1.014    40.314
n4068.out[0] (.names)                                            0.261    40.575
n4069.in[0] (.names)                                             1.014    41.589
n4069.out[0] (.names)                                            0.261    41.850
n4070.in[0] (.names)                                             1.014    42.864
n4070.out[0] (.names)                                            0.261    43.125
n4072.in[1] (.names)                                             1.014    44.139
n4072.out[0] (.names)                                            0.261    44.400
n4073.in[1] (.names)                                             1.014    45.413
n4073.out[0] (.names)                                            0.261    45.674
n4074.in[0] (.names)                                             1.014    46.688
n4074.out[0] (.names)                                            0.261    46.949
n4075.in[0] (.names)                                             1.014    47.963
n4075.out[0] (.names)                                            0.261    48.224
n4077.in[3] (.names)                                             1.014    49.238
n4077.out[0] (.names)                                            0.261    49.499
n4078.in[0] (.names)                                             1.014    50.513
n4078.out[0] (.names)                                            0.261    50.774
n4395.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4395.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 90
Startpoint: n4673.Q[0] (.latch clocked by pclk)
Endpoint  : n4882.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4673.clk[0] (.latch)                                            1.014     1.014
n4673.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4674.in[0] (.names)                                             1.014     2.070
n4674.out[0] (.names)                                            0.261     2.331
n4676.in[0] (.names)                                             1.014     3.344
n4676.out[0] (.names)                                            0.261     3.605
n4677.in[0] (.names)                                             1.014     4.619
n4677.out[0] (.names)                                            0.261     4.880
n4583.in[0] (.names)                                             1.014     5.894
n4583.out[0] (.names)                                            0.261     6.155
n4449.in[3] (.names)                                             1.014     7.169
n4449.out[0] (.names)                                            0.261     7.430
n4636.in[2] (.names)                                             1.014     8.444
n4636.out[0] (.names)                                            0.261     8.705
n4637.in[0] (.names)                                             1.014     9.719
n4637.out[0] (.names)                                            0.261     9.980
n4638.in[0] (.names)                                             1.014    10.993
n4638.out[0] (.names)                                            0.261    11.254
n4639.in[0] (.names)                                             1.014    12.268
n4639.out[0] (.names)                                            0.261    12.529
n4624.in[0] (.names)                                             1.014    13.543
n4624.out[0] (.names)                                            0.261    13.804
n4625.in[0] (.names)                                             1.014    14.818
n4625.out[0] (.names)                                            0.261    15.079
n4631.in[1] (.names)                                             1.014    16.093
n4631.out[0] (.names)                                            0.261    16.354
n4627.in[1] (.names)                                             1.014    17.367
n4627.out[0] (.names)                                            0.261    17.628
n4628.in[1] (.names)                                             1.014    18.642
n4628.out[0] (.names)                                            0.261    18.903
n4623.in[0] (.names)                                             1.014    19.917
n4623.out[0] (.names)                                            0.261    20.178
n4837.in[0] (.names)                                             1.014    21.192
n4837.out[0] (.names)                                            0.261    21.453
n4839.in[1] (.names)                                             1.014    22.467
n4839.out[0] (.names)                                            0.261    22.728
n4840.in[0] (.names)                                             1.014    23.742
n4840.out[0] (.names)                                            0.261    24.003
n4841.in[0] (.names)                                             1.014    25.016
n4841.out[0] (.names)                                            0.261    25.277
n4843.in[1] (.names)                                             1.014    26.291
n4843.out[0] (.names)                                            0.261    26.552
n4824.in[0] (.names)                                             1.014    27.566
n4824.out[0] (.names)                                            0.261    27.827
n4751.in[0] (.names)                                             1.014    28.841
n4751.out[0] (.names)                                            0.261    29.102
n4752.in[2] (.names)                                             1.014    30.116
n4752.out[0] (.names)                                            0.261    30.377
n4754.in[1] (.names)                                             1.014    31.390
n4754.out[0] (.names)                                            0.261    31.651
n4760.in[1] (.names)                                             1.014    32.665
n4760.out[0] (.names)                                            0.261    32.926
n4761.in[1] (.names)                                             1.014    33.940
n4761.out[0] (.names)                                            0.261    34.201
n4763.in[2] (.names)                                             1.014    35.215
n4763.out[0] (.names)                                            0.261    35.476
n643.in[0] (.names)                                              1.014    36.490
n643.out[0] (.names)                                             0.261    36.751
n4764.in[0] (.names)                                             1.014    37.765
n4764.out[0] (.names)                                            0.261    38.026
n4765.in[1] (.names)                                             1.014    39.039
n4765.out[0] (.names)                                            0.261    39.300
n4766.in[1] (.names)                                             1.014    40.314
n4766.out[0] (.names)                                            0.261    40.575
n4767.in[0] (.names)                                             1.014    41.589
n4767.out[0] (.names)                                            0.261    41.850
n4844.in[2] (.names)                                             1.014    42.864
n4844.out[0] (.names)                                            0.261    43.125
n4845.in[2] (.names)                                             1.014    44.139
n4845.out[0] (.names)                                            0.261    44.400
n3049.in[0] (.names)                                             1.014    45.413
n3049.out[0] (.names)                                            0.261    45.674
n4846.in[0] (.names)                                             1.014    46.688
n4846.out[0] (.names)                                            0.261    46.949
n4818.in[0] (.names)                                             1.014    47.963
n4818.out[0] (.names)                                            0.261    48.224
n4881.in[2] (.names)                                             1.014    49.238
n4881.out[0] (.names)                                            0.261    49.499
n4883.in[1] (.names)                                             1.014    50.513
n4883.out[0] (.names)                                            0.261    50.774
n4882.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4882.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 91
Startpoint: n461.Q[0] (.latch clocked by pclk)
Endpoint  : n8707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n461.clk[0] (.latch)                                             1.014     1.014
n461.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n9403.in[2] (.names)                                             1.014     2.070
n9403.out[0] (.names)                                            0.261     2.331
n9404.in[1] (.names)                                             1.014     3.344
n9404.out[0] (.names)                                            0.261     3.605
n9405.in[0] (.names)                                             1.014     4.619
n9405.out[0] (.names)                                            0.261     4.880
n9406.in[0] (.names)                                             1.014     5.894
n9406.out[0] (.names)                                            0.261     6.155
n9401.in[0] (.names)                                             1.014     7.169
n9401.out[0] (.names)                                            0.261     7.430
n9407.in[0] (.names)                                             1.014     8.444
n9407.out[0] (.names)                                            0.261     8.705
n9419.in[2] (.names)                                             1.014     9.719
n9419.out[0] (.names)                                            0.261     9.980
n9428.in[1] (.names)                                             1.014    10.993
n9428.out[0] (.names)                                            0.261    11.254
n9225.in[1] (.names)                                             1.014    12.268
n9225.out[0] (.names)                                            0.261    12.529
n9415.in[1] (.names)                                             1.014    13.543
n9415.out[0] (.names)                                            0.261    13.804
n9416.in[0] (.names)                                             1.014    14.818
n9416.out[0] (.names)                                            0.261    15.079
n9417.in[0] (.names)                                             1.014    16.093
n9417.out[0] (.names)                                            0.261    16.354
n9418.in[0] (.names)                                             1.014    17.367
n9418.out[0] (.names)                                            0.261    17.628
n9382.in[0] (.names)                                             1.014    18.642
n9382.out[0] (.names)                                            0.261    18.903
n9427.in[2] (.names)                                             1.014    19.917
n9427.out[0] (.names)                                            0.261    20.178
n9433.in[0] (.names)                                             1.014    21.192
n9433.out[0] (.names)                                            0.261    21.453
n9434.in[1] (.names)                                             1.014    22.467
n9434.out[0] (.names)                                            0.261    22.728
n9435.in[0] (.names)                                             1.014    23.742
n9435.out[0] (.names)                                            0.261    24.003
n9387.in[0] (.names)                                             1.014    25.016
n9387.out[0] (.names)                                            0.261    25.277
n9437.in[2] (.names)                                             1.014    26.291
n9437.out[0] (.names)                                            0.261    26.552
n9117.in[1] (.names)                                             1.014    27.566
n9117.out[0] (.names)                                            0.261    27.827
n9118.in[0] (.names)                                             1.014    28.841
n9118.out[0] (.names)                                            0.261    29.102
n9119.in[0] (.names)                                             1.014    30.116
n9119.out[0] (.names)                                            0.261    30.377
n9109.in[1] (.names)                                             1.014    31.390
n9109.out[0] (.names)                                            0.261    31.651
n9110.in[1] (.names)                                             1.014    32.665
n9110.out[0] (.names)                                            0.261    32.926
n9022.in[1] (.names)                                             1.014    33.940
n9022.out[0] (.names)                                            0.261    34.201
n9069.in[2] (.names)                                             1.014    35.215
n9069.out[0] (.names)                                            0.261    35.476
n9071.in[2] (.names)                                             1.014    36.490
n9071.out[0] (.names)                                            0.261    36.751
n9072.in[1] (.names)                                             1.014    37.765
n9072.out[0] (.names)                                            0.261    38.026
n9075.in[1] (.names)                                             1.014    39.039
n9075.out[0] (.names)                                            0.261    39.300
n9132.in[0] (.names)                                             1.014    40.314
n9132.out[0] (.names)                                            0.261    40.575
n9123.in[0] (.names)                                             1.014    41.589
n9123.out[0] (.names)                                            0.261    41.850
n9124.in[1] (.names)                                             1.014    42.864
n9124.out[0] (.names)                                            0.261    43.125
n478.in[1] (.names)                                              1.014    44.139
n478.out[0] (.names)                                             0.261    44.400
n9125.in[1] (.names)                                             1.014    45.413
n9125.out[0] (.names)                                            0.261    45.674
n9139.in[1] (.names)                                             1.014    46.688
n9139.out[0] (.names)                                            0.261    46.949
n9140.in[2] (.names)                                             1.014    47.963
n9140.out[0] (.names)                                            0.261    48.224
n9105.in[1] (.names)                                             1.014    49.238
n9105.out[0] (.names)                                            0.261    49.499
n8706.in[0] (.names)                                             1.014    50.513
n8706.out[0] (.names)                                            0.261    50.774
n8707.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8707.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 92
Startpoint: n4394.Q[0] (.latch clocked by pclk)
Endpoint  : n3689.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4394.clk[0] (.latch)                                            1.014     1.014
n4394.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4224.in[0] (.names)                                             1.014     2.070
n4224.out[0] (.names)                                            0.261     2.331
n4053.in[1] (.names)                                             1.014     3.344
n4053.out[0] (.names)                                            0.261     3.605
n4202.in[0] (.names)                                             1.014     4.619
n4202.out[0] (.names)                                            0.261     4.880
n4225.in[0] (.names)                                             1.014     5.894
n4225.out[0] (.names)                                            0.261     6.155
n4226.in[1] (.names)                                             1.014     7.169
n4226.out[0] (.names)                                            0.261     7.430
n4227.in[1] (.names)                                             1.014     8.444
n4227.out[0] (.names)                                            0.261     8.705
n635.in[0] (.names)                                              1.014     9.719
n635.out[0] (.names)                                             0.261     9.980
n4221.in[1] (.names)                                             1.014    10.993
n4221.out[0] (.names)                                            0.261    11.254
n4222.in[0] (.names)                                             1.014    12.268
n4222.out[0] (.names)                                            0.261    12.529
n4218.in[0] (.names)                                             1.014    13.543
n4218.out[0] (.names)                                            0.261    13.804
n4206.in[0] (.names)                                             1.014    14.818
n4206.out[0] (.names)                                            0.261    15.079
n4207.in[2] (.names)                                             1.014    16.093
n4207.out[0] (.names)                                            0.261    16.354
n4212.in[1] (.names)                                             1.014    17.367
n4212.out[0] (.names)                                            0.261    17.628
n4213.in[0] (.names)                                             1.014    18.642
n4213.out[0] (.names)                                            0.261    18.903
n3771.in[0] (.names)                                             1.014    19.917
n3771.out[0] (.names)                                            0.261    20.178
n3773.in[0] (.names)                                             1.014    21.192
n3773.out[0] (.names)                                            0.261    21.453
n3776.in[1] (.names)                                             1.014    22.467
n3776.out[0] (.names)                                            0.261    22.728
n3724.in[2] (.names)                                             1.014    23.742
n3724.out[0] (.names)                                            0.261    24.003
n3725.in[0] (.names)                                             1.014    25.016
n3725.out[0] (.names)                                            0.261    25.277
n3728.in[1] (.names)                                             1.014    26.291
n3728.out[0] (.names)                                            0.261    26.552
n3738.in[0] (.names)                                             1.014    27.566
n3738.out[0] (.names)                                            0.261    27.827
n3742.in[0] (.names)                                             1.014    28.841
n3742.out[0] (.names)                                            0.261    29.102
n3729.in[0] (.names)                                             1.014    30.116
n3729.out[0] (.names)                                            0.261    30.377
n3730.in[0] (.names)                                             1.014    31.390
n3730.out[0] (.names)                                            0.261    31.651
n3732.in[2] (.names)                                             1.014    32.665
n3732.out[0] (.names)                                            0.261    32.926
n3736.in[0] (.names)                                             1.014    33.940
n3736.out[0] (.names)                                            0.261    34.201
n3743.in[1] (.names)                                             1.014    35.215
n3743.out[0] (.names)                                            0.261    35.476
n3745.in[2] (.names)                                             1.014    36.490
n3745.out[0] (.names)                                            0.261    36.751
n3763.in[1] (.names)                                             1.014    37.765
n3763.out[0] (.names)                                            0.261    38.026
n3765.in[0] (.names)                                             1.014    39.039
n3765.out[0] (.names)                                            0.261    39.300
n3023.in[0] (.names)                                             1.014    40.314
n3023.out[0] (.names)                                            0.261    40.575
n3766.in[0] (.names)                                             1.014    41.589
n3766.out[0] (.names)                                            0.261    41.850
n3697.in[0] (.names)                                             1.014    42.864
n3697.out[0] (.names)                                            0.261    43.125
n3753.in[0] (.names)                                             1.014    44.139
n3753.out[0] (.names)                                            0.261    44.400
n3754.in[1] (.names)                                             1.014    45.413
n3754.out[0] (.names)                                            0.261    45.674
n3755.in[0] (.names)                                             1.014    46.688
n3755.out[0] (.names)                                            0.261    46.949
n3746.in[1] (.names)                                             1.014    47.963
n3746.out[0] (.names)                                            0.261    48.224
n3747.in[1] (.names)                                             1.014    49.238
n3747.out[0] (.names)                                            0.261    49.499
n3688.in[1] (.names)                                             1.014    50.513
n3688.out[0] (.names)                                            0.261    50.774
n3689.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3689.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 93
Startpoint: n4394.Q[0] (.latch clocked by pclk)
Endpoint  : n4215.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4394.clk[0] (.latch)                                            1.014     1.014
n4394.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4224.in[0] (.names)                                             1.014     2.070
n4224.out[0] (.names)                                            0.261     2.331
n4053.in[1] (.names)                                             1.014     3.344
n4053.out[0] (.names)                                            0.261     3.605
n4202.in[0] (.names)                                             1.014     4.619
n4202.out[0] (.names)                                            0.261     4.880
n4225.in[0] (.names)                                             1.014     5.894
n4225.out[0] (.names)                                            0.261     6.155
n4226.in[1] (.names)                                             1.014     7.169
n4226.out[0] (.names)                                            0.261     7.430
n4227.in[1] (.names)                                             1.014     8.444
n4227.out[0] (.names)                                            0.261     8.705
n635.in[0] (.names)                                              1.014     9.719
n635.out[0] (.names)                                             0.261     9.980
n4221.in[1] (.names)                                             1.014    10.993
n4221.out[0] (.names)                                            0.261    11.254
n4222.in[0] (.names)                                             1.014    12.268
n4222.out[0] (.names)                                            0.261    12.529
n4218.in[0] (.names)                                             1.014    13.543
n4218.out[0] (.names)                                            0.261    13.804
n4206.in[0] (.names)                                             1.014    14.818
n4206.out[0] (.names)                                            0.261    15.079
n4207.in[2] (.names)                                             1.014    16.093
n4207.out[0] (.names)                                            0.261    16.354
n4212.in[1] (.names)                                             1.014    17.367
n4212.out[0] (.names)                                            0.261    17.628
n4213.in[0] (.names)                                             1.014    18.642
n4213.out[0] (.names)                                            0.261    18.903
n3771.in[0] (.names)                                             1.014    19.917
n3771.out[0] (.names)                                            0.261    20.178
n3773.in[0] (.names)                                             1.014    21.192
n3773.out[0] (.names)                                            0.261    21.453
n3776.in[1] (.names)                                             1.014    22.467
n3776.out[0] (.names)                                            0.261    22.728
n3724.in[2] (.names)                                             1.014    23.742
n3724.out[0] (.names)                                            0.261    24.003
n3725.in[0] (.names)                                             1.014    25.016
n3725.out[0] (.names)                                            0.261    25.277
n3728.in[1] (.names)                                             1.014    26.291
n3728.out[0] (.names)                                            0.261    26.552
n3738.in[0] (.names)                                             1.014    27.566
n3738.out[0] (.names)                                            0.261    27.827
n3742.in[0] (.names)                                             1.014    28.841
n3742.out[0] (.names)                                            0.261    29.102
n3729.in[0] (.names)                                             1.014    30.116
n3729.out[0] (.names)                                            0.261    30.377
n3730.in[0] (.names)                                             1.014    31.390
n3730.out[0] (.names)                                            0.261    31.651
n3732.in[2] (.names)                                             1.014    32.665
n3732.out[0] (.names)                                            0.261    32.926
n3736.in[0] (.names)                                             1.014    33.940
n3736.out[0] (.names)                                            0.261    34.201
n3743.in[1] (.names)                                             1.014    35.215
n3743.out[0] (.names)                                            0.261    35.476
n3745.in[2] (.names)                                             1.014    36.490
n3745.out[0] (.names)                                            0.261    36.751
n3763.in[1] (.names)                                             1.014    37.765
n3763.out[0] (.names)                                            0.261    38.026
n3765.in[0] (.names)                                             1.014    39.039
n3765.out[0] (.names)                                            0.261    39.300
n3023.in[0] (.names)                                             1.014    40.314
n3023.out[0] (.names)                                            0.261    40.575
n3766.in[0] (.names)                                             1.014    41.589
n3766.out[0] (.names)                                            0.261    41.850
n3697.in[0] (.names)                                             1.014    42.864
n3697.out[0] (.names)                                            0.261    43.125
n3753.in[0] (.names)                                             1.014    44.139
n3753.out[0] (.names)                                            0.261    44.400
n3754.in[1] (.names)                                             1.014    45.413
n3754.out[0] (.names)                                            0.261    45.674
n3755.in[0] (.names)                                             1.014    46.688
n3755.out[0] (.names)                                            0.261    46.949
n3746.in[1] (.names)                                             1.014    47.963
n3746.out[0] (.names)                                            0.261    48.224
n3676.in[0] (.names)                                             1.014    49.238
n3676.out[0] (.names)                                            0.261    49.499
n3760.in[0] (.names)                                             1.014    50.513
n3760.out[0] (.names)                                            0.261    50.774
n4215.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4215.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 94
Startpoint: n4394.Q[0] (.latch clocked by pclk)
Endpoint  : n461.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4394.clk[0] (.latch)                                            1.014     1.014
n4394.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4224.in[0] (.names)                                             1.014     2.070
n4224.out[0] (.names)                                            0.261     2.331
n4053.in[1] (.names)                                             1.014     3.344
n4053.out[0] (.names)                                            0.261     3.605
n4202.in[0] (.names)                                             1.014     4.619
n4202.out[0] (.names)                                            0.261     4.880
n4225.in[0] (.names)                                             1.014     5.894
n4225.out[0] (.names)                                            0.261     6.155
n4226.in[1] (.names)                                             1.014     7.169
n4226.out[0] (.names)                                            0.261     7.430
n4227.in[1] (.names)                                             1.014     8.444
n4227.out[0] (.names)                                            0.261     8.705
n635.in[0] (.names)                                              1.014     9.719
n635.out[0] (.names)                                             0.261     9.980
n4221.in[1] (.names)                                             1.014    10.993
n4221.out[0] (.names)                                            0.261    11.254
n4222.in[0] (.names)                                             1.014    12.268
n4222.out[0] (.names)                                            0.261    12.529
n4218.in[0] (.names)                                             1.014    13.543
n4218.out[0] (.names)                                            0.261    13.804
n4206.in[0] (.names)                                             1.014    14.818
n4206.out[0] (.names)                                            0.261    15.079
n4207.in[2] (.names)                                             1.014    16.093
n4207.out[0] (.names)                                            0.261    16.354
n4212.in[1] (.names)                                             1.014    17.367
n4212.out[0] (.names)                                            0.261    17.628
n4213.in[0] (.names)                                             1.014    18.642
n4213.out[0] (.names)                                            0.261    18.903
n3771.in[0] (.names)                                             1.014    19.917
n3771.out[0] (.names)                                            0.261    20.178
n3773.in[0] (.names)                                             1.014    21.192
n3773.out[0] (.names)                                            0.261    21.453
n3776.in[1] (.names)                                             1.014    22.467
n3776.out[0] (.names)                                            0.261    22.728
n3724.in[2] (.names)                                             1.014    23.742
n3724.out[0] (.names)                                            0.261    24.003
n3761.in[0] (.names)                                             1.014    25.016
n3761.out[0] (.names)                                            0.261    25.277
n3777.in[0] (.names)                                             1.014    26.291
n3777.out[0] (.names)                                            0.261    26.552
n3778.in[0] (.names)                                             1.014    27.566
n3778.out[0] (.names)                                            0.261    27.827
n3874.in[1] (.names)                                             1.014    28.841
n3874.out[0] (.names)                                            0.261    29.102
n3857.in[0] (.names)                                             1.014    30.116
n3857.out[0] (.names)                                            0.261    30.377
n3876.in[0] (.names)                                             1.014    31.390
n3876.out[0] (.names)                                            0.261    31.651
n3883.in[0] (.names)                                             1.014    32.665
n3883.out[0] (.names)                                            0.261    32.926
n3824.in[0] (.names)                                             1.014    33.940
n3824.out[0] (.names)                                            0.261    34.201
n3886.in[0] (.names)                                             1.014    35.215
n3886.out[0] (.names)                                            0.261    35.476
n3920.in[1] (.names)                                             1.014    36.490
n3920.out[0] (.names)                                            0.261    36.751
n3921.in[0] (.names)                                             1.014    37.765
n3921.out[0] (.names)                                            0.261    38.026
n3922.in[0] (.names)                                             1.014    39.039
n3922.out[0] (.names)                                            0.261    39.300
n3923.in[1] (.names)                                             1.014    40.314
n3923.out[0] (.names)                                            0.261    40.575
n3924.in[0] (.names)                                             1.014    41.589
n3924.out[0] (.names)                                            0.261    41.850
n3899.in[0] (.names)                                             1.014    42.864
n3899.out[0] (.names)                                            0.261    43.125
n3915.in[0] (.names)                                             1.014    44.139
n3915.out[0] (.names)                                            0.261    44.400
n3913.in[0] (.names)                                             1.014    45.413
n3913.out[0] (.names)                                            0.261    45.674
n3914.in[3] (.names)                                             1.014    46.688
n3914.out[0] (.names)                                            0.261    46.949
n3918.in[1] (.names)                                             1.014    47.963
n3918.out[0] (.names)                                            0.261    48.224
n3917.in[2] (.names)                                             1.014    49.238
n3917.out[0] (.names)                                            0.261    49.499
n3066.in[0] (.names)                                             1.014    50.513
n3066.out[0] (.names)                                            0.261    50.774
n461.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n461.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 95
Startpoint: n4394.Q[0] (.latch clocked by pclk)
Endpoint  : n4228.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4394.clk[0] (.latch)                                            1.014     1.014
n4394.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4224.in[0] (.names)                                             1.014     2.070
n4224.out[0] (.names)                                            0.261     2.331
n4053.in[1] (.names)                                             1.014     3.344
n4053.out[0] (.names)                                            0.261     3.605
n4202.in[0] (.names)                                             1.014     4.619
n4202.out[0] (.names)                                            0.261     4.880
n4225.in[0] (.names)                                             1.014     5.894
n4225.out[0] (.names)                                            0.261     6.155
n4226.in[1] (.names)                                             1.014     7.169
n4226.out[0] (.names)                                            0.261     7.430
n4227.in[1] (.names)                                             1.014     8.444
n4227.out[0] (.names)                                            0.261     8.705
n635.in[0] (.names)                                              1.014     9.719
n635.out[0] (.names)                                             0.261     9.980
n4221.in[1] (.names)                                             1.014    10.993
n4221.out[0] (.names)                                            0.261    11.254
n4222.in[0] (.names)                                             1.014    12.268
n4222.out[0] (.names)                                            0.261    12.529
n4218.in[0] (.names)                                             1.014    13.543
n4218.out[0] (.names)                                            0.261    13.804
n4206.in[0] (.names)                                             1.014    14.818
n4206.out[0] (.names)                                            0.261    15.079
n4207.in[2] (.names)                                             1.014    16.093
n4207.out[0] (.names)                                            0.261    16.354
n4212.in[1] (.names)                                             1.014    17.367
n4212.out[0] (.names)                                            0.261    17.628
n4213.in[0] (.names)                                             1.014    18.642
n4213.out[0] (.names)                                            0.261    18.903
n3771.in[0] (.names)                                             1.014    19.917
n3771.out[0] (.names)                                            0.261    20.178
n3773.in[0] (.names)                                             1.014    21.192
n3773.out[0] (.names)                                            0.261    21.453
n3776.in[1] (.names)                                             1.014    22.467
n3776.out[0] (.names)                                            0.261    22.728
n3724.in[2] (.names)                                             1.014    23.742
n3724.out[0] (.names)                                            0.261    24.003
n3761.in[0] (.names)                                             1.014    25.016
n3761.out[0] (.names)                                            0.261    25.277
n3777.in[0] (.names)                                             1.014    26.291
n3777.out[0] (.names)                                            0.261    26.552
n3778.in[0] (.names)                                             1.014    27.566
n3778.out[0] (.names)                                            0.261    27.827
n3874.in[1] (.names)                                             1.014    28.841
n3874.out[0] (.names)                                            0.261    29.102
n3857.in[0] (.names)                                             1.014    30.116
n3857.out[0] (.names)                                            0.261    30.377
n3876.in[0] (.names)                                             1.014    31.390
n3876.out[0] (.names)                                            0.261    31.651
n3883.in[0] (.names)                                             1.014    32.665
n3883.out[0] (.names)                                            0.261    32.926
n3824.in[0] (.names)                                             1.014    33.940
n3824.out[0] (.names)                                            0.261    34.201
n3886.in[0] (.names)                                             1.014    35.215
n3886.out[0] (.names)                                            0.261    35.476
n3920.in[1] (.names)                                             1.014    36.490
n3920.out[0] (.names)                                            0.261    36.751
n3921.in[0] (.names)                                             1.014    37.765
n3921.out[0] (.names)                                            0.261    38.026
n3922.in[0] (.names)                                             1.014    39.039
n3922.out[0] (.names)                                            0.261    39.300
n3923.in[1] (.names)                                             1.014    40.314
n3923.out[0] (.names)                                            0.261    40.575
n3924.in[0] (.names)                                             1.014    41.589
n3924.out[0] (.names)                                            0.261    41.850
n3899.in[0] (.names)                                             1.014    42.864
n3899.out[0] (.names)                                            0.261    43.125
n3915.in[0] (.names)                                             1.014    44.139
n3915.out[0] (.names)                                            0.261    44.400
n3913.in[0] (.names)                                             1.014    45.413
n3913.out[0] (.names)                                            0.261    45.674
n3914.in[3] (.names)                                             1.014    46.688
n3914.out[0] (.names)                                            0.261    46.949
n3918.in[1] (.names)                                             1.014    47.963
n3918.out[0] (.names)                                            0.261    48.224
n3917.in[2] (.names)                                             1.014    49.238
n3917.out[0] (.names)                                            0.261    49.499
n3919.in[0] (.names)                                             1.014    50.513
n3919.out[0] (.names)                                            0.261    50.774
n4228.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4228.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 96
Startpoint: n504.Q[0] (.latch clocked by pclk)
Endpoint  : n411.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n504.clk[0] (.latch)                                             1.014     1.014
n504.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n10480.in[0] (.names)                                            1.014     2.070
n10480.out[0] (.names)                                           0.261     2.331
n10482.in[1] (.names)                                            1.014     3.344
n10482.out[0] (.names)                                           0.261     3.605
n10483.in[1] (.names)                                            1.014     4.619
n10483.out[0] (.names)                                           0.261     4.880
n10487.in[3] (.names)                                            1.014     5.894
n10487.out[0] (.names)                                           0.261     6.155
n7911.in[1] (.names)                                             1.014     7.169
n7911.out[0] (.names)                                            0.261     7.430
n10488.in[0] (.names)                                            1.014     8.444
n10488.out[0] (.names)                                           0.261     8.705
n10489.in[0] (.names)                                            1.014     9.719
n10489.out[0] (.names)                                           0.261     9.980
n10490.in[0] (.names)                                            1.014    10.993
n10490.out[0] (.names)                                           0.261    11.254
n10502.in[2] (.names)                                            1.014    12.268
n10502.out[0] (.names)                                           0.261    12.529
n10551.in[0] (.names)                                            1.014    13.543
n10551.out[0] (.names)                                           0.261    13.804
n10545.in[0] (.names)                                            1.014    14.818
n10545.out[0] (.names)                                           0.261    15.079
n10547.in[1] (.names)                                            1.014    16.093
n10547.out[0] (.names)                                           0.261    16.354
n10548.in[0] (.names)                                            1.014    17.367
n10548.out[0] (.names)                                           0.261    17.628
n10528.in[0] (.names)                                            1.014    18.642
n10528.out[0] (.names)                                           0.261    18.903
n10529.in[2] (.names)                                            1.014    19.917
n10529.out[0] (.names)                                           0.261    20.178
n10530.in[0] (.names)                                            1.014    21.192
n10530.out[0] (.names)                                           0.261    21.453
n10505.in[0] (.names)                                            1.014    22.467
n10505.out[0] (.names)                                           0.261    22.728
n10506.in[1] (.names)                                            1.014    23.742
n10506.out[0] (.names)                                           0.261    24.003
n10511.in[3] (.names)                                            1.014    25.016
n10511.out[0] (.names)                                           0.261    25.277
n10517.in[1] (.names)                                            1.014    26.291
n10517.out[0] (.names)                                           0.261    26.552
n10519.in[0] (.names)                                            1.014    27.566
n10519.out[0] (.names)                                           0.261    27.827
n10536.in[0] (.names)                                            1.014    28.841
n10536.out[0] (.names)                                           0.261    29.102
n10531.in[2] (.names)                                            1.014    30.116
n10531.out[0] (.names)                                           0.261    30.377
n10552.in[2] (.names)                                            1.014    31.390
n10552.out[0] (.names)                                           0.261    31.651
n10555.in[1] (.names)                                            1.014    32.665
n10555.out[0] (.names)                                           0.261    32.926
n10565.in[1] (.names)                                            1.014    33.940
n10565.out[0] (.names)                                           0.261    34.201
n10569.in[0] (.names)                                            1.014    35.215
n10569.out[0] (.names)                                           0.261    35.476
n10532.in[2] (.names)                                            1.014    36.490
n10532.out[0] (.names)                                           0.261    36.751
n562.in[0] (.names)                                              1.014    37.765
n562.out[0] (.names)                                             0.261    38.026
n10556.in[0] (.names)                                            1.014    39.039
n10556.out[0] (.names)                                           0.261    39.300
n10557.in[0] (.names)                                            1.014    40.314
n10557.out[0] (.names)                                           0.261    40.575
n10570.in[0] (.names)                                            1.014    41.589
n10570.out[0] (.names)                                           0.261    41.850
n10572.in[2] (.names)                                            1.014    42.864
n10572.out[0] (.names)                                           0.261    43.125
n10573.in[0] (.names)                                            1.014    44.139
n10573.out[0] (.names)                                           0.261    44.400
n10574.in[1] (.names)                                            1.014    45.413
n10574.out[0] (.names)                                           0.261    45.674
n10576.in[0] (.names)                                            1.014    46.688
n10576.out[0] (.names)                                           0.261    46.949
n10571.in[2] (.names)                                            1.014    47.963
n10571.out[0] (.names)                                           0.261    48.224
n8693.in[0] (.names)                                             1.014    49.238
n8693.out[0] (.names)                                            0.261    49.499
n8736.in[0] (.names)                                             1.014    50.513
n8736.out[0] (.names)                                            0.261    50.774
n411.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n411.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 97
Startpoint: n400.Q[0] (.latch clocked by pclk)
Endpoint  : n9982.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n400.clk[0] (.latch)                                             1.014     1.014
n400.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n8951.in[0] (.names)                                             1.014     2.070
n8951.out[0] (.names)                                            0.261     2.331
n8950.in[1] (.names)                                             1.014     3.344
n8950.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8817.in[0] (.names)                                             1.014     5.894
n8817.out[0] (.names)                                            0.261     6.155
n8954.in[0] (.names)                                             1.014     7.169
n8954.out[0] (.names)                                            0.261     7.430
n8957.in[0] (.names)                                             1.014     8.444
n8957.out[0] (.names)                                            0.261     8.705
n8959.in[0] (.names)                                             1.014     9.719
n8959.out[0] (.names)                                            0.261     9.980
n8960.in[0] (.names)                                             1.014    10.993
n8960.out[0] (.names)                                            0.261    11.254
n8961.in[1] (.names)                                             1.014    12.268
n8961.out[0] (.names)                                            0.261    12.529
n8962.in[0] (.names)                                             1.014    13.543
n8962.out[0] (.names)                                            0.261    13.804
n8852.in[1] (.names)                                             1.014    14.818
n8852.out[0] (.names)                                            0.261    15.079
n9938.in[0] (.names)                                             1.014    16.093
n9938.out[0] (.names)                                            0.261    16.354
n9939.in[0] (.names)                                             1.014    17.367
n9939.out[0] (.names)                                            0.261    17.628
n9940.in[2] (.names)                                             1.014    18.642
n9940.out[0] (.names)                                            0.261    18.903
n9941.in[0] (.names)                                             1.014    19.917
n9941.out[0] (.names)                                            0.261    20.178
n9942.in[1] (.names)                                             1.014    21.192
n9942.out[0] (.names)                                            0.261    21.453
n9943.in[2] (.names)                                             1.014    22.467
n9943.out[0] (.names)                                            0.261    22.728
n9944.in[1] (.names)                                             1.014    23.742
n9944.out[0] (.names)                                            0.261    24.003
n9945.in[1] (.names)                                             1.014    25.016
n9945.out[0] (.names)                                            0.261    25.277
n9958.in[1] (.names)                                             1.014    26.291
n9958.out[0] (.names)                                            0.261    26.552
n9959.in[3] (.names)                                             1.014    27.566
n9959.out[0] (.names)                                            0.261    27.827
n9960.in[0] (.names)                                             1.014    28.841
n9960.out[0] (.names)                                            0.261    29.102
n9962.in[1] (.names)                                             1.014    30.116
n9962.out[0] (.names)                                            0.261    30.377
n9979.in[1] (.names)                                             1.014    31.390
n9979.out[0] (.names)                                            0.261    31.651
n9981.in[1] (.names)                                             1.014    32.665
n9981.out[0] (.names)                                            0.261    32.926
n9927.in[2] (.names)                                             1.014    33.940
n9927.out[0] (.names)                                            0.261    34.201
n9983.in[0] (.names)                                             1.014    35.215
n9983.out[0] (.names)                                            0.261    35.476
n9984.in[0] (.names)                                             1.014    36.490
n9984.out[0] (.names)                                            0.261    36.751
n9967.in[0] (.names)                                             1.014    37.765
n9967.out[0] (.names)                                            0.261    38.026
n9968.in[0] (.names)                                             1.014    39.039
n9968.out[0] (.names)                                            0.261    39.300
n9969.in[0] (.names)                                             1.014    40.314
n9969.out[0] (.names)                                            0.261    40.575
n9971.in[2] (.names)                                             1.014    41.589
n9971.out[0] (.names)                                            0.261    41.850
n9972.in[0] (.names)                                             1.014    42.864
n9972.out[0] (.names)                                            0.261    43.125
n9973.in[2] (.names)                                             1.014    44.139
n9973.out[0] (.names)                                            0.261    44.400
n9974.in[0] (.names)                                             1.014    45.413
n9974.out[0] (.names)                                            0.261    45.674
n9976.in[0] (.names)                                             1.014    46.688
n9976.out[0] (.names)                                            0.261    46.949
n9977.in[0] (.names)                                             1.014    47.963
n9977.out[0] (.names)                                            0.261    48.224
n9503.in[0] (.names)                                             1.014    49.238
n9503.out[0] (.names)                                            0.261    49.499
n9978.in[0] (.names)                                             1.014    50.513
n9978.out[0] (.names)                                            0.261    50.774
n9982.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9982.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 98
Startpoint: n400.Q[0] (.latch clocked by pclk)
Endpoint  : n8722.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n400.clk[0] (.latch)                                             1.014     1.014
n400.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n8951.in[0] (.names)                                             1.014     2.070
n8951.out[0] (.names)                                            0.261     2.331
n8950.in[1] (.names)                                             1.014     3.344
n8950.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8817.in[0] (.names)                                             1.014     5.894
n8817.out[0] (.names)                                            0.261     6.155
n8954.in[0] (.names)                                             1.014     7.169
n8954.out[0] (.names)                                            0.261     7.430
n8957.in[0] (.names)                                             1.014     8.444
n8957.out[0] (.names)                                            0.261     8.705
n8959.in[0] (.names)                                             1.014     9.719
n8959.out[0] (.names)                                            0.261     9.980
n8960.in[0] (.names)                                             1.014    10.993
n8960.out[0] (.names)                                            0.261    11.254
n8961.in[1] (.names)                                             1.014    12.268
n8961.out[0] (.names)                                            0.261    12.529
n8962.in[0] (.names)                                             1.014    13.543
n8962.out[0] (.names)                                            0.261    13.804
n8852.in[1] (.names)                                             1.014    14.818
n8852.out[0] (.names)                                            0.261    15.079
n10939.in[2] (.names)                                            1.014    16.093
n10939.out[0] (.names)                                           0.261    16.354
n10943.in[1] (.names)                                            1.014    17.367
n10943.out[0] (.names)                                           0.261    17.628
n10957.in[1] (.names)                                            1.014    18.642
n10957.out[0] (.names)                                           0.261    18.903
n10940.in[2] (.names)                                            1.014    19.917
n10940.out[0] (.names)                                           0.261    20.178
n10942.in[1] (.names)                                            1.014    21.192
n10942.out[0] (.names)                                           0.261    21.453
n10945.in[1] (.names)                                            1.014    22.467
n10945.out[0] (.names)                                           0.261    22.728
n10893.in[1] (.names)                                            1.014    23.742
n10893.out[0] (.names)                                           0.261    24.003
n10725.in[0] (.names)                                            1.014    25.016
n10725.out[0] (.names)                                           0.261    25.277
n10727.in[2] (.names)                                            1.014    26.291
n10727.out[0] (.names)                                           0.261    26.552
n10728.in[2] (.names)                                            1.014    27.566
n10728.out[0] (.names)                                           0.261    27.827
n10729.in[0] (.names)                                            1.014    28.841
n10729.out[0] (.names)                                           0.261    29.102
n10730.in[0] (.names)                                            1.014    30.116
n10730.out[0] (.names)                                           0.261    30.377
n10731.in[0] (.names)                                            1.014    31.390
n10731.out[0] (.names)                                           0.261    31.651
n10732.in[0] (.names)                                            1.014    32.665
n10732.out[0] (.names)                                           0.261    32.926
n10733.in[1] (.names)                                            1.014    33.940
n10733.out[0] (.names)                                           0.261    34.201
n10740.in[2] (.names)                                            1.014    35.215
n10740.out[0] (.names)                                           0.261    35.476
n10736.in[0] (.names)                                            1.014    36.490
n10736.out[0] (.names)                                           0.261    36.751
n10738.in[0] (.names)                                            1.014    37.765
n10738.out[0] (.names)                                           0.261    38.026
n10741.in[1] (.names)                                            1.014    39.039
n10741.out[0] (.names)                                           0.261    39.300
n10742.in[0] (.names)                                            1.014    40.314
n10742.out[0] (.names)                                           0.261    40.575
n10743.in[2] (.names)                                            1.014    41.589
n10743.out[0] (.names)                                           0.261    41.850
n10744.in[0] (.names)                                            1.014    42.864
n10744.out[0] (.names)                                           0.261    43.125
n10745.in[0] (.names)                                            1.014    44.139
n10745.out[0] (.names)                                           0.261    44.400
n10746.in[0] (.names)                                            1.014    45.413
n10746.out[0] (.names)                                           0.261    45.674
n10747.in[0] (.names)                                            1.014    46.688
n10747.out[0] (.names)                                           0.261    46.949
n10748.in[0] (.names)                                            1.014    47.963
n10748.out[0] (.names)                                           0.261    48.224
n10749.in[0] (.names)                                            1.014    49.238
n10749.out[0] (.names)                                           0.261    49.499
n8721.in[0] (.names)                                             1.014    50.513
n8721.out[0] (.names)                                            0.261    50.774
n8722.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8722.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 99
Startpoint: n400.Q[0] (.latch clocked by pclk)
Endpoint  : n10603.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n400.clk[0] (.latch)                                             1.014     1.014
n400.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n8951.in[0] (.names)                                             1.014     2.070
n8951.out[0] (.names)                                            0.261     2.331
n8950.in[1] (.names)                                             1.014     3.344
n8950.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8817.in[0] (.names)                                             1.014     5.894
n8817.out[0] (.names)                                            0.261     6.155
n8954.in[0] (.names)                                             1.014     7.169
n8954.out[0] (.names)                                            0.261     7.430
n8957.in[0] (.names)                                             1.014     8.444
n8957.out[0] (.names)                                            0.261     8.705
n8959.in[0] (.names)                                             1.014     9.719
n8959.out[0] (.names)                                            0.261     9.980
n8960.in[0] (.names)                                             1.014    10.993
n8960.out[0] (.names)                                            0.261    11.254
n8961.in[1] (.names)                                             1.014    12.268
n8961.out[0] (.names)                                            0.261    12.529
n8962.in[0] (.names)                                             1.014    13.543
n8962.out[0] (.names)                                            0.261    13.804
n8852.in[1] (.names)                                             1.014    14.818
n8852.out[0] (.names)                                            0.261    15.079
n10939.in[2] (.names)                                            1.014    16.093
n10939.out[0] (.names)                                           0.261    16.354
n10943.in[1] (.names)                                            1.014    17.367
n10943.out[0] (.names)                                           0.261    17.628
n10957.in[1] (.names)                                            1.014    18.642
n10957.out[0] (.names)                                           0.261    18.903
n10940.in[2] (.names)                                            1.014    19.917
n10940.out[0] (.names)                                           0.261    20.178
n10942.in[1] (.names)                                            1.014    21.192
n10942.out[0] (.names)                                           0.261    21.453
n10945.in[1] (.names)                                            1.014    22.467
n10945.out[0] (.names)                                           0.261    22.728
n10947.in[0] (.names)                                            1.014    23.742
n10947.out[0] (.names)                                           0.261    24.003
n10948.in[0] (.names)                                            1.014    25.016
n10948.out[0] (.names)                                           0.261    25.277
n7230.in[0] (.names)                                             1.014    26.291
n7230.out[0] (.names)                                            0.261    26.552
n10949.in[0] (.names)                                            1.014    27.566
n10949.out[0] (.names)                                           0.261    27.827
n10962.in[3] (.names)                                            1.014    28.841
n10962.out[0] (.names)                                           0.261    29.102
n10969.in[1] (.names)                                            1.014    30.116
n10969.out[0] (.names)                                           0.261    30.377
n10970.in[0] (.names)                                            1.014    31.390
n10970.out[0] (.names)                                           0.261    31.651
n10966.in[0] (.names)                                            1.014    32.665
n10966.out[0] (.names)                                           0.261    32.926
n10971.in[0] (.names)                                            1.014    33.940
n10971.out[0] (.names)                                           0.261    34.201
n10972.in[0] (.names)                                            1.014    35.215
n10972.out[0] (.names)                                           0.261    35.476
n10967.in[1] (.names)                                            1.014    36.490
n10967.out[0] (.names)                                           0.261    36.751
n10968.in[1] (.names)                                            1.014    37.765
n10968.out[0] (.names)                                           0.261    38.026
n10976.in[0] (.names)                                            1.014    39.039
n10976.out[0] (.names)                                           0.261    39.300
n10978.in[0] (.names)                                            1.014    40.314
n10978.out[0] (.names)                                           0.261    40.575
n10980.in[1] (.names)                                            1.014    41.589
n10980.out[0] (.names)                                           0.261    41.850
n10594.in[0] (.names)                                            1.014    42.864
n10594.out[0] (.names)                                           0.261    43.125
n10595.in[2] (.names)                                            1.014    44.139
n10595.out[0] (.names)                                           0.261    44.400
n10599.in[1] (.names)                                            1.014    45.413
n10599.out[0] (.names)                                           0.261    45.674
n10600.in[2] (.names)                                            1.014    46.688
n10600.out[0] (.names)                                           0.261    46.949
n8690.in[2] (.names)                                             1.014    47.963
n8690.out[0] (.names)                                            0.261    48.224
n10601.in[0] (.names)                                            1.014    49.238
n10601.out[0] (.names)                                           0.261    49.499
n10602.in[0] (.names)                                            1.014    50.513
n10602.out[0] (.names)                                           0.261    50.774
n10603.D[0] (.latch)                                             1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10603.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 100
Startpoint: n400.Q[0] (.latch clocked by pclk)
Endpoint  : n8709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n400.clk[0] (.latch)                                             1.014     1.014
n400.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n8951.in[0] (.names)                                             1.014     2.070
n8951.out[0] (.names)                                            0.261     2.331
n8950.in[1] (.names)                                             1.014     3.344
n8950.out[0] (.names)                                            0.261     3.605
n8937.in[0] (.names)                                             1.014     4.619
n8937.out[0] (.names)                                            0.261     4.880
n8817.in[0] (.names)                                             1.014     5.894
n8817.out[0] (.names)                                            0.261     6.155
n8954.in[0] (.names)                                             1.014     7.169
n8954.out[0] (.names)                                            0.261     7.430
n8957.in[0] (.names)                                             1.014     8.444
n8957.out[0] (.names)                                            0.261     8.705
n8959.in[0] (.names)                                             1.014     9.719
n8959.out[0] (.names)                                            0.261     9.980
n8960.in[0] (.names)                                             1.014    10.993
n8960.out[0] (.names)                                            0.261    11.254
n8961.in[1] (.names)                                             1.014    12.268
n8961.out[0] (.names)                                            0.261    12.529
n8962.in[0] (.names)                                             1.014    13.543
n8962.out[0] (.names)                                            0.261    13.804
n8852.in[1] (.names)                                             1.014    14.818
n8852.out[0] (.names)                                            0.261    15.079
n10939.in[2] (.names)                                            1.014    16.093
n10939.out[0] (.names)                                           0.261    16.354
n10943.in[1] (.names)                                            1.014    17.367
n10943.out[0] (.names)                                           0.261    17.628
n10957.in[1] (.names)                                            1.014    18.642
n10957.out[0] (.names)                                           0.261    18.903
n10940.in[2] (.names)                                            1.014    19.917
n10940.out[0] (.names)                                           0.261    20.178
n10942.in[1] (.names)                                            1.014    21.192
n10942.out[0] (.names)                                           0.261    21.453
n10945.in[1] (.names)                                            1.014    22.467
n10945.out[0] (.names)                                           0.261    22.728
n10947.in[0] (.names)                                            1.014    23.742
n10947.out[0] (.names)                                           0.261    24.003
n10948.in[0] (.names)                                            1.014    25.016
n10948.out[0] (.names)                                           0.261    25.277
n7230.in[0] (.names)                                             1.014    26.291
n7230.out[0] (.names)                                            0.261    26.552
n10949.in[0] (.names)                                            1.014    27.566
n10949.out[0] (.names)                                           0.261    27.827
n10962.in[3] (.names)                                            1.014    28.841
n10962.out[0] (.names)                                           0.261    29.102
n10969.in[1] (.names)                                            1.014    30.116
n10969.out[0] (.names)                                           0.261    30.377
n10970.in[0] (.names)                                            1.014    31.390
n10970.out[0] (.names)                                           0.261    31.651
n10966.in[0] (.names)                                            1.014    32.665
n10966.out[0] (.names)                                           0.261    32.926
n10971.in[0] (.names)                                            1.014    33.940
n10971.out[0] (.names)                                           0.261    34.201
n10972.in[0] (.names)                                            1.014    35.215
n10972.out[0] (.names)                                           0.261    35.476
n10967.in[1] (.names)                                            1.014    36.490
n10967.out[0] (.names)                                           0.261    36.751
n10968.in[1] (.names)                                            1.014    37.765
n10968.out[0] (.names)                                           0.261    38.026
n10976.in[0] (.names)                                            1.014    39.039
n10976.out[0] (.names)                                           0.261    39.300
n10978.in[0] (.names)                                            1.014    40.314
n10978.out[0] (.names)                                           0.261    40.575
n10980.in[1] (.names)                                            1.014    41.589
n10980.out[0] (.names)                                           0.261    41.850
n10594.in[0] (.names)                                            1.014    42.864
n10594.out[0] (.names)                                           0.261    43.125
n10595.in[2] (.names)                                            1.014    44.139
n10595.out[0] (.names)                                           0.261    44.400
n10599.in[1] (.names)                                            1.014    45.413
n10599.out[0] (.names)                                           0.261    45.674
n10600.in[2] (.names)                                            1.014    46.688
n10600.out[0] (.names)                                           0.261    46.949
n8690.in[2] (.names)                                             1.014    47.963
n8690.out[0] (.names)                                            0.261    48.224
n10601.in[0] (.names)                                            1.014    49.238
n10601.out[0] (.names)                                           0.261    49.499
n8708.in[1] (.names)                                             1.014    50.513
n8708.out[0] (.names)                                            0.261    50.774
n8709.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8709.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#End of timing report
