

================================================================
== Vivado HLS Report for 'flashDemux'
================================================================
* Date:           Fri Nov  9 23:09:46 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.024|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.02>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%flashDemuxState_load = load i2* @flashDemuxState, align 1" [sources/valueStore/flashValueStore.cpp:161]   --->   Operation 3 'load' 'flashDemuxState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%flashWordCounter_V_l = load i2* @flashWordCounter_V, align 1" [sources/valueStore/flashValueStore.cpp:209]   --->   Operation 4 'load' 'flashWordCounter_V_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%flashDemuxValueLengt_1 = load i16* @flashDemuxValueLengt, align 2" [sources/valueStore/flashValueStore.cpp:231]   --->   Operation 5 'load' 'flashDemuxValueLengt_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.87ns)   --->   "switch i2 %flashDemuxState_load, label %flashDemux.exit [
    i2 0, label %0
    i2 -2, label %13
    i2 1, label %18
  ]" [sources/valueStore/flashValueStore.cpp:161]   --->   Operation 6 'switch' <Predicate = true> <Delay = 0.87>
ST_1 : Operation 7 [1/1] (2.39ns)   --->   "%tmp_9 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @splitter2valueStoreF_1) nounwind"   --->   Operation 7 'read' 'tmp_9' <Predicate = (flashDemuxState_load == 1)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%metadataWrWord_keyVa_2 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_9, i32 125)" [sources/hashTable/../globals.h:104->sources/valueStore/flashValueStore.cpp:222]   --->   Operation 8 'bitselect' 'metadataWrWord_keyVa_2' <Predicate = (flashDemuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%metadataWrWord_value = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_9, i32 126)" [sources/hashTable/../globals.h:104->sources/valueStore/flashValueStore.cpp:222]   --->   Operation 9 'bitselect' 'metadataWrWord_value' <Predicate = (flashDemuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%metadataWrWord_EOP_V_2 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_9, i32 127)" [sources/hashTable/../globals.h:104->sources/valueStore/flashValueStore.cpp:222]   --->   Operation 10 'bitselect' 'metadataWrWord_EOP_V_2' <Predicate = (flashDemuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%setData_data_V_2 = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp_9, i32 128, i32 191) nounwind" [sources/hashTable/../globals.h:104->sources/valueStore/flashValueStore.cpp:222]   --->   Operation 11 'partselect' 'setData_data_V_2' <Predicate = (flashDemuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_V = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp_9, i32 192, i32 255) nounwind" [sources/hashTable/../globals.h:104->sources/valueStore/flashValueStore.cpp:222]   --->   Operation 12 'partselect' 'tmp_V' <Predicate = (flashDemuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %flashWordCounter_V_l, i32 1)" [sources/valueStore/flashValueStore.cpp:224]   --->   Operation 13 'bitselect' 'tmp_476' <Predicate = (flashDemuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_476, label %._crit_edge19.i, label %19" [sources/valueStore/flashValueStore.cpp:224]   --->   Operation 14 'br' <Predicate = (flashDemuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i256 %tmp_9 to i128" [sources/valueStore/flashValueStore.cpp:225]   --->   Operation 15 'trunc' 'tmp_10' <Predicate = (flashDemuxState_load == 1 & !tmp_476)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%tmp_246_i = add i2 1, %flashWordCounter_V_l" [sources/valueStore/flashValueStore.cpp:226]   --->   Operation 16 'add' 'tmp_246_i' <Predicate = (flashDemuxState_load == 1 & !tmp_476)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.92ns)   --->   "store i2 %tmp_246_i, i2* @flashWordCounter_V, align 1" [sources/valueStore/flashValueStore.cpp:226]   --->   Operation 17 'store' <Predicate = (flashDemuxState_load == 1 & !tmp_476)> <Delay = 0.92>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %metadataWrWord_keyVa_2, label %20, label %._crit_edge20.i" [sources/valueStore/flashValueStore.cpp:228]   --->   Operation 18 'br' <Predicate = (flashDemuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.18ns)   --->   "%tmp_248_i = icmp ult i16 %flashDemuxValueLengt_1, 9" [sources/valueStore/flashValueStore.cpp:231]   --->   Operation 19 'icmp' 'tmp_248_i' <Predicate = (flashDemuxState_load == 1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "br i1 %tmp_248_i, label %._crit_edge21.i, label %21" [sources/valueStore/flashValueStore.cpp:231]   --->   Operation 20 'br' <Predicate = (flashDemuxState_load == 1)> <Delay = 0.85>
ST_1 : Operation 21 [1/1] (1.30ns)   --->   "%tmp_249_i = add i16 %flashDemuxValueLengt_1, -8" [sources/valueStore/flashValueStore.cpp:234]   --->   Operation 21 'add' 'tmp_249_i' <Predicate = (flashDemuxState_load == 1 & !tmp_248_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.85ns)   --->   "store i16 %tmp_249_i, i16* @flashDemuxValueLengt, align 2" [sources/valueStore/flashValueStore.cpp:234]   --->   Operation 22 'store' <Predicate = (flashDemuxState_load == 1 & !tmp_248_i)> <Delay = 0.85>
ST_1 : Operation 23 [1/1] (0.85ns)   --->   "br label %._crit_edge21.i"   --->   Operation 23 'br' <Predicate = (flashDemuxState_load == 1 & !tmp_248_i)> <Delay = 0.85>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %metadataWrWord_value, label %22, label %._crit_edge22.i" [sources/valueStore/flashValueStore.cpp:235]   --->   Operation 24 'br' <Predicate = (flashDemuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %metadataWrWord_EOP_V_2, label %23, label %._crit_edge23.i" [sources/valueStore/flashValueStore.cpp:237]   --->   Operation 25 'br' <Predicate = (flashDemuxState_load == 1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.92ns)   --->   "store i2 0, i2* @flashDemuxState, align 1" [sources/valueStore/flashValueStore.cpp:238]   --->   Operation 26 'store' <Predicate = (flashDemuxState_load == 1 & metadataWrWord_EOP_V_2)> <Delay = 0.92>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_472 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @splitter2valueStoreF_1, i32 1) nounwind"   --->   Operation 27 'nbreadreq' 'tmp_472' <Predicate = (flashDemuxState_load == 2)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (2.39ns)   --->   "%tmp_7 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @splitter2valueStoreF_1) nounwind"   --->   Operation 28 'read' 'tmp_7' <Predicate = (flashDemuxState_load == 2 & tmp_472)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%metadataWrWord_keyVa_1 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_7, i32 125)" [sources/hashTable/../globals.h:104->sources/valueStore/flashValueStore.cpp:207]   --->   Operation 29 'bitselect' 'metadataWrWord_keyVa_1' <Predicate = (flashDemuxState_load == 2 & tmp_472)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%metadataWrWord_EOP_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_7, i32 127)" [sources/hashTable/../globals.h:104->sources/valueStore/flashValueStore.cpp:207]   --->   Operation 30 'bitselect' 'metadataWrWord_EOP_V' <Predicate = (flashDemuxState_load == 2 & tmp_472)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V_65 = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp_7, i32 192, i32 255) nounwind" [sources/hashTable/../globals.h:104->sources/valueStore/flashValueStore.cpp:207]   --->   Operation 31 'partselect' 'tmp_V_65' <Predicate = (flashDemuxState_load == 2 & tmp_472)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %flashWordCounter_V_l, i32 1)" [sources/valueStore/flashValueStore.cpp:209]   --->   Operation 32 'bitselect' 'tmp_482' <Predicate = (flashDemuxState_load == 2 & tmp_472)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_482, label %._crit_edge16.i, label %15" [sources/valueStore/flashValueStore.cpp:209]   --->   Operation 33 'br' <Predicate = (flashDemuxState_load == 2 & tmp_472)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i256 %tmp_7 to i128" [sources/valueStore/flashValueStore.cpp:210]   --->   Operation 34 'trunc' 'tmp_8' <Predicate = (flashDemuxState_load == 2 & tmp_472 & !tmp_482)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.85ns)   --->   "%tmp_247_i = add i2 1, %flashWordCounter_V_l" [sources/valueStore/flashValueStore.cpp:211]   --->   Operation 35 'add' 'tmp_247_i' <Predicate = (flashDemuxState_load == 2 & tmp_472 & !tmp_482)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.92ns)   --->   "store i2 %tmp_247_i, i2* @flashWordCounter_V, align 1" [sources/valueStore/flashValueStore.cpp:211]   --->   Operation 36 'store' <Predicate = (flashDemuxState_load == 2 & tmp_472 & !tmp_482)> <Delay = 0.92>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %metadataWrWord_keyVa_1, label %16, label %._crit_edge17.i" [sources/valueStore/flashValueStore.cpp:213]   --->   Operation 37 'br' <Predicate = (flashDemuxState_load == 2 & tmp_472)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %metadataWrWord_EOP_V, label %17, label %._crit_edge18.i" [sources/valueStore/flashValueStore.cpp:215]   --->   Operation 38 'br' <Predicate = (flashDemuxState_load == 2 & tmp_472)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.92ns)   --->   "store i2 0, i2* @flashDemuxState, align 1" [sources/valueStore/flashValueStore.cpp:216]   --->   Operation 39 'store' <Predicate = (flashDemuxState_load == 2 & tmp_472 & metadataWrWord_EOP_V)> <Delay = 0.92>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @splitter2valueStoreF_1, i32 1) nounwind"   --->   Operation 40 'nbreadreq' 'tmp' <Predicate = (flashDemuxState_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (2.39ns)   --->   "%tmp308 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @splitter2valueStoreF_1) nounwind"   --->   Operation 41 'read' 'tmp308' <Predicate = (flashDemuxState_load == 0 & tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i256 %tmp308 to i124" [sources/hashTable/../globals.h:104->sources/valueStore/flashValueStore.cpp:165]   --->   Operation 42 'trunc' 'p_Val2_s' <Predicate = (flashDemuxState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%metadataWrWord_SOP_V = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp308, i32 124)" [sources/hashTable/../globals.h:104->sources/valueStore/flashValueStore.cpp:165]   --->   Operation 43 'bitselect' 'metadataWrWord_SOP_V' <Predicate = (flashDemuxState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%metadataWrWord_keyVa = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp308, i32 125)" [sources/hashTable/../globals.h:104->sources/valueStore/flashValueStore.cpp:165]   --->   Operation 44 'bitselect' 'metadataWrWord_keyVa' <Predicate = (flashDemuxState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%setData_data_V = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp308, i32 128, i32 191) nounwind" [sources/hashTable/../globals.h:104->sources/valueStore/flashValueStore.cpp:165]   --->   Operation 45 'partselect' 'setData_data_V' <Predicate = (flashDemuxState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_V_66 = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp308, i32 192, i32 255) nounwind" [sources/hashTable/../globals.h:104->sources/valueStore/flashValueStore.cpp:165]   --->   Operation 46 'partselect' 'tmp_V_66' <Predicate = (flashDemuxState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %metadataWrWord_SOP_V, label %2, label %._crit_edge5.i" [sources/valueStore/flashValueStore.cpp:166]   --->   Operation 47 'br' <Predicate = (flashDemuxState_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.92ns)   --->   "store i2 1, i2* @flashWordCounter_V, align 1" [sources/valueStore/flashValueStore.cpp:167]   --->   Operation 48 'store' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V)> <Delay = 0.92>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp308, i32 112)" [sources/valueStore/flashValueStore.cpp:168]   --->   Operation 49 'bitselect' 'tmp_484' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_484, label %._crit_edge6.i, label %3" [sources/valueStore/flashValueStore.cpp:168]   --->   Operation 50 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_i = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp308, i32 104, i32 111) nounwind" [sources/valueStore/flashValueStore.cpp:168]   --->   Operation 51 'partselect' 'p_Result_i' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.86ns)   --->   "%tmp_486 = icmp eq i8 %p_Result_i, 8" [sources/valueStore/flashValueStore.cpp:168]   --->   Operation 52 'icmp' 'tmp_486' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.86ns)   --->   "%tmp_487 = icmp eq i8 %p_Result_i, 4" [sources/valueStore/flashValueStore.cpp:168]   --->   Operation 53 'icmp' 'tmp_487' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.48ns)   --->   "%tmp_488 = or i1 %tmp_487, %tmp_486" [sources/valueStore/flashValueStore.cpp:168]   --->   Operation 54 'or' 'tmp_488' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %tmp_488, label %._crit_edge6.i, label %6" [sources/valueStore/flashValueStore.cpp:168]   --->   Operation 55 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.86ns)   --->   "%tmp_250_i = icmp eq i8 %p_Result_i, 0" [sources/valueStore/flashValueStore.cpp:175]   --->   Operation 56 'icmp' 'tmp_250_i' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %tmp_250_i, label %7, label %9" [sources/valueStore/flashValueStore.cpp:175]   --->   Operation 57 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.86ns)   --->   "%tmp_251_i = icmp eq i8 %p_Result_i, 1" [sources/valueStore/flashValueStore.cpp:184]   --->   Operation 58 'icmp' 'tmp_251_i' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_251_i, label %._crit_edge13.i, label %._crit_edge12.i" [sources/valueStore/flashValueStore.cpp:184]   --->   Operation 59 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_85_i = call i3 @_ssdm_op_PartSelect.i3.i256.i32.i32(i256 %tmp308, i32 125, i32 127) nounwind" [sources/valueStore/flashValueStore.cpp:186]   --->   Operation 60 'partselect' 'tmp_85_i' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%setMd_address_V = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp308, i32 72, i32 103) nounwind" [sources/valueStore/flashValueStore.cpp:187]   --->   Operation 61 'partselect' 'setMd_address_V' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%setMd_length_V = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp308, i32 8, i32 23) nounwind" [sources/valueStore/flashValueStore.cpp:187]   --->   Operation 62 'partselect' 'setMd_length_V' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.18ns)   --->   "%tmp_EOP_V_1 = icmp ult i16 %setMd_length_V, 9" [sources/valueStore/flashValueStore.cpp:191]   --->   Operation 63 'icmp' 'tmp_EOP_V_1' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.30ns)   --->   "%tmp_254_i = add i16 %setMd_length_V, -8" [sources/valueStore/flashValueStore.cpp:194]   --->   Operation 64 'add' 'tmp_254_i' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.47ns)   --->   "%tmp_length_V_2 = select i1 %tmp_EOP_V_1, i16 %setMd_length_V, i16 %tmp_254_i" [sources/valueStore/flashValueStore.cpp:191]   --->   Operation 65 'select' 'tmp_length_V_2' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.85ns)   --->   "store i16 %tmp_length_V_2, i16* @flashDemuxValueLengt, align 2" [sources/valueStore/flashValueStore.cpp:190]   --->   Operation 66 'store' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 0.85>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %metadataWrWord_keyVa, label %10, label %._crit_edge14.i" [sources/valueStore/flashValueStore.cpp:196]   --->   Operation 67 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.92ns)   --->   "store i2 1, i2* @flashDemuxState, align 1" [sources/valueStore/flashValueStore.cpp:198]   --->   Operation 68 'store' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 0.92>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_84_i = call i3 @_ssdm_op_PartSelect.i3.i256.i32.i32(i256 %tmp308, i32 125, i32 127) nounwind" [sources/valueStore/flashValueStore.cpp:177]   --->   Operation 69 'partselect' 'tmp_84_i' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & tmp_250_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%getMd_address_V = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp308, i32 72, i32 103) nounwind" [sources/valueStore/flashValueStore.cpp:178]   --->   Operation 70 'partselect' 'getMd_address_V' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & tmp_250_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%getMd_length_V = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp308, i32 8, i32 23) nounwind" [sources/valueStore/flashValueStore.cpp:178]   --->   Operation 71 'partselect' 'getMd_length_V' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & tmp_250_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %metadataWrWord_keyVa, label %8, label %._crit_edge11.i" [sources/valueStore/flashValueStore.cpp:180]   --->   Operation 72 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & tmp_250_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.92ns)   --->   "store i2 -2, i2* @flashDemuxState, align 1" [sources/valueStore/flashValueStore.cpp:182]   --->   Operation 73 'store' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & tmp_250_i)> <Delay = 0.92>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_83_i = call i3 @_ssdm_op_PartSelect.i3.i256.i32.i32(i256 %tmp308, i32 125, i32 127) nounwind" [sources/valueStore/flashValueStore.cpp:170]   --->   Operation 74 'partselect' 'tmp_83_i' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_484) | (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_488)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %metadataWrWord_keyVa, label %4, label %._crit_edge9.i" [sources/valueStore/flashValueStore.cpp:171]   --->   Operation 75 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_484) | (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_488)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_55_i = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp308, i32 104, i32 111) nounwind" [sources/valueStore/flashValueStore.cpp:171]   --->   Operation 76 'partselect' 'p_Result_55_i' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_484 & metadataWrWord_keyVa) | (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_488 & metadataWrWord_keyVa)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.86ns)   --->   "%tmp_252_i = icmp eq i8 %p_Result_55_i, 8" [sources/valueStore/flashValueStore.cpp:171]   --->   Operation 77 'icmp' 'tmp_252_i' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_484 & metadataWrWord_keyVa) | (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_488 & metadataWrWord_keyVa)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_252_i, label %._crit_edge9.i, label %5" [sources/valueStore/flashValueStore.cpp:171]   --->   Operation 78 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_484 & metadataWrWord_keyVa) | (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_488 & metadataWrWord_keyVa)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.92ns)   --->   "store i2 -2, i2* @flashDemuxState, align 1" [sources/valueStore/flashValueStore.cpp:173]   --->   Operation 79 'store' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_484) | (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_488)> <Delay = 0.92>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* @flashDemux2getPath_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* @flashDemux2setPathMe_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i66* @flashDemux2setPathVa_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @flashKeyBuffer_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @flashMetadataBuffer_s_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @splitter2valueStoreF_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str82, i32 0, i32 0, [1 x i8]* @p_str183, i32 0, i32 0, [1 x i8]* @p_str183, [1 x i8]* @p_str183, [1 x i8]* @p_str183, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str183, [1 x i8]* @p_str183) nounwind" [sources/valueStore/flashValueStore.cpp:151]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str183) nounwind" [sources/valueStore/flashValueStore.cpp:154]   --->   Operation 87 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @flashMetadataBuffer_s_0, i128 %tmp_10) nounwind" [sources/valueStore/flashValueStore.cpp:225]   --->   Operation 88 'write' <Predicate = (flashDemuxState_load == 1 & !tmp_476)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "br label %._crit_edge19.i" [sources/valueStore/flashValueStore.cpp:227]   --->   Operation 89 'br' <Predicate = (flashDemuxState_load == 1 & !tmp_476)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @flashKeyBuffer_V_V, i64 %tmp_V) nounwind" [sources/valueStore/flashValueStore.cpp:229]   --->   Operation 90 'write' <Predicate = (flashDemuxState_load == 1 & metadataWrWord_keyVa_2)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "br label %._crit_edge20.i" [sources/valueStore/flashValueStore.cpp:229]   --->   Operation 91 'br' <Predicate = (flashDemuxState_load == 1 & metadataWrWord_keyVa_2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_EOP_V_11 = phi i1 [ false, %21 ], [ true, %._crit_edge20.i ]"   --->   Operation 92 'phi' 'tmp_EOP_V_11' <Predicate = (flashDemuxState_load == 1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11 = call i66 @_ssdm_op_BitConcatenate.i66.i1.i1.i64(i1 %tmp_EOP_V_11, i1 false, i64 %setData_data_V_2) nounwind" [sources/valueStore/flashValueStore.cpp:236]   --->   Operation 93 'bitconcatenate' 'tmp_11' <Predicate = (flashDemuxState_load == 1 & metadataWrWord_value)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* @flashDemux2setPathVa_1, i66 %tmp_11) nounwind" [sources/valueStore/flashValueStore.cpp:236]   --->   Operation 94 'write' <Predicate = (flashDemuxState_load == 1 & metadataWrWord_value)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge22.i" [sources/valueStore/flashValueStore.cpp:236]   --->   Operation 95 'br' <Predicate = (flashDemuxState_load == 1 & metadataWrWord_value)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br label %._crit_edge23.i" [sources/valueStore/flashValueStore.cpp:238]   --->   Operation 96 'br' <Predicate = (flashDemuxState_load == 1 & metadataWrWord_EOP_V_2)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "br label %flashDemux.exit" [sources/valueStore/flashValueStore.cpp:239]   --->   Operation 97 'br' <Predicate = (flashDemuxState_load == 1)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %tmp_472, label %14, label %._crit_edge15.i" [sources/valueStore/flashValueStore.cpp:206]   --->   Operation 98 'br' <Predicate = (flashDemuxState_load == 2)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @flashMetadataBuffer_s_0, i128 %tmp_8) nounwind" [sources/valueStore/flashValueStore.cpp:210]   --->   Operation 99 'write' <Predicate = (flashDemuxState_load == 2 & tmp_472 & !tmp_482)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "br label %._crit_edge16.i" [sources/valueStore/flashValueStore.cpp:212]   --->   Operation 100 'br' <Predicate = (flashDemuxState_load == 2 & tmp_472 & !tmp_482)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @flashKeyBuffer_V_V, i64 %tmp_V_65) nounwind" [sources/valueStore/flashValueStore.cpp:214]   --->   Operation 101 'write' <Predicate = (flashDemuxState_load == 2 & tmp_472 & metadataWrWord_keyVa_1)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "br label %._crit_edge17.i" [sources/valueStore/flashValueStore.cpp:214]   --->   Operation 102 'br' <Predicate = (flashDemuxState_load == 2 & tmp_472 & metadataWrWord_keyVa_1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge18.i" [sources/valueStore/flashValueStore.cpp:216]   --->   Operation 103 'br' <Predicate = (flashDemuxState_load == 2 & tmp_472 & metadataWrWord_EOP_V)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "br label %._crit_edge15.i" [sources/valueStore/flashValueStore.cpp:217]   --->   Operation 104 'br' <Predicate = (flashDemuxState_load == 2 & tmp_472)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "br label %flashDemux.exit" [sources/valueStore/flashValueStore.cpp:218]   --->   Operation 105 'br' <Predicate = (flashDemuxState_load == 2)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge4.i" [sources/valueStore/flashValueStore.cpp:164]   --->   Operation 106 'br' <Predicate = (flashDemuxState_load == 0)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_4 = call i128 @_ssdm_op_BitConcatenate.i128.i3.i1.i124(i3 %tmp_85_i, i1 true, i124 %p_Val2_s) nounwind" [sources/valueStore/flashValueStore.cpp:186]   --->   Operation 107 'bitconcatenate' 'tmp_4' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @flashMetadataBuffer_s_0, i128 %tmp_4) nounwind" [sources/valueStore/flashValueStore.cpp:186]   --->   Operation 108 'write' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_5 = call i48 @_ssdm_op_BitConcatenate.i48.i16.i32(i16 %setMd_length_V, i32 %setMd_address_V) nounwind" [sources/valueStore/flashValueStore.cpp:188]   --->   Operation 109 'bitconcatenate' 'tmp_5' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i48P(i48* @flashDemux2setPathMe_1, i48 %tmp_5) nounwind" [sources/valueStore/flashValueStore.cpp:188]   --->   Operation 110 'write' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_6 = call i66 @_ssdm_op_BitConcatenate.i66.i1.i1.i64(i1 %tmp_EOP_V_1, i1 true, i64 %setData_data_V) nounwind" [sources/valueStore/flashValueStore.cpp:195]   --->   Operation 111 'bitconcatenate' 'tmp_6' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* @flashDemux2setPathVa_1, i66 %tmp_6) nounwind" [sources/valueStore/flashValueStore.cpp:195]   --->   Operation 112 'write' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 113 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @flashKeyBuffer_V_V, i64 %tmp_V_66) nounwind" [sources/valueStore/flashValueStore.cpp:197]   --->   Operation 113 'write' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i & metadataWrWord_keyVa)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "br label %._crit_edge14.i" [sources/valueStore/flashValueStore.cpp:197]   --->   Operation 114 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i & metadataWrWord_keyVa)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge12.i" [sources/valueStore/flashValueStore.cpp:199]   --->   Operation 115 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i & tmp_251_i)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 116 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & !tmp_250_i)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_2 = call i128 @_ssdm_op_BitConcatenate.i128.i3.i1.i124(i3 %tmp_84_i, i1 true, i124 %p_Val2_s) nounwind" [sources/valueStore/flashValueStore.cpp:177]   --->   Operation 117 'bitconcatenate' 'tmp_2' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & tmp_250_i)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @flashMetadataBuffer_s_0, i128 %tmp_2) nounwind" [sources/valueStore/flashValueStore.cpp:177]   --->   Operation 118 'write' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & tmp_250_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_3 = call i48 @_ssdm_op_BitConcatenate.i48.i16.i32(i16 %getMd_length_V, i32 %getMd_address_V) nounwind" [sources/valueStore/flashValueStore.cpp:179]   --->   Operation 119 'bitconcatenate' 'tmp_3' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & tmp_250_i)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i48P(i48* @flashDemux2getPath_V, i48 %tmp_3) nounwind" [sources/valueStore/flashValueStore.cpp:179]   --->   Operation 120 'write' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & tmp_250_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 121 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @flashKeyBuffer_V_V, i64 %tmp_V_66) nounwind" [sources/valueStore/flashValueStore.cpp:181]   --->   Operation 121 'write' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & tmp_250_i & metadataWrWord_keyVa)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "br label %._crit_edge11.i" [sources/valueStore/flashValueStore.cpp:181]   --->   Operation 122 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & tmp_250_i & metadataWrWord_keyVa)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "br label %11" [sources/valueStore/flashValueStore.cpp:183]   --->   Operation 123 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488 & tmp_250_i)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 124 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & !tmp_484 & !tmp_488)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1 = call i128 @_ssdm_op_BitConcatenate.i128.i3.i1.i124(i3 %tmp_83_i, i1 true, i124 %p_Val2_s) nounwind" [sources/valueStore/flashValueStore.cpp:170]   --->   Operation 125 'bitconcatenate' 'tmp_1' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_484) | (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_488)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @flashMetadataBuffer_s_0, i128 %tmp_1) nounwind" [sources/valueStore/flashValueStore.cpp:170]   --->   Operation 126 'write' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_484) | (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_488)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 127 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @flashKeyBuffer_V_V, i64 %tmp_V_66) nounwind" [sources/valueStore/flashValueStore.cpp:172]   --->   Operation 127 'write' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_484 & metadataWrWord_keyVa & !tmp_252_i) | (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_488 & metadataWrWord_keyVa & !tmp_252_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i" [sources/valueStore/flashValueStore.cpp:172]   --->   Operation 128 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_484 & metadataWrWord_keyVa & !tmp_252_i) | (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_488 & metadataWrWord_keyVa & !tmp_252_i)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "br label %12" [sources/valueStore/flashValueStore.cpp:174]   --->   Operation 129 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_484) | (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V & tmp_488)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i" [sources/valueStore/flashValueStore.cpp:200]   --->   Operation 130 'br' <Predicate = (flashDemuxState_load == 0 & tmp & metadataWrWord_SOP_V)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "br label %._crit_edge4.i" [sources/valueStore/flashValueStore.cpp:201]   --->   Operation 131 'br' <Predicate = (flashDemuxState_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "br label %flashDemux.exit" [sources/valueStore/flashValueStore.cpp:202]   --->   Operation 132 'br' <Predicate = (flashDemuxState_load == 0)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 133 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 5.02ns
The critical path consists of the following:
	fifo read on port 'splitter2valueStoreF_1' [97]  (2.39 ns)
	'add' operation ('tmp_254_i', sources/valueStore/flashValueStore.cpp:194) [129]  (1.31 ns)
	'select' operation ('tmp.length.V', sources/valueStore/flashValueStore.cpp:191) [130]  (0.474 ns)
	'store' operation (sources/valueStore/flashValueStore.cpp:190) of variable 'tmp.length.V', sources/valueStore/flashValueStore.cpp:191 on static variable 'flashDemuxValueLengt' [131]  (0.85 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	fifo write on port 'flashMetadataBuffer_s_0' (sources/valueStore/flashValueStore.cpp:225) [33]  (2.39 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
