// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _estimate_FR_HH_
#define _estimate_FR_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "estimate_FR_mul_mul_8ns_14ns_22_1_1.h"

namespace ap_rtl {

struct estimate_FR : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<7> > spksTime_V_address0;
    sc_out< sc_logic > spksTime_V_ce0;
    sc_in< sc_lv<12> > spksTime_V_q0;
    sc_out< sc_lv<8> > FR_V_address0;
    sc_out< sc_logic > FR_V_ce0;
    sc_out< sc_logic > FR_V_we0;
    sc_out< sc_lv<8> > FR_V_d0;


    // Module declarations
    estimate_FR(sc_module_name name);
    SC_HAS_PROCESS(estimate_FR);

    ~estimate_FR();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    estimate_FR_mul_mul_8ns_14ns_22_1_1<1,1,8,14,22>* estimate_FR_mul_mul_8ns_14ns_22_1_1_U1;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<22> > zext_ln8_fu_122_p1;
    sc_signal< sc_lv<22> > zext_ln8_reg_247;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<21> > add_ln8_fu_126_p2;
    sc_signal< sc_lv<21> > add_ln8_reg_252;
    sc_signal< sc_lv<8> > tmp_V_1_fu_138_p2;
    sc_signal< sc_lv<8> > tmp_V_1_reg_260;
    sc_signal< sc_lv<22> > mul_ln1118_fu_241_p2;
    sc_signal< sc_lv<22> > mul_ln1118_reg_265;
    sc_signal< sc_lv<1> > icmp_ln8_fu_132_p2;
    sc_signal< sc_lv<7> > j_fu_154_p2;
    sc_signal< sc_lv<7> > j_reg_273;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln9_fu_148_p2;
    sc_signal< sc_lv<64> > select_ln1496_fu_233_p3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<8> > tmp_V_reg_76;
    sc_signal< sc_lv<21> > r_V_reg_88;
    sc_signal< sc_lv<64> > t_V_reg_99;
    sc_signal< sc_lv<7> > j_0_reg_111;
    sc_signal< sc_lv<64> > zext_ln10_fu_160_p1;
    sc_signal< sc_lv<64> > zext_ln14_fu_165_p1;
    sc_signal< sc_lv<5> > trunc_ln703_fu_170_p1;
    sc_signal< sc_lv<7> > trunc_ln703_1_fu_182_p1;
    sc_signal< sc_lv<8> > shl_ln703_1_fu_186_p3;
    sc_signal< sc_lv<8> > shl_ln_fu_174_p3;
    sc_signal< sc_lv<22> > shl_ln1_fu_201_p3;
    sc_signal< sc_lv<1> > icmp_ln1497_fu_214_p2;
    sc_signal< sc_lv<64> > count_V_fu_219_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_209_p2;
    sc_signal< sc_lv<64> > select_ln10_fu_225_p3;
    sc_signal< sc_lv<8> > mul_ln1118_fu_241_p0;
    sc_signal< sc_lv<14> > mul_ln1118_fu_241_p1;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_lv<22> > mul_ln1118_fu_241_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<21> ap_const_lv21_1999;
    static const sc_lv<8> ap_const_lv8_C8;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<7> ap_const_lv7_4B;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<22> ap_const_lv22_1999;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_FR_V_address0();
    void thread_FR_V_ce0();
    void thread_FR_V_d0();
    void thread_FR_V_we0();
    void thread_add_ln8_fu_126_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_count_V_fu_219_p2();
    void thread_icmp_ln1496_fu_209_p2();
    void thread_icmp_ln1497_fu_214_p2();
    void thread_icmp_ln8_fu_132_p2();
    void thread_icmp_ln9_fu_148_p2();
    void thread_j_fu_154_p2();
    void thread_mul_ln1118_fu_241_p0();
    void thread_mul_ln1118_fu_241_p00();
    void thread_mul_ln1118_fu_241_p1();
    void thread_select_ln10_fu_225_p3();
    void thread_select_ln1496_fu_233_p3();
    void thread_shl_ln1_fu_201_p3();
    void thread_shl_ln703_1_fu_186_p3();
    void thread_shl_ln_fu_174_p3();
    void thread_spksTime_V_address0();
    void thread_spksTime_V_ce0();
    void thread_tmp_V_1_fu_138_p2();
    void thread_trunc_ln703_1_fu_182_p1();
    void thread_trunc_ln703_fu_170_p1();
    void thread_zext_ln10_fu_160_p1();
    void thread_zext_ln14_fu_165_p1();
    void thread_zext_ln8_fu_122_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
