#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027de370be30 .scope module, "tb_tt_um_jk2102" "tb_tt_um_jk2102" 2 1;
 .timescale 0 0;
v0000027de3662180_0 .var "clk_tb", 0 0;
v0000027de3662220_0 .var "ena_tb", 0 0;
v0000027de3662360_0 .var "rst_n_tb", 0 0;
v0000027de3662400_0 .var "ui_in_tb", 7 0;
v0000027de36624a0_0 .var "uio_in_tb", 7 0;
L_0000027de3665060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000027de3662540_0 .net "uio_oe_tb", 7 0, L_0000027de3665060;  1 drivers
L_0000027de3665018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000027de3664950_0 .net "uio_out_tb", 7 0, L_0000027de3665018;  1 drivers
v0000027de36649f0_0 .net "uo_out_tb", 7 0, L_0000027de360ed80;  1 drivers
S_0000027de35d29c0 .scope module, "dut" "tt_um_jk2102" 2 13, 3 4 0, S_0000027de370be30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0000027de36650a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027de3662cc0_0 .net/2u *"_ivl_4", 0 0, L_0000027de36650a8;  1 drivers
L_0000027de36650f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027de36622c0_0 .net/2u *"_ivl_8", 0 0, L_0000027de36650f0;  1 drivers
v0000027de3662900_0 .net "clk", 0 0, v0000027de3662180_0;  1 drivers
v0000027de3662d60_0 .net "clock_int", 0 0, L_0000027de3663ff0;  1 drivers
v0000027de3662c20_0 .net "divided_clock", 0 0, L_0000027de3664090;  1 drivers
v0000027de3662e00_0 .net "ena", 0 0, v0000027de3662220_0;  1 drivers
v0000027de3662ea0_0 .net "rst_n", 0 0, v0000027de3662360_0;  1 drivers
v0000027de3662f40_0 .net "rstn_int", 0 0, L_0000027de36644f0;  1 drivers
v0000027de3662a40_0 .net "ui_in", 7 0, v0000027de3662400_0;  1 drivers
v0000027de3662ae0_0 .net "uio_in", 7 0, v0000027de36624a0_0;  1 drivers
v0000027de3662040_0 .net "uio_oe", 7 0, L_0000027de3665060;  alias, 1 drivers
v0000027de3662b80_0 .net "uio_out", 7 0, L_0000027de3665018;  alias, 1 drivers
v0000027de36620e0_0 .net "uo_out", 7 0, L_0000027de360ed80;  alias, 1 drivers
L_0000027de3663ff0 .functor MUXZ 1, L_0000027de36650a8, v0000027de3662180_0, v0000027de3662220_0, C4<>;
L_0000027de36644f0 .functor MUXZ 1, L_0000027de36650f0, v0000027de3662360_0, v0000027de3662220_0, C4<>;
S_0000027de35d2b50 .scope module, "clk_div_inst" "clock_divider" 3 24, 4 3 0, S_0000027de35d29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "sel";
    .port_info 3 /OUTPUT 1 "clk_out";
v0000027de35d30d0_0 .net "clk", 0 0, L_0000027de3663ff0;  alias, 1 drivers
v0000027de35d2ce0_0 .net "clk_out", 0 0, L_0000027de3664090;  alias, 1 drivers
v0000027de35d2d80_0 .var "counter", 15 0;
v0000027de3609090_0 .net "rst_n", 0 0, L_0000027de36644f0;  alias, 1 drivers
L_0000027de3665138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000027de3609130_0 .net "sel", 3 0, L_0000027de3665138;  1 drivers
E_0000027de35f8af0/0 .event negedge, v0000027de3609090_0;
E_0000027de35f8af0/1 .event posedge, v0000027de35d30d0_0;
E_0000027de35f8af0 .event/or E_0000027de35f8af0/0, E_0000027de35f8af0/1;
L_0000027de3664090 .part/v v0000027de35d2d80_0, L_0000027de3665138, 1;
S_0000027de36091d0 .scope module, "sync_inst" "synchronizer" 3 35, 5 3 0, S_0000027de35d29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "in_data";
    .port_info 3 /OUTPUT 8 "out_data";
P_0000027de35f8e30 .param/l "WIDTH" 0 5 9, +C4<00000000000000000000000000001000>;
L_0000027de360ed80 .functor BUFZ 8, v0000027de36629a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000027de3662720_0 .net "clk", 0 0, L_0000027de3664090;  alias, 1 drivers
v0000027de3662680_0 .net "in_data", 7 0, v0000027de3662400_0;  alias, 1 drivers
v0000027de36627c0_0 .net "out_data", 7 0, L_0000027de360ed80;  alias, 1 drivers
v0000027de36625e0_0 .net "rst_n", 0 0, L_0000027de36644f0;  alias, 1 drivers
v0000027de3662860_0 .var "stage1", 7 0;
v0000027de36629a0_0 .var "stage2", 7 0;
E_0000027de35f8d70/0 .event negedge, v0000027de3609090_0;
E_0000027de35f8d70/1 .event posedge, v0000027de35d2ce0_0;
E_0000027de35f8d70 .event/or E_0000027de35f8d70/0, E_0000027de35f8d70/1;
    .scope S_0000027de35d2b50;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027de35d2d80_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0000027de35d2b50;
T_1 ;
    %wait E_0000027de35f8af0;
    %load/vec4 v0000027de3609090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027de35d2d80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027de35d2d80_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000027de35d2d80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027de36091d0;
T_2 ;
    %wait E_0000027de35f8d70;
    %load/vec4 v0000027de36625e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027de3662860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027de36629a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027de3662680_0;
    %assign/vec4 v0000027de3662860_0, 0;
    %load/vec4 v0000027de3662860_0;
    %assign/vec4 v0000027de36629a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027de370be30;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000027de3662180_0;
    %inv;
    %store/vec4 v0000027de3662180_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027de370be30;
T_4 ;
    %vpi_call 2 31 "$dumpfile", "simulation_output.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027de35d29c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027de3662180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027de3662360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027de3662220_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027de3662400_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027de36624a0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027de3662360_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027de3662220_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000027de3662400_0, 0, 8;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0000027de36624a0_0, 0, 8;
    %delay 200, 0;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000027de3662400_0, 0, 8;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0000027de36624a0_0, 0, 8;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027de3662220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027de3662360_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../tb/tt_um_jk2102_tb.v";
    "../src/tt_um_jk2102.v";
    "../src/clock_divider.v";
    "../src/synchronizer.v";
