##################################################
##
## Configuration file for FMake
##   Generated by FICE(FMake) ver 1.7.724-trunk
##   time : 2011-11-07 10:18:07 +0900
##
##################################################

# < Executed Command Line >
# --startup test002.list --top_module TOP --product test002 --dev_ver 001


#
# !!NOTICE!!
#  Please modify following information to suit your product environment.
#

# Product Name
PRODUCT: 1767
# Product Version
PRODUCT_VER: 001
# ICE Version
ICE_VER: 

# Circuit Information
TOP_MODULE: TOP

# Verilog List File
VERILOG_LIST: 
# Verilog List Old File ( only need check-mode )
VERILOG_LIST_OLD: 

# Verilog List File
PIN_SDC: ./tp/1767.sdc

# Add Modify Instance List
ADD_MODIFY_INST: pericore,cspf_wrapper,cspf_wrapper.cspf

# Verilog Define ( affect on Add/Replace Macro )
VERILOG_DEFINE: 

# Environment Setting (Initial Setting)

SET ICE_MACRO_VER=SS3rd_V1_1_3	# Latest version on 2011-11-07 10:18:07 +0900
SET ICE_MACRO_PATH=/home/product/div-micom-ice/data/proj/RL78/Common/ICEMacroSuite/ICEMacro/tags/${ICE_MACRO_VER}

SET REPLACE_MACRO_VER=1.1.7	# Latest version on 2011-11-07 10:18:07 +0900
SET REPLACE_MACRO_PATH=/home/product/div-micom-ice/data/proj/RL78/Common/ReplaceMacro/tags/${REPLACE_MACRO_VER}

#
# <<< INF Inf Description Format >>>
# - KeepKeep : N0-Need add Information
#
# - KeepChange
# INS: <Instance Name> <Module Name> KeepChange
#   MOD_CON: <MOD_CON File Path>
# END_INS:
#
# - Replace
# INS: <Instance Name> <Module Name> Replace
#   MODULE_NAME: <Replace Module Name>
#   VERILOG_FILE: <Replace Verilog-DHL Path>
#   MOD_CON: <MOD_CON File Path>
# END_INS:
#
# - Add
# INS: <Instance Name> <Module Name> Add
#   VERILOG_FILE: <Add Verilog-DHL Path>
#   MOD_CON: <MOD_CON File Path>
# END_INS:
#
# - Remove
# INS: <Instance Name> <Module Name> Remove
# END_INS:
#

# --------------------------------------------
# Circuit Information
# --------------------------------------------
#INS:    cspf_wrapper CSPF_Wrapper TYPE KeepKeep END_INS:
#INS:    cspf_wrapper.cspf CSPF TYPE KeepKeep END_INS:
INS: pulldown_cell0  pulldown_cell_pf TYPE KeepKeep END_INS:


INS:    cspf_wrapper.cspf.ocd OCD TYPE KeepChange
 INST_CON: ./tp/1767_OCD.con
END_INS:
#INS:    cspf_wrapper.cspf.ocd OCD TYPE KeepKeep END_INS:

INS:    cspf_wrapper.cspf.cpu CPU TYPE KeepKeep END_INS:
INS:    cspf_wrapper.cspf.dma DMA TYPE KeepKeep END_INS:

INS:    cspf_wrapper.cspf.bus BUS TYPE KeepKeep END_INS:
INS:    cspf_wrapper.flash_code flash_code TYPE KeepKeep END_INS:
INS:    cspf_wrapper.flash_code.dOut dummyOut TYPE KeepChange 
 INST_CON: ./tp/dummyOut.con
END_INS:
INS:    cspf_wrapper.cspf.mc200.dummy Dummy TYPE KeepKeep END_INS:

INS:    cspf_wrapper.da da TYPE Replace
 MODULE_NAME:  da_ICE
 VERILOG_FILE: ./tp/da_ICE.v
 INST_CON: ./tp/da_ICE.con
 ADD_INST_CON: ./tp/da_add_ICE.con
END_INS:



INS:    svmodif svmodif TYPE Add
 VERILOG_FILE: ./tp/svmodif.v
 INST_CON: ./tp/svmodif.con
END_INS:


INS:    add_ff add_ff TYPE Add
 VERILOG_FILE: ./tp/1767_ff.v
 INST_CON: ./tp/1767_ff.con
END_INS:

INS:    ice_top ICE_TOP_test TYPE KeepChange
 INST_CON: ./tp/1767_ICE_TOP.con
END_INS:

INS:    cap_wrapper.cap_in cap_in TYPE KeepKeep END_INS:


INS:    cspf_wrapper.cspf.mc200.add_ff2 add_ff2 TYPE Add
 VERILOG_FILE: ./tp/1767_ff2.v
 INST_CON: ./tp/1767_cspf_ff.con
END_INS:

INS:    cspf_wrapper.cspf.mc200.port7 port7 TYPE KeepChange
 INST_CON: ./tp/port7.con
END_INS:


INS:    cspf_wrapper.cspf.mc200.port8 port8 TYPE Replace
 MODULE_NAME:  port8_ICE
 VERILOG_FILE: ./tp/port8_ICE.v
 INST_CON: ./tp/port8.con
END_INS:


INS: pericore.cap cap TYPE KeepKeep END_INS:

INS: pericore.add_ff m1767_ff3 TYPE Add
 VERILOG_FILE: ./tp/1767_ff3.v
 INST_CON: ./tp/1767_ff3.con
END_INS:

INS:    pericore.connectA ConnectA TYPE Add
 VERILOG_FILE: ./tp/ConnectA.v
# INST_CON: ./tp/ConnectA.con
END_INS:

INS:    pericore.connectB ConnectB TYPE Add
 VERILOG_FILE: ./tp/ConnectB.v
# INST_CON: ./tp/ConnectB.con
END_INS:

################################
# END OF CONF FILE
################################

