`timescale 1ns / 1ps
`include ".//global_macro.v"

module reg_heap_ram_id(
    input clk,
    input rst_n
    );
endmodule
