

================================================================
== Vitis HLS Report for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'
================================================================
* Date:           Mon Sep  1 15:55:19 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.398 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pu_save_stream_into_pu  |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       21|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|       57|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln154_fu_135_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln154_fu_129_p2  |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  21|           7|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_u_2     |   9|          2|    3|          6|
    |u_fu_36                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |u_fu_36                  |  3|   0|    3|          0|
    |zext_ln154_reg_163       |  3|   0|   64|         61|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|   70|         61|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  pu_kernel.3_Pipeline_pu_save_stream_into_pu|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  pu_kernel.3_Pipeline_pu_save_stream_into_pu|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  pu_kernel.3_Pipeline_pu_save_stream_into_pu|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  pu_kernel.3_Pipeline_pu_save_stream_into_pu|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  pu_kernel.3_Pipeline_pu_save_stream_into_pu|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  pu_kernel.3_Pipeline_pu_save_stream_into_pu|  return value|
|p_v_value_address0   |  out|    2|   ap_memory|                                    p_v_value|         array|
|p_v_value_ce0        |  out|    1|   ap_memory|                                    p_v_value|         array|
|p_v_value_q0         |   in|   32|   ap_memory|                                    p_v_value|         array|
|p_v_y_address0       |  out|    2|   ap_memory|                                        p_v_y|         array|
|p_v_y_ce0            |  out|    1|   ap_memory|                                        p_v_y|         array|
|p_v_y_q0             |   in|   32|   ap_memory|                                        p_v_y|         array|
|tile_value_address0  |  out|    2|   ap_memory|                                   tile_value|         array|
|tile_value_ce0       |  out|    1|   ap_memory|                                   tile_value|         array|
|tile_value_we0       |  out|    1|   ap_memory|                                   tile_value|         array|
|tile_value_d0        |  out|   32|   ap_memory|                                   tile_value|         array|
|tile_y_address0      |  out|    2|   ap_memory|                                       tile_y|         array|
|tile_y_ce0           |  out|    1|   ap_memory|                                       tile_y|         array|
|tile_y_we0           |  out|    1|   ap_memory|                                       tile_y|         array|
|tile_y_d0            |  out|   32|   ap_memory|                                       tile_y|         array|
|p_ref_address0       |  out|    2|   ap_memory|                                        p_ref|         array|
|p_ref_ce0            |  out|    1|   ap_memory|                                        p_ref|         array|
|p_ref_q0             |   in|    1|   ap_memory|                                        p_ref|         array|
|tile_ref_address0    |  out|    2|   ap_memory|                                     tile_ref|         array|
|tile_ref_ce0         |  out|    1|   ap_memory|                                     tile_ref|         array|
|tile_ref_we0         |  out|    1|   ap_memory|                                     tile_ref|         array|
|tile_ref_d0          |  out|    1|   ap_memory|                                     tile_ref|         array|
+---------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%u = alloca i32 1"   --->   Operation 5 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %u"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%u_2 = load i3 %u" [src/spmm_device_fpga.cpp:154->src/spmm_device_fpga.cpp:225]   --->   Operation 8 'load' 'u_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.49ns)   --->   "%icmp_ln154 = icmp_eq  i3 %u_2, i3 4" [src/spmm_device_fpga.cpp:154->src/spmm_device_fpga.cpp:225]   --->   Operation 9 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.57ns)   --->   "%add_ln154 = add i3 %u_2, i3 1" [src/spmm_device_fpga.cpp:154->src/spmm_device_fpga.cpp:225]   --->   Operation 11 'add' 'add_ln154' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %for.inc.split.i, void %for.body.i.i.preheader.exitStub" [src/spmm_device_fpga.cpp:154->src/spmm_device_fpga.cpp:225]   --->   Operation 12 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i3 %u_2" [src/spmm_device_fpga.cpp:154->src/spmm_device_fpga.cpp:225]   --->   Operation 13 'zext' 'zext_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_v_value_addr = getelementptr i32 %p_v_value, i64 0, i64 %zext_ln154" [src/spmm_device_fpga.cpp:156->src/spmm_device_fpga.cpp:225]   --->   Operation 14 'getelementptr' 'p_v_value_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_v_y_addr = getelementptr i32 %p_v_y, i64 0, i64 %zext_ln154" [src/spmm_device_fpga.cpp:156->src/spmm_device_fpga.cpp:225]   --->   Operation 15 'getelementptr' 'p_v_y_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.69ns)   --->   "%p_v_value_load = load i2 %p_v_value_addr" [src/spmm_device_fpga.cpp:156->src/spmm_device_fpga.cpp:225]   --->   Operation 16 'load' 'p_v_value_load' <Predicate = (!icmp_ln154)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 17 [2/2] (0.69ns)   --->   "%p_v_y_load = load i2 %p_v_y_addr" [src/spmm_device_fpga.cpp:156->src/spmm_device_fpga.cpp:225]   --->   Operation 17 'load' 'p_v_y_load' <Predicate = (!icmp_ln154)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_ref_addr = getelementptr i1 %p_ref, i64 0, i64 %zext_ln154" [src/spmm_device_fpga.cpp:157->src/spmm_device_fpga.cpp:225]   --->   Operation 18 'getelementptr' 'p_ref_addr' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.63ns)   --->   "%p_ref_load = load i2 %p_ref_addr" [src/spmm_device_fpga.cpp:157->src/spmm_device_fpga.cpp:225]   --->   Operation 19 'load' 'p_ref_load' <Predicate = (!icmp_ln154)> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln154 = store i3 %add_ln154, i3 %u" [src/spmm_device_fpga.cpp:154->src/spmm_device_fpga.cpp:225]   --->   Operation 20 'store' 'store_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [src/spmm_device_fpga.cpp:155->src/spmm_device_fpga.cpp:225]   --->   Operation 21 'specpipeline' 'specpipeline_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/spmm_device_fpga.cpp:154->src/spmm_device_fpga.cpp:225]   --->   Operation 22 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tile_value_addr = getelementptr i32 %tile_value, i64 0, i64 %zext_ln154" [src/spmm_device_fpga.cpp:156->src/spmm_device_fpga.cpp:225]   --->   Operation 23 'getelementptr' 'tile_value_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 %zext_ln154" [src/spmm_device_fpga.cpp:156->src/spmm_device_fpga.cpp:225]   --->   Operation 24 'getelementptr' 'tile_y_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.69ns)   --->   "%p_v_value_load = load i2 %p_v_value_addr" [src/spmm_device_fpga.cpp:156->src/spmm_device_fpga.cpp:225]   --->   Operation 25 'load' 'p_v_value_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 26 [1/2] (0.69ns)   --->   "%p_v_y_load = load i2 %p_v_y_addr" [src/spmm_device_fpga.cpp:156->src/spmm_device_fpga.cpp:225]   --->   Operation 26 'load' 'p_v_y_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 27 [1/1] (0.69ns)   --->   "%store_ln156 = store i32 %p_v_value_load, i2 %tile_value_addr" [src/spmm_device_fpga.cpp:156->src/spmm_device_fpga.cpp:225]   --->   Operation 27 'store' 'store_ln156' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 28 [1/1] (0.69ns)   --->   "%store_ln156 = store i32 %p_v_y_load, i2 %tile_y_addr" [src/spmm_device_fpga.cpp:156->src/spmm_device_fpga.cpp:225]   --->   Operation 28 'store' 'store_ln156' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 29 [1/2] (0.63ns)   --->   "%p_ref_load = load i2 %p_ref_addr" [src/spmm_device_fpga.cpp:157->src/spmm_device_fpga.cpp:225]   --->   Operation 29 'load' 'p_ref_load' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tile_ref_addr = getelementptr i1 %tile_ref, i64 0, i64 %zext_ln154" [src/spmm_device_fpga.cpp:157->src/spmm_device_fpga.cpp:225]   --->   Operation 30 'getelementptr' 'tile_ref_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.63ns)   --->   "%store_ln157 = store i1 %p_ref_load, i2 %tile_ref_addr" [src/spmm_device_fpga.cpp:157->src/spmm_device_fpga.cpp:225]   --->   Operation 31 'store' 'store_ln157' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.inc.i" [src/spmm_device_fpga.cpp:154->src/spmm_device_fpga.cpp:225]   --->   Operation 32 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_v_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_v_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tile_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tile_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ref]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tile_ref]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
u                  (alloca           ) [ 010]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
u_2                (load             ) [ 000]
icmp_ln154         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln154          (add              ) [ 000]
br_ln154           (br               ) [ 000]
zext_ln154         (zext             ) [ 011]
p_v_value_addr     (getelementptr    ) [ 011]
p_v_y_addr         (getelementptr    ) [ 011]
p_ref_addr         (getelementptr    ) [ 011]
store_ln154        (store            ) [ 000]
specpipeline_ln155 (specpipeline     ) [ 000]
specloopname_ln154 (specloopname     ) [ 000]
tile_value_addr    (getelementptr    ) [ 000]
tile_y_addr        (getelementptr    ) [ 000]
p_v_value_load     (load             ) [ 000]
p_v_y_load         (load             ) [ 000]
store_ln156        (store            ) [ 000]
store_ln156        (store            ) [ 000]
p_ref_load         (load             ) [ 000]
tile_ref_addr      (getelementptr    ) [ 000]
store_ln157        (store            ) [ 000]
br_ln154           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_v_value">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_v_value"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_v_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_v_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tile_value">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_value"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tile_y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ref">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ref"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tile_ref">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tile_ref"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="u_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="p_v_value_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="3" slack="0"/>
<pin id="44" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_value_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="p_v_y_addr_gep_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="1" slack="0"/>
<pin id="50" dir="0" index="2" bw="3" slack="0"/>
<pin id="51" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="2" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_v_value_load/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="2" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_v_y_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_ref_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="2" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ref_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tile_value_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="3" slack="1"/>
<pin id="83" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_value_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tile_y_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="1"/>
<pin id="90" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_y_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln156_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="2" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln156_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tile_ref_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="3" slack="1"/>
<pin id="111" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_ref_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln157_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="3" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="u_2_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_2/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln154_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln154_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln154_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln154_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="3" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/1 "/>
</bind>
</comp>

<comp id="153" class="1005" name="u_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="163" class="1005" name="zext_ln154_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln154 "/>
</bind>
</comp>

<comp id="170" class="1005" name="p_v_value_addr_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="1"/>
<pin id="172" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_v_value_addr "/>
</bind>
</comp>

<comp id="175" class="1005" name="p_v_y_addr_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="1"/>
<pin id="177" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_v_y_addr "/>
</bind>
</comp>

<comp id="180" class="1005" name="p_ref_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="1"/>
<pin id="182" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_ref_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="24" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="53"><net_src comp="24" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="59"><net_src comp="40" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="47" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="54" pin="3"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="79" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="60" pin="3"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="86" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="73" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="126" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="47" pin=2"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="152"><net_src comp="135" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="36" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="166"><net_src comp="141" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="173"><net_src comp="40" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="178"><net_src comp="47" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="183"><net_src comp="66" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tile_value | {2 }
	Port: tile_y | {2 }
	Port: tile_ref | {2 }
 - Input state : 
	Port: pu_kernel.3_Pipeline_pu_save_stream_into_pu : p_v_value | {1 2 }
	Port: pu_kernel.3_Pipeline_pu_save_stream_into_pu : p_v_y | {1 2 }
	Port: pu_kernel.3_Pipeline_pu_save_stream_into_pu : p_ref | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		u_2 : 1
		icmp_ln154 : 2
		add_ln154 : 2
		br_ln154 : 3
		zext_ln154 : 2
		p_v_value_addr : 3
		p_v_y_addr : 3
		p_v_value_load : 4
		p_v_y_load : 4
		p_ref_addr : 3
		p_ref_load : 4
		store_ln154 : 3
	State 2
		store_ln156 : 1
		store_ln156 : 1
		store_ln157 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |  add_ln154_fu_135 |    0    |    10   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln154_fu_129 |    0    |    8    |
|----------|-------------------|---------|---------|
|   zext   | zext_ln154_fu_141 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    18   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  p_ref_addr_reg_180  |    2   |
|p_v_value_addr_reg_170|    2   |
|  p_v_y_addr_reg_175  |    2   |
|       u_reg_153      |    3   |
|  zext_ln154_reg_163  |   64   |
+----------------------+--------+
|         Total        |   73   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_54 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_60 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_73 |  p0  |   2  |   2  |    4   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   18   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   73   |   45   |
+-----------+--------+--------+--------+
