// Seed: 3773110619
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5 = id_3;
  tri1 id_6 = 1 ? id_2 : 1;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input wor  id_1
);
  wire id_3;
  integer id_4 (
      .id_0(1),
      .id_1(1'd0),
      .id_2(id_5[1]),
      .id_3(1),
      .id_4(1 + id_0),
      .id_5(1),
      .id_6(id_5)
  );
  module_0(
      id_3, id_3, id_3
  );
endmodule
