<root><simulation><result_generated_time />2023-05-24 00:57:31<layer><layer_spec />{'B': 1, 'K': 144, 'C': 24, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 75264, 'O': 451584}<total_data_reuse />{'W': 3136, 'I': 144.0, 'O': 24}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'K_2']}, {'Row': ['C_8', 'FY_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [256, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 8)]], [[('C', 8), ('K', 4)], [('C', 4), ('FY', 1)]], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('C', 4), ('FY', 1), ('OY', 8)]], [], []]<O />[[[('C', 8)], [('C', 4), ('FY', 1)]], [[('K', 4)], [('OY', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('K', 4), ('OX', 56)], [('K', 3), ('OY', 7)], []]<I />[[('K', 3), ('K', 4), ('OX', 56), ('K', 3)], [('OY', 7)], []]<O />[[('K', 3), ('K', 4)], [('OX', 56), ('K', 3), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [8.0, 56, 7, 1], 'I': [4.0, 36.0, 1.0, 1.0], 'O': [32.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [96, 36864, 36864], 'I': [448, 802816, 802816], 'O': [96, 3612672, 3612672], 'O_partial': [0, 0, 0], 'O_final': [96, 3612672, 3612672]}<actual_mem_utilization_individual />{'W': [0.19, 0.0, 0.0], 'I': [0.88, 0.02, 0.0], 'O': [0.19, 0.11, 0.0]}<actual_mem_utilization_shared />{'W': [0.19, 0.13, 0.0], 'I': [0.88, 0.13, 0.0], 'O': [0.19, 0.13, 0.0]}<effective_mem_size_bit />{'W': [96, 36864, 36864], 'I': [448, 802816, 802816], 'O': [32, 64512, 3612672], 'O_partial': [0, 0, 0], 'O_final': [32, 64512, 3612672]}<total_unit_count />{'W': [1024, 128, 1, 1], 'I': [1024, 256, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [256, 256, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [8.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1354752, 24192], [24192, 3456], [3456, 0]]<I />[[225792, 75264], [75264, 75264], [75264, 0]]<O />[[(0, 451584), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 451584), (451584, 0)], [(0, 451584), (451584, 0)], [(0, 451584), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[169344, 3024], [378, 54], [14, 0]]<I />[[28224, 9408], [1176, 1176], [294, 0]]<O />[[(0, 56448), (56448, 0)], [(0, 7056), (7056, 0)], [(0, 1764), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 56448], [56448, 0]), ([0, 7056], [7056, 0]), ([0, 1764], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />0</mac_count></basic_info><energy><total_energy />23696448.7<mem_energy_breakdown><W />[58.0, 44.8, 18.0]<I />[12.9, 233.1, 391.6]<O />[39.5, 1398.4, 2349.4]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />0.0<total />23691903.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8945<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8945<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />15776<latency_cycle_without_data_loading />14112<ideal_computing_cycle />14112<data_loading><load_cycle_total />1664<load_cycle_individual />{'W': [24, 72, 0], 'I': [224, 1568, 0]}<load_cycle_combined />{'W': 72, 'I': 1568}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-14111], [-13400, -12960], [-14112, -14112]], 'I': [[-14111], [-3990, -2688], [-14112, -14112]], 'O': [[-14112], [-11760, -7056], [-7056, -12348]]}<mem_stall_cycle_shared />{'W': [[-14111], [-13400, 0], [0, 0]], 'I': [[-14111], [-3990, 0], [0, 0]], 'O': [[-14112], [-11760, -7056], [-7056, -12348]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [96, 36864, 36864], 'I': [448, 802816, 802816], 'O': [96, 3612672, 3612672], 'O_partial': [0, 0, 0], 'O_final': [96, 3612672, 3612672]}<data_size_each_level_total />{'W': [12288, 36864, 36864], 'I': [114688, 802816, 802816], 'O': [3072, 3612672, 3612672]}<loop_cycles_each_level />{'W': [672, 14112, 14112], 'I': [2016, 14112, 14112], 'O': [12, 14112, 14112]}<top_ir_loop_size />{'W': [56, 7, 1], 'I': [3, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [18.3, 2.6], [2.6, 2.6]], 'I': [[8.0, 0.2], [56.9, 56.9], [56.9, 56.9]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 18.3], [18.3, 2.6]], 'I': [[8.0, 0.7], [170.7, 56.9], [56.9, 56.9]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [18.3, 2.6], [2.6, 0]], 'I': [[8.0, 0.7], [170.7, 56.9], [56.9, 0]], 'O': [[8.0, 8.0], [256.0, 256.0], [256.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [445.0, 315.5], [59.5, 256.0]], 'I': [[8.0, 0.7], [445.0, 315.5], [59.5, 256.0]], 'O': [[8.0, 8.0], [445.0, 315.5], [59.5, 256.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 14112], [672, 672, 21], [14112, 14112, 1]], 'I': [[1, 1, 14112], [672, 2016, 7], [14112, 14112, 1]], 'O': [[1, 1, 14112], [12, 12, 1176], [14112, 14112, 1]]}<trans_time_real />{'W': [[0, 1, 14112], [[2, 672, 21], [24, 672, 21]], [[72, 14112, 1], [18, 14112, 1]]], 'I': [[0, 1, 14112], [[7, 2016, 7], [224, 2016, 7]], [[1568, 14112, 1], [392, 14112, 1]]], 'O': [[0, 1, 14112], [[2, 12, 1176], [6, 12, 1176]], [[7056, 14112, 1], [1764, 14112, 1]]]}<single_stall_cycle />{'W': [[-1], [-670, -648], [-14040, -14094]], 'I': [[-1], [-665, -448], [-12544, -13720]], 'O': [[-1], [-10, -6], [-7056, -12348]]}<single_stall_count />{'W': [14111, 20, 0], 'I': [14111, 6, 0], 'O': [14112, 1176, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [480, 0], 'I': [1344, 0], 'O': [7056, 7056]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [7056, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-12288, -14112], [-7056, -7056]], 1: [[-14112, -14112], [-7056, -14112]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>