From 80c8be02fe21ae69e06d44926b7db23dae241805 Mon Sep 17 00:00:00 2001
From: Steffen Trumtrar <s.trumtrar@pengutronix.de>
Date: Fri, 27 Jan 2023 14:33:52 +0100
Subject: [PATCH] HACK: enable wishbone memory

Signed-off-by: Steffen Trumtrar <s.trumtrar@pengutronix.de>
---
 litex/soc/cores/cpu/vexriscv_smp/core.py | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/litex/soc/cores/cpu/vexriscv_smp/core.py b/litex/soc/cores/cpu/vexriscv_smp/core.py
index e6061c25..0232716c 100755
--- a/litex/soc/cores/cpu/vexriscv_smp/core.py
+++ b/litex/soc/cores/cpu/vexriscv_smp/core.py
@@ -47,7 +47,7 @@ class VexRiscvSMP(CPU):
     icache_width         = 32
     aes_instruction      = False
     out_of_order_decoder = True
-    wishbone_memory      = False
+    wishbone_memory      = True
     wishbone_force_32b   = False
     with_fpu             = False
     cpu_per_fpu          = 4
-- 
2.30.2

