<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_div32p2_0_0_synth_1" LaunchDir="/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/design_1_div32p2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_div32p2_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_div32p2_0_0_synth_1"/>
	</Run>
</Runs>

