==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.1 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.1ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.2 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.2ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] Analyzing design file '/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:266:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.11 seconds. CPU system time: 1.06 seconds. Elapsed time: 6.21 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,537 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 445 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/ARP_hls_prj/ultrascale_plus/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:383:9)
INFO: [HLS 214-210] Disaggregating variable 'arpTable'
INFO: [HLS 214-178] Inlining function 'arpTableReply::arpTableReply(arpTableEntry)' into 'genARPDiscovery(hls::stream<ap_uint<32>, 0>&, hls::stream<arpTableEntry, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<1>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'arpTableEntry::arpTableEntry(ap_uint<48>, ap_uint<32>, ap_uint<1>)' into 'arp_pkg_receiver(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<arpReplyMeta, 0>&, hls::stream<arpTableEntry, 0>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'arpTableEntry::get_id()' into 'arp_table(hls::stream<arpTableEntry, 0>&, hls::stream<ap_uint<32>, 0>&, hls::stream<arpTableEntry, 0>&, hls::stream<ap_uint<32>, 0>&, arpTableEntry*, ap_uint<32>&, ap_uint<32>&, ap_uint<32>&)' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.82 seconds. Elapsed time: 8.82 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.195 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'arp_server' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:355:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'genARPDiscovery'
	 'arp_pkg_receiver'
	 'arp_pkg_sender'
	 'arp_table'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.218 GB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_macAddress'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_ipAddress'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_valid'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_macAddress'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_ipAddress'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'arpTable_valid'.
WARNING: [HLS 200-657] Generating channel macIpEncode_rsp_i that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel arpRequestFifo that flows backwards in the dataflow region.
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for arp_server because entry_proc has non-FIFO I/O
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for arp_server because genARPDiscovery has non-FIFO I/O
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for arp_server because arp_pkg_receiver has non-FIFO I/O
WARNING: [HLS 200-631] ap_ctrl_none interface is illegal for arp_server because arp_table has non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'arp_server' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'genARPDiscovery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'genARPDiscovery'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'genARPDiscovery'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arp_pkg_receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'arp_pkg_receiver'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'arp_pkg_receiver'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arp_pkg_sender' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'arp_pkg_sender'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'arp_pkg_sender'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arp_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'arp_table'.
WARNING: [HLS 200-885] The II Violation in module 'arp_table' (function 'arp_table'): Unable to schedule 'store' operation ('arpTable_macAddress_addr_write_ln226', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:226) of variable 'currEntry.macAddress', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:225 on array 'arpTable_macAddress' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'arpTable_macAddress'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, function 'arp_table'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arp_server' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'genARPDiscovery' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'gia_fsm_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ip_lsb' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'arp_scan_1d' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'time_counter' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'genARPDiscovery' pipeline 'genARPDiscovery' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'genARPDiscovery'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arp_pkg_receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wordCount' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'arp_pkg_receiver' pipeline 'arp_pkg_receiver' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'arp_pkg_receiver'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arp_pkg_sender' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'aps_fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_srcMac' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_ethType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_hwType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_protoType' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_hwLen' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_protoLen' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_hwAddrSrc' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'replyMeta_protoAddrSrc' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'inputIP' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'arp_pkg_sender' pipeline 'arp_pkg_sender' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'arp_pkg_sender'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arp_table' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'arp_table' pipeline 'arp_table' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'arp_table'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arp_server' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataIn_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataIn_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataIn_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataIn_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/macIpEncode_req' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataOut_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataOut_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataOut_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpDataOut_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/macIpEncode_rsp' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpTable_macAddress' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpTable_ipAddress' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arpTable_valid' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/arp_scan' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/myMacAddress' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/myIpAddress' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/gatewayIP' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'arp_server/networkMask' to 'ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'arp_server' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'arp_scan', 'arpTable_valid', 'arpTable_ipAddress' and 'arpTable_macAddress' to AXI-Lite port s_axilite.
INFO: [RTGEN 206-100] Finished creating RTL model for 'arp_server'.
INFO: [RTMG 210-285] Implementing FIFO 'myMacAddress_c_U(arp_server_fifo_w48_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gatewayIP_c_U(arp_server_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gatewayIP_c12_U(arp_server_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'networkMask_c_U(arp_server_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'networkMask_c13_U(arp_server_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'macIpEncode_i_U(arp_server_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'macIpEncode_rsp_i_U(arp_server_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'myIpAddress_c_U(arp_server_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'myIpAddress_c11_U(arp_server_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arpReplyFifo_U(arp_server_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arpTableInsertFifo_U(arp_server_fifo_w128_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'arpRequestFifo_U(arp_server_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_arp_pkg_sender_U0_U(arp_server_start_for_arp_pkg_sender_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.280 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for arp_server.
INFO: [VLOG 209-307] Generating Verilog RTL for arp_server.
INFO: [HLS 200-789] **** Estimated Fmax: 379.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.21 seconds. CPU system time: 2.05 seconds. Elapsed time: 18.79 seconds; current allocated memory: 93.277 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file ARP_hls_prj/ultrascale_plus/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.1 seconds. CPU system time: 1.39 seconds. Elapsed time: 14.57 seconds; current allocated memory: 6.410 MB.
