{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 17:26:30 2009 " "Info: Processing started: Sat Oct 31 17:26:30 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DIVISION_N_N -c DIVISION_N_N " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DIVISION_N_N -c DIVISION_N_N" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIVISION_N_N.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DIVISION_N_N.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DIVISION_N_N " "Info: Found entity 1: DIVISION_N_N" {  } { { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BANK.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BANK.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK " "Info: Found entity 1: BANK" {  } { { "BANK.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/BANK.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N2.bdf " "Warning: Can't analyze file -- file C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N2.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "N_N2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file N_N2.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_N2 " "Info: Found entity 1: N_N2" {  } { { "N_N2.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N2.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file C2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 C2 " "Info: Found entity 1: C2" {  } { { "C2.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/C2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SUM2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file SUM2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUM2 " "Info: Found entity 1: SUM2" {  } { { "SUM2.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/SUM2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "N_N.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file N_N.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_N " "Info: Found entity 1: N_N" {  } { { "N_N.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "N_N3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file N_N3.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_N3 " "Info: Found entity 1: N_N3" {  } { { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DIVISION_N_N " "Info: Elaborating entity \"DIVISION_N_N\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub1.tdf 1 1 " "Warning: Using design file lpm_add_sub1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info: Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_add_sub1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 lpm_add_sub1:inst21 " "Info: Elaborating entity \"lpm_add_sub1\" for hierarchy \"lpm_add_sub1:inst21\"" {  } { { "DIVISION_N_N.bdf" "inst21" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 216 504 632 376 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.tdf" "lpm_add_sub_component" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_add_sub1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_add_sub1.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_add_sub1.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_21h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_21h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_21h " "Info: Found entity 1: add_sub_21h" {  } { { "db/add_sub_21h.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/add_sub_21h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_21h lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated " "Info: Elaborating entity \"add_sub_21h\" for hierarchy \"lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_N3 N_N3:inst2 " "Info: Elaborating entity \"N_N3\" for hierarchy \"N_N3:inst2\"" {  } { { "DIVISION_N_N.bdf" "inst2" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 336 -152 -24 848 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare0.tdf 1 1 " "Warning: Using design file lpm_compare0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_compare0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 lpm_compare0:inst4 " "Info: Elaborating entity \"lpm_compare0\" for hierarchy \"lpm_compare0:inst4\"" {  } { { "DIVISION_N_N.bdf" "inst4" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 200 -88 40 296 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare0:inst4\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare0:inst4\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.tdf" "lpm_compare_component" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_compare0.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare0:inst4\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"lpm_compare0:inst4\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_compare0.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare0:inst4\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"lpm_compare0:inst4\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_compare0.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jmi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_jmi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jmi " "Info: Found entity 1: cmpr_jmi" {  } { { "db/cmpr_jmi.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/cmpr_jmi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jmi lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|cmpr_jmi:auto_generated " "Info: Elaborating entity \"cmpr_jmi\" for hierarchy \"lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|cmpr_jmi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.tdf 1 1 " "Warning: Using design file lpm_counter0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_counter0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "DIVISION_N_N.bdf" "inst1" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 192 -248 -104 288 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "lpm_counter_component" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_counter0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_counter0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 5 " "Info: Parameter \"LPM_MODULUS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_USED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_counter0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hai.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_hai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hai " "Info: Found entity 1: cntr_hai" {  } { { "db/cntr_hai.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/cntr_hai.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hai lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated " "Info: Elaborating entity \"cntr_hai\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Info: Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7cc lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|cmpr_7cc:cmpr2 " "Info: Elaborating entity \"cmpr_7cc\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|cmpr_7cc:cmpr2\"" {  } { { "db/cntr_hai.tdf" "cmpr2" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/cntr_hai.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff2.tdf 1 1 " "Warning: Using design file lpm_dff2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Info: Found entity 1: lpm_dff2" {  } { { "lpm_dff2.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_dff2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff2 lpm_dff2:inst5 " "Info: Elaborating entity \"lpm_dff2\" for hierarchy \"lpm_dff2:inst5\"" {  } { { "DIVISION_N_N.bdf" "inst5" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 64 344 488 160 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff2:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.tdf" "lpm_ff_component" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_dff2.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff2:inst5\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_dff2.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff2:inst5\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff2.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_dff2.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK BANK:inst9 " "Info: Elaborating entity \"BANK\" for hierarchy \"BANK:inst9\"" {  } { { "DIVISION_N_N.bdf" "inst9" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { -8 120 288 184 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "lpm_decode0 inst32 " "Warning: Block or symbol \"lpm_decode0\" of instance \"inst32\" overlaps another block or symbol" {  } { { "BANK.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/BANK.bdf" { { 472 328 456 648 "inst32" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri0.tdf 1 1 " "Warning: Using design file lpm_bustri0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_bustri0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 BANK:inst9\|lpm_bustri0:inst14 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"BANK:inst9\|lpm_bustri0:inst14\"" {  } { { "BANK.bdf" "inst14" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/BANK.bdf" { { 248 728 808 288 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.tdf" "lpm_bustri_component" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_bustri0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_bustri0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_bustri0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.tdf 1 1 " "Warning: Using design file lpm_decode0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_decode0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 BANK:inst9\|lpm_decode0:inst30 " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"BANK:inst9\|lpm_decode0:inst30\"" {  } { { "BANK.bdf" "inst30" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/BANK.bdf" { { 816 328 456 992 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "lpm_decode_component" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_decode0.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_decode0.tdf" 55 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Info: Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_decode0.tdf" 55 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3rf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3rf " "Info: Found entity 1: decode_3rf" {  } { { "db/decode_3rf.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/decode_3rf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3rf BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated " "Info: Elaborating entity \"decode_3rf\" for hierarchy \"BANK:inst9\|lpm_decode0:inst30\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.tdf 1 1 " "Warning: Using design file lpm_mux0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst13 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst13\"" {  } { { "DIVISION_N_N.bdf" "inst13" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 8 -112 24 88 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux0:inst13\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux0:inst13\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "lpm_mux_component" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_mux0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst13\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux0:inst13\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_mux0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst13\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux0:inst13\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_mux0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nmc " "Info: Found entity 1: mux_nmc" {  } { { "db/mux_nmc.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/mux_nmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nmc lpm_mux0:inst13\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated " "Info: Elaborating entity \"mux_nmc\" for hierarchy \"lpm_mux0:inst13\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_add_sub2.tdf 1 1 " "Warning: Using design file lpm_add_sub2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub2 " "Info: Found entity 1: lpm_add_sub2" {  } { { "lpm_add_sub2.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_add_sub2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub2 lpm_add_sub2:inst15 " "Info: Elaborating entity \"lpm_add_sub2\" for hierarchy \"lpm_add_sub2:inst15\"" {  } { { "DIVISION_N_N.bdf" "inst15" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { -96 -280 -120 0 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub2:inst15\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub2:inst15\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub2.tdf" "lpm_add_sub_component" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_add_sub2.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub2:inst15\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"lpm_add_sub2:inst15\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub2.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_add_sub2.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub2:inst15\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"lpm_add_sub2:inst15\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Info: Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub2.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_add_sub2.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rnh " "Info: Found entity 1: add_sub_rnh" {  } { { "db/add_sub_rnh.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/add_sub_rnh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rnh lpm_add_sub2:inst15\|lpm_add_sub:lpm_add_sub_component\|add_sub_rnh:auto_generated " "Info: Elaborating entity \"add_sub_rnh\" for hierarchy \"lpm_add_sub2:inst15\|lpm_add_sub:lpm_add_sub_component\|add_sub_rnh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff3.tdf 1 1 " "Warning: Using design file lpm_dff3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff3 " "Info: Found entity 1: lpm_dff3" {  } { { "lpm_dff3.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_dff3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff3 lpm_dff3:inst " "Info: Elaborating entity \"lpm_dff3\" for hierarchy \"lpm_dff3:inst\"" {  } { { "DIVISION_N_N.bdf" "inst" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 552 504 648 648 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift2.tdf 1 1 " "Warning: Using design file lpm_clshift2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift2 " "Info: Found entity 1: lpm_clshift2" {  } { { "lpm_clshift2.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_clshift2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift2 lpm_clshift2:inst8 " "Info: Elaborating entity \"lpm_clshift2\" for hierarchy \"lpm_clshift2:inst8\"" {  } { { "DIVISION_N_N.bdf" "inst8" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 456 504 656 552 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift2.tdf" "lpm_clshift_component" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_clshift2.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift2.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_clshift2.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Info: Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 1 " "Info: Parameter \"LPM_WIDTHDIST\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_clshift2.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_clshift2.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_aic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_aic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_aic " "Info: Found entity 1: lpm_clshift_aic" {  } { { "db/lpm_clshift_aic.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/lpm_clshift_aic.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_aic lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated " "Info: Elaborating entity \"lpm_clshift_aic\" for hierarchy \"lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.tdf 1 1 " "Warning: Using design file lpm_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 lpm_dff0:inst34 " "Info: Elaborating entity \"lpm_dff0\" for hierarchy \"lpm_dff0:inst34\"" {  } { { "DIVISION_N_N.bdf" "inst34" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 472 768 912 552 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff0:inst34\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "lpm_ff_component" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff0:inst34\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff0:inst34\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_dff0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri1.tdf 1 1 " "Warning: Using design file lpm_bustri1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri1 " "Info: Found entity 1: lpm_bustri1" {  } { { "lpm_bustri1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_bustri1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri1 lpm_bustri1:inst32 " "Info: Elaborating entity \"lpm_bustri1\" for hierarchy \"lpm_bustri1:inst32\"" {  } { { "DIVISION_N_N.bdf" "inst32" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 192 928 1048 248 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.tdf" "lpm_bustri_component" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_bustri1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_bustri1.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_bustri1.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq1.tdf 1 1 " "Warning: Using design file lpm_ram_dq1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Info: Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_ram_dq1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq1 lpm_ram_dq1:inst11 " "Info: Elaborating entity \"lpm_ram_dq1\" for hierarchy \"lpm_ram_dq1:inst11\"" {  } { { "DIVISION_N_N.bdf" "inst11" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 200 1072 1232 336 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq1.tdf" "lpm_ram_dq_component" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_ram_dq1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_ram_dq1.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY FLEX10K " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 5 " "Info: Parameter \"LPM_WIDTHAD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ../DIVISION_N_N/DATOSRAM.hex " "Info: Parameter \"LPM_FILE\" = \"../DIVISION_N_N/DATOSRAM.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_ram_dq1.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "lpm_ram_dq1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_ram_dq1.tdf" 51 2 0 } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 200 1072 1232 336 "inst11" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "lpm_ram_dq1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_ram_dq1.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_ram_dq1.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t5b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t5b1 " "Info: Found entity 1: altsyncram_t5b1" {  } { { "db/altsyncram_t5b1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/altsyncram_t5b1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t5b1 lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated " "Info: Elaborating entity \"altsyncram_t5b1\" for hierarchy \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "DATOSRAM.hex " "Warning: Byte addressed memory initialization file \"DATOSRAM.hex\" was read in the word-addressed format" {  } { { "C:/Cesar/digitales 2/DIVISION_N_N/DATOSRAM.hex" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/DATOSRAM.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_constant0.tdf 1 1 " "Warning: Using design file lpm_constant0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info: Found entity 1: lpm_constant0" {  } { { "lpm_constant0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_constant0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst20 " "Info: Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst20\"" {  } { { "DIVISION_N_N.bdf" "inst20" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 168 1296 1392 216 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst20\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst20\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant0.tdf" "lpm_constant_component" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_constant0.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst20\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"lpm_constant0:inst20\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_constant0.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst20\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"lpm_constant0:inst20\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 5 " "Info: Parameter \"LPM_CVALUE\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant0.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_constant0.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "VRAM\[3\] " "Warning: Inserted always-enabled tri-state buffer between \"VRAM\[3\]\" and its non-tri-state driver." {  } { { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 168 1072 1248 184 "VRAM\[3..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "VRAM\[2\] " "Warning: Inserted always-enabled tri-state buffer between \"VRAM\[2\]\" and its non-tri-state driver." {  } { { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 168 1072 1248 184 "VRAM\[3..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "VRAM\[1\] " "Warning: Inserted always-enabled tri-state buffer between \"VRAM\[1\]\" and its non-tri-state driver." {  } { { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 168 1072 1248 184 "VRAM\[3..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "VRAM\[0\] " "Warning: Inserted always-enabled tri-state buffer between \"VRAM\[0\]\" and its non-tri-state driver." {  } { { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 168 1072 1248 184 "VRAM\[3..0\]" "" } } } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[3\] VA\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VA\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[3\] VA\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VA\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[3\] VA\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VA\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[3\] VA\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VA\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[2\] VA\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VA\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[2\] VA\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VA\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[2\] VA\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VA\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[2\] VA\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VA\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[1\] VA\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VA\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[1\] VA\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VA\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[1\] VA\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VA\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[1\] VA\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VA\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[0\] VA\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst28\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VA\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[0\] VA\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst26\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VA\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[0\] VA\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst20\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VA\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[0\] VA\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst14\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VA\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[3\] VB\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VB\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst27\|lpm_bustri:lpm_bustri_component\|dout\[3\] VB\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst27\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VB\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[3\] VB\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VB\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\] VB\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VB\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst27\|lpm_bustri:lpm_bustri_component\|dout\[2\] VB\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst27\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VB\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[2\] VB\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VB\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[1\] VB\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VB\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst27\|lpm_bustri:lpm_bustri_component\|dout\[1\] VB\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst27\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VB\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[1\] VB\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VB\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\] VB\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst29\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VB\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst27\|lpm_bustri:lpm_bustri_component\|dout\[0\] VB\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst27\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VB\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[0\] VB\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"BANK:inst9\|lpm_bustri0:inst23\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VB\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[3\] VRAM\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"VRAM\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[2\] VRAM\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"VRAM\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\] VRAM\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"VRAM\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\] VRAM\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"VRAM\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "gdfx_temp1\[3\] VRAM\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"gdfx_temp1\[3\]\" to the node \"VRAM\[3\]\" into a wire" {  } {  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "gdfx_temp1\[2\] VRAM\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"gdfx_temp1\[2\]\" to the node \"VRAM\[2\]\" into a wire" {  } {  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "gdfx_temp1\[1\] VRAM\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"gdfx_temp1\[1\]\" to the node \"VRAM\[1\]\" into a wire" {  } {  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "gdfx_temp1\[0\] VRAM\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"gdfx_temp1\[0\]\" to the node \"VRAM\[0\]\" into a wire" {  } {  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[3\] lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[3\]\" to the node \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[2\] lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[2\]\" to the node \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[1\] lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[1\]\" to the node \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[0\] lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri1:inst32\|lpm_bustri:lpm_bustri_component\|din\[0\]\" to the node \"lpm_dff0:inst34\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[3\] lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[2\] lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[1\] lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[0\] lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst24\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[3\] lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[2\] lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[1\] lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BANK:inst9\|lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[0\] lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"BANK:inst9\|lpm_bustri0:inst25\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"lpm_dff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[3\] BANK:inst9\|lpm_dff2:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"BANK:inst9\|lpm_dff2:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[2\] BANK:inst9\|lpm_dff2:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"BANK:inst9\|lpm_dff2:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[1\] BANK:inst9\|lpm_dff2:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"BANK:inst9\|lpm_dff2:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[0\] BANK:inst9\|lpm_dff2:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_bustri0:inst36\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"BANK:inst9\|lpm_dff2:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ADDRES\[4\] GND " "Warning (13410): Pin \"ADDRES\[4\]\" is stuck at GND" {  } { { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 256 1232 1352 272 "ADDRES\[4..0\]" "" } { 339 1272 1336 410 "ADDRES\[2..0\]" "" } { 369 1350 1368 448 "ADDRES\[4..3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ADDRES\[3\] GND " "Warning (13410): Pin \"ADDRES\[3\]\" is stuck at GND" {  } { { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 256 1232 1352 272 "ADDRES\[4..0\]" "" } { 339 1272 1336 410 "ADDRES\[2..0\]" "" } { 369 1350 1368 448 "ADDRES\[4..3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 28 " "Info: 28 registers lost all their fanouts during netlist optimizations. The first 28 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~5 " "Info: Register \"N_N3:inst2\|fstate~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~6 " "Info: Register \"N_N3:inst2\|fstate~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~7 " "Info: Register \"N_N3:inst2\|fstate~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~8 " "Info: Register \"N_N3:inst2\|fstate~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~10 " "Info: Register \"N_N3:inst2\|fstate~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~11 " "Info: Register \"N_N3:inst2\|fstate~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~12 " "Info: Register \"N_N3:inst2\|fstate~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~13 " "Info: Register \"N_N3:inst2\|fstate~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~14 " "Info: Register \"N_N3:inst2\|fstate~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~15 " "Info: Register \"N_N3:inst2\|fstate~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~16 " "Info: Register \"N_N3:inst2\|fstate~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~17 " "Info: Register \"N_N3:inst2\|fstate~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~18 " "Info: Register \"N_N3:inst2\|fstate~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~19 " "Info: Register \"N_N3:inst2\|fstate~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~20 " "Info: Register \"N_N3:inst2\|fstate~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "N_N3:inst2\|fstate~21 " "Info: Register \"N_N3:inst2\|fstate~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BANK:inst9\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"BANK:inst9\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BANK:inst9\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"BANK:inst9\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BANK:inst9\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"BANK:inst9\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"BANK:inst9\|lpm_dff2:inst11\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "BANK:inst9\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"BANK:inst9\|lpm_dff2:inst10\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_dff2:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register \"lpm_dff2:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_dff2:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register \"lpm_dff2:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_dff2:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register \"lpm_dff2:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lpm_dff2:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register \"lpm_dff2:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_t5b1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/altsyncram_t5b1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "lpm_ram_dq1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/lpm_ram_dq1.tdf" 51 2 0 } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 200 1072 1232 336 "inst11" "" } } } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WOUT " "Warning (15610): No output dependent on input pin \"WOUT\"" {  } { { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 464 -352 -184 480 "WOUT" "" } { 128 736 776 140 "WOUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Info: Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Info: Implemented 52 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Info: Implemented 172 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Info: Implemented 4 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 17:27:02 2009 " "Info: Processing ended: Sat Oct 31 17:27:02 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 17:27:32 2009 " "Info: Processing started: Sat Oct 31 17:27:32 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DIVISION_N_N -c DIVISION_N_N " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DIVISION_N_N -c DIVISION_N_N" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DIVISION_N_N EP2C5AF256A7 " "Info: Selected device EP2C5AF256A7 for design \"DIVISION_N_N\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "Info: High junction temperature is 125 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256A7 " "Info: Device EP2C8AF256A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "Warning: No exact pin location assignment(s) for 57 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUT " "Info: Pin COUT not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { COUT } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 592 320 496 608 "COUT" "" } { 368 600 616 410 "COUT" "" } { 416 -192 -152 432 "COUT" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AS " "Info: Pin AS not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { AS } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 400 176 352 416 "AS" "" } { 192 518 536 216 "AS" "" } { 640 -24 24 656 "AS" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AS } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT\[2\] " "Info: Pin CNT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CNT[2] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 368 824 1000 384 "CNT\[2..0\]" "" } { 375 1064 1136 391 "CNT\[2..0\]" "" } { -72 -336 -280 -56 "CNT\[2..0\]" "" } { 143 -88 4 248 "CNT\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT\[1\] " "Info: Pin CNT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CNT[1] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 368 824 1000 384 "CNT\[2..0\]" "" } { 375 1064 1136 391 "CNT\[2..0\]" "" } { -72 -336 -280 -56 "CNT\[2..0\]" "" } { 143 -88 4 248 "CNT\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNT\[0\] " "Info: Pin CNT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CNT[0] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 368 824 1000 384 "CNT\[2..0\]" "" } { 375 1064 1136 391 "CNT\[2..0\]" "" } { -72 -336 -280 -56 "CNT\[2..0\]" "" } { 143 -88 4 248 "CNT\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UD " "Info: Pin UD not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { UD } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 384 176 352 400 "UD" "" } { 608 -24 24 624 "UD" "" } { 208 -280 -248 224 "UD" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_CLK " "Info: Pin EN_CLK not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { EN_CLK } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 352 176 352 368 "EN_CLK" "" } { 544 -24 26 560 "EN_CLK" "" } { 240 -288 -246 256 "EN_CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Info: Pin WR not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { WR } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 368 176 352 384 "WR" "" } { 56 96 120 72 "WR" "" } { 384 -24 24 400 "WR" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRES\[4\] " "Info: Pin ADDRES\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[4] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 256 1232 1352 272 "ADDRES\[4..0\]" "" } { 339 1272 1336 410 "ADDRES\[2..0\]" "" } { 369 1350 1368 448 "ADDRES\[4..3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRES\[3\] " "Info: Pin ADDRES\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[3] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 256 1232 1352 272 "ADDRES\[4..0\]" "" } { 339 1272 1336 410 "ADDRES\[2..0\]" "" } { 369 1350 1368 448 "ADDRES\[4..3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRES\[2\] " "Info: Pin ADDRES\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[2] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 256 1232 1352 272 "ADDRES\[4..0\]" "" } { 339 1272 1336 410 "ADDRES\[2..0\]" "" } { 369 1350 1368 448 "ADDRES\[4..3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRES\[1\] " "Info: Pin ADDRES\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[1] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 256 1232 1352 272 "ADDRES\[4..0\]" "" } { 339 1272 1336 410 "ADDRES\[2..0\]" "" } { 369 1350 1368 448 "ADDRES\[4..3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRES\[0\] " "Info: Pin ADDRES\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[0] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 256 1232 1352 272 "ADDRES\[4..0\]" "" } { 339 1272 1336 410 "ADDRES\[2..0\]" "" } { 369 1350 1368 448 "ADDRES\[4..3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRWR\[2\] " "Info: Pin DIRWR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DIRWR[2] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { -72 48 224 -56 "DIRWR\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIRWR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRWR\[1\] " "Info: Pin DIRWR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DIRWR[1] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { -72 48 224 -56 "DIRWR\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIRWR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DIRWR\[0\] " "Info: Pin DIRWR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DIRWR[0] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { -72 48 224 -56 "DIRWR\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIRWR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SUMASYRESTAS\[3\] " "Info: Pin SUMASYRESTAS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SUMASYRESTAS[3] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 432 656 865 448 "SUMASYRESTAS\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUMASYRESTAS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SUMASYRESTAS\[2\] " "Info: Pin SUMASYRESTAS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SUMASYRESTAS[2] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 432 656 865 448 "SUMASYRESTAS\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUMASYRESTAS[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SUMASYRESTAS\[1\] " "Info: Pin SUMASYRESTAS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SUMASYRESTAS[1] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 432 656 865 448 "SUMASYRESTAS\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUMASYRESTAS[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SUMASYRESTAS\[0\] " "Info: Pin SUMASYRESTAS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SUMASYRESTAS[0] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 432 656 865 448 "SUMASYRESTAS\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUMASYRESTAS[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VA\[3\] " "Info: Pin VA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VA[3] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { -40 504 680 -24 "VA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VA\[2\] " "Info: Pin VA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VA[2] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { -40 504 680 -24 "VA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VA\[1\] " "Info: Pin VA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VA[1] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { -40 504 680 -24 "VA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VA\[0\] " "Info: Pin VA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VA[0] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { -40 504 680 -24 "VA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VB\[3\] " "Info: Pin VB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VB[3] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 16 504 680 32 "VB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VB[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VB\[2\] " "Info: Pin VB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VB[2] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 16 504 680 32 "VB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VB\[1\] " "Info: Pin VB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VB[1] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 16 504 680 32 "VB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VB\[0\] " "Info: Pin VB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VB[0] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 16 504 680 32 "VB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VC\[3\] " "Info: Pin VC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VC[3] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 584 728 904 600 "VC\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VC\[2\] " "Info: Pin VC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VC[2] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 584 728 904 600 "VC\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VC\[1\] " "Info: Pin VC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VC[1] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 584 728 904 600 "VC\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VC\[0\] " "Info: Pin VC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VC[0] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 584 728 904 600 "VC\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRAM\[3\] " "Info: Pin VRAM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRAM[3] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 168 1072 1248 184 "VRAM\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRAM[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRAM\[2\] " "Info: Pin VRAM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRAM[2] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 168 1072 1248 184 "VRAM\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRAM[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRAM\[1\] " "Info: Pin VRAM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRAM[1] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 168 1072 1248 184 "VRAM\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRAM[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRAM\[0\] " "Info: Pin VRAM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRAM[0] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 168 1072 1248 184 "VRAM\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRAM[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRIN\[3\] " "Info: Pin VRIN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRIN[3] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 464 928 1104 480 "VRIN\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRIN[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRIN\[2\] " "Info: Pin VRIN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRIN[2] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 464 928 1104 480 "VRIN\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRIN[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRIN\[1\] " "Info: Pin VRIN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRIN[1] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 464 928 1104 480 "VRIN\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRIN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VRIN\[0\] " "Info: Pin VRIN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VRIN[0] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 464 928 1104 480 "VRIN\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VRIN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSA\[3\] " "Info: Pin VSA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSA[3] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 200 480 496 376 "VSA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSA\[2\] " "Info: Pin VSA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSA[2] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 200 480 496 376 "VSA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSA\[1\] " "Info: Pin VSA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSA[1] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 200 480 496 376 "VSA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSA\[0\] " "Info: Pin VSA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSA[0] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 200 480 496 376 "VSA\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSB\[3\] " "Info: Pin VSB\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSB[3] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 200 656 672 376 "VSB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSB[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSB\[2\] " "Info: Pin VSB\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSB[2] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 200 656 672 376 "VSB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSB[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSB\[1\] " "Info: Pin VSB\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSB[1] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 200 656 672 376 "VSB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSB[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSB\[0\] " "Info: Pin VSB\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSB[0] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 200 656 672 376 "VSB\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSB[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSHISTE\[3\] " "Info: Pin VSHISTE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSHISTE[3] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 448 656 832 464 "VSHISTE\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSHISTE[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSHISTE\[2\] " "Info: Pin VSHISTE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSHISTE[2] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 448 656 832 464 "VSHISTE\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSHISTE[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSHISTE\[1\] " "Info: Pin VSHISTE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSHISTE[1] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 448 656 832 464 "VSHISTE\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSHISTE[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VSHISTE\[0\] " "Info: Pin VSHISTE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VSHISTE[0] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 448 656 832 464 "VSHISTE\[3..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VSHISTE[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WOUT " "Info: Pin WOUT not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { WOUT } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 464 -352 -184 480 "WOUT" "" } { 128 736 776 140 "WOUT" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WOUT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLEAR " "Info: Pin CLEAR not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLEAR } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 360 -352 -184 376 "CLEAR" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START " "Info: Pin START not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { START } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 392 -352 -184 408 "START" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WRAM " "Info: Pin WRAM not assigned to an exact location on the device" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { WRAM } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 480 -352 -184 496 "WRAM" "" } { 240 1232 1312 256 "WRAM" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRAM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN H2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN H2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "N_N3:inst2\|DIRRAM0~1  " "Info: Automatically promoted node N_N3:inst2\|DIRRAM0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "N_N3:inst2\|fstate.state1_2 " "Info: Destination node N_N3:inst2\|fstate.state1_2" {  } { { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N_N3:inst2|fstate.state1_2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N_N3:inst2|DIRRAM0~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 3.3V 4 52 0 " "Info: Number of I/O pins in group: 56 (unused VREF, 3.3V VCCIO, 4 input, 52 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 32 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.000 ns register register " "Info: Estimated most critical path is register to register delay of 6.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N_N3:inst2\|fstate.state2 1 REG LAB_X21_Y8 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y8; Fanout = 14; REG Node = 'N_N3:inst2\|fstate.state2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N_N3:inst2|fstate.state2 } "NODE_NAME" } } { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.565 ns) 1.373 ns N_N3:inst2\|CM~1 2 COMB LAB_X21_Y10 5 " "Info: 2: + IC(0.808 ns) + CELL(0.565 ns) = 1.373 ns; Loc. = LAB_X21_Y10; Fanout = 5; COMB Node = 'N_N3:inst2\|CM~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { N_N3:inst2|fstate.state2 N_N3:inst2|CM~1 } "NODE_NAME" } } { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.539 ns) 2.980 ns lpm_mux0:inst13\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[1\]~8 3 COMB LAB_X19_Y8 7 " "Info: 3: + IC(1.068 ns) + CELL(0.539 ns) = 2.980 ns; Loc. = LAB_X19_Y8; Fanout = 7; COMB Node = 'lpm_mux0:inst13\|lpm_mux:lpm_mux_component\|mux_nmc:auto_generated\|result_node\[1\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { N_N3:inst2|CM~1 lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[1]~8 } "NODE_NAME" } } { "db/mux_nmc.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/mux_nmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.333 ns) 4.296 ns BANK:inst9\|lpm_decode0:inst32\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\|w_anode48w\[3\] 4 COMB LAB_X19_Y11 4 " "Info: 4: + IC(0.983 ns) + CELL(0.333 ns) = 4.296 ns; Loc. = LAB_X19_Y11; Fanout = 4; COMB Node = 'BANK:inst9\|lpm_decode0:inst32\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\|w_anode48w\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[1]~8 BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode48w[3] } "NODE_NAME" } } { "db/decode_3rf.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/decode_3rf.tdf" 37 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.784 ns) 6.000 ns BANK:inst9\|lpm_dff2:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] 5 REG LAB_X20_Y8 1 " "Info: 5: + IC(0.920 ns) + CELL(0.784 ns) = 6.000 ns; Loc. = LAB_X20_Y8; Fanout = 1; REG Node = 'BANK:inst9\|lpm_dff2:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode48w[3] BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.221 ns ( 37.02 % ) " "Info: Total cell delay = 2.221 ns ( 37.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.779 ns ( 62.98 % ) " "Info: Total interconnect delay = 3.779 ns ( 62.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { N_N3:inst2|fstate.state2 N_N3:inst2|CM~1 lpm_mux0:inst13|lpm_mux:lpm_mux_component|mux_nmc:auto_generated|result_node[1]~8 BANK:inst9|lpm_decode0:inst32|lpm_decode:lpm_decode_component|decode_3rf:auto_generated|w_anode48w[3] BANK:inst9|lpm_dff2:inst8|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "52 " "Warning: Found 52 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUT 0 " "Info: Pin \"COUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AS 0 " "Info: Pin \"AS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT\[2\] 0 " "Info: Pin \"CNT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT\[1\] 0 " "Info: Pin \"CNT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CNT\[0\] 0 " "Info: Pin \"CNT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UD 0 " "Info: Pin \"UD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EN_CLK 0 " "Info: Pin \"EN_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR 0 " "Info: Pin \"WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRES\[4\] 0 " "Info: Pin \"ADDRES\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRES\[3\] 0 " "Info: Pin \"ADDRES\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRES\[2\] 0 " "Info: Pin \"ADDRES\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRES\[1\] 0 " "Info: Pin \"ADDRES\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRES\[0\] 0 " "Info: Pin \"ADDRES\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRWR\[2\] 0 " "Info: Pin \"DIRWR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRWR\[1\] 0 " "Info: Pin \"DIRWR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DIRWR\[0\] 0 " "Info: Pin \"DIRWR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SUMASYRESTAS\[3\] 0 " "Info: Pin \"SUMASYRESTAS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SUMASYRESTAS\[2\] 0 " "Info: Pin \"SUMASYRESTAS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SUMASYRESTAS\[1\] 0 " "Info: Pin \"SUMASYRESTAS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SUMASYRESTAS\[0\] 0 " "Info: Pin \"SUMASYRESTAS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VA\[3\] 0 " "Info: Pin \"VA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VA\[2\] 0 " "Info: Pin \"VA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VA\[1\] 0 " "Info: Pin \"VA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VA\[0\] 0 " "Info: Pin \"VA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VB\[3\] 0 " "Info: Pin \"VB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VB\[2\] 0 " "Info: Pin \"VB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VB\[1\] 0 " "Info: Pin \"VB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VB\[0\] 0 " "Info: Pin \"VB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VC\[3\] 0 " "Info: Pin \"VC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VC\[2\] 0 " "Info: Pin \"VC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VC\[1\] 0 " "Info: Pin \"VC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VC\[0\] 0 " "Info: Pin \"VC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRAM\[3\] 0 " "Info: Pin \"VRAM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRAM\[2\] 0 " "Info: Pin \"VRAM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRAM\[1\] 0 " "Info: Pin \"VRAM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRAM\[0\] 0 " "Info: Pin \"VRAM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRIN\[3\] 0 " "Info: Pin \"VRIN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRIN\[2\] 0 " "Info: Pin \"VRIN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRIN\[1\] 0 " "Info: Pin \"VRIN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VRIN\[0\] 0 " "Info: Pin \"VRIN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSA\[3\] 0 " "Info: Pin \"VSA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSA\[2\] 0 " "Info: Pin \"VSA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSA\[1\] 0 " "Info: Pin \"VSA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSA\[0\] 0 " "Info: Pin \"VSA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSB\[3\] 0 " "Info: Pin \"VSB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSB\[2\] 0 " "Info: Pin \"VSB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSB\[1\] 0 " "Info: Pin \"VSB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSB\[0\] 0 " "Info: Pin \"VSB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSHISTE\[3\] 0 " "Info: Pin \"VSHISTE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSHISTE\[2\] 0 " "Info: Pin \"VSHISTE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSHISTE\[1\] 0 " "Info: Pin \"VSHISTE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSHISTE\[0\] 0 " "Info: Pin \"VSHISTE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADDRES\[4\] GND " "Info: Pin ADDRES\[4\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[4] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 256 1232 1352 272 "ADDRES\[4..0\]" "" } { 339 1272 1336 410 "ADDRES\[2..0\]" "" } { 369 1350 1368 448 "ADDRES\[4..3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADDRES\[3\] GND " "Info: Pin ADDRES\[3\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ADDRES[3] } } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 520 1176 1352 536 "ADDRES\[4..0\]" "" } { 256 1232 1352 272 "ADDRES\[4..0\]" "" } { 339 1272 1336 410 "ADDRES\[2..0\]" "" } { 369 1350 1368 448 "ADDRES\[4..3\]" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRES[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 17:27:54 2009 " "Info: Processing ended: Sat Oct 31 17:27:54 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 17:28:22 2009 " "Info: Processing started: Sat Oct 31 17:28:22 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DIVISION_N_N -c DIVISION_N_N " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DIVISION_N_N -c DIVISION_N_N" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 17:28:28 2009 " "Info: Processing ended: Sat Oct 31 17:28:28 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 17:28:35 2009 " "Info: Processing started: Sat Oct 31 17:28:35 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DIVISION_N_N -c DIVISION_N_N --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DIVISION_N_N -c DIVISION_N_N --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ram_block1a0~porta_we_reg memory lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|q_a\[0\] 135.57 MHz 7.376 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 135.57 MHz between source memory \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ram_block1a0~porta_we_reg\" and destination memory \"lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|q_a\[0\]\" (period= 7.376 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.381 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X23_Y10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y10; Fanout = 4; MEM Node = 'lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_t5b1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/altsyncram_t5b1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.381 ns) 3.381 ns lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|q_a\[0\] 2 MEM M4K_X23_Y10 2 " "Info: 2: + IC(0.000 ns) + CELL(3.381 ns) = 3.381 ns; Loc. = M4K_X23_Y10; Fanout = 2; MEM Node = 'lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_t5b1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/altsyncram_t5b1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.381 ns ( 100.00 % ) " "Info: Total cell delay = 3.381 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.381ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.024 ns - Smallest " "Info: - Smallest clock skew is -0.024 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.677 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.749 ns) 2.677 ns lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|q_a\[0\] 3 MEM M4K_X23_Y10 2 " "Info: 3: + IC(0.743 ns) + CELL(0.749 ns) = 2.677 ns; Loc. = M4K_X23_Y10; Fanout = 2; MEM Node = 'lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_t5b1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/altsyncram_t5b1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.798 ns ( 67.16 % ) " "Info: Total cell delay = 1.798 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 32.84 % ) " "Info: Total interconnect delay = 0.879 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.136ns 0.743ns } { 0.000ns 1.049ns 0.000ns 0.749ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.701 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.773 ns) 2.701 ns lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X23_Y10 4 " "Info: 3: + IC(0.743 ns) + CELL(0.773 ns) = 2.701 ns; Loc. = M4K_X23_Y10; Fanout = 4; MEM Node = 'lpm_ram_dq1:inst11\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|altsyncram:ram_block\|altsyncram_t5b1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_t5b1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/altsyncram_t5b1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 67.46 % ) " "Info: Total cell delay = 1.822 ns ( 67.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.879 ns ( 32.54 % ) " "Info: Total interconnect delay = 0.879 ns ( 32.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { CLK CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.136ns 0.743ns } { 0.000ns 1.049ns 0.000ns 0.773ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.136ns 0.743ns } { 0.000ns 1.049ns 0.000ns 0.749ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { CLK CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.136ns 0.743ns } { 0.000ns 1.049ns 0.000ns 0.773ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.242 ns + " "Info: + Micro clock to output delay of source is 0.242 ns" {  } { { "db/altsyncram_t5b1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/altsyncram_t5b1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.041 ns + " "Info: + Micro setup delay of destination is 0.041 ns" {  } { { "db/altsyncram_t5b1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/altsyncram_t5b1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_t5b1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/altsyncram_t5b1.tdf" 37 2 0 } } { "db/altsyncram_t5b1.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/altsyncram_t5b1.tdf" 33 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.381ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLK CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.136ns 0.743ns } { 0.000ns 1.049ns 0.000ns 0.749ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { CLK CLK~clkctrl lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq1:inst11|lpm_ram_dq:lpm_ram_dq_component|altram:sram|altsyncram:ram_block|altsyncram_t5b1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.136ns 0.743ns } { 0.000ns 1.049ns 0.000ns 0.773ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|safe_q\[2\] CLEAR CLK 8.728 ns register " "Info: tsu for register \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|safe_q\[2\]\" (data pin = \"CLEAR\", clock pin = \"CLK\") is 8.728 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.381 ns + Longest pin register " "Info: + Longest pin to register delay is 11.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns CLEAR 1 PIN PIN_A12 54 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_A12; Fanout = 54; PIN Node = 'CLEAR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 360 -352 -184 376 "CLEAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.007 ns) + CELL(0.442 ns) 7.329 ns N_N3:inst2\|UD~3 2 COMB LCCOMB_X20_Y9_N0 10 " "Info: 2: + IC(6.007 ns) + CELL(0.442 ns) = 7.329 ns; Loc. = LCCOMB_X20_Y9_N0; Fanout = 10; COMB Node = 'N_N3:inst2\|UD~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { CLEAR N_N3:inst2|UD~3 } "NODE_NAME" } } { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.512 ns) 8.713 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita0~COUT 3 COMB LCCOMB_X19_Y10_N6 2 " "Info: 3: + IC(0.872 ns) + CELL(0.512 ns) = 8.713 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 2; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { N_N3:inst2|UD~3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/cntr_hai.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 8.795 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita1~COUT 4 COMB LCCOMB_X19_Y10_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.082 ns) = 8.795 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 2; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/cntr_hai.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 8.877 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita2~COUT 5 COMB LCCOMB_X19_Y10_N10 1 " "Info: 5: + IC(0.000 ns) + CELL(0.082 ns) = 8.877 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/cntr_hai.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 9.351 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita2~0 6 COMB LCCOMB_X19_Y10_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.474 ns) = 9.351 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|counter_comb_bita2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0 } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/cntr_hai.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.184 ns) 10.106 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|cout_actual 7 COMB LCCOMB_X20_Y10_N28 3 " "Info: 7: + IC(0.571 ns) + CELL(0.184 ns) = 10.106 ns; Loc. = LCCOMB_X20_Y10_N28; Fanout = 3; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|cout_actual'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/cntr_hai.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.766 ns) 11.381 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|safe_q\[2\] 8 REG LCFF_X19_Y10_N11 10 " "Info: 8: + IC(0.509 ns) + CELL(0.766 ns) = 11.381 ns; Loc. = LCFF_X19_Y10_N11; Fanout = 10; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/cntr_hai.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.422 ns ( 30.07 % ) " "Info: Total cell delay = 3.422 ns ( 30.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.959 ns ( 69.93 % ) " "Info: Total interconnect delay = 7.959 ns ( 69.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.381 ns" { CLEAR N_N3:inst2|UD~3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.381 ns" { CLEAR {} CLEAR~combout {} N_N3:inst2|UD~3 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 6.007ns 0.872ns 0.000ns 0.000ns 0.000ns 0.571ns 0.509ns } { 0.000ns 0.880ns 0.442ns 0.512ns 0.082ns 0.082ns 0.474ns 0.184ns 0.766ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "db/cntr_hai.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/cntr_hai.tdf" 64 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.614 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.623 ns) 2.614 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|safe_q\[2\] 3 REG LCFF_X19_Y10_N11 10 " "Info: 3: + IC(0.806 ns) + CELL(0.623 ns) = 2.614 ns; Loc. = LCFF_X19_Y10_N11; Fanout = 10; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_hai:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { CLK~clkctrl lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_hai.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/cntr_hai.tdf" 64 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 63.96 % ) " "Info: Total cell delay = 1.672 ns ( 63.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.942 ns ( 36.04 % ) " "Info: Total interconnect delay = 0.942 ns ( 36.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { CLK CLK~clkctrl lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.136ns 0.806ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.381 ns" { CLEAR N_N3:inst2|UD~3 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0 lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.381 ns" { CLEAR {} CLEAR~combout {} N_N3:inst2|UD~3 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|counter_comb_bita2~0 {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|cout_actual {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 6.007ns 0.872ns 0.000ns 0.000ns 0.000ns 0.571ns 0.509ns } { 0.000ns 0.880ns 0.442ns 0.512ns 0.082ns 0.082ns 0.474ns 0.184ns 0.766ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { CLK CLK~clkctrl lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_hai:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.136ns 0.806ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK VSHISTE\[1\] N_N3:inst2\|fstate.state7 13.229 ns register " "Info: tco from clock \"CLK\" to destination pin \"VSHISTE\[1\]\" through register \"N_N3:inst2\|fstate.state7\" is 13.229 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.608 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.623 ns) 2.608 ns N_N3:inst2\|fstate.state7 3 REG LCFF_X20_Y9_N3 5 " "Info: 3: + IC(0.800 ns) + CELL(0.623 ns) = 2.608 ns; Loc. = LCFF_X20_Y9_N3; Fanout = 5; REG Node = 'N_N3:inst2\|fstate.state7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { CLK~clkctrl N_N3:inst2|fstate.state7 } "NODE_NAME" } } { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 64.11 % ) " "Info: Total cell delay = 1.672 ns ( 64.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 35.89 % ) " "Info: Total interconnect delay = 0.936 ns ( 35.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { CLK CLK~clkctrl N_N3:inst2|fstate.state7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { CLK {} CLK~combout {} CLK~clkctrl {} N_N3:inst2|fstate.state7 {} } { 0.000ns 0.000ns 0.136ns 0.800ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.335 ns + Longest register pin " "Info: + Longest register to pin delay is 10.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns N_N3:inst2\|fstate.state7 1 REG LCFF_X20_Y9_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y9_N3; Fanout = 5; REG Node = 'N_N3:inst2\|fstate.state7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { N_N3:inst2|fstate.state7 } "NODE_NAME" } } { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.471 ns) 1.118 ns N_N3:inst2\|WideOr15~1 2 COMB LCCOMB_X20_Y9_N24 8 " "Info: 2: + IC(0.647 ns) + CELL(0.471 ns) = 1.118 ns; Loc. = LCCOMB_X20_Y9_N24; Fanout = 8; COMB Node = 'N_N3:inst2\|WideOr15~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { N_N3:inst2|fstate.state7 N_N3:inst2|WideOr15~1 } "NODE_NAME" } } { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.333 ns) 1.814 ns N_N3:inst2\|WideOr15~2 3 COMB LCCOMB_X20_Y9_N10 1 " "Info: 3: + IC(0.363 ns) + CELL(0.333 ns) = 1.814 ns; Loc. = LCCOMB_X20_Y9_N10; Fanout = 1; COMB Node = 'N_N3:inst2\|WideOr15~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { N_N3:inst2|WideOr15~1 N_N3:inst2|WideOr15~2 } "NODE_NAME" } } { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.512 ns) 2.878 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[0\]~1 4 COMB LCCOMB_X19_Y9_N0 2 " "Info: 4: + IC(0.552 ns) + CELL(0.512 ns) = 2.878 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 2; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { N_N3:inst2|WideOr15~2 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_21h.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/add_sub_21h.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.960 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[1\]~3 5 COMB LCCOMB_X19_Y9_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.082 ns) = 2.960 ns; Loc. = LCCOMB_X19_Y9_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[1\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_21h.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/add_sub_21h.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 3.434 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[2\]~4 6 COMB LCCOMB_X19_Y9_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.474 ns) = 3.434 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 3; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[2\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 } "NODE_NAME" } } { "db/add_sub_21h.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/add_sub_21h.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.534 ns) 4.288 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~12 7 COMB LCCOMB_X19_Y9_N28 1 " "Info: 7: + IC(0.320 ns) + CELL(0.534 ns) = 4.288 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 1; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 } "NODE_NAME" } } { "db/lpm_clshift_aic.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/lpm_clshift_aic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.184 ns) 5.629 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~13 8 COMB LCCOMB_X20_Y10_N20 2 " "Info: 8: + IC(1.157 ns) + CELL(0.184 ns) = 5.629 ns; Loc. = LCCOMB_X20_Y10_N20; Fanout = 2; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 } "NODE_NAME" } } { "db/lpm_clshift_aic.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/lpm_clshift_aic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(3.097 ns) 10.335 ns VSHISTE\[1\] 9 PIN PIN_A8 0 " "Info: 9: + IC(1.609 ns) + CELL(3.097 ns) = 10.335 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'VSHISTE\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.706 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 VSHISTE[1] } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 448 656 832 464 "VSHISTE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.687 ns ( 55.03 % ) " "Info: Total cell delay = 5.687 ns ( 55.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.648 ns ( 44.97 % ) " "Info: Total interconnect delay = 4.648 ns ( 44.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.335 ns" { N_N3:inst2|fstate.state7 N_N3:inst2|WideOr15~1 N_N3:inst2|WideOr15~2 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 VSHISTE[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.335 ns" { N_N3:inst2|fstate.state7 {} N_N3:inst2|WideOr15~1 {} N_N3:inst2|WideOr15~2 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 {} VSHISTE[1] {} } { 0.000ns 0.647ns 0.363ns 0.552ns 0.000ns 0.000ns 0.320ns 1.157ns 1.609ns } { 0.000ns 0.471ns 0.333ns 0.512ns 0.082ns 0.474ns 0.534ns 0.184ns 3.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { CLK CLK~clkctrl N_N3:inst2|fstate.state7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { CLK {} CLK~combout {} CLK~clkctrl {} N_N3:inst2|fstate.state7 {} } { 0.000ns 0.000ns 0.136ns 0.800ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.335 ns" { N_N3:inst2|fstate.state7 N_N3:inst2|WideOr15~1 N_N3:inst2|WideOr15~2 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 VSHISTE[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.335 ns" { N_N3:inst2|fstate.state7 {} N_N3:inst2|WideOr15~1 {} N_N3:inst2|WideOr15~2 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[0]~1 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 {} VSHISTE[1] {} } { 0.000ns 0.647ns 0.363ns 0.552ns 0.000ns 0.000ns 0.320ns 1.157ns 1.609ns } { 0.000ns 0.471ns 0.333ns 0.512ns 0.082ns 0.474ns 0.534ns 0.184ns 3.097ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLEAR VSHISTE\[1\] 15.936 ns Longest " "Info: Longest tpd from source pin \"CLEAR\" to destination pin \"VSHISTE\[1\]\" is 15.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns CLEAR 1 PIN PIN_A12 54 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_A12; Fanout = 54; PIN Node = 'CLEAR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 360 -352 -184 376 "CLEAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.249 ns) + CELL(0.565 ns) 7.694 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|_~5 2 COMB LCCOMB_X19_Y9_N24 2 " "Info: 2: + IC(6.249 ns) + CELL(0.565 ns) = 7.694 ns; Loc. = LCCOMB_X19_Y9_N24; Fanout = 2; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|_~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.814 ns" { CLEAR lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~5 } "NODE_NAME" } } { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.535 ns) 8.561 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[1\]~3 3 COMB LCCOMB_X19_Y9_N2 2 " "Info: 3: + IC(0.332 ns) + CELL(0.535 ns) = 8.561 ns; Loc. = LCCOMB_X19_Y9_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[1\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~5 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_21h.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/add_sub_21h.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 9.035 ns lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[2\]~4 4 COMB LCCOMB_X19_Y9_N4 3 " "Info: 4: + IC(0.000 ns) + CELL(0.474 ns) = 9.035 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 3; COMB Node = 'lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_21h:auto_generated\|result_int\[2\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 } "NODE_NAME" } } { "db/add_sub_21h.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/add_sub_21h.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.534 ns) 9.889 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~12 5 COMB LCCOMB_X19_Y9_N28 1 " "Info: 5: + IC(0.320 ns) + CELL(0.534 ns) = 9.889 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 1; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 } "NODE_NAME" } } { "db/lpm_clshift_aic.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/lpm_clshift_aic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.184 ns) 11.230 ns lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~13 6 COMB LCCOMB_X20_Y10_N20 2 " "Info: 6: + IC(1.157 ns) + CELL(0.184 ns) = 11.230 ns; Loc. = LCCOMB_X20_Y10_N20; Fanout = 2; COMB Node = 'lpm_clshift2:inst8\|lpm_clshift:lpm_clshift_component\|lpm_clshift_aic:auto_generated\|sbit_w\[5\]~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 } "NODE_NAME" } } { "db/lpm_clshift_aic.tdf" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/db/lpm_clshift_aic.tdf" 32 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(3.097 ns) 15.936 ns VSHISTE\[1\] 7 PIN PIN_A8 0 " "Info: 7: + IC(1.609 ns) + CELL(3.097 ns) = 15.936 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'VSHISTE\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.706 ns" { lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 VSHISTE[1] } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 448 656 832 464 "VSHISTE\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.269 ns ( 39.34 % ) " "Info: Total cell delay = 6.269 ns ( 39.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.667 ns ( 60.66 % ) " "Info: Total interconnect delay = 9.667 ns ( 60.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.936 ns" { CLEAR lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~5 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 VSHISTE[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.936 ns" { CLEAR {} CLEAR~combout {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|_~5 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[1]~3 {} lpm_add_sub1:inst21|lpm_add_sub:lpm_add_sub_component|add_sub_21h:auto_generated|result_int[2]~4 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~12 {} lpm_clshift2:inst8|lpm_clshift:lpm_clshift_component|lpm_clshift_aic:auto_generated|sbit_w[5]~13 {} VSHISTE[1] {} } { 0.000ns 0.000ns 6.249ns 0.332ns 0.000ns 0.320ns 1.157ns 1.609ns } { 0.000ns 0.880ns 0.565ns 0.535ns 0.474ns 0.534ns 0.184ns 3.097ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "N_N3:inst2\|fstate.state1 CLEAR CLK -3.811 ns register " "Info: th for register \"N_N3:inst2\|fstate.state1\" (data pin = \"CLEAR\", clock pin = \"CLK\") is -3.811 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.613 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns CLK 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns CLK~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 496 -352 -184 512 "CLK" "" } { 96 502 523 112 "CLK" "" } { 96 320 344 112 "CLK" "" } { 8 96 120 24 "CLK" "" } { 96 758 779 112 "CLK" "" } { 504 750 771 520 "CLK" "" } { 272 1304 1340 288 "CLK" "" } { 584 464 504 600 "CLK" "" } { 368 -184 -152 384 "CLK" "" } { 224 -272 -248 240 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.623 ns) 2.613 ns N_N3:inst2\|fstate.state1 3 REG LCFF_X20_Y10_N1 6 " "Info: 3: + IC(0.805 ns) + CELL(0.623 ns) = 2.613 ns; Loc. = LCFF_X20_Y10_N1; Fanout = 6; REG Node = 'N_N3:inst2\|fstate.state1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { CLK~clkctrl N_N3:inst2|fstate.state1 } "NODE_NAME" } } { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 63.99 % ) " "Info: Total cell delay = 1.672 ns ( 63.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.941 ns ( 36.01 % ) " "Info: Total interconnect delay = 0.941 ns ( 36.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { CLK CLK~clkctrl N_N3:inst2|fstate.state1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { CLK {} CLK~combout {} CLK~clkctrl {} N_N3:inst2|fstate.state1 {} } { 0.000ns 0.000ns 0.136ns 0.805ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 91 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.720 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns CLEAR 1 PIN PIN_A12 54 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_A12; Fanout = 54; PIN Node = 'CLEAR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "DIVISION_N_N.bdf" "" { Schematic "C:/Cesar/digitales 2/DIVISION_N_N/DIVISION_N_N.bdf" { { 360 -352 -184 376 "CLEAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.557 ns) + CELL(0.183 ns) 6.620 ns N_N3:inst2\|reg_fstate.state1~5 2 COMB LCCOMB_X20_Y10_N0 1 " "Info: 2: + IC(5.557 ns) + CELL(0.183 ns) = 6.620 ns; Loc. = LCCOMB_X20_Y10_N0; Fanout = 1; COMB Node = 'N_N3:inst2\|reg_fstate.state1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.740 ns" { CLEAR N_N3:inst2|reg_fstate.state1~5 } "NODE_NAME" } } { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.720 ns N_N3:inst2\|fstate.state1 3 REG LCFF_X20_Y10_N1 6 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 6.720 ns; Loc. = LCFF_X20_Y10_N1; Fanout = 6; REG Node = 'N_N3:inst2\|fstate.state1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { N_N3:inst2|reg_fstate.state1~5 N_N3:inst2|fstate.state1 } "NODE_NAME" } } { "N_N3.v" "" { Text "C:/Cesar/digitales 2/DIVISION_N_N/N_N3.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.163 ns ( 17.31 % ) " "Info: Total cell delay = 1.163 ns ( 17.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.557 ns ( 82.69 % ) " "Info: Total interconnect delay = 5.557 ns ( 82.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { CLEAR N_N3:inst2|reg_fstate.state1~5 N_N3:inst2|fstate.state1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { CLEAR {} CLEAR~combout {} N_N3:inst2|reg_fstate.state1~5 {} N_N3:inst2|fstate.state1 {} } { 0.000ns 0.000ns 5.557ns 0.000ns } { 0.000ns 0.880ns 0.183ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { CLK CLK~clkctrl N_N3:inst2|fstate.state1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { CLK {} CLK~combout {} CLK~clkctrl {} N_N3:inst2|fstate.state1 {} } { 0.000ns 0.000ns 0.136ns 0.805ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { CLEAR N_N3:inst2|reg_fstate.state1~5 N_N3:inst2|fstate.state1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { CLEAR {} CLEAR~combout {} N_N3:inst2|reg_fstate.state1~5 {} N_N3:inst2|fstate.state1 {} } { 0.000ns 0.000ns 5.557ns 0.000ns } { 0.000ns 0.880ns 0.183ns 0.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 17:28:37 2009 " "Info: Processing ended: Sat Oct 31 17:28:37 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 90 s " "Info: Quartus II Full Compilation was successful. 0 errors, 90 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
