-- Project:   Design01
-- Generated: 10/18/2021 18:00:58
-- PSoC Creator  4.4

ENTITY Design01 IS
    PORT(
        MOTOR_1_IN_1(0)_PAD : OUT std_ulogic;
        MOTOR_1_IN_2(0)_PAD : OUT std_ulogic;
        MOTOR_1_ENA(0)_PAD : OUT std_ulogic;
        MOTOR_1_Phase_A(0)_PAD : IN std_ulogic;
        MOTOR_1_Phase_B(0)_PAD : IN std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        MOTOR_2_IN_4(0)_PAD : OUT std_ulogic;
        MOTOR_2_IN_3(0)_PAD : OUT std_ulogic;
        MOTOR_2_ENB(0)_PAD : OUT std_ulogic;
        MOTOR_2_Phase_A(0)_PAD : IN std_ulogic;
        MOTOR_2_Phase_B(0)_PAD : IN std_ulogic;
        Echo_2(0)_PAD : IN std_ulogic;
        IR_Sensor(0)_PAD : IN std_ulogic;
        LED_Pin(0)_PAD : OUT std_ulogic;
        Btn_Start(0)_PAD : IN std_ulogic;
        Color_Out(0)_PAD : IN std_ulogic;
        S0(0)_PAD : OUT std_ulogic;
        S1(0)_PAD : OUT std_ulogic;
        S2(0)_PAD : OUT std_ulogic;
        S3(0)_PAD : OUT std_ulogic;
        LED(0)_PAD : OUT std_ulogic;
        Servo_M_Pin(0)_PAD : OUT std_ulogic;
        Trigger_2(0)_PAD : IN std_ulogic;
        Trigger_1(0)_PAD : IN std_ulogic;
        Echo_1(0)_PAD : IN std_ulogic;
        Limit_Switch_R(0)_PAD : IN std_ulogic;
        Limit_Switch_L(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Design01;

ARCHITECTURE __DEFAULT__ OF Design01 IS
    SIGNAL Btn_Start(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Color_Out(0)__PA : bit;
    SIGNAL Echo_1(0)__PA : bit;
    SIGNAL Echo_2(0)__PA : bit;
    SIGNAL IR_Sensor(0)__PA : bit;
    SIGNAL LED(0)__PA : bit;
    SIGNAL LED_Pin(0)__PA : bit;
    SIGNAL Limit_Switch_L(0)__PA : bit;
    SIGNAL Limit_Switch_R(0)__PA : bit;
    SIGNAL MODIN7_0 : bit;
    ATTRIBUTE placement_force OF MODIN7_0 : SIGNAL IS "U(0,5,A)0";
    SIGNAL MODIN7_1 : bit;
    ATTRIBUTE placement_force OF MODIN7_1 : SIGNAL IS "U(1,3,A)0";
    SIGNAL MODIN8_0 : bit;
    SIGNAL MODIN8_1 : bit;
    SIGNAL MOTOR_1_ENA(0)__PA : bit;
    SIGNAL MOTOR_1_IN_1(0)__PA : bit;
    SIGNAL MOTOR_1_IN_2(0)__PA : bit;
    SIGNAL MOTOR_1_Phase_A(0)__PA : bit;
    SIGNAL MOTOR_1_Phase_B(0)__PA : bit;
    SIGNAL MOTOR_2_ENB(0)__PA : bit;
    SIGNAL MOTOR_2_IN_3(0)__PA : bit;
    SIGNAL MOTOR_2_IN_4(0)__PA : bit;
    SIGNAL MOTOR_2_Phase_A(0)__PA : bit;
    SIGNAL MOTOR_2_Phase_B(0)__PA : bit;
    SIGNAL Net_110 : bit;
    SIGNAL Net_111 : bit;
    ATTRIBUTE placement_force OF Net_111 : SIGNAL IS "U(3,2,B)0";
    SIGNAL Net_1618 : bit;
    SIGNAL Net_25 : bit;
    SIGNAL Net_2825 : bit;
    SIGNAL Net_335 : bit;
    SIGNAL Net_340 : bit;
    SIGNAL Net_35 : bit;
    ATTRIBUTE udbclken_assigned OF Net_35 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_35 : SIGNAL IS true;
    SIGNAL Net_3536 : bit;
    ATTRIBUTE placement_force OF Net_3536 : SIGNAL IS "U(3,0,B)2";
    SIGNAL Net_35_local : bit;
    SIGNAL Net_38 : bit;
    SIGNAL Net_39 : bit;
    SIGNAL Net_4277 : bit;
    SIGNAL Net_45 : bit;
    ATTRIBUTE udbclken_assigned OF Net_45 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_45 : SIGNAL IS true;
    SIGNAL Net_45_local : bit;
    SIGNAL Net_47 : bit;
    SIGNAL Net_4702 : bit;
    ATTRIBUTE placement_force OF Net_4702 : SIGNAL IS "U(0,2,B)0";
    SIGNAL Net_4798 : bit;
    SIGNAL Net_48 : bit;
    ATTRIBUTE udbclken_assigned OF Net_48 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_48 : SIGNAL IS true;
    SIGNAL Net_483 : bit;
    ATTRIBUTE placement_force OF Net_483 : SIGNAL IS "U(2,5,B)0";
    SIGNAL Net_48_local : bit;
    SIGNAL Net_4995 : bit;
    SIGNAL Net_5011 : bit;
    SIGNAL Net_5029 : bit;
    SIGNAL Net_5040 : bit;
    SIGNAL Net_5045 : bit;
    SIGNAL Net_5046 : bit;
    SIGNAL Net_5058 : bit;
    ATTRIBUTE placement_force OF Net_5058 : SIGNAL IS "U(0,1,A)1";
    SIGNAL Net_5059 : bit;
    ATTRIBUTE placement_force OF Net_5059 : SIGNAL IS "U(0,3,B)1";
    SIGNAL Net_5060 : bit;
    ATTRIBUTE placement_force OF Net_5060 : SIGNAL IS "U(0,3,A)1";
    SIGNAL Net_5062 : bit;
    ATTRIBUTE placement_force OF Net_5062 : SIGNAL IS "U(0,3,B)0";
    SIGNAL Net_5069 : bit;
    SIGNAL Net_5081 : bit;
    ATTRIBUTE placement_force OF Net_5081 : SIGNAL IS "U(0,3,A)2";
    SIGNAL Net_5086 : bit;
    SIGNAL Net_5087 : bit;
    SIGNAL Net_5092 : bit;
    SIGNAL Net_69 : bit;
    SIGNAL Net_80 : bit;
    SIGNAL Net_857 : bit;
    SIGNAL Net_91 : bit;
    ATTRIBUTE placement_force OF Net_91 : SIGNAL IS "U(0,4,A)1";
    ATTRIBUTE soft OF Net_91 : SIGNAL IS 1;
    SIGNAL Net_97 : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL S0(0)__PA : bit;
    SIGNAL S1(0)__PA : bit;
    SIGNAL S2(0)__PA : bit;
    SIGNAL S3(0)__PA : bit;
    SIGNAL Servo_M_Pin(0)__PA : bit;
    SIGNAL Trigger_1(0)__PA : bit;
    SIGNAL Trigger_2(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \Base_State_Reg:control_2\ : bit;
    SIGNAL \Base_State_Reg:control_3\ : bit;
    SIGNAL \Base_State_Reg:control_4\ : bit;
    SIGNAL \Base_State_Reg:control_5\ : bit;
    SIGNAL \Base_State_Reg:control_6\ : bit;
    SIGNAL \Base_State_Reg:control_7\ : bit;
    SIGNAL \Control_Reg_RGB:control_1\ : bit;
    SIGNAL \Control_Reg_RGB:control_2\ : bit;
    SIGNAL \Control_Reg_RGB:control_3\ : bit;
    SIGNAL \Control_Reg_RGB:control_4\ : bit;
    SIGNAL \Control_Reg_RGB:control_5\ : bit;
    SIGNAL \Control_Reg_RGB:control_6\ : bit;
    SIGNAL \Control_Reg_RGB:control_7\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:control_0\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:control_1\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:control_2\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:control_3\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:control_4\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:control_5\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:control_6\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:control_7\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Counter_RGB:CounterUDB:count_enable\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \Counter_RGB:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_RGB:CounterUDB:count_stored_i\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \Counter_RGB:CounterUDB:disable_run_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_RGB:CounterUDB:disable_run_i\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \Counter_RGB:CounterUDB:hwCapture\ : bit;
    ATTRIBUTE placement_force OF \Counter_RGB:CounterUDB:hwCapture\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \Counter_RGB:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Counter_RGB:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \Counter_RGB:CounterUDB:overflow_status\ : bit;
    ATTRIBUTE placement_force OF \Counter_RGB:CounterUDB:overflow_status\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \Counter_RGB:CounterUDB:per_equal\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:prevCapture\ : bit;
    ATTRIBUTE placement_force OF \Counter_RGB:CounterUDB:prevCapture\ : SIGNAL IS "U(3,1,A)1";
    SIGNAL \Counter_RGB:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Counter_RGB:CounterUDB:prevCompare\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \Counter_RGB:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \Counter_RGB:CounterUDB:reload\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Counter_RGB:CounterUDB:status_0\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \Counter_RGB:CounterUDB:status_1\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:status_5\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:status_6\ : bit;
    SIGNAL \Echo_Control:control_1\ : bit;
    SIGNAL \Echo_Control:control_2\ : bit;
    SIGNAL \Echo_Control:control_3\ : bit;
    SIGNAL \Echo_Control:control_4\ : bit;
    SIGNAL \Echo_Control:control_5\ : bit;
    SIGNAL \Echo_Control:control_6\ : bit;
    SIGNAL \Echo_Control:control_7\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \Measure_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(0,4,B)1";
    ATTRIBUTE soft OF \Measure_Timer:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \Measure_Timer:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \Measure_Timer:TimerUDB:capt_int_temp\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \Measure_Timer:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \Measure_Timer:TimerUDB:capture_last\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \Measure_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \Measure_Timer:TimerUDB:run_mode\ : SIGNAL IS "U(0,4,A)2";
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Measure_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \Measure_Timer:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \Measure_Timer:TimerUDB:timer_enable\ : SIGNAL IS "U(0,4,B)0";
    SIGNAL \Measure_Timer:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \Measure_Timer:TimerUDB:trig_disable\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \PWM_Arm_Metal:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_Arm_Metal:PWMUDB:prevCompare1\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \PWM_Arm_Metal:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_Arm_Metal:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \Measure_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_Arm_Metal:PWMUDB:status_0\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \PWM_Arm_Metal:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_Arm_Metal:PWMUDB:status_2\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \PWM_Arm_Metal:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_Motor_1:Net_54\ : bit;
    SIGNAL \PWM_Motor_1:Net_63\ : bit;
    SIGNAL \PWM_Motor_2:Net_54\ : bit;
    SIGNAL \PWM_Motor_2:Net_63\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:prevCompare1\ : bit;
    ATTRIBUTE placement_force OF \PWM_RGB:PWMUDB:prevCompare1\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \PWM_RGB:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_RGB:PWMUDB:runmode_enable\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \Counter_RGB:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \PWM_RGB:PWMUDB:status_0\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \PWM_RGB:PWMUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \PWM_RGB:PWMUDB:status_2\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \PWM_RGB:PWMUDB:status_3\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \PWM_RGB:PWMUDB:trig_disable\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\ : SIGNAL IS "U(1,3,A)3";
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Cnt16:CounterUDB:reload\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Cnt16:CounterUDB:status_0\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Cnt16:CounterUDB:status_2\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Cnt16:CounterUDB:status_3\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \QuadDec_Motor_1:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Net_1203\ : SIGNAL IS "U(1,5,B)3";
    SIGNAL \QuadDec_Motor_1:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Net_1251\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \QuadDec_Motor_1:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Net_1251_split\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \QuadDec_Motor_1:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Net_1260\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \QuadDec_Motor_1:Net_1275\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Net_1275\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \QuadDec_Motor_1:Net_530\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Net_530\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \QuadDec_Motor_1:Net_611\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:Net_611\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \QuadDec_Motor_1:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:bQuadDec:error\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \QuadDec_Motor_1:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:bQuadDec:quad_A_filt\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \QuadDec_Motor_1:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:bQuadDec:quad_B_filt\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \QuadDec_Motor_1:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:bQuadDec:state_0\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \QuadDec_Motor_1:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_1:bQuadDec:state_1\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(3,5,B)1";
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:reload\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Cnt16:CounterUDB:reload\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \PWM_RGB:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Cnt16:CounterUDB:status_0\ : SIGNAL IS "U(2,5,B)2";
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Cnt16:CounterUDB:status_2\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Cnt16:CounterUDB:status_3\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \QuadDec_Motor_2:Net_1203\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Net_1203\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \QuadDec_Motor_2:Net_1251\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Net_1251\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \QuadDec_Motor_2:Net_1251_split\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Net_1251_split\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \QuadDec_Motor_2:Net_1260\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Net_1260\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \QuadDec_Motor_2:Net_1275\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Net_1275\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \QuadDec_Motor_2:Net_530\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Net_530\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \QuadDec_Motor_2:Net_611\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:Net_611\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \QuadDec_Motor_2:bQuadDec:error\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:bQuadDec:error\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\ : SIGNAL IS "U(3,4,B)1";
    SIGNAL \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \QuadDec_Motor_2:bQuadDec:quad_A_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:bQuadDec:quad_A_filt\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\ : SIGNAL IS "U(3,4,B)0";
    SIGNAL \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \QuadDec_Motor_2:bQuadDec:quad_B_filt\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:bQuadDec:quad_B_filt\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \QuadDec_Motor_2:bQuadDec:state_0\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:bQuadDec:state_0\ : SIGNAL IS "U(3,4,B)2";
    SIGNAL \QuadDec_Motor_2:bQuadDec:state_1\ : bit;
    ATTRIBUTE placement_force OF \QuadDec_Motor_2:bQuadDec:state_1\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \Trig_Control:control_1\ : bit;
    SIGNAL \Trig_Control:control_2\ : bit;
    SIGNAL \Trig_Control:control_3\ : bit;
    SIGNAL \Trig_Control:control_4\ : bit;
    SIGNAL \Trig_Control:control_5\ : bit;
    SIGNAL \Trig_Control:control_6\ : bit;
    SIGNAL \Trig_Control:control_7\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:control_0\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:control_1\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Trigger_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:counter_load_not\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \UART:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:pollcount_0\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \UART:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:pollcount_1\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART:BUART:rx_count_0\ : bit;
    SIGNAL \UART:BUART:rx_count_1\ : bit;
    SIGNAL \UART:BUART:rx_count_2\ : bit;
    SIGNAL \UART:BUART:rx_count_3\ : bit;
    SIGNAL \UART:BUART:rx_count_4\ : bit;
    SIGNAL \UART:BUART:rx_count_5\ : bit;
    SIGNAL \UART:BUART:rx_count_6\ : bit;
    SIGNAL \UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_counter_load\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \UART:BUART:rx_fifofull\ : bit;
    SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_last\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_load_fifo\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_postpoll\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_0\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_2\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_3\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_3\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_4\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_5\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_bitclk\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART:BUART:tx_shift_out\ : bit;
    SIGNAL \UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_0\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_1\ : SIGNAL IS "U(2,5,A)1";
    SIGNAL \UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_2\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_0\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_2\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \UART:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:txn\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART:Net_9\ : SIGNAL IS true;
    SIGNAL \UART:Net_9_local\ : bit;
    SIGNAL \Zones_Reg:control_3\ : bit;
    SIGNAL \Zones_Reg:control_4\ : bit;
    SIGNAL \Zones_Reg:control_5\ : bit;
    SIGNAL \Zones_Reg:control_6\ : bit;
    SIGNAL \Zones_Reg:control_7\ : bit;
    SIGNAL \competition_state_machine:StateMachine_1_0\ : bit;
    ATTRIBUTE placement_force OF \competition_state_machine:StateMachine_1_0\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \competition_state_machine:StateMachine_1_1\ : bit;
    ATTRIBUTE placement_force OF \competition_state_machine:StateMachine_1_1\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \competition_state_machine:StateMachine_1_2\ : bit;
    ATTRIBUTE placement_force OF \competition_state_machine:StateMachine_1_2\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \competition_state_machine:StateMachine_1_3\ : bit;
    ATTRIBUTE placement_force OF \competition_state_machine:StateMachine_1_3\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(2,5,B)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__MOTOR_1_IN_1_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__MOTOR_1_IN_1_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.dclk_glb_ff_0__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_RGB:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Counter_RGB:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Measure_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \Trigger_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF MOTOR_1_IN_1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF MOTOR_1_IN_1(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF MOTOR_1_IN_2(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF MOTOR_1_IN_2(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF MOTOR_1_ENA(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF MOTOR_1_ENA(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF MOTOR_1_Phase_A(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF MOTOR_1_Phase_A(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF MOTOR_1_Phase_B(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF MOTOR_1_Phase_B(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF MOTOR_2_IN_4(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF MOTOR_2_IN_4(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF MOTOR_2_IN_3(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF MOTOR_2_IN_3(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF MOTOR_2_ENB(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF MOTOR_2_ENB(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF MOTOR_2_Phase_A(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF MOTOR_2_Phase_A(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF MOTOR_2_Phase_B(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF MOTOR_2_Phase_B(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF Echo_2(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Echo_2(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF IR_Sensor(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF IR_Sensor(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF LED_Pin(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF LED_Pin(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Btn_Start(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Btn_Start(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Color_Out(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Color_Out(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF S0(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF S0(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF S1(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF S1(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF S2(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF S2(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF S3(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF S3(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF LED(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF LED(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Servo_M_Pin(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Servo_M_Pin(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Trigger_2(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Trigger_2(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF Trigger_1(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Trigger_1(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF Echo_1(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF Echo_1(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF Limit_Switch_R(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF Limit_Switch_R(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF Limit_Switch_L(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF Limit_Switch_L(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Cnt16:CounterUDB:reload\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Cnt16:CounterUDB:status_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Cnt16:CounterUDB:status_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Cnt16:CounterUDB:status_3\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Net_530\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Net_530\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Net_611\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Net_611\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_483 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_483 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART:BUART:counter_load_not\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART:BUART:counter_load_not\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_0\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \UART:BUART:tx_status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_2\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \UART:BUART:tx_status_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_counter_load\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \UART:BUART:rx_counter_load\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_postpoll\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \UART:BUART:rx_postpoll\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_4\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \UART:BUART:rx_status_4\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_5\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \UART:BUART:rx_status_5\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Cnt16:CounterUDB:reload\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Cnt16:CounterUDB:status_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Cnt16:CounterUDB:status_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Cnt16:CounterUDB:status_3\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Net_530\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Net_530\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Net_611\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Net_611\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_91 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_91 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \PWM_RGB:PWMUDB:status_2\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \PWM_RGB:PWMUDB:status_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:hwCapture\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:hwCapture\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:reload\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:reload\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:status_0\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:status_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:overflow_status\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:overflow_status\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:count_enable\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:count_enable\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PWM_Arm_Metal:PWMUDB:status_2\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \PWM_Arm_Metal:PWMUDB:status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Measure_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \Measure_Timer:TimerUDB:capt_fifo_load\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Measure_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \Measure_Timer:TimerUDB:status_tc\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Trigger_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \Trigger_Timer:TimerUDB:status_tc\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \PWM_Motor_1:PWMHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:bQuadDec:Stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \QuadDec_Motor_1:bQuadDec:Stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxSts\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxSts\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Zones_Reg:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Zones_Reg:Sync:ctrl_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \PWM_Motor_2:PWMHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:bQuadDec:Stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \QuadDec_Motor_2:bQuadDec:Stsreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Echo_Control:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Echo_Control:Sync:ctrl_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF idle_isr : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF zone7_isr : LABEL IS "[IntrContainer=(0)][IntrId=(7)]";
    ATTRIBUTE Location OF return_back_isr : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \PWM_RGB:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \PWM_RGB:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \PWM_RGB:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \PWM_RGB:PWMUDB:genblk8:stsreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_RGB:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \PWM_RGB:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_RGB:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \PWM_RGB:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:sC16:counterdp:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:sC16:counterdp:u1\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF rgb_isr : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \Control_Reg_RGB:Sync:ctrl_reg\ : LABEL IS "controlcell7";
    ATTRIBUTE Location OF \Control_Reg_RGB:Sync:ctrl_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PWM_Arm_Metal:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE Location OF \PWM_Arm_Metal:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_Arm_Metal:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \PWM_Arm_Metal:PWMUDB:genblk8:stsreg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Status_Reg_Arm:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \Status_Reg_Arm:sts:sts_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF measure_isr : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE Location OF zone5_isr : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF zone8_isr : LABEL IS "[IntrContainer=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF zone6_isr : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE lib_model OF \Base_State_Reg:Sync:ctrl_reg\ : LABEL IS "controlcell9";
    ATTRIBUTE Location OF \Base_State_Reg:Sync:ctrl_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell10";
    ATTRIBUTE Location OF \Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Measure_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \Measure_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Measure_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \Measure_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \Measure_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \Measure_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF trigger_isr : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell11";
    ATTRIBUTE Location OF \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Trigger_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell11";
    ATTRIBUTE Location OF \Trigger_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Trigger_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \Trigger_Timer:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Trigger_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell17";
    ATTRIBUTE Location OF \Trigger_Timer:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Trigger_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell18";
    ATTRIBUTE Location OF \Trigger_Timer:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Trig_Control:Sync:ctrl_reg\ : LABEL IS "controlcell12";
    ATTRIBUTE Location OF \Trig_Control:Sync:ctrl_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Net_1251\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Net_1251\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Net_1275\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Net_1275\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Net_1251_split\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Net_1251_split\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Net_1203\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Net_1203\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:bQuadDec:quad_A_filt\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \QuadDec_Motor_1:bQuadDec:quad_A_filt\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:bQuadDec:quad_B_filt\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \QuadDec_Motor_1:bQuadDec:quad_B_filt\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:Net_1260\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \QuadDec_Motor_1:Net_1260\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:bQuadDec:error\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \QuadDec_Motor_1:bQuadDec:error\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:bQuadDec:state_1\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \QuadDec_Motor_1:bQuadDec:state_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_1:bQuadDec:state_0\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \QuadDec_Motor_1:bQuadDec:state_0\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \UART:BUART:txn\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \UART:BUART:txn\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_1\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \UART:BUART:tx_state_1\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_0\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \UART:BUART:tx_state_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_2\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \UART:BUART:tx_state_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_bitclk\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \UART:BUART:tx_bitclk\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_0\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \UART:BUART:rx_state_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_load_fifo\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \UART:BUART:rx_load_fifo\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_3\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \UART:BUART:rx_state_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_2\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \UART:BUART:rx_state_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_1\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \UART:BUART:pollcount_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_0\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \UART:BUART:pollcount_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_3\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \UART:BUART:rx_status_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_last\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \UART:BUART:rx_last\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Net_1251\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Net_1251\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Net_1275\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Net_1275\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Net_1251_split\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Net_1251_split\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Net_1203\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Net_1203\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:bQuadDec:quad_A_filt\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \QuadDec_Motor_2:bQuadDec:quad_A_filt\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:bQuadDec:quad_B_filt\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \QuadDec_Motor_2:bQuadDec:quad_B_filt\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:Net_1260\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \QuadDec_Motor_2:Net_1260\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:bQuadDec:error\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \QuadDec_Motor_2:bQuadDec:error\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:bQuadDec:state_1\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \QuadDec_Motor_2:bQuadDec:state_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \QuadDec_Motor_2:bQuadDec:state_0\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \QuadDec_Motor_2:bQuadDec:state_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \PWM_RGB:PWMUDB:runmode_enable\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \PWM_RGB:PWMUDB:runmode_enable\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PWM_RGB:PWMUDB:trig_disable\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \PWM_RGB:PWMUDB:trig_disable\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PWM_RGB:PWMUDB:prevCompare1\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \PWM_RGB:PWMUDB:prevCompare1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PWM_RGB:PWMUDB:status_0\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \PWM_RGB:PWMUDB:status_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_111 : LABEL IS "macrocell95";
    ATTRIBUTE Location OF Net_111 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:prevCapture\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:prevCapture\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:disable_run_i\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:disable_run_i\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:overflow_reg_i\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:prevCompare\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:prevCompare\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Counter_RGB:CounterUDB:count_stored_i\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \Counter_RGB:CounterUDB:count_stored_i\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \PWM_Arm_Metal:PWMUDB:runmode_enable\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \PWM_Arm_Metal:PWMUDB:runmode_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_Arm_Metal:PWMUDB:prevCompare1\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \PWM_Arm_Metal:PWMUDB:prevCompare1\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \PWM_Arm_Metal:PWMUDB:status_0\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \PWM_Arm_Metal:PWMUDB:status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF Net_3536 : LABEL IS "macrocell104";
    ATTRIBUTE Location OF Net_3536 : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF Net_4702 : LABEL IS "macrocell105";
    ATTRIBUTE Location OF Net_4702 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_5058 : LABEL IS "macrocell106";
    ATTRIBUTE Location OF Net_5058 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_5060 : LABEL IS "macrocell107";
    ATTRIBUTE Location OF Net_5060 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_5059 : LABEL IS "macrocell108";
    ATTRIBUTE Location OF Net_5059 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_5062 : LABEL IS "macrocell109";
    ATTRIBUTE Location OF Net_5062 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_5081 : LABEL IS "macrocell110";
    ATTRIBUTE Location OF Net_5081 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \competition_state_machine:StateMachine_1_3\ : LABEL IS "macrocell111";
    ATTRIBUTE Location OF \competition_state_machine:StateMachine_1_3\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \competition_state_machine:StateMachine_1_2\ : LABEL IS "macrocell112";
    ATTRIBUTE Location OF \competition_state_machine:StateMachine_1_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \competition_state_machine:StateMachine_1_1\ : LABEL IS "macrocell113";
    ATTRIBUTE Location OF \competition_state_machine:StateMachine_1_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \competition_state_machine:StateMachine_1_0\ : LABEL IS "macrocell114";
    ATTRIBUTE Location OF \competition_state_machine:StateMachine_1_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Measure_Timer:TimerUDB:capture_last\ : LABEL IS "macrocell115";
    ATTRIBUTE Location OF \Measure_Timer:TimerUDB:capture_last\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Measure_Timer:TimerUDB:run_mode\ : LABEL IS "macrocell116";
    ATTRIBUTE Location OF \Measure_Timer:TimerUDB:run_mode\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF MODIN7_1 : LABEL IS "macrocell117";
    ATTRIBUTE Location OF MODIN7_1 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF MODIN7_0 : LABEL IS "macrocell118";
    ATTRIBUTE Location OF MODIN7_0 : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Measure_Timer:TimerUDB:capt_int_temp\ : LABEL IS "macrocell119";
    ATTRIBUTE Location OF \Measure_Timer:TimerUDB:capt_int_temp\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Measure_Timer:TimerUDB:timer_enable\ : LABEL IS "macrocell120";
    ATTRIBUTE Location OF \Measure_Timer:TimerUDB:timer_enable\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Measure_Timer:TimerUDB:trig_disable\ : LABEL IS "macrocell121";
    ATTRIBUTE Location OF \Measure_Timer:TimerUDB:trig_disable\ : LABEL IS "U(1,4)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_35,
            dclk_0 => Net_35_local,
            dclk_glb_1 => \UART:Net_9\,
            dclk_1 => \UART:Net_9_local\,
            dclk_glb_2 => Net_48,
            dclk_2 => Net_48_local,
            dclk_glb_3 => Net_45,
            dclk_3 => Net_45_local,
            dclk_glb_ff_0 => \ClockBlock.dclk_glb_ff_0__sig\);

    MOTOR_1_IN_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_1_IN_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_1_IN_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MOTOR_1_IN_1(0)__PA,
            oe => open,
            pad_in => MOTOR_1_IN_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_1_IN_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a1762823-2403-4e20-9ecf-5e04af476d2b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_1_IN_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_1_IN_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MOTOR_1_IN_2(0)__PA,
            oe => open,
            pad_in => MOTOR_1_IN_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_1_ENA:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b3e4fe5d-b321-4faa-b7bb-b873d1d3445c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_1_ENA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_1_ENA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_1_ENA(0)__PA,
            oe => open,
            pin_input => Net_25,
            pad_out => MOTOR_1_ENA(0)_PAD,
            pad_in => MOTOR_1_ENA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_1_Phase_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_1_Phase_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_1_Phase_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_1_Phase_A(0)__PA,
            oe => open,
            fb => Net_38,
            pad_in => MOTOR_1_Phase_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_1_Phase_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "b6afe1bd-81f8-44e0-9cff-fa202e867973",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_1_Phase_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_1_Phase_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_1_Phase_B(0)__PA,
            oe => open,
            fb => Net_39,
            pad_in => MOTOR_1_Phase_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_47,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_483,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_2_IN_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d1fed97e-d42e-444a-a6c5-c0441f9b0643",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_2_IN_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_2_IN_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MOTOR_2_IN_4(0)__PA,
            oe => open,
            pad_in => MOTOR_2_IN_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_2_IN_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "67ece670-fe3a-46f4-9e66-ff8ba95e56d7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_2_IN_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_2_IN_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MOTOR_2_IN_3(0)__PA,
            oe => open,
            pad_in => MOTOR_2_IN_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_2_ENB:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "25fe11d4-7592-4fe5-a765-244fe45bc50f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_2_ENB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_2_ENB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_2_ENB(0)__PA,
            oe => open,
            pin_input => Net_340,
            pad_out => MOTOR_2_ENB(0)_PAD,
            pad_in => MOTOR_2_ENB(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_2_Phase_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "cda2c8f5-711c-45d1-abbf-640e36e2dd5f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_2_Phase_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_2_Phase_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_2_Phase_A(0)__PA,
            oe => open,
            fb => Net_335,
            pad_in => MOTOR_2_Phase_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MOTOR_2_Phase_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "46b0a508-ea38-437f-b65e-592a77a3c49b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MOTOR_2_Phase_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MOTOR_2_Phase_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => MOTOR_2_Phase_B(0)__PA,
            oe => open,
            fb => Net_2825,
            pad_in => MOTOR_2_Phase_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Echo_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "4576d699-a806-4ec8-90b7-da6575b95cdd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Echo_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Echo_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Echo_2(0)__PA,
            oe => open,
            fb => Net_80,
            pad_in => Echo_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IR_Sensor:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "801fcd23-b914-46e7-962e-1d52f4111299",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    IR_Sensor(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IR_Sensor",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => IR_Sensor(0)__PA,
            oe => open,
            pad_in => IR_Sensor(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d4dbc1cb-d53b-45fa-9cfa-b01efc2cf34c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED_Pin(0)__PA,
            oe => open,
            pad_in => LED_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Btn_Start:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "d9010823-4286-4679-8676-36e61b7f973c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Btn_Start(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Btn_Start",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Btn_Start(0)__PA,
            oe => open,
            fb => Net_857,
            pad_in => Btn_Start(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Color_Out:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "83ec931e-e3f2-443c-9d2a-255637f71bfb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Color_Out(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Color_Out",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Color_Out(0)__PA,
            oe => open,
            fb => Net_110,
            pad_in => Color_Out(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    S0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0607915e-068e-472f-b39d-ae7f200f1a0e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    S0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "S0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => S0(0)__PA,
            oe => open,
            pad_in => S0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    S1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "08c141ef-b265-40db-bd6b-dc03bea65895",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    S1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "S1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => S1(0)__PA,
            oe => open,
            pad_in => S1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    S2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "72faab8a-7603-42e3-b80b-788b736d7cbc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    S2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "S2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => S2(0)__PA,
            oe => open,
            pad_in => S2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    S3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fa97d0c4-57ab-4714-908a-32a2cd469621",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    S3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "S3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => S3(0)__PA,
            oe => open,
            pad_in => S3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9ec81d99-3f72-4a06-9f93-909f43b73f16",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LED(0)__PA,
            oe => open,
            pad_in => LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Servo_M_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "85b5b06b-0080-4b9d-a8ce-1c4e69708be5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Servo_M_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Servo_M_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Servo_M_Pin(0)__PA,
            oe => open,
            pin_input => Net_3536,
            pad_out => Servo_M_Pin(0)_PAD,
            pad_in => Servo_M_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Trigger_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0fbb597d-5354-41ce-b755-aba2db5f581c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Trigger_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Trigger_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Trigger_2(0)__PA,
            oe => open,
            fb => Net_4995,
            pad_in => Trigger_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Trigger_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2a8e0669-17f8-44d2-9dab-3ba52e5cce4d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Trigger_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Trigger_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Trigger_1(0)__PA,
            oe => open,
            fb => Net_5046,
            pad_in => Trigger_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Echo_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8f098260-e11a-4e09-9842-19b10098068c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Echo_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Echo_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Echo_1(0)__PA,
            oe => open,
            fb => Net_5045,
            pad_in => Echo_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Limit_Switch_R:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "6f0b0c75-2e1d-433b-8319-fc9193174895",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Limit_Switch_R(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Limit_Switch_R",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Limit_Switch_R(0)__PA,
            oe => open,
            pad_in => Limit_Switch_R(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Limit_Switch_L:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "a41790bb-c22e-401a-a63f-ed75b60ed2e1",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Limit_Switch_L(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Limit_Switch_L",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Limit_Switch_L(0)__PA,
            oe => open,
            pad_in => Limit_Switch_L(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \QuadDec_Motor_1:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Cnt16:CounterUDB:reload\,
            main_0 => \QuadDec_Motor_1:Net_1260\,
            main_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\,
            main_2 => \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\);

    \QuadDec_Motor_1:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Cnt16:CounterUDB:status_0\,
            main_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_Motor_1:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Cnt16:CounterUDB:status_2\,
            main_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\);

    \QuadDec_Motor_1:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Cnt16:CounterUDB:status_3\,
            main_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\);

    \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\,
            main_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_7\,
            main_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \QuadDec_Motor_1:Net_1203\);

    \QuadDec_Motor_1:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Net_530\,
            main_0 => \QuadDec_Motor_1:Net_1275\,
            main_1 => \QuadDec_Motor_1:Net_1251\,
            main_2 => \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_Motor_1:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Net_611\,
            main_0 => \QuadDec_Motor_1:Net_1275\,
            main_1 => \QuadDec_Motor_1:Net_1251\,
            main_2 => \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\);

    Net_483:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_483,
            main_0 => \UART:BUART:txn\);

    \UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:counter_load_not\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_0\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_2\,
            main_0 => \UART:BUART:tx_fifo_notfull\);

    \UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_counter_load\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_postpoll\,
            main_0 => \UART:BUART:pollcount_1\,
            main_1 => Net_47,
            main_2 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_4\,
            main_0 => \UART:BUART:rx_load_fifo\,
            main_1 => \UART:BUART:rx_fifofull\);

    \UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_5\,
            main_0 => \UART:BUART:rx_fifonotempty\,
            main_1 => \UART:BUART:rx_state_stop1_reg\);

    \QuadDec_Motor_2:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Cnt16:CounterUDB:reload\,
            main_0 => \QuadDec_Motor_2:Net_1260\,
            main_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\,
            main_2 => \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\);

    \QuadDec_Motor_2:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Cnt16:CounterUDB:status_0\,
            main_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_Motor_2:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Cnt16:CounterUDB:status_2\,
            main_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\,
            main_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\);

    \QuadDec_Motor_2:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Cnt16:CounterUDB:status_3\,
            main_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\);

    \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\,
            main_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_7\,
            main_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \QuadDec_Motor_2:Net_1203\);

    \QuadDec_Motor_2:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Net_530\,
            main_0 => \QuadDec_Motor_2:Net_1275\,
            main_1 => \QuadDec_Motor_2:Net_1251\,
            main_2 => \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\);

    \QuadDec_Motor_2:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Net_611\,
            main_0 => \QuadDec_Motor_2:Net_1275\,
            main_1 => \QuadDec_Motor_2:Net_1251\,
            main_2 => \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\);

    Net_91:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_91,
            main_0 => Net_5040,
            main_1 => Net_5046,
            main_2 => Net_4995);

    \PWM_RGB:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_RGB:PWMUDB:status_2\,
            main_0 => \PWM_RGB:PWMUDB:runmode_enable\,
            main_1 => \PWM_RGB:PWMUDB:tc_i\);

    \Counter_RGB:CounterUDB:hwCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_RGB:CounterUDB:hwCapture\,
            main_0 => Net_111,
            main_1 => \Counter_RGB:CounterUDB:prevCapture\);

    \Counter_RGB:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_RGB:CounterUDB:reload\,
            main_0 => Net_97,
            main_1 => Net_111,
            main_2 => \Counter_RGB:CounterUDB:prevCapture\);

    \Counter_RGB:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_RGB:CounterUDB:status_0\,
            main_0 => \Counter_RGB:CounterUDB:cmp_out_i\,
            main_1 => \Counter_RGB:CounterUDB:prevCompare\);

    \Counter_RGB:CounterUDB:overflow_status\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_RGB:CounterUDB:overflow_status\,
            main_0 => \Counter_RGB:CounterUDB:per_equal\,
            main_1 => \Counter_RGB:CounterUDB:overflow_reg_i\);

    \Counter_RGB:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Counter_RGB:CounterUDB:count_enable\,
            main_0 => \Counter_RGB:CounterUDB:control_7\,
            main_1 => \Counter_RGB:CounterUDB:disable_run_i\,
            main_2 => \Counter_RGB:CounterUDB:count_stored_i\,
            main_3 => Net_110);

    \PWM_Arm_Metal:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Arm_Metal:PWMUDB:status_2\,
            main_0 => \PWM_Arm_Metal:PWMUDB:runmode_enable\,
            main_1 => \PWM_Arm_Metal:PWMUDB:tc_i\);

    \Measure_Timer:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_1 * main_2 * main_3 * !main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Measure_Timer:TimerUDB:capt_fifo_load\,
            main_0 => Net_80,
            main_1 => Net_5029,
            main_2 => \Measure_Timer:TimerUDB:capture_last\,
            main_3 => \Measure_Timer:TimerUDB:timer_enable\,
            main_4 => Net_5045);

    \Measure_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Measure_Timer:TimerUDB:status_tc\,
            main_0 => \Measure_Timer:TimerUDB:run_mode\,
            main_1 => \Measure_Timer:TimerUDB:per_zero\);

    \Trigger_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Trigger_Timer:TimerUDB:status_tc\,
            main_0 => \Trigger_Timer:TimerUDB:control_7\,
            main_1 => \Trigger_Timer:TimerUDB:per_zero\);

    \PWM_Motor_1:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_Motor_1:Net_63\,
            cmp => Net_25,
            irq => \PWM_Motor_1:Net_54\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \QuadDec_Motor_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            control_7 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_7\,
            control_6 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_6\,
            control_5 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_5\,
            control_4 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_4\,
            control_3 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_3\,
            control_2 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_2\,
            control_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_1\,
            control_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec_Motor_1:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \QuadDec_Motor_1:Net_1260\,
            clock => Net_35,
            status_6 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_6\,
            status_5 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_3\,
            status_2 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_2\,
            status_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\,
            status_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_0\);

    \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            cs_addr_2 => \QuadDec_Motor_1:Net_1251\,
            cs_addr_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            cs_addr_2 => \QuadDec_Motor_1:Net_1251\,
            cs_addr_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:reload\,
            z0_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\,
            f0_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\,
            ce1_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDec_Motor_1:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \QuadDec_Motor_1:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_35,
            main_0 => Net_38);

    \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\);

    \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\);

    \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_35,
            main_0 => Net_39);

    \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\);

    \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\);

    \QuadDec_Motor_1:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDec_Motor_1:bQuadDec:error\,
            status_2 => \QuadDec_Motor_1:Net_1260\,
            status_1 => \QuadDec_Motor_1:Net_611\,
            status_0 => \QuadDec_Motor_1:Net_530\);

    \UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_state_1\,
            cs_addr_1 => \UART:BUART:tx_state_0\,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_0 => \UART:BUART:counter_load_not\,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART:BUART:tx_fifo_notfull\,
            status_2 => \UART:BUART:tx_status_2\,
            status_1 => \UART:BUART:tx_fifo_empty\,
            status_0 => \UART:BUART:tx_status_0\);

    \UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART:BUART:rx_state_0\,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\,
            route_si => \UART:BUART:rx_postpoll\,
            f0_load => \UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART:Net_9\,
            reset => open,
            load => \UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART:BUART:rx_count_6\,
            count_5 => \UART:BUART:rx_count_5\,
            count_4 => \UART:BUART:rx_count_4\,
            count_3 => \UART:BUART:rx_count_3\,
            count_2 => \UART:BUART:rx_count_2\,
            count_1 => \UART:BUART:rx_count_1\,
            count_0 => \UART:BUART:rx_count_0\,
            tc => \UART:BUART:rx_count7_tc\);

    \UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => \UART:BUART:rx_status_5\,
            status_4 => \UART:BUART:rx_status_4\,
            status_3 => \UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \Zones_Reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Zones_Reg:control_7\,
            control_6 => \Zones_Reg:control_6\,
            control_5 => \Zones_Reg:control_5\,
            control_4 => \Zones_Reg:control_4\,
            control_3 => \Zones_Reg:control_3\,
            control_2 => Net_4798,
            control_1 => Net_5086,
            control_0 => Net_5087,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Motor_2:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_0__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_Motor_2:Net_63\,
            cmp => Net_340,
            irq => \PWM_Motor_2:Net_54\);

    \QuadDec_Motor_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            control_7 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_7\,
            control_6 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_6\,
            control_5 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_5\,
            control_4 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_4\,
            control_3 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_3\,
            control_2 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_2\,
            control_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_1\,
            control_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec_Motor_2:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \QuadDec_Motor_2:Net_1260\,
            clock => Net_35,
            status_6 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_6\,
            status_5 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_3\,
            status_2 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_2\,
            status_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\,
            status_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_0\);

    \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            cs_addr_2 => \QuadDec_Motor_2:Net_1251\,
            cs_addr_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            cs_addr_2 => \QuadDec_Motor_2:Net_1251\,
            cs_addr_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:reload\,
            z0_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\,
            f0_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\,
            ce1_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \QuadDec_Motor_2:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \QuadDec_Motor_2:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_35,
            main_0 => Net_335);

    \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\);

    \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\);

    \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_35,
            main_0 => Net_2825);

    \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\);

    \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\);

    \QuadDec_Motor_2:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \QuadDec_Motor_2:bQuadDec:error\,
            status_2 => \QuadDec_Motor_2:Net_1260\,
            status_1 => \QuadDec_Motor_2:Net_611\,
            status_0 => \QuadDec_Motor_2:Net_530\);

    \Echo_Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Echo_Control:control_7\,
            control_6 => \Echo_Control:control_6\,
            control_5 => \Echo_Control:control_5\,
            control_4 => \Echo_Control:control_4\,
            control_3 => \Echo_Control:control_3\,
            control_2 => \Echo_Control:control_2\,
            control_1 => \Echo_Control:control_1\,
            control_0 => Net_5029,
            busclk => ClockBlock_BUS_CLK);

    idle_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_4702,
            clock => ClockBlock_BUS_CLK);

    zone7_isr:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_5060,
            clock => ClockBlock_BUS_CLK);

    return_back_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_5081,
            clock => ClockBlock_BUS_CLK);

    \PWM_RGB:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_48,
            control_7 => \PWM_RGB:PWMUDB:control_7\,
            control_6 => \PWM_RGB:PWMUDB:control_6\,
            control_5 => \PWM_RGB:PWMUDB:control_5\,
            control_4 => \PWM_RGB:PWMUDB:control_4\,
            control_3 => \PWM_RGB:PWMUDB:control_3\,
            control_2 => \PWM_RGB:PWMUDB:control_2\,
            control_1 => \PWM_RGB:PWMUDB:control_1\,
            control_0 => \PWM_RGB:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_RGB:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_97,
            clock => Net_48,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_RGB:PWMUDB:status_3\,
            status_2 => \PWM_RGB:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_RGB:PWMUDB:status_0\,
            interrupt => Net_1618);

    \PWM_RGB:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_48,
            cs_addr_2 => \PWM_RGB:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_RGB:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_97,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_RGB:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_RGB:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_RGB:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_48,
            cs_addr_2 => \PWM_RGB:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_RGB:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_97,
            cl0_comb => \PWM_RGB:PWMUDB:cmp1_less\,
            z0_comb => \PWM_RGB:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_RGB:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_RGB:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_RGB:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_RGB:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Counter_RGB:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_48,
            control_7 => \Counter_RGB:CounterUDB:control_7\,
            control_6 => \Counter_RGB:CounterUDB:control_6\,
            control_5 => \Counter_RGB:CounterUDB:control_5\,
            control_4 => \Counter_RGB:CounterUDB:control_4\,
            control_3 => \Counter_RGB:CounterUDB:control_3\,
            control_2 => \Counter_RGB:CounterUDB:control_2\,
            control_1 => \Counter_RGB:CounterUDB:control_1\,
            control_0 => \Counter_RGB:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Counter_RGB:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_97,
            clock => Net_48,
            status_6 => \Counter_RGB:CounterUDB:status_6\,
            status_5 => \Counter_RGB:CounterUDB:status_5\,
            status_4 => \Counter_RGB:CounterUDB:hwCapture\,
            status_3 => open,
            status_2 => \Counter_RGB:CounterUDB:overflow_status\,
            status_1 => \Counter_RGB:CounterUDB:status_1\,
            status_0 => \Counter_RGB:CounterUDB:status_0\);

    \Counter_RGB:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_48,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_RGB:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_RGB:CounterUDB:reload\,
            f0_load => \Counter_RGB:CounterUDB:hwCapture\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Counter_RGB:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Counter_RGB:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Counter_RGB:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Counter_RGB:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Counter_RGB:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Counter_RGB:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Counter_RGB:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Counter_RGB:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Counter_RGB:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Counter_RGB:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Counter_RGB:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Counter_RGB:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Counter_RGB:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Counter_RGB:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_48,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Counter_RGB:CounterUDB:count_enable\,
            cs_addr_0 => \Counter_RGB:CounterUDB:reload\,
            f0_load => \Counter_RGB:CounterUDB:hwCapture\,
            ce0_comb => \Counter_RGB:CounterUDB:per_equal\,
            z0_comb => \Counter_RGB:CounterUDB:status_1\,
            cl1_comb => \Counter_RGB:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Counter_RGB:CounterUDB:status_6\,
            f0_blk_stat_comb => \Counter_RGB:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Counter_RGB:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Counter_RGB:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Counter_RGB:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Counter_RGB:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Counter_RGB:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Counter_RGB:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Counter_RGB:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Counter_RGB:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Counter_RGB:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Counter_RGB:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Counter_RGB:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Counter_RGB:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Counter_RGB:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    rgb_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1618,
            clock => ClockBlock_BUS_CLK);

    \Control_Reg_RGB:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_Reg_RGB:control_7\,
            control_6 => \Control_Reg_RGB:control_6\,
            control_5 => \Control_Reg_RGB:control_5\,
            control_4 => \Control_Reg_RGB:control_4\,
            control_3 => \Control_Reg_RGB:control_3\,
            control_2 => \Control_Reg_RGB:control_2\,
            control_1 => \Control_Reg_RGB:control_1\,
            control_0 => Net_97,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Arm_Metal:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_45,
            control_7 => \PWM_Arm_Metal:PWMUDB:control_7\,
            control_6 => \PWM_Arm_Metal:PWMUDB:control_6\,
            control_5 => \PWM_Arm_Metal:PWMUDB:control_5\,
            control_4 => \PWM_Arm_Metal:PWMUDB:control_4\,
            control_3 => \PWM_Arm_Metal:PWMUDB:control_3\,
            control_2 => \PWM_Arm_Metal:PWMUDB:control_2\,
            control_1 => \PWM_Arm_Metal:PWMUDB:control_1\,
            control_0 => \PWM_Arm_Metal:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Arm_Metal:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_45,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PWM_Arm_Metal:PWMUDB:status_3\,
            status_2 => \PWM_Arm_Metal:PWMUDB:status_2\,
            status_1 => open,
            status_0 => \PWM_Arm_Metal:PWMUDB:status_0\,
            interrupt => Net_4277);

    \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_45,
            cs_addr_2 => \PWM_Arm_Metal:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_Arm_Metal:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_45,
            cs_addr_2 => \PWM_Arm_Metal:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_Arm_Metal:PWMUDB:runmode_enable\,
            cl0_comb => \PWM_Arm_Metal:PWMUDB:cmp1_less\,
            z0_comb => \PWM_Arm_Metal:PWMUDB:tc_i\,
            f1_blk_stat_comb => \PWM_Arm_Metal:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \PWM_Arm_Metal:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Status_Reg_Arm:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_4277);

    measure_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_5011,
            clock => ClockBlock_BUS_CLK);

    zone5_isr:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_5058,
            clock => ClockBlock_BUS_CLK);

    zone8_isr:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_5062,
            clock => ClockBlock_BUS_CLK);

    zone6_isr:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_5059,
            clock => ClockBlock_BUS_CLK);

    \Base_State_Reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Base_State_Reg:control_7\,
            control_6 => \Base_State_Reg:control_6\,
            control_5 => \Base_State_Reg:control_5\,
            control_4 => \Base_State_Reg:control_4\,
            control_3 => \Base_State_Reg:control_3\,
            control_2 => \Base_State_Reg:control_2\,
            control_1 => Net_5069,
            control_0 => Net_5092,
            busclk => ClockBlock_BUS_CLK);

    \Measure_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            control_7 => \Measure_Timer:TimerUDB:control_7\,
            control_6 => \Measure_Timer:TimerUDB:control_6\,
            control_5 => \Measure_Timer:TimerUDB:control_5\,
            control_4 => \Measure_Timer:TimerUDB:control_4\,
            control_3 => \Measure_Timer:TimerUDB:control_3\,
            control_2 => \Measure_Timer:TimerUDB:control_2\,
            control_1 => MODIN8_1,
            control_0 => MODIN8_0,
            busclk => ClockBlock_BUS_CLK);

    \Measure_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_91,
            clock => Net_35,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Measure_Timer:TimerUDB:status_3\,
            status_2 => \Measure_Timer:TimerUDB:status_2\,
            status_1 => \Measure_Timer:TimerUDB:capt_int_temp\,
            status_0 => \Measure_Timer:TimerUDB:status_tc\,
            interrupt => Net_5011);

    \Measure_Timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            cs_addr_2 => Net_91,
            cs_addr_1 => \Measure_Timer:TimerUDB:timer_enable\,
            cs_addr_0 => \Measure_Timer:TimerUDB:per_zero\,
            f0_load => \Measure_Timer:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Measure_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Measure_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Measure_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Measure_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Measure_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Measure_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Measure_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Measure_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Measure_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Measure_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Measure_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Measure_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Measure_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Measure_Timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            cs_addr_2 => Net_91,
            cs_addr_1 => \Measure_Timer:TimerUDB:timer_enable\,
            cs_addr_0 => \Measure_Timer:TimerUDB:per_zero\,
            f0_load => \Measure_Timer:TimerUDB:capt_fifo_load\,
            z0_comb => \Measure_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Measure_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \Measure_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Measure_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Measure_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Measure_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Measure_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Measure_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Measure_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Measure_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Measure_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Measure_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Measure_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Measure_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Measure_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Measure_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    trigger_isr:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_69,
            clock => ClockBlock_BUS_CLK);

    \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            control_7 => \Trigger_Timer:TimerUDB:control_7\,
            control_6 => \Trigger_Timer:TimerUDB:control_6\,
            control_5 => \Trigger_Timer:TimerUDB:control_5\,
            control_4 => \Trigger_Timer:TimerUDB:control_4\,
            control_3 => \Trigger_Timer:TimerUDB:control_3\,
            control_2 => \Trigger_Timer:TimerUDB:control_2\,
            control_1 => \Trigger_Timer:TimerUDB:control_1\,
            control_0 => \Trigger_Timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Trigger_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Trigger_Timer:TimerUDB:status_3\,
            status_2 => \Trigger_Timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Trigger_Timer:TimerUDB:status_tc\,
            interrupt => Net_69);

    \Trigger_Timer:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\,
            cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \Trigger_Timer:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\,
            cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \Trigger_Timer:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \Trigger_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \Trigger_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \Trigger_Timer:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\,
            cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\,
            z0_comb => \Trigger_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Trigger_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \Trigger_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \Trigger_Timer:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \Trigger_Timer:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \Trigger_Timer:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \Trig_Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Trig_Control:control_7\,
            control_6 => \Trig_Control:control_6\,
            control_5 => \Trig_Control:control_5\,
            control_4 => \Trig_Control:control_4\,
            control_3 => \Trig_Control:control_3\,
            control_2 => \Trig_Control:control_2\,
            control_1 => \Trig_Control:control_1\,
            control_0 => Net_5040,
            busclk => ClockBlock_BUS_CLK);

    \QuadDec_Motor_1:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Net_1251\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:Net_1251\,
            main_1 => \QuadDec_Motor_1:Net_1260\,
            main_2 => \QuadDec_Motor_1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_Motor_1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_Motor_1:bQuadDec:error\,
            main_5 => \QuadDec_Motor_1:bQuadDec:state_1\,
            main_6 => \QuadDec_Motor_1:bQuadDec:state_0\,
            main_7 => \QuadDec_Motor_1:Net_1251_split\);

    \QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\);

    \QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\);

    \QuadDec_Motor_1:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Net_1275\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_Motor_1:Cnt16:CounterUDB:overflow\);

    \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:Cnt16:CounterUDB:cmp_out_i\);

    \QuadDec_Motor_1:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Net_1251_split\,
            main_0 => \QuadDec_Motor_1:Net_1251\,
            main_1 => \QuadDec_Motor_1:Net_1260\,
            main_2 => \QuadDec_Motor_1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_Motor_1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_Motor_1:bQuadDec:error\,
            main_5 => \QuadDec_Motor_1:bQuadDec:state_1\,
            main_6 => \QuadDec_Motor_1:bQuadDec:state_0\);

    \QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:Net_1203\);

    \QuadDec_Motor_1:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Net_1203\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:Net_1260\,
            main_1 => \QuadDec_Motor_1:Net_1203\,
            main_2 => \QuadDec_Motor_1:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_Motor_1:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_Motor_1:bQuadDec:error\,
            main_5 => \QuadDec_Motor_1:bQuadDec:state_1\,
            main_6 => \QuadDec_Motor_1:bQuadDec:state_0\);

    \QuadDec_Motor_1:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:bQuadDec:quad_A_filt\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDec_Motor_1:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDec_Motor_1:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDec_Motor_1:bQuadDec:quad_A_filt\);

    \QuadDec_Motor_1:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:bQuadDec:quad_B_filt\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDec_Motor_1:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDec_Motor_1:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDec_Motor_1:bQuadDec:quad_B_filt\);

    \QuadDec_Motor_1:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:Net_1260\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:Net_1260\,
            main_1 => \QuadDec_Motor_1:bQuadDec:error\,
            main_2 => \QuadDec_Motor_1:bQuadDec:state_1\,
            main_3 => \QuadDec_Motor_1:bQuadDec:state_0\);

    \QuadDec_Motor_1:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:bQuadDec:error\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:Net_1260\,
            main_1 => \QuadDec_Motor_1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_Motor_1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_Motor_1:bQuadDec:error\,
            main_4 => \QuadDec_Motor_1:bQuadDec:state_1\,
            main_5 => \QuadDec_Motor_1:bQuadDec:state_0\);

    \QuadDec_Motor_1:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:bQuadDec:state_1\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:Net_1260\,
            main_1 => \QuadDec_Motor_1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_Motor_1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_Motor_1:bQuadDec:error\,
            main_4 => \QuadDec_Motor_1:bQuadDec:state_1\,
            main_5 => \QuadDec_Motor_1:bQuadDec:state_0\);

    \QuadDec_Motor_1:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_1:bQuadDec:state_0\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_1:Net_1260\,
            main_1 => \QuadDec_Motor_1:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_Motor_1:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_Motor_1:bQuadDec:error\,
            main_4 => \QuadDec_Motor_1:bQuadDec:state_1\,
            main_5 => \QuadDec_Motor_1:bQuadDec:state_0\);

    \UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:txn\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:txn\,
            main_1 => \UART:BUART:tx_state_1\,
            main_2 => \UART:BUART:tx_state_0\,
            main_3 => \UART:BUART:tx_shift_out\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_counter_dp\,
            main_6 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_counter_dp\,
            main_5 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_bitclk\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART:Net_9\);

    \UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\,
            main_8 => \UART:BUART:pollcount_1\,
            main_9 => Net_47,
            main_10 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_load_fifo\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\,
            main_8 => Net_47,
            main_9 => \UART:BUART:rx_last\);

    \UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_bitclk_enable\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:rx_count_0\);

    \UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_stop1_reg\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:pollcount_1\,
            main_3 => Net_47,
            main_4 => \UART:BUART:pollcount_0\);

    \UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => Net_47,
            main_3 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:pollcount_1\,
            main_6 => Net_47,
            main_7 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_last\,
            clock_0 => \UART:Net_9\,
            main_0 => Net_47);

    \QuadDec_Motor_2:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Net_1251\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:Net_1251\,
            main_1 => \QuadDec_Motor_2:Net_1260\,
            main_2 => \QuadDec_Motor_2:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_Motor_2:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_Motor_2:bQuadDec:error\,
            main_5 => \QuadDec_Motor_2:bQuadDec:state_1\,
            main_6 => \QuadDec_Motor_2:bQuadDec:state_0\,
            main_7 => \QuadDec_Motor_2:Net_1251_split\);

    \QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\);

    \QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\);

    \QuadDec_Motor_2:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Net_1275\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:status_1\,
            main_1 => \QuadDec_Motor_2:Cnt16:CounterUDB:overflow\);

    \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:Cnt16:CounterUDB:cmp_out_i\);

    \QuadDec_Motor_2:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Net_1251_split\,
            main_0 => \QuadDec_Motor_2:Net_1251\,
            main_1 => \QuadDec_Motor_2:Net_1260\,
            main_2 => \QuadDec_Motor_2:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_Motor_2:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_Motor_2:bQuadDec:error\,
            main_5 => \QuadDec_Motor_2:bQuadDec:state_1\,
            main_6 => \QuadDec_Motor_2:bQuadDec:state_0\);

    \QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:Net_1203\);

    \QuadDec_Motor_2:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Net_1203\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:Net_1260\,
            main_1 => \QuadDec_Motor_2:Net_1203\,
            main_2 => \QuadDec_Motor_2:bQuadDec:quad_A_filt\,
            main_3 => \QuadDec_Motor_2:bQuadDec:quad_B_filt\,
            main_4 => \QuadDec_Motor_2:bQuadDec:error\,
            main_5 => \QuadDec_Motor_2:bQuadDec:state_1\,
            main_6 => \QuadDec_Motor_2:bQuadDec:state_0\);

    \QuadDec_Motor_2:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:bQuadDec:quad_A_filt\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:bQuadDec:quad_A_delayed_0\,
            main_1 => \QuadDec_Motor_2:bQuadDec:quad_A_delayed_1\,
            main_2 => \QuadDec_Motor_2:bQuadDec:quad_A_delayed_2\,
            main_3 => \QuadDec_Motor_2:bQuadDec:quad_A_filt\);

    \QuadDec_Motor_2:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:bQuadDec:quad_B_filt\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:bQuadDec:quad_B_delayed_0\,
            main_1 => \QuadDec_Motor_2:bQuadDec:quad_B_delayed_1\,
            main_2 => \QuadDec_Motor_2:bQuadDec:quad_B_delayed_2\,
            main_3 => \QuadDec_Motor_2:bQuadDec:quad_B_filt\);

    \QuadDec_Motor_2:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:Net_1260\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:Net_1260\,
            main_1 => \QuadDec_Motor_2:bQuadDec:error\,
            main_2 => \QuadDec_Motor_2:bQuadDec:state_1\,
            main_3 => \QuadDec_Motor_2:bQuadDec:state_0\);

    \QuadDec_Motor_2:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:bQuadDec:error\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:Net_1260\,
            main_1 => \QuadDec_Motor_2:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_Motor_2:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_Motor_2:bQuadDec:error\,
            main_4 => \QuadDec_Motor_2:bQuadDec:state_1\,
            main_5 => \QuadDec_Motor_2:bQuadDec:state_0\);

    \QuadDec_Motor_2:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:bQuadDec:state_1\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:Net_1260\,
            main_1 => \QuadDec_Motor_2:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_Motor_2:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_Motor_2:bQuadDec:error\,
            main_4 => \QuadDec_Motor_2:bQuadDec:state_1\,
            main_5 => \QuadDec_Motor_2:bQuadDec:state_0\);

    \QuadDec_Motor_2:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \QuadDec_Motor_2:bQuadDec:state_0\,
            clock_0 => Net_35,
            main_0 => \QuadDec_Motor_2:Net_1260\,
            main_1 => \QuadDec_Motor_2:bQuadDec:quad_A_filt\,
            main_2 => \QuadDec_Motor_2:bQuadDec:quad_B_filt\,
            main_3 => \QuadDec_Motor_2:bQuadDec:error\,
            main_4 => \QuadDec_Motor_2:bQuadDec:state_1\,
            main_5 => \QuadDec_Motor_2:bQuadDec:state_0\);

    \PWM_RGB:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_3) + (main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_RGB:PWMUDB:runmode_enable\,
            clock_0 => Net_48,
            ar_0 => Net_97,
            main_0 => \PWM_RGB:PWMUDB:control_7\,
            main_1 => \PWM_RGB:PWMUDB:runmode_enable\,
            main_2 => \PWM_RGB:PWMUDB:tc_i\,
            main_3 => \PWM_RGB:PWMUDB:trig_disable\);

    \PWM_RGB:PWMUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_RGB:PWMUDB:trig_disable\,
            clock_0 => Net_48,
            ar_0 => Net_97,
            main_0 => \PWM_RGB:PWMUDB:control_7\,
            main_1 => \PWM_RGB:PWMUDB:runmode_enable\,
            main_2 => \PWM_RGB:PWMUDB:tc_i\,
            main_3 => \PWM_RGB:PWMUDB:trig_disable\);

    \PWM_RGB:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_RGB:PWMUDB:prevCompare1\,
            clock_0 => Net_48,
            main_0 => \PWM_RGB:PWMUDB:cmp1_less\);

    \PWM_RGB:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_RGB:PWMUDB:status_0\,
            clock_0 => Net_48,
            ar_0 => Net_97,
            main_0 => \PWM_RGB:PWMUDB:prevCompare1\,
            main_1 => \PWM_RGB:PWMUDB:cmp1_less\);

    Net_111:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_111,
            clock_0 => Net_48,
            main_0 => \PWM_RGB:PWMUDB:runmode_enable\,
            main_1 => \PWM_RGB:PWMUDB:cmp1_less\);

    \Counter_RGB:CounterUDB:prevCapture\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_RGB:CounterUDB:prevCapture\,
            clock_0 => Net_48,
            main_0 => Net_111);

    \Counter_RGB:CounterUDB:disable_run_i\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (!main_0 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_RGB:CounterUDB:disable_run_i\,
            clock_0 => Net_48,
            main_0 => Net_97,
            main_1 => \Counter_RGB:CounterUDB:disable_run_i\,
            main_2 => \Counter_RGB:CounterUDB:per_equal\,
            main_3 => \Counter_RGB:CounterUDB:overflow_reg_i\);

    \Counter_RGB:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_RGB:CounterUDB:overflow_reg_i\,
            clock_0 => Net_48,
            main_0 => \Counter_RGB:CounterUDB:per_equal\);

    \Counter_RGB:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_RGB:CounterUDB:prevCompare\,
            clock_0 => Net_48,
            main_0 => \Counter_RGB:CounterUDB:cmp_out_i\);

    \Counter_RGB:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Counter_RGB:CounterUDB:count_stored_i\,
            clock_0 => Net_48,
            main_0 => Net_110);

    \PWM_Arm_Metal:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Arm_Metal:PWMUDB:runmode_enable\,
            clock_0 => Net_45,
            main_0 => \PWM_Arm_Metal:PWMUDB:control_7\);

    \PWM_Arm_Metal:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Arm_Metal:PWMUDB:prevCompare1\,
            clock_0 => Net_45,
            main_0 => \PWM_Arm_Metal:PWMUDB:cmp1_less\);

    \PWM_Arm_Metal:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PWM_Arm_Metal:PWMUDB:status_0\,
            clock_0 => Net_45,
            main_0 => \PWM_Arm_Metal:PWMUDB:prevCompare1\,
            main_1 => \PWM_Arm_Metal:PWMUDB:cmp1_less\);

    Net_3536:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3536,
            clock_0 => Net_45,
            main_0 => \PWM_Arm_Metal:PWMUDB:runmode_enable\,
            main_1 => \PWM_Arm_Metal:PWMUDB:cmp1_less\);

    Net_4702:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * main_1 * main_4) + (main_0 * !main_2 * main_3) + (main_0 * main_3 * !main_4) + (!main_1 * !main_2 * !main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_4702,
            clock_0 => Net_35,
            main_0 => Net_4702,
            main_1 => \competition_state_machine:StateMachine_1_3\,
            main_2 => \competition_state_machine:StateMachine_1_2\,
            main_3 => \competition_state_machine:StateMachine_1_1\,
            main_4 => \competition_state_machine:StateMachine_1_0\);

    Net_5058:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * !main_2 * main_4) + (main_0 * main_3 * !main_4) + (!main_1 * !main_2 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_5058,
            clock_0 => Net_35,
            main_0 => Net_5058,
            main_1 => \competition_state_machine:StateMachine_1_3\,
            main_2 => \competition_state_machine:StateMachine_1_2\,
            main_3 => \competition_state_machine:StateMachine_1_1\,
            main_4 => \competition_state_machine:StateMachine_1_0\);

    Net_5060:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (main_0 * !main_1 * !main_3) + (main_0 * !main_2 * !main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_5060,
            clock_0 => Net_35,
            main_0 => Net_5060,
            main_1 => \competition_state_machine:StateMachine_1_3\,
            main_2 => \competition_state_machine:StateMachine_1_2\,
            main_3 => \competition_state_machine:StateMachine_1_1\,
            main_4 => \competition_state_machine:StateMachine_1_0\);

    Net_5059:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4) + (main_0 * !main_1 * main_2 * main_4) + (main_0 * !main_1 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_5059,
            clock_0 => Net_35,
            main_0 => Net_5059,
            main_1 => \competition_state_machine:StateMachine_1_3\,
            main_2 => \competition_state_machine:StateMachine_1_2\,
            main_3 => \competition_state_machine:StateMachine_1_1\,
            main_4 => \competition_state_machine:StateMachine_1_0\);

    Net_5062:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_4) + (main_0 * !main_2 * main_3) + (main_0 * main_2 * !main_4) + (!main_1 * main_2 * !main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_5062,
            clock_0 => Net_35,
            main_0 => Net_5062,
            main_1 => \competition_state_machine:StateMachine_1_3\,
            main_2 => \competition_state_machine:StateMachine_1_2\,
            main_3 => \competition_state_machine:StateMachine_1_1\,
            main_4 => \competition_state_machine:StateMachine_1_0\);

    Net_5081:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * main_1 * main_4) + (main_0 * !main_2 * main_3) + (main_0 * main_3 * !main_4) + (!main_1 * main_2 * !main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_5081,
            clock_0 => Net_35,
            main_0 => Net_5081,
            main_1 => \competition_state_machine:StateMachine_1_3\,
            main_2 => \competition_state_machine:StateMachine_1_2\,
            main_3 => \competition_state_machine:StateMachine_1_1\,
            main_4 => \competition_state_machine:StateMachine_1_0\);

    \competition_state_machine:StateMachine_1_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * main_3 * main_4 * main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \competition_state_machine:StateMachine_1_3\,
            clock_0 => Net_35,
            main_0 => Net_5086,
            main_1 => Net_4798,
            main_2 => \competition_state_machine:StateMachine_1_3\,
            main_3 => \competition_state_machine:StateMachine_1_2\,
            main_4 => \competition_state_machine:StateMachine_1_1\,
            main_5 => \competition_state_machine:StateMachine_1_0\);

    \competition_state_machine:StateMachine_1_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_3 * !main_4 * !main_5 * main_6) + (!main_1 * !main_3 * main_4 * main_5 * main_6) + (main_2 * main_3 * !main_4 * !main_5 * !main_6) + (!main_3 * main_4 * !main_5 * !main_6) + (!main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \competition_state_machine:StateMachine_1_2\,
            clock_0 => Net_35,
            main_0 => Net_5087,
            main_1 => Net_5086,
            main_2 => Net_4798,
            main_3 => \competition_state_machine:StateMachine_1_3\,
            main_4 => \competition_state_machine:StateMachine_1_2\,
            main_5 => \competition_state_machine:StateMachine_1_1\,
            main_6 => \competition_state_machine:StateMachine_1_0\,
            main_7 => Net_5069);

    \competition_state_machine:StateMachine_1_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2 * !main_3 * !main_4 * main_5) + (!main_1 * !main_2 * main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \competition_state_machine:StateMachine_1_1\,
            clock_0 => Net_35,
            main_0 => Net_5087,
            main_1 => Net_5086,
            main_2 => \competition_state_machine:StateMachine_1_3\,
            main_3 => \competition_state_machine:StateMachine_1_2\,
            main_4 => \competition_state_machine:StateMachine_1_1\,
            main_5 => \competition_state_machine:StateMachine_1_0\);

    \competition_state_machine:StateMachine_1_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2 * main_3 * main_4 * main_5) + (!main_1 * !main_2 * !main_3 * !main_4) + (!main_2 * !main_3 * !main_4 * main_5) + (!main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * !main_4 * main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \competition_state_machine:StateMachine_1_0\,
            clock_0 => Net_35,
            main_0 => Net_5086,
            main_1 => Net_857,
            main_2 => \competition_state_machine:StateMachine_1_3\,
            main_3 => \competition_state_machine:StateMachine_1_2\,
            main_4 => \competition_state_machine:StateMachine_1_1\,
            main_5 => \competition_state_machine:StateMachine_1_0\,
            main_6 => Net_5092,
            main_7 => Net_5069);

    \Measure_Timer:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (!main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Measure_Timer:TimerUDB:capture_last\,
            clock_0 => Net_35,
            main_0 => Net_80,
            main_1 => Net_5029,
            main_2 => Net_5045);

    \Measure_Timer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (!main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Measure_Timer:TimerUDB:run_mode\,
            clock_0 => Net_35,
            main_0 => Net_80,
            main_1 => Net_5029,
            main_2 => \Measure_Timer:TimerUDB:control_7\,
            main_3 => Net_5045);

    MODIN7_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_2 * main_3 * !main_5) + (!main_0 * main_2 * !main_3 * !main_4) + (!main_0 * main_2 * !main_3 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN7_1,
            clock_0 => Net_35,
            main_0 => Net_91,
            main_1 => \Measure_Timer:TimerUDB:capt_fifo_load\,
            main_2 => MODIN7_1,
            main_3 => MODIN7_0,
            main_4 => MODIN8_1,
            main_5 => MODIN8_0);

    MODIN7_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_0 * main_1 * !main_2 * !main_3 * main_4) + (!main_0 * main_1 * main_2 * !main_3 * !main_4) + (!main_0 * main_1 * !main_3 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN7_0,
            clock_0 => Net_35,
            main_0 => Net_91,
            main_1 => \Measure_Timer:TimerUDB:capt_fifo_load\,
            main_2 => MODIN7_1,
            main_3 => MODIN7_0,
            main_4 => MODIN8_1,
            main_5 => MODIN8_0);

    \Measure_Timer:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5) + (!main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * main_2 * main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Measure_Timer:TimerUDB:capt_int_temp\,
            clock_0 => Net_35,
            main_0 => Net_91,
            main_1 => \Measure_Timer:TimerUDB:capt_fifo_load\,
            main_2 => MODIN7_1,
            main_3 => MODIN7_0,
            main_4 => MODIN8_1,
            main_5 => MODIN8_0);

    \Measure_Timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_7) + (main_0 * !main_1 * main_2 * main_3 * !main_5 * !main_7) + (main_0 * !main_1 * main_2 * main_3 * !main_6 * !main_7) + (!main_1 * !main_2 * main_3 * !main_4 * !main_7 * main_8) + (!main_1 * !main_2 * main_3 * !main_5 * !main_7 * main_8) + (!main_1 * !main_2 * main_3 * !main_6 * !main_7 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Measure_Timer:TimerUDB:timer_enable\,
            clock_0 => Net_35,
            main_0 => Net_80,
            main_1 => Net_91,
            main_2 => Net_5029,
            main_3 => \Measure_Timer:TimerUDB:control_7\,
            main_4 => \Measure_Timer:TimerUDB:timer_enable\,
            main_5 => \Measure_Timer:TimerUDB:run_mode\,
            main_6 => \Measure_Timer:TimerUDB:per_zero\,
            main_7 => \Measure_Timer:TimerUDB:trig_disable\,
            main_8 => Net_5045);

    \Measure_Timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3) + (!main_0 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Measure_Timer:TimerUDB:trig_disable\,
            clock_0 => Net_35,
            main_0 => Net_91,
            main_1 => \Measure_Timer:TimerUDB:timer_enable\,
            main_2 => \Measure_Timer:TimerUDB:run_mode\,
            main_3 => \Measure_Timer:TimerUDB:per_zero\,
            main_4 => \Measure_Timer:TimerUDB:trig_disable\);

END __DEFAULT__;
