
002LED_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f9c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  0800612c  0800612c  0001612c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006208  08006208  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08006208  08006208  00016208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006210  08006210  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006210  08006210  00016210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006214  08006214  00016214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08006218  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
 10 .bss          00013480  20000014  20000014  00020014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20013494  20013494  00020014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014008  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ccb  00000000  00000000  0003404c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012b8  00000000  00000000  00036d18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001150  00000000  00000000  00037fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020a42  00000000  00000000  00039120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000147fd  00000000  00000000  00059b62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d698f  00000000  00000000  0006e35f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00144cee  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004eb8  00000000  00000000  00144d40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006114 	.word	0x08006114

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	08006114 	.word	0x08006114

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012e7c 	.word	0x20012e7c

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000274:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000278:	f000 b974 	b.w	8000564 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	4604      	mov	r4, r0
 800029c:	468e      	mov	lr, r1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d14d      	bne.n	800033e <__udivmoddi4+0xaa>
 80002a2:	428a      	cmp	r2, r1
 80002a4:	4694      	mov	ip, r2
 80002a6:	d969      	bls.n	800037c <__udivmoddi4+0xe8>
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	b152      	cbz	r2, 80002c4 <__udivmoddi4+0x30>
 80002ae:	fa01 f302 	lsl.w	r3, r1, r2
 80002b2:	f1c2 0120 	rsb	r1, r2, #32
 80002b6:	fa20 f101 	lsr.w	r1, r0, r1
 80002ba:	fa0c fc02 	lsl.w	ip, ip, r2
 80002be:	ea41 0e03 	orr.w	lr, r1, r3
 80002c2:	4094      	lsls	r4, r2
 80002c4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002c8:	0c21      	lsrs	r1, r4, #16
 80002ca:	fbbe f6f8 	udiv	r6, lr, r8
 80002ce:	fa1f f78c 	uxth.w	r7, ip
 80002d2:	fb08 e316 	mls	r3, r8, r6, lr
 80002d6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002da:	fb06 f107 	mul.w	r1, r6, r7
 80002de:	4299      	cmp	r1, r3
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x64>
 80002e2:	eb1c 0303 	adds.w	r3, ip, r3
 80002e6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002ea:	f080 811f 	bcs.w	800052c <__udivmoddi4+0x298>
 80002ee:	4299      	cmp	r1, r3
 80002f0:	f240 811c 	bls.w	800052c <__udivmoddi4+0x298>
 80002f4:	3e02      	subs	r6, #2
 80002f6:	4463      	add	r3, ip
 80002f8:	1a5b      	subs	r3, r3, r1
 80002fa:	b2a4      	uxth	r4, r4
 80002fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000300:	fb08 3310 	mls	r3, r8, r0, r3
 8000304:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000308:	fb00 f707 	mul.w	r7, r0, r7
 800030c:	42a7      	cmp	r7, r4
 800030e:	d90a      	bls.n	8000326 <__udivmoddi4+0x92>
 8000310:	eb1c 0404 	adds.w	r4, ip, r4
 8000314:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000318:	f080 810a 	bcs.w	8000530 <__udivmoddi4+0x29c>
 800031c:	42a7      	cmp	r7, r4
 800031e:	f240 8107 	bls.w	8000530 <__udivmoddi4+0x29c>
 8000322:	4464      	add	r4, ip
 8000324:	3802      	subs	r0, #2
 8000326:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800032a:	1be4      	subs	r4, r4, r7
 800032c:	2600      	movs	r6, #0
 800032e:	b11d      	cbz	r5, 8000338 <__udivmoddi4+0xa4>
 8000330:	40d4      	lsrs	r4, r2
 8000332:	2300      	movs	r3, #0
 8000334:	e9c5 4300 	strd	r4, r3, [r5]
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	428b      	cmp	r3, r1
 8000340:	d909      	bls.n	8000356 <__udivmoddi4+0xc2>
 8000342:	2d00      	cmp	r5, #0
 8000344:	f000 80ef 	beq.w	8000526 <__udivmoddi4+0x292>
 8000348:	2600      	movs	r6, #0
 800034a:	e9c5 0100 	strd	r0, r1, [r5]
 800034e:	4630      	mov	r0, r6
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	fab3 f683 	clz	r6, r3
 800035a:	2e00      	cmp	r6, #0
 800035c:	d14a      	bne.n	80003f4 <__udivmoddi4+0x160>
 800035e:	428b      	cmp	r3, r1
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xd4>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 80f9 	bhi.w	800055a <__udivmoddi4+0x2c6>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb61 0303 	sbc.w	r3, r1, r3
 800036e:	2001      	movs	r0, #1
 8000370:	469e      	mov	lr, r3
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e0      	beq.n	8000338 <__udivmoddi4+0xa4>
 8000376:	e9c5 4e00 	strd	r4, lr, [r5]
 800037a:	e7dd      	b.n	8000338 <__udivmoddi4+0xa4>
 800037c:	b902      	cbnz	r2, 8000380 <__udivmoddi4+0xec>
 800037e:	deff      	udf	#255	; 0xff
 8000380:	fab2 f282 	clz	r2, r2
 8000384:	2a00      	cmp	r2, #0
 8000386:	f040 8092 	bne.w	80004ae <__udivmoddi4+0x21a>
 800038a:	eba1 010c 	sub.w	r1, r1, ip
 800038e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000392:	fa1f fe8c 	uxth.w	lr, ip
 8000396:	2601      	movs	r6, #1
 8000398:	0c20      	lsrs	r0, r4, #16
 800039a:	fbb1 f3f7 	udiv	r3, r1, r7
 800039e:	fb07 1113 	mls	r1, r7, r3, r1
 80003a2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003a6:	fb0e f003 	mul.w	r0, lr, r3
 80003aa:	4288      	cmp	r0, r1
 80003ac:	d908      	bls.n	80003c0 <__udivmoddi4+0x12c>
 80003ae:	eb1c 0101 	adds.w	r1, ip, r1
 80003b2:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003b6:	d202      	bcs.n	80003be <__udivmoddi4+0x12a>
 80003b8:	4288      	cmp	r0, r1
 80003ba:	f200 80cb 	bhi.w	8000554 <__udivmoddi4+0x2c0>
 80003be:	4643      	mov	r3, r8
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f7 	udiv	r0, r1, r7
 80003c8:	fb07 1110 	mls	r1, r7, r0, r1
 80003cc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003d0:	fb0e fe00 	mul.w	lr, lr, r0
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x156>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003e0:	d202      	bcs.n	80003e8 <__udivmoddi4+0x154>
 80003e2:	45a6      	cmp	lr, r4
 80003e4:	f200 80bb 	bhi.w	800055e <__udivmoddi4+0x2ca>
 80003e8:	4608      	mov	r0, r1
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003f2:	e79c      	b.n	800032e <__udivmoddi4+0x9a>
 80003f4:	f1c6 0720 	rsb	r7, r6, #32
 80003f8:	40b3      	lsls	r3, r6
 80003fa:	fa22 fc07 	lsr.w	ip, r2, r7
 80003fe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000402:	fa20 f407 	lsr.w	r4, r0, r7
 8000406:	fa01 f306 	lsl.w	r3, r1, r6
 800040a:	431c      	orrs	r4, r3
 800040c:	40f9      	lsrs	r1, r7
 800040e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000412:	fa00 f306 	lsl.w	r3, r0, r6
 8000416:	fbb1 f8f9 	udiv	r8, r1, r9
 800041a:	0c20      	lsrs	r0, r4, #16
 800041c:	fa1f fe8c 	uxth.w	lr, ip
 8000420:	fb09 1118 	mls	r1, r9, r8, r1
 8000424:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000428:	fb08 f00e 	mul.w	r0, r8, lr
 800042c:	4288      	cmp	r0, r1
 800042e:	fa02 f206 	lsl.w	r2, r2, r6
 8000432:	d90b      	bls.n	800044c <__udivmoddi4+0x1b8>
 8000434:	eb1c 0101 	adds.w	r1, ip, r1
 8000438:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800043c:	f080 8088 	bcs.w	8000550 <__udivmoddi4+0x2bc>
 8000440:	4288      	cmp	r0, r1
 8000442:	f240 8085 	bls.w	8000550 <__udivmoddi4+0x2bc>
 8000446:	f1a8 0802 	sub.w	r8, r8, #2
 800044a:	4461      	add	r1, ip
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f9 	udiv	r0, r1, r9
 8000454:	fb09 1110 	mls	r1, r9, r0, r1
 8000458:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800045c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000460:	458e      	cmp	lr, r1
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x1e2>
 8000464:	eb1c 0101 	adds.w	r1, ip, r1
 8000468:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 800046c:	d26c      	bcs.n	8000548 <__udivmoddi4+0x2b4>
 800046e:	458e      	cmp	lr, r1
 8000470:	d96a      	bls.n	8000548 <__udivmoddi4+0x2b4>
 8000472:	3802      	subs	r0, #2
 8000474:	4461      	add	r1, ip
 8000476:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800047a:	fba0 9402 	umull	r9, r4, r0, r2
 800047e:	eba1 010e 	sub.w	r1, r1, lr
 8000482:	42a1      	cmp	r1, r4
 8000484:	46c8      	mov	r8, r9
 8000486:	46a6      	mov	lr, r4
 8000488:	d356      	bcc.n	8000538 <__udivmoddi4+0x2a4>
 800048a:	d053      	beq.n	8000534 <__udivmoddi4+0x2a0>
 800048c:	b15d      	cbz	r5, 80004a6 <__udivmoddi4+0x212>
 800048e:	ebb3 0208 	subs.w	r2, r3, r8
 8000492:	eb61 010e 	sbc.w	r1, r1, lr
 8000496:	fa01 f707 	lsl.w	r7, r1, r7
 800049a:	fa22 f306 	lsr.w	r3, r2, r6
 800049e:	40f1      	lsrs	r1, r6
 80004a0:	431f      	orrs	r7, r3
 80004a2:	e9c5 7100 	strd	r7, r1, [r5]
 80004a6:	2600      	movs	r6, #0
 80004a8:	4631      	mov	r1, r6
 80004aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ae:	f1c2 0320 	rsb	r3, r2, #32
 80004b2:	40d8      	lsrs	r0, r3
 80004b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b8:	fa21 f303 	lsr.w	r3, r1, r3
 80004bc:	4091      	lsls	r1, r2
 80004be:	4301      	orrs	r1, r0
 80004c0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c4:	fa1f fe8c 	uxth.w	lr, ip
 80004c8:	fbb3 f0f7 	udiv	r0, r3, r7
 80004cc:	fb07 3610 	mls	r6, r7, r0, r3
 80004d0:	0c0b      	lsrs	r3, r1, #16
 80004d2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004d6:	fb00 f60e 	mul.w	r6, r0, lr
 80004da:	429e      	cmp	r6, r3
 80004dc:	fa04 f402 	lsl.w	r4, r4, r2
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x260>
 80004e2:	eb1c 0303 	adds.w	r3, ip, r3
 80004e6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004ea:	d22f      	bcs.n	800054c <__udivmoddi4+0x2b8>
 80004ec:	429e      	cmp	r6, r3
 80004ee:	d92d      	bls.n	800054c <__udivmoddi4+0x2b8>
 80004f0:	3802      	subs	r0, #2
 80004f2:	4463      	add	r3, ip
 80004f4:	1b9b      	subs	r3, r3, r6
 80004f6:	b289      	uxth	r1, r1
 80004f8:	fbb3 f6f7 	udiv	r6, r3, r7
 80004fc:	fb07 3316 	mls	r3, r7, r6, r3
 8000500:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000504:	fb06 f30e 	mul.w	r3, r6, lr
 8000508:	428b      	cmp	r3, r1
 800050a:	d908      	bls.n	800051e <__udivmoddi4+0x28a>
 800050c:	eb1c 0101 	adds.w	r1, ip, r1
 8000510:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000514:	d216      	bcs.n	8000544 <__udivmoddi4+0x2b0>
 8000516:	428b      	cmp	r3, r1
 8000518:	d914      	bls.n	8000544 <__udivmoddi4+0x2b0>
 800051a:	3e02      	subs	r6, #2
 800051c:	4461      	add	r1, ip
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000524:	e738      	b.n	8000398 <__udivmoddi4+0x104>
 8000526:	462e      	mov	r6, r5
 8000528:	4628      	mov	r0, r5
 800052a:	e705      	b.n	8000338 <__udivmoddi4+0xa4>
 800052c:	4606      	mov	r6, r0
 800052e:	e6e3      	b.n	80002f8 <__udivmoddi4+0x64>
 8000530:	4618      	mov	r0, r3
 8000532:	e6f8      	b.n	8000326 <__udivmoddi4+0x92>
 8000534:	454b      	cmp	r3, r9
 8000536:	d2a9      	bcs.n	800048c <__udivmoddi4+0x1f8>
 8000538:	ebb9 0802 	subs.w	r8, r9, r2
 800053c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000540:	3801      	subs	r0, #1
 8000542:	e7a3      	b.n	800048c <__udivmoddi4+0x1f8>
 8000544:	4646      	mov	r6, r8
 8000546:	e7ea      	b.n	800051e <__udivmoddi4+0x28a>
 8000548:	4620      	mov	r0, r4
 800054a:	e794      	b.n	8000476 <__udivmoddi4+0x1e2>
 800054c:	4640      	mov	r0, r8
 800054e:	e7d1      	b.n	80004f4 <__udivmoddi4+0x260>
 8000550:	46d0      	mov	r8, sl
 8000552:	e77b      	b.n	800044c <__udivmoddi4+0x1b8>
 8000554:	3b02      	subs	r3, #2
 8000556:	4461      	add	r1, ip
 8000558:	e732      	b.n	80003c0 <__udivmoddi4+0x12c>
 800055a:	4630      	mov	r0, r6
 800055c:	e709      	b.n	8000372 <__udivmoddi4+0xde>
 800055e:	4464      	add	r4, ip
 8000560:	3802      	subs	r0, #2
 8000562:	e742      	b.n	80003ea <__udivmoddi4+0x156>

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	f103 0208 	add.w	r2, r3, #8
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000580:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	f103 0208 	add.w	r2, r3, #8
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	f103 0208 	add.w	r2, r3, #8
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	2200      	movs	r2, #0
 800059a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800059c:	bf00      	nop
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr

080005a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80005a8:	b480      	push	{r7}
 80005aa:	b083      	sub	sp, #12
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	2200      	movs	r2, #0
 80005b4:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80005b6:	bf00      	nop
 80005b8:	370c      	adds	r7, #12
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr

080005c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80005c2:	b480      	push	{r7}
 80005c4:	b085      	sub	sp, #20
 80005c6:	af00      	add	r7, sp, #0
 80005c8:	6078      	str	r0, [r7, #4]
 80005ca:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	685b      	ldr	r3, [r3, #4]
 80005d0:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	68fa      	ldr	r2, [r7, #12]
 80005d6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	689a      	ldr	r2, [r3, #8]
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	683a      	ldr	r2, [r7, #0]
 80005e6:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	683a      	ldr	r2, [r7, #0]
 80005ec:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	687a      	ldr	r2, [r7, #4]
 80005f2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	1c5a      	adds	r2, r3, #1
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	601a      	str	r2, [r3, #0]
}
 80005fe:	bf00      	nop
 8000600:	3714      	adds	r7, #20
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr

0800060a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800060a:	b480      	push	{r7}
 800060c:	b085      	sub	sp, #20
 800060e:	af00      	add	r7, sp, #0
 8000610:	6078      	str	r0, [r7, #4]
 8000612:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000614:	683b      	ldr	r3, [r7, #0]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800061a:	68bb      	ldr	r3, [r7, #8]
 800061c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000620:	d103      	bne.n	800062a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	691b      	ldr	r3, [r3, #16]
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	e00c      	b.n	8000644 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	3308      	adds	r3, #8
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	e002      	b.n	8000638 <vListInsert+0x2e>
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	68ba      	ldr	r2, [r7, #8]
 8000640:	429a      	cmp	r2, r3
 8000642:	d2f6      	bcs.n	8000632 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	685a      	ldr	r2, [r3, #4]
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	685b      	ldr	r3, [r3, #4]
 8000650:	683a      	ldr	r2, [r7, #0]
 8000652:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	68fa      	ldr	r2, [r7, #12]
 8000658:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	683a      	ldr	r2, [r7, #0]
 800065e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	687a      	ldr	r2, [r7, #4]
 8000664:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	1c5a      	adds	r2, r3, #1
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	601a      	str	r2, [r3, #0]
}
 8000670:	bf00      	nop
 8000672:	3714      	adds	r7, #20
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr

0800067c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	691b      	ldr	r3, [r3, #16]
 8000688:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	685b      	ldr	r3, [r3, #4]
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	6892      	ldr	r2, [r2, #8]
 8000692:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	689b      	ldr	r3, [r3, #8]
 8000698:	687a      	ldr	r2, [r7, #4]
 800069a:	6852      	ldr	r2, [r2, #4]
 800069c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	685b      	ldr	r3, [r3, #4]
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d103      	bne.n	80006b0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	689a      	ldr	r2, [r3, #8]
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2200      	movs	r2, #0
 80006b4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	1e5a      	subs	r2, r3, #1
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80006c0:	68fb      	ldr	r3, [r7, #12]
 80006c2:	681b      	ldr	r3, [r3, #0]
}
 80006c4:	4618      	mov	r0, r3
 80006c6:	3714      	adds	r7, #20
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr

080006d0 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
 80006d8:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d10a      	bne.n	80006fa <xQueueGenericReset+0x2a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80006e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006e8:	f383 8811 	msr	BASEPRI, r3
 80006ec:	f3bf 8f6f 	isb	sy
 80006f0:	f3bf 8f4f 	dsb	sy
 80006f4:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80006f6:	bf00      	nop
 80006f8:	e7fe      	b.n	80006f8 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80006fa:	f002 f8b3 	bl	8002864 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000706:	68f9      	ldr	r1, [r7, #12]
 8000708:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800070a:	fb01 f303 	mul.w	r3, r1, r3
 800070e:	441a      	add	r2, r3
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	2200      	movs	r2, #0
 8000718:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	681a      	ldr	r2, [r3, #0]
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	681a      	ldr	r2, [r3, #0]
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800072a:	3b01      	subs	r3, #1
 800072c:	68f9      	ldr	r1, [r7, #12]
 800072e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000730:	fb01 f303 	mul.w	r3, r1, r3
 8000734:	441a      	add	r2, r3
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	22ff      	movs	r2, #255	; 0xff
 800073e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	22ff      	movs	r2, #255	; 0xff
 8000746:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d114      	bne.n	800077a <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	691b      	ldr	r3, [r3, #16]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d01a      	beq.n	800078e <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	3310      	adds	r3, #16
 800075c:	4618      	mov	r0, r3
 800075e:	f001 f90d 	bl	800197c <xTaskRemoveFromEventList>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d012      	beq.n	800078e <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8000768:	4b0c      	ldr	r3, [pc, #48]	; (800079c <xQueueGenericReset+0xcc>)
 800076a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800076e:	601a      	str	r2, [r3, #0]
 8000770:	f3bf 8f4f 	dsb	sy
 8000774:	f3bf 8f6f 	isb	sy
 8000778:	e009      	b.n	800078e <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	3310      	adds	r3, #16
 800077e:	4618      	mov	r0, r3
 8000780:	f7ff fef2 	bl	8000568 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	3324      	adds	r3, #36	; 0x24
 8000788:	4618      	mov	r0, r3
 800078a:	f7ff feed 	bl	8000568 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800078e:	f002 f899 	bl	80028c4 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8000792:	2301      	movs	r3, #1
}
 8000794:	4618      	mov	r0, r3
 8000796:	3710      	adds	r7, #16
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	e000ed04 	.word	0xe000ed04

080007a0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08c      	sub	sp, #48	; 0x30
 80007a4:	af02      	add	r7, sp, #8
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	4613      	mov	r3, r2
 80007ac:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d10a      	bne.n	80007ca <xQueueGenericCreate+0x2a>
        __asm volatile
 80007b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007b8:	f383 8811 	msr	BASEPRI, r3
 80007bc:	f3bf 8f6f 	isb	sy
 80007c0:	f3bf 8f4f 	dsb	sy
 80007c4:	61bb      	str	r3, [r7, #24]
    }
 80007c6:	bf00      	nop
 80007c8:	e7fe      	b.n	80007c8 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	68ba      	ldr	r2, [r7, #8]
 80007ce:	fb02 f303 	mul.w	r3, r2, r3
 80007d2:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80007d4:	68bb      	ldr	r3, [r7, #8]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d006      	beq.n	80007e8 <xQueueGenericCreate+0x48>
 80007da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	fbb2 f3f3 	udiv	r3, r2, r3
 80007e2:	68fa      	ldr	r2, [r7, #12]
 80007e4:	429a      	cmp	r2, r3
 80007e6:	d101      	bne.n	80007ec <xQueueGenericCreate+0x4c>
 80007e8:	2301      	movs	r3, #1
 80007ea:	e000      	b.n	80007ee <xQueueGenericCreate+0x4e>
 80007ec:	2300      	movs	r3, #0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d10a      	bne.n	8000808 <xQueueGenericCreate+0x68>
        __asm volatile
 80007f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007f6:	f383 8811 	msr	BASEPRI, r3
 80007fa:	f3bf 8f6f 	isb	sy
 80007fe:	f3bf 8f4f 	dsb	sy
 8000802:	617b      	str	r3, [r7, #20]
    }
 8000804:	bf00      	nop
 8000806:	e7fe      	b.n	8000806 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8000808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800080a:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800080e:	d90a      	bls.n	8000826 <xQueueGenericCreate+0x86>
        __asm volatile
 8000810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000814:	f383 8811 	msr	BASEPRI, r3
 8000818:	f3bf 8f6f 	isb	sy
 800081c:	f3bf 8f4f 	dsb	sy
 8000820:	613b      	str	r3, [r7, #16]
    }
 8000822:	bf00      	nop
 8000824:	e7fe      	b.n	8000824 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8000826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000828:	3350      	adds	r3, #80	; 0x50
 800082a:	4618      	mov	r0, r3
 800082c:	f002 f946 	bl	8002abc <pvPortMalloc>
 8000830:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8000832:	6a3b      	ldr	r3, [r7, #32]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d00d      	beq.n	8000854 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8000838:	6a3b      	ldr	r3, [r7, #32]
 800083a:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800083c:	69fb      	ldr	r3, [r7, #28]
 800083e:	3350      	adds	r3, #80	; 0x50
 8000840:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000842:	79fa      	ldrb	r2, [r7, #7]
 8000844:	6a3b      	ldr	r3, [r7, #32]
 8000846:	9300      	str	r3, [sp, #0]
 8000848:	4613      	mov	r3, r2
 800084a:	69fa      	ldr	r2, [r7, #28]
 800084c:	68b9      	ldr	r1, [r7, #8]
 800084e:	68f8      	ldr	r0, [r7, #12]
 8000850:	f000 f805 	bl	800085e <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8000854:	6a3b      	ldr	r3, [r7, #32]
    }
 8000856:	4618      	mov	r0, r3
 8000858:	3728      	adds	r7, #40	; 0x28
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}

0800085e <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800085e:	b580      	push	{r7, lr}
 8000860:	b084      	sub	sp, #16
 8000862:	af00      	add	r7, sp, #0
 8000864:	60f8      	str	r0, [r7, #12]
 8000866:	60b9      	str	r1, [r7, #8]
 8000868:	607a      	str	r2, [r7, #4]
 800086a:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d103      	bne.n	800087a <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000872:	69bb      	ldr	r3, [r7, #24]
 8000874:	69ba      	ldr	r2, [r7, #24]
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	e002      	b.n	8000880 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800087a:	69bb      	ldr	r3, [r7, #24]
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8000880:	69bb      	ldr	r3, [r7, #24]
 8000882:	68fa      	ldr	r2, [r7, #12]
 8000884:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8000886:	69bb      	ldr	r3, [r7, #24]
 8000888:	68ba      	ldr	r2, [r7, #8]
 800088a:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800088c:	2101      	movs	r1, #1
 800088e:	69b8      	ldr	r0, [r7, #24]
 8000890:	f7ff ff1e 	bl	80006d0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8000894:	69bb      	ldr	r3, [r7, #24]
 8000896:	78fa      	ldrb	r2, [r7, #3]
 8000898:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 800089c:	78fb      	ldrb	r3, [r7, #3]
 800089e:	68ba      	ldr	r2, [r7, #8]
 80008a0:	68f9      	ldr	r1, [r7, #12]
 80008a2:	2073      	movs	r0, #115	; 0x73
 80008a4:	f002 ff48 	bl	8003738 <SEGGER_SYSVIEW_RecordU32x3>
}
 80008a8:	bf00      	nop
 80008aa:	3710      	adds	r7, #16
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}

080008b0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b090      	sub	sp, #64	; 0x40
 80008b4:	af02      	add	r7, sp, #8
 80008b6:	60f8      	str	r0, [r7, #12]
 80008b8:	60b9      	str	r1, [r7, #8]
 80008ba:	607a      	str	r2, [r7, #4]
 80008bc:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80008be:	2300      	movs	r3, #0
 80008c0:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 80008c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d10a      	bne.n	80008e2 <xQueueGenericSend+0x32>
        __asm volatile
 80008cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008d0:	f383 8811 	msr	BASEPRI, r3
 80008d4:	f3bf 8f6f 	isb	sy
 80008d8:	f3bf 8f4f 	dsb	sy
 80008dc:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80008de:	bf00      	nop
 80008e0:	e7fe      	b.n	80008e0 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d103      	bne.n	80008f0 <xQueueGenericSend+0x40>
 80008e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d101      	bne.n	80008f4 <xQueueGenericSend+0x44>
 80008f0:	2301      	movs	r3, #1
 80008f2:	e000      	b.n	80008f6 <xQueueGenericSend+0x46>
 80008f4:	2300      	movs	r3, #0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d10a      	bne.n	8000910 <xQueueGenericSend+0x60>
        __asm volatile
 80008fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008fe:	f383 8811 	msr	BASEPRI, r3
 8000902:	f3bf 8f6f 	isb	sy
 8000906:	f3bf 8f4f 	dsb	sy
 800090a:	627b      	str	r3, [r7, #36]	; 0x24
    }
 800090c:	bf00      	nop
 800090e:	e7fe      	b.n	800090e <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	2b02      	cmp	r3, #2
 8000914:	d103      	bne.n	800091e <xQueueGenericSend+0x6e>
 8000916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800091a:	2b01      	cmp	r3, #1
 800091c:	d101      	bne.n	8000922 <xQueueGenericSend+0x72>
 800091e:	2301      	movs	r3, #1
 8000920:	e000      	b.n	8000924 <xQueueGenericSend+0x74>
 8000922:	2300      	movs	r3, #0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d10a      	bne.n	800093e <xQueueGenericSend+0x8e>
        __asm volatile
 8000928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800092c:	f383 8811 	msr	BASEPRI, r3
 8000930:	f3bf 8f6f 	isb	sy
 8000934:	f3bf 8f4f 	dsb	sy
 8000938:	623b      	str	r3, [r7, #32]
    }
 800093a:	bf00      	nop
 800093c:	e7fe      	b.n	800093c <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800093e:	f001 f9bd 	bl	8001cbc <xTaskGetSchedulerState>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d102      	bne.n	800094e <xQueueGenericSend+0x9e>
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d101      	bne.n	8000952 <xQueueGenericSend+0xa2>
 800094e:	2301      	movs	r3, #1
 8000950:	e000      	b.n	8000954 <xQueueGenericSend+0xa4>
 8000952:	2300      	movs	r3, #0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d10a      	bne.n	800096e <xQueueGenericSend+0xbe>
        __asm volatile
 8000958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800095c:	f383 8811 	msr	BASEPRI, r3
 8000960:	f3bf 8f6f 	isb	sy
 8000964:	f3bf 8f4f 	dsb	sy
 8000968:	61fb      	str	r3, [r7, #28]
    }
 800096a:	bf00      	nop
 800096c:	e7fe      	b.n	800096c <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800096e:	f001 ff79 	bl	8002864 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000974:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000976:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800097a:	429a      	cmp	r2, r3
 800097c:	d302      	bcc.n	8000984 <xQueueGenericSend+0xd4>
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	2b02      	cmp	r3, #2
 8000982:	d136      	bne.n	80009f2 <xQueueGenericSend+0x142>
            {
                traceQUEUE_SEND( pxQueue );
 8000984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000986:	4618      	mov	r0, r3
 8000988:	f003 fc3e 	bl	8004208 <SEGGER_SYSVIEW_ShrinkId>
 800098c:	68ba      	ldr	r2, [r7, #8]
 800098e:	6879      	ldr	r1, [r7, #4]
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	9300      	str	r3, [sp, #0]
 8000994:	460b      	mov	r3, r1
 8000996:	4601      	mov	r1, r0
 8000998:	205a      	movs	r0, #90	; 0x5a
 800099a:	f002 ff43 	bl	8003824 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800099e:	683a      	ldr	r2, [r7, #0]
 80009a0:	68b9      	ldr	r1, [r7, #8]
 80009a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80009a4:	f000 fa78 	bl	8000e98 <prvCopyDataToQueue>
 80009a8:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80009aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d010      	beq.n	80009d4 <xQueueGenericSend+0x124>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80009b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009b4:	3324      	adds	r3, #36	; 0x24
 80009b6:	4618      	mov	r0, r3
 80009b8:	f000 ffe0 	bl	800197c <xTaskRemoveFromEventList>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d013      	beq.n	80009ea <xQueueGenericSend+0x13a>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80009c2:	4b4d      	ldr	r3, [pc, #308]	; (8000af8 <xQueueGenericSend+0x248>)
 80009c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009c8:	601a      	str	r2, [r3, #0]
 80009ca:	f3bf 8f4f 	dsb	sy
 80009ce:	f3bf 8f6f 	isb	sy
 80009d2:	e00a      	b.n	80009ea <xQueueGenericSend+0x13a>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80009d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d007      	beq.n	80009ea <xQueueGenericSend+0x13a>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 80009da:	4b47      	ldr	r3, [pc, #284]	; (8000af8 <xQueueGenericSend+0x248>)
 80009dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	f3bf 8f4f 	dsb	sy
 80009e6:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80009ea:	f001 ff6b 	bl	80028c4 <vPortExitCritical>
                return pdPASS;
 80009ee:	2301      	movs	r3, #1
 80009f0:	e07d      	b.n	8000aee <xQueueGenericSend+0x23e>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d110      	bne.n	8000a1a <xQueueGenericSend+0x16a>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80009f8:	f001 ff64 	bl	80028c4 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 80009fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009fe:	4618      	mov	r0, r3
 8000a00:	f003 fc02 	bl	8004208 <SEGGER_SYSVIEW_ShrinkId>
 8000a04:	68ba      	ldr	r2, [r7, #8]
 8000a06:	6879      	ldr	r1, [r7, #4]
 8000a08:	683b      	ldr	r3, [r7, #0]
 8000a0a:	9300      	str	r3, [sp, #0]
 8000a0c:	460b      	mov	r3, r1
 8000a0e:	4601      	mov	r1, r0
 8000a10:	205a      	movs	r0, #90	; 0x5a
 8000a12:	f002 ff07 	bl	8003824 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8000a16:	2300      	movs	r3, #0
 8000a18:	e069      	b.n	8000aee <xQueueGenericSend+0x23e>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000a1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d106      	bne.n	8000a2e <xQueueGenericSend+0x17e>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	4618      	mov	r0, r3
 8000a26:	f001 f80f 	bl	8001a48 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000a2e:	f001 ff49 	bl	80028c4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000a32:	f000 fd6d 	bl	8001510 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000a36:	f001 ff15 	bl	8002864 <vPortEnterCritical>
 8000a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000a40:	b25b      	sxtb	r3, r3
 8000a42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000a46:	d103      	bne.n	8000a50 <xQueueGenericSend+0x1a0>
 8000a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000a56:	b25b      	sxtb	r3, r3
 8000a58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000a5c:	d103      	bne.n	8000a66 <xQueueGenericSend+0x1b6>
 8000a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a60:	2200      	movs	r2, #0
 8000a62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000a66:	f001 ff2d 	bl	80028c4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000a6a:	1d3a      	adds	r2, r7, #4
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	4611      	mov	r1, r2
 8000a72:	4618      	mov	r0, r3
 8000a74:	f000 fffe 	bl	8001a74 <xTaskCheckForTimeOut>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d124      	bne.n	8000ac8 <xQueueGenericSend+0x218>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000a7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000a80:	f000 fb02 	bl	8001088 <prvIsQueueFull>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d018      	beq.n	8000abc <xQueueGenericSend+0x20c>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a8c:	3310      	adds	r3, #16
 8000a8e:	687a      	ldr	r2, [r7, #4]
 8000a90:	4611      	mov	r1, r2
 8000a92:	4618      	mov	r0, r3
 8000a94:	f000 ff20 	bl	80018d8 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8000a98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000a9a:	f000 fa8d 	bl	8000fb8 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8000a9e:	f000 fd45 	bl	800152c <xTaskResumeAll>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	f47f af62 	bne.w	800096e <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8000aaa:	4b13      	ldr	r3, [pc, #76]	; (8000af8 <xQueueGenericSend+0x248>)
 8000aac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	f3bf 8f4f 	dsb	sy
 8000ab6:	f3bf 8f6f 	isb	sy
 8000aba:	e758      	b.n	800096e <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8000abc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000abe:	f000 fa7b 	bl	8000fb8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000ac2:	f000 fd33 	bl	800152c <xTaskResumeAll>
 8000ac6:	e752      	b.n	800096e <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8000ac8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000aca:	f000 fa75 	bl	8000fb8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000ace:	f000 fd2d 	bl	800152c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8000ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f003 fb97 	bl	8004208 <SEGGER_SYSVIEW_ShrinkId>
 8000ada:	68ba      	ldr	r2, [r7, #8]
 8000adc:	6879      	ldr	r1, [r7, #4]
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	9300      	str	r3, [sp, #0]
 8000ae2:	460b      	mov	r3, r1
 8000ae4:	4601      	mov	r1, r0
 8000ae6:	205a      	movs	r0, #90	; 0x5a
 8000ae8:	f002 fe9c 	bl	8003824 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8000aec:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3738      	adds	r7, #56	; 0x38
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	e000ed04 	.word	0xe000ed04

08000afc <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b090      	sub	sp, #64	; 0x40
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	60f8      	str	r0, [r7, #12]
 8000b04:	60b9      	str	r1, [r7, #8]
 8000b06:	607a      	str	r2, [r7, #4]
 8000b08:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8000b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d10a      	bne.n	8000b2a <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8000b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b18:	f383 8811 	msr	BASEPRI, r3
 8000b1c:	f3bf 8f6f 	isb	sy
 8000b20:	f3bf 8f4f 	dsb	sy
 8000b24:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8000b26:	bf00      	nop
 8000b28:	e7fe      	b.n	8000b28 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000b2a:	68bb      	ldr	r3, [r7, #8]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d103      	bne.n	8000b38 <xQueueGenericSendFromISR+0x3c>
 8000b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d101      	bne.n	8000b3c <xQueueGenericSendFromISR+0x40>
 8000b38:	2301      	movs	r3, #1
 8000b3a:	e000      	b.n	8000b3e <xQueueGenericSendFromISR+0x42>
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d10a      	bne.n	8000b58 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8000b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b46:	f383 8811 	msr	BASEPRI, r3
 8000b4a:	f3bf 8f6f 	isb	sy
 8000b4e:	f3bf 8f4f 	dsb	sy
 8000b52:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8000b54:	bf00      	nop
 8000b56:	e7fe      	b.n	8000b56 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	2b02      	cmp	r3, #2
 8000b5c:	d103      	bne.n	8000b66 <xQueueGenericSendFromISR+0x6a>
 8000b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d101      	bne.n	8000b6a <xQueueGenericSendFromISR+0x6e>
 8000b66:	2301      	movs	r3, #1
 8000b68:	e000      	b.n	8000b6c <xQueueGenericSendFromISR+0x70>
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d10a      	bne.n	8000b86 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8000b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b74:	f383 8811 	msr	BASEPRI, r3
 8000b78:	f3bf 8f6f 	isb	sy
 8000b7c:	f3bf 8f4f 	dsb	sy
 8000b80:	623b      	str	r3, [r7, #32]
    }
 8000b82:	bf00      	nop
 8000b84:	e7fe      	b.n	8000b84 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000b86:	f001 ff59 	bl	8002a3c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8000b8a:	f3ef 8211 	mrs	r2, BASEPRI
 8000b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b92:	f383 8811 	msr	BASEPRI, r3
 8000b96:	f3bf 8f6f 	isb	sy
 8000b9a:	f3bf 8f4f 	dsb	sy
 8000b9e:	61fa      	str	r2, [r7, #28]
 8000ba0:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8000ba2:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000ba4:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000ba8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bae:	429a      	cmp	r2, r3
 8000bb0:	d302      	bcc.n	8000bb8 <xQueueGenericSendFromISR+0xbc>
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	2b02      	cmp	r3, #2
 8000bb6:	d148      	bne.n	8000c4a <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8000bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000bbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bc6:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8000bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f003 fb1c 	bl	8004208 <SEGGER_SYSVIEW_ShrinkId>
 8000bd0:	4601      	mov	r1, r0
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	2060      	movs	r0, #96	; 0x60
 8000bd8:	f002 fd54 	bl	8003684 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000bdc:	683a      	ldr	r2, [r7, #0]
 8000bde:	68b9      	ldr	r1, [r7, #8]
 8000be0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000be2:	f000 f959 	bl	8000e98 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8000be6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8000bea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000bee:	d112      	bne.n	8000c16 <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d025      	beq.n	8000c44 <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000bfa:	3324      	adds	r3, #36	; 0x24
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f000 febd 	bl	800197c <xTaskRemoveFromEventList>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d01d      	beq.n	8000c44 <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d01a      	beq.n	8000c44 <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2201      	movs	r2, #1
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	e016      	b.n	8000c44 <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8000c16:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8000c1a:	2b7f      	cmp	r3, #127	; 0x7f
 8000c1c:	d10a      	bne.n	8000c34 <xQueueGenericSendFromISR+0x138>
        __asm volatile
 8000c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c22:	f383 8811 	msr	BASEPRI, r3
 8000c26:	f3bf 8f6f 	isb	sy
 8000c2a:	f3bf 8f4f 	dsb	sy
 8000c2e:	617b      	str	r3, [r7, #20]
    }
 8000c30:	bf00      	nop
 8000c32:	e7fe      	b.n	8000c32 <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8000c34:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000c38:	3301      	adds	r3, #1
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	b25a      	sxtb	r2, r3
 8000c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000c40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8000c44:	2301      	movs	r3, #1
 8000c46:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8000c48:	e00b      	b.n	8000c62 <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8000c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f003 fadb 	bl	8004208 <SEGGER_SYSVIEW_ShrinkId>
 8000c52:	4601      	mov	r1, r0
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	461a      	mov	r2, r3
 8000c58:	2060      	movs	r0, #96	; 0x60
 8000c5a:	f002 fd13 	bl	8003684 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c64:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8000c6c:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8000c6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3740      	adds	r7, #64	; 0x40
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}

08000c78 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8000c78:	b590      	push	{r4, r7, lr}
 8000c7a:	b08f      	sub	sp, #60	; 0x3c
 8000c7c:	af02      	add	r7, sp, #8
 8000c7e:	60f8      	str	r0, [r7, #12]
 8000c80:	60b9      	str	r1, [r7, #8]
 8000c82:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8000c84:	2300      	movs	r3, #0
 8000c86:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8000c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d10a      	bne.n	8000ca8 <xQueueReceive+0x30>
        __asm volatile
 8000c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000c96:	f383 8811 	msr	BASEPRI, r3
 8000c9a:	f3bf 8f6f 	isb	sy
 8000c9e:	f3bf 8f4f 	dsb	sy
 8000ca2:	623b      	str	r3, [r7, #32]
    }
 8000ca4:	bf00      	nop
 8000ca6:	e7fe      	b.n	8000ca6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d103      	bne.n	8000cb6 <xQueueReceive+0x3e>
 8000cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d101      	bne.n	8000cba <xQueueReceive+0x42>
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e000      	b.n	8000cbc <xQueueReceive+0x44>
 8000cba:	2300      	movs	r3, #0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d10a      	bne.n	8000cd6 <xQueueReceive+0x5e>
        __asm volatile
 8000cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cc4:	f383 8811 	msr	BASEPRI, r3
 8000cc8:	f3bf 8f6f 	isb	sy
 8000ccc:	f3bf 8f4f 	dsb	sy
 8000cd0:	61fb      	str	r3, [r7, #28]
    }
 8000cd2:	bf00      	nop
 8000cd4:	e7fe      	b.n	8000cd4 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000cd6:	f000 fff1 	bl	8001cbc <xTaskGetSchedulerState>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d102      	bne.n	8000ce6 <xQueueReceive+0x6e>
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d101      	bne.n	8000cea <xQueueReceive+0x72>
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e000      	b.n	8000cec <xQueueReceive+0x74>
 8000cea:	2300      	movs	r3, #0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d10a      	bne.n	8000d06 <xQueueReceive+0x8e>
        __asm volatile
 8000cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000cf4:	f383 8811 	msr	BASEPRI, r3
 8000cf8:	f3bf 8f6f 	isb	sy
 8000cfc:	f3bf 8f4f 	dsb	sy
 8000d00:	61bb      	str	r3, [r7, #24]
    }
 8000d02:	bf00      	nop
 8000d04:	e7fe      	b.n	8000d04 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000d06:	f001 fdad 	bl	8002864 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d0e:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d02f      	beq.n	8000d76 <xQueueReceive+0xfe>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000d16:	68b9      	ldr	r1, [r7, #8]
 8000d18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000d1a:	f000 f927 	bl	8000f6c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8000d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d20:	4618      	mov	r0, r3
 8000d22:	f003 fa71 	bl	8004208 <SEGGER_SYSVIEW_ShrinkId>
 8000d26:	4604      	mov	r4, r0
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f003 fa6d 	bl	8004208 <SEGGER_SYSVIEW_ShrinkId>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2101      	movs	r1, #1
 8000d34:	9100      	str	r1, [sp, #0]
 8000d36:	4621      	mov	r1, r4
 8000d38:	205c      	movs	r0, #92	; 0x5c
 8000d3a:	f002 fd73 	bl	8003824 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8000d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d40:	1e5a      	subs	r2, r3, #1
 8000d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d44:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d48:	691b      	ldr	r3, [r3, #16]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d00f      	beq.n	8000d6e <xQueueReceive+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d50:	3310      	adds	r3, #16
 8000d52:	4618      	mov	r0, r3
 8000d54:	f000 fe12 	bl	800197c <xTaskRemoveFromEventList>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d007      	beq.n	8000d6e <xQueueReceive+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000d5e:	4b4d      	ldr	r3, [pc, #308]	; (8000e94 <xQueueReceive+0x21c>)
 8000d60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d64:	601a      	str	r2, [r3, #0]
 8000d66:	f3bf 8f4f 	dsb	sy
 8000d6a:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8000d6e:	f001 fda9 	bl	80028c4 <vPortExitCritical>
                return pdPASS;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e08a      	b.n	8000e8c <xQueueReceive+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d113      	bne.n	8000da4 <xQueueReceive+0x12c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8000d7c:	f001 fda2 	bl	80028c4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8000d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d82:	4618      	mov	r0, r3
 8000d84:	f003 fa40 	bl	8004208 <SEGGER_SYSVIEW_ShrinkId>
 8000d88:	4604      	mov	r4, r0
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	f003 fa3c 	bl	8004208 <SEGGER_SYSVIEW_ShrinkId>
 8000d90:	4602      	mov	r2, r0
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	2101      	movs	r1, #1
 8000d96:	9100      	str	r1, [sp, #0]
 8000d98:	4621      	mov	r1, r4
 8000d9a:	205c      	movs	r0, #92	; 0x5c
 8000d9c:	f002 fd42 	bl	8003824 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8000da0:	2300      	movs	r3, #0
 8000da2:	e073      	b.n	8000e8c <xQueueReceive+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d106      	bne.n	8000db8 <xQueueReceive+0x140>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000daa:	f107 0310 	add.w	r3, r7, #16
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 fe4a 	bl	8001a48 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000db4:	2301      	movs	r3, #1
 8000db6:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000db8:	f001 fd84 	bl	80028c4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000dbc:	f000 fba8 	bl	8001510 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000dc0:	f001 fd50 	bl	8002864 <vPortEnterCritical>
 8000dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dc6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000dca:	b25b      	sxtb	r3, r3
 8000dcc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000dd0:	d103      	bne.n	8000dda <xQueueReceive+0x162>
 8000dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ddc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000de0:	b25b      	sxtb	r3, r3
 8000de2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000de6:	d103      	bne.n	8000df0 <xQueueReceive+0x178>
 8000de8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dea:	2200      	movs	r2, #0
 8000dec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000df0:	f001 fd68 	bl	80028c4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000df4:	1d3a      	adds	r2, r7, #4
 8000df6:	f107 0310 	add.w	r3, r7, #16
 8000dfa:	4611      	mov	r1, r2
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f000 fe39 	bl	8001a74 <xTaskCheckForTimeOut>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d124      	bne.n	8000e52 <xQueueReceive+0x1da>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000e08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000e0a:	f000 f927 	bl	800105c <prvIsQueueEmpty>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d018      	beq.n	8000e46 <xQueueReceive+0x1ce>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e16:	3324      	adds	r3, #36	; 0x24
 8000e18:	687a      	ldr	r2, [r7, #4]
 8000e1a:	4611      	mov	r1, r2
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f000 fd5b 	bl	80018d8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8000e22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000e24:	f000 f8c8 	bl	8000fb8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8000e28:	f000 fb80 	bl	800152c <xTaskResumeAll>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	f47f af69 	bne.w	8000d06 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8000e34:	4b17      	ldr	r3, [pc, #92]	; (8000e94 <xQueueReceive+0x21c>)
 8000e36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e3a:	601a      	str	r2, [r3, #0]
 8000e3c:	f3bf 8f4f 	dsb	sy
 8000e40:	f3bf 8f6f 	isb	sy
 8000e44:	e75f      	b.n	8000d06 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8000e46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000e48:	f000 f8b6 	bl	8000fb8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000e4c:	f000 fb6e 	bl	800152c <xTaskResumeAll>
 8000e50:	e759      	b.n	8000d06 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8000e52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000e54:	f000 f8b0 	bl	8000fb8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000e58:	f000 fb68 	bl	800152c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000e5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000e5e:	f000 f8fd 	bl	800105c <prvIsQueueEmpty>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	f43f af4e 	beq.w	8000d06 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8000e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f003 f9cb 	bl	8004208 <SEGGER_SYSVIEW_ShrinkId>
 8000e72:	4604      	mov	r4, r0
 8000e74:	2000      	movs	r0, #0
 8000e76:	f003 f9c7 	bl	8004208 <SEGGER_SYSVIEW_ShrinkId>
 8000e7a:	4602      	mov	r2, r0
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2101      	movs	r1, #1
 8000e80:	9100      	str	r1, [sp, #0]
 8000e82:	4621      	mov	r1, r4
 8000e84:	205c      	movs	r0, #92	; 0x5c
 8000e86:	f002 fccd 	bl	8003824 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8000e8a:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3734      	adds	r7, #52	; 0x34
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd90      	pop	{r4, r7, pc}
 8000e94:	e000ed04 	.word	0xe000ed04

08000e98 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b086      	sub	sp, #24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eac:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d10d      	bne.n	8000ed2 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d14d      	bne.n	8000f5a <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f000 ff18 	bl	8001cf8 <xTaskPriorityDisinherit>
 8000ec8:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	e043      	b.n	8000f5a <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d119      	bne.n	8000f0c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	6858      	ldr	r0, [r3, #4]
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	68b9      	ldr	r1, [r7, #8]
 8000ee4:	f005 f900 	bl	80060e8 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	685a      	ldr	r2, [r3, #4]
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef0:	441a      	add	r2, r3
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	685a      	ldr	r2, [r3, #4]
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	689b      	ldr	r3, [r3, #8]
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d32b      	bcc.n	8000f5a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	e026      	b.n	8000f5a <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	68d8      	ldr	r0, [r3, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f14:	461a      	mov	r2, r3
 8000f16:	68b9      	ldr	r1, [r7, #8]
 8000f18:	f005 f8e6 	bl	80060e8 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	68da      	ldr	r2, [r3, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f24:	425b      	negs	r3, r3
 8000f26:	441a      	add	r2, r3
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	68da      	ldr	r2, [r3, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d207      	bcs.n	8000f48 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	689a      	ldr	r2, [r3, #8]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f40:	425b      	negs	r3, r3
 8000f42:	441a      	add	r2, r3
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d105      	bne.n	8000f5a <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d002      	beq.n	8000f5a <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	3b01      	subs	r3, #1
 8000f58:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	1c5a      	adds	r2, r3, #1
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8000f62:	697b      	ldr	r3, [r7, #20]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3718      	adds	r7, #24
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d018      	beq.n	8000fb0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	68da      	ldr	r2, [r3, #12]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f86:	441a      	add	r2, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	68da      	ldr	r2, [r3, #12]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	689b      	ldr	r3, [r3, #8]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d303      	bcc.n	8000fa0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68d9      	ldr	r1, [r3, #12]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa8:	461a      	mov	r2, r3
 8000faa:	6838      	ldr	r0, [r7, #0]
 8000fac:	f005 f89c 	bl	80060e8 <memcpy>
    }
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8000fc0:	f001 fc50 	bl	8002864 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000fca:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8000fcc:	e011      	b.n	8000ff2 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d012      	beq.n	8000ffc <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	3324      	adds	r3, #36	; 0x24
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f000 fcce 	bl	800197c <xTaskRemoveFromEventList>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8000fe6:	f000 fdab 	bl	8001b40 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	3b01      	subs	r3, #1
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8000ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	dce9      	bgt.n	8000fce <prvUnlockQueue+0x16>
 8000ffa:	e000      	b.n	8000ffe <prvUnlockQueue+0x46>
                        break;
 8000ffc:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	22ff      	movs	r2, #255	; 0xff
 8001002:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8001006:	f001 fc5d 	bl	80028c4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800100a:	f001 fc2b 	bl	8002864 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001014:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001016:	e011      	b.n	800103c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	691b      	ldr	r3, [r3, #16]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d012      	beq.n	8001046 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3310      	adds	r3, #16
 8001024:	4618      	mov	r0, r3
 8001026:	f000 fca9 	bl	800197c <xTaskRemoveFromEventList>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001030:	f000 fd86 	bl	8001b40 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8001034:	7bbb      	ldrb	r3, [r7, #14]
 8001036:	3b01      	subs	r3, #1
 8001038:	b2db      	uxtb	r3, r3
 800103a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800103c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001040:	2b00      	cmp	r3, #0
 8001042:	dce9      	bgt.n	8001018 <prvUnlockQueue+0x60>
 8001044:	e000      	b.n	8001048 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8001046:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	22ff      	movs	r2, #255	; 0xff
 800104c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8001050:	f001 fc38 	bl	80028c4 <vPortExitCritical>
}
 8001054:	bf00      	nop
 8001056:	3710      	adds	r7, #16
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001064:	f001 fbfe 	bl	8002864 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800106c:	2b00      	cmp	r3, #0
 800106e:	d102      	bne.n	8001076 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001070:	2301      	movs	r3, #1
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	e001      	b.n	800107a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8001076:	2300      	movs	r3, #0
 8001078:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800107a:	f001 fc23 	bl	80028c4 <vPortExitCritical>

    return xReturn;
 800107e:	68fb      	ldr	r3, [r7, #12]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3710      	adds	r7, #16
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001090:	f001 fbe8 	bl	8002864 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800109c:	429a      	cmp	r2, r3
 800109e:	d102      	bne.n	80010a6 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80010a0:	2301      	movs	r3, #1
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	e001      	b.n	80010aa <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80010aa:	f001 fc0b 	bl	80028c4 <vPortExitCritical>

    return xReturn;
 80010ae:	68fb      	ldr	r3, [r7, #12]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	e01e      	b.n	8001106 <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80010c8:	4a13      	ldr	r2, [pc, #76]	; (8001118 <vQueueAddToRegistry+0x60>)
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d115      	bne.n	8001100 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80010d4:	4910      	ldr	r1, [pc, #64]	; (8001118 <vQueueAddToRegistry+0x60>)
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	683a      	ldr	r2, [r7, #0]
 80010da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 80010de:	4a0e      	ldr	r2, [pc, #56]	; (8001118 <vQueueAddToRegistry+0x60>)
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	00db      	lsls	r3, r3, #3
 80010e4:	4413      	add	r3, r2
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f003 f88b 	bl	8004208 <SEGGER_SYSVIEW_ShrinkId>
 80010f2:	4601      	mov	r1, r0
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	461a      	mov	r2, r3
 80010f8:	2071      	movs	r0, #113	; 0x71
 80010fa:	f002 fac3 	bl	8003684 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 80010fe:	e006      	b.n	800110e <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	3301      	adds	r3, #1
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	2b07      	cmp	r3, #7
 800110a:	d9dd      	bls.n	80010c8 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 800110c:	bf00      	nop
 800110e:	bf00      	nop
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000030 	.word	0x20000030

0800111c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800112c:	f001 fb9a 	bl	8002864 <vPortEnterCritical>
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001136:	b25b      	sxtb	r3, r3
 8001138:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800113c:	d103      	bne.n	8001146 <vQueueWaitForMessageRestricted+0x2a>
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	2200      	movs	r2, #0
 8001142:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800114c:	b25b      	sxtb	r3, r3
 800114e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001152:	d103      	bne.n	800115c <vQueueWaitForMessageRestricted+0x40>
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	2200      	movs	r2, #0
 8001158:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800115c:	f001 fbb2 	bl	80028c4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001164:	2b00      	cmp	r3, #0
 8001166:	d106      	bne.n	8001176 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	3324      	adds	r3, #36	; 0x24
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	68b9      	ldr	r1, [r7, #8]
 8001170:	4618      	mov	r0, r3
 8001172:	f000 fbd5 	bl	8001920 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8001176:	6978      	ldr	r0, [r7, #20]
 8001178:	f7ff ff1e 	bl	8000fb8 <prvUnlockQueue>
    }
 800117c:	bf00      	nop
 800117e:	3718      	adds	r7, #24
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001184:	b580      	push	{r7, lr}
 8001186:	b08c      	sub	sp, #48	; 0x30
 8001188:	af04      	add	r7, sp, #16
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	603b      	str	r3, [r7, #0]
 8001190:	4613      	mov	r3, r2
 8001192:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001194:	88fb      	ldrh	r3, [r7, #6]
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	4618      	mov	r0, r3
 800119a:	f001 fc8f 	bl	8002abc <pvPortMalloc>
 800119e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d00e      	beq.n	80011c4 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80011a6:	2058      	movs	r0, #88	; 0x58
 80011a8:	f001 fc88 	bl	8002abc <pvPortMalloc>
 80011ac:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d003      	beq.n	80011bc <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	697a      	ldr	r2, [r7, #20]
 80011b8:	631a      	str	r2, [r3, #48]	; 0x30
 80011ba:	e005      	b.n	80011c8 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80011bc:	6978      	ldr	r0, [r7, #20]
 80011be:	f001 fd5d 	bl	8002c7c <vPortFree>
 80011c2:	e001      	b.n	80011c8 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d013      	beq.n	80011f6 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80011ce:	88fa      	ldrh	r2, [r7, #6]
 80011d0:	2300      	movs	r3, #0
 80011d2:	9303      	str	r3, [sp, #12]
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	9302      	str	r3, [sp, #8]
 80011d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011da:	9301      	str	r3, [sp, #4]
 80011dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	68b9      	ldr	r1, [r7, #8]
 80011e4:	68f8      	ldr	r0, [r7, #12]
 80011e6:	f000 f80e 	bl	8001206 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80011ea:	69f8      	ldr	r0, [r7, #28]
 80011ec:	f000 f8a2 	bl	8001334 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80011f0:	2301      	movs	r3, #1
 80011f2:	61bb      	str	r3, [r7, #24]
 80011f4:	e002      	b.n	80011fc <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80011f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011fa:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80011fc:	69bb      	ldr	r3, [r7, #24]
    }
 80011fe:	4618      	mov	r0, r3
 8001200:	3720      	adds	r7, #32
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b088      	sub	sp, #32
 800120a:	af00      	add	r7, sp, #0
 800120c:	60f8      	str	r0, [r7, #12]
 800120e:	60b9      	str	r1, [r7, #8]
 8001210:	607a      	str	r2, [r7, #4]
 8001212:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8001214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001216:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	461a      	mov	r2, r3
 800121e:	21a5      	movs	r1, #165	; 0xa5
 8001220:	f004 ff70 	bl	8006104 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8001224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001226:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800122e:	3b01      	subs	r3, #1
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	4413      	add	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8001236:	69bb      	ldr	r3, [r7, #24]
 8001238:	f023 0307 	bic.w	r3, r3, #7
 800123c:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	f003 0307 	and.w	r3, r3, #7
 8001244:	2b00      	cmp	r3, #0
 8001246:	d00a      	beq.n	800125e <prvInitialiseNewTask+0x58>
        __asm volatile
 8001248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800124c:	f383 8811 	msr	BASEPRI, r3
 8001250:	f3bf 8f6f 	isb	sy
 8001254:	f3bf 8f4f 	dsb	sy
 8001258:	617b      	str	r3, [r7, #20]
    }
 800125a:	bf00      	nop
 800125c:	e7fe      	b.n	800125c <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d01f      	beq.n	80012a4 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001264:	2300      	movs	r3, #0
 8001266:	61fb      	str	r3, [r7, #28]
 8001268:	e012      	b.n	8001290 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800126a:	68ba      	ldr	r2, [r7, #8]
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	4413      	add	r3, r2
 8001270:	7819      	ldrb	r1, [r3, #0]
 8001272:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	4413      	add	r3, r2
 8001278:	3334      	adds	r3, #52	; 0x34
 800127a:	460a      	mov	r2, r1
 800127c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800127e:	68ba      	ldr	r2, [r7, #8]
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	4413      	add	r3, r2
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d006      	beq.n	8001298 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	3301      	adds	r3, #1
 800128e:	61fb      	str	r3, [r7, #28]
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	2b09      	cmp	r3, #9
 8001294:	d9e9      	bls.n	800126a <prvInitialiseNewTask+0x64>
 8001296:	e000      	b.n	800129a <prvInitialiseNewTask+0x94>
            {
                break;
 8001298:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800129a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800129c:	2200      	movs	r2, #0
 800129e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80012a2:	e003      	b.n	80012ac <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80012a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012a6:	2200      	movs	r2, #0
 80012a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80012ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012ae:	2b04      	cmp	r3, #4
 80012b0:	d901      	bls.n	80012b6 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80012b2:	2304      	movs	r3, #4
 80012b4:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80012b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012ba:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80012bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012c0:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80012c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012c4:	2200      	movs	r2, #0
 80012c6:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80012c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ca:	3304      	adds	r3, #4
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff f96b 	bl	80005a8 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80012d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012d4:	3318      	adds	r3, #24
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff f966 	bl	80005a8 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80012dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80012e0:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80012e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012e4:	f1c3 0205 	rsb	r2, r3, #5
 80012e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ea:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80012ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80012f0:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80012f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012f4:	3350      	adds	r3, #80	; 0x50
 80012f6:	2204      	movs	r2, #4
 80012f8:	2100      	movs	r1, #0
 80012fa:	4618      	mov	r0, r3
 80012fc:	f004 ff02 	bl	8006104 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8001300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001302:	3354      	adds	r3, #84	; 0x54
 8001304:	2201      	movs	r2, #1
 8001306:	2100      	movs	r1, #0
 8001308:	4618      	mov	r0, r3
 800130a:	f004 fefb 	bl	8006104 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800130e:	683a      	ldr	r2, [r7, #0]
 8001310:	68f9      	ldr	r1, [r7, #12]
 8001312:	69b8      	ldr	r0, [r7, #24]
 8001314:	f001 f8fa 	bl	800250c <pxPortInitialiseStack>
 8001318:	4602      	mov	r2, r0
 800131a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800131c:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800131e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001320:	2b00      	cmp	r3, #0
 8001322:	d002      	beq.n	800132a <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001326:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001328:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800132a:	bf00      	nop
 800132c:	3720      	adds	r7, #32
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
	...

08001334 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8001334:	b5b0      	push	{r4, r5, r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af02      	add	r7, sp, #8
 800133a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 800133c:	f001 fa92 	bl	8002864 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001340:	4b3b      	ldr	r3, [pc, #236]	; (8001430 <prvAddNewTaskToReadyList+0xfc>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	3301      	adds	r3, #1
 8001346:	4a3a      	ldr	r2, [pc, #232]	; (8001430 <prvAddNewTaskToReadyList+0xfc>)
 8001348:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800134a:	4b3a      	ldr	r3, [pc, #232]	; (8001434 <prvAddNewTaskToReadyList+0x100>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d109      	bne.n	8001366 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8001352:	4a38      	ldr	r2, [pc, #224]	; (8001434 <prvAddNewTaskToReadyList+0x100>)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001358:	4b35      	ldr	r3, [pc, #212]	; (8001430 <prvAddNewTaskToReadyList+0xfc>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2b01      	cmp	r3, #1
 800135e:	d110      	bne.n	8001382 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001360:	f000 fc12 	bl	8001b88 <prvInitialiseTaskLists>
 8001364:	e00d      	b.n	8001382 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001366:	4b34      	ldr	r3, [pc, #208]	; (8001438 <prvAddNewTaskToReadyList+0x104>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d109      	bne.n	8001382 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800136e:	4b31      	ldr	r3, [pc, #196]	; (8001434 <prvAddNewTaskToReadyList+0x100>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001378:	429a      	cmp	r2, r3
 800137a:	d802      	bhi.n	8001382 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800137c:	4a2d      	ldr	r2, [pc, #180]	; (8001434 <prvAddNewTaskToReadyList+0x100>)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8001382:	4b2e      	ldr	r3, [pc, #184]	; (800143c <prvAddNewTaskToReadyList+0x108>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	3301      	adds	r3, #1
 8001388:	4a2c      	ldr	r2, [pc, #176]	; (800143c <prvAddNewTaskToReadyList+0x108>)
 800138a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800138c:	4b2b      	ldr	r3, [pc, #172]	; (800143c <prvAddNewTaskToReadyList+0x108>)
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d016      	beq.n	80013c8 <prvAddNewTaskToReadyList+0x94>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4618      	mov	r0, r3
 800139e:	f002 fe0d 	bl	8003fbc <SEGGER_SYSVIEW_OnTaskCreate>
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	461d      	mov	r5, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	461c      	mov	r4, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	1ae3      	subs	r3, r4, r3
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	462b      	mov	r3, r5
 80013c4:	f001 fd78 	bl	8002eb8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f002 fe7a 	bl	80040c4 <SEGGER_SYSVIEW_OnTaskStartReady>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d4:	2201      	movs	r2, #1
 80013d6:	409a      	lsls	r2, r3
 80013d8:	4b19      	ldr	r3, [pc, #100]	; (8001440 <prvAddNewTaskToReadyList+0x10c>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4313      	orrs	r3, r2
 80013de:	4a18      	ldr	r2, [pc, #96]	; (8001440 <prvAddNewTaskToReadyList+0x10c>)
 80013e0:	6013      	str	r3, [r2, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013e6:	4613      	mov	r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	4413      	add	r3, r2
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4a15      	ldr	r2, [pc, #84]	; (8001444 <prvAddNewTaskToReadyList+0x110>)
 80013f0:	441a      	add	r2, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	3304      	adds	r3, #4
 80013f6:	4619      	mov	r1, r3
 80013f8:	4610      	mov	r0, r2
 80013fa:	f7ff f8e2 	bl	80005c2 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80013fe:	f001 fa61 	bl	80028c4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8001402:	4b0d      	ldr	r3, [pc, #52]	; (8001438 <prvAddNewTaskToReadyList+0x104>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d00e      	beq.n	8001428 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800140a:	4b0a      	ldr	r3, [pc, #40]	; (8001434 <prvAddNewTaskToReadyList+0x100>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001414:	429a      	cmp	r2, r3
 8001416:	d207      	bcs.n	8001428 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8001418:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <prvAddNewTaskToReadyList+0x114>)
 800141a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	f3bf 8f4f 	dsb	sy
 8001424:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001428:	bf00      	nop
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bdb0      	pop	{r4, r5, r7, pc}
 8001430:	20000148 	.word	0x20000148
 8001434:	20000070 	.word	0x20000070
 8001438:	20000154 	.word	0x20000154
 800143c:	20000164 	.word	0x20000164
 8001440:	20000150 	.word	0x20000150
 8001444:	20000074 	.word	0x20000074
 8001448:	e000ed04 	.word	0xe000ed04

0800144c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8001452:	4b27      	ldr	r3, [pc, #156]	; (80014f0 <vTaskStartScheduler+0xa4>)
 8001454:	9301      	str	r3, [sp, #4]
 8001456:	2300      	movs	r3, #0
 8001458:	9300      	str	r3, [sp, #0]
 800145a:	2300      	movs	r3, #0
 800145c:	2282      	movs	r2, #130	; 0x82
 800145e:	4925      	ldr	r1, [pc, #148]	; (80014f4 <vTaskStartScheduler+0xa8>)
 8001460:	4825      	ldr	r0, [pc, #148]	; (80014f8 <vTaskStartScheduler+0xac>)
 8001462:	f7ff fe8f 	bl	8001184 <xTaskCreate>
 8001466:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d102      	bne.n	8001474 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 800146e:	f000 fd3b 	bl	8001ee8 <xTimerCreateTimerTask>
 8001472:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d124      	bne.n	80014c4 <vTaskStartScheduler+0x78>
        __asm volatile
 800147a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800147e:	f383 8811 	msr	BASEPRI, r3
 8001482:	f3bf 8f6f 	isb	sy
 8001486:	f3bf 8f4f 	dsb	sy
 800148a:	60bb      	str	r3, [r7, #8]
    }
 800148c:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800148e:	4b1b      	ldr	r3, [pc, #108]	; (80014fc <vTaskStartScheduler+0xb0>)
 8001490:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001494:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8001496:	4b1a      	ldr	r3, [pc, #104]	; (8001500 <vTaskStartScheduler+0xb4>)
 8001498:	2201      	movs	r2, #1
 800149a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800149c:	4b19      	ldr	r3, [pc, #100]	; (8001504 <vTaskStartScheduler+0xb8>)
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80014a2:	4b19      	ldr	r3, [pc, #100]	; (8001508 <vTaskStartScheduler+0xbc>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	4b12      	ldr	r3, [pc, #72]	; (80014f0 <vTaskStartScheduler+0xa4>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d102      	bne.n	80014b4 <vTaskStartScheduler+0x68>
 80014ae:	f002 fd69 	bl	8003f84 <SEGGER_SYSVIEW_OnIdle>
 80014b2:	e004      	b.n	80014be <vTaskStartScheduler+0x72>
 80014b4:	4b14      	ldr	r3, [pc, #80]	; (8001508 <vTaskStartScheduler+0xbc>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f002 fdc1 	bl	8004040 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80014be:	f001 f8b1 	bl	8002624 <xPortStartScheduler>
 80014c2:	e00e      	b.n	80014e2 <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80014ca:	d10a      	bne.n	80014e2 <vTaskStartScheduler+0x96>
        __asm volatile
 80014cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014d0:	f383 8811 	msr	BASEPRI, r3
 80014d4:	f3bf 8f6f 	isb	sy
 80014d8:	f3bf 8f4f 	dsb	sy
 80014dc:	607b      	str	r3, [r7, #4]
    }
 80014de:	bf00      	nop
 80014e0:	e7fe      	b.n	80014e0 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80014e2:	4b0a      	ldr	r3, [pc, #40]	; (800150c <vTaskStartScheduler+0xc0>)
 80014e4:	681b      	ldr	r3, [r3, #0]
}
 80014e6:	bf00      	nop
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	2000016c 	.word	0x2000016c
 80014f4:	0800612c 	.word	0x0800612c
 80014f8:	08001b59 	.word	0x08001b59
 80014fc:	20000168 	.word	0x20000168
 8001500:	20000154 	.word	0x20000154
 8001504:	2000014c 	.word	0x2000014c
 8001508:	20000070 	.word	0x20000070
 800150c:	20000000 	.word	0x20000000

08001510 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001514:	4b04      	ldr	r3, [pc, #16]	; (8001528 <vTaskSuspendAll+0x18>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	3301      	adds	r3, #1
 800151a:	4a03      	ldr	r2, [pc, #12]	; (8001528 <vTaskSuspendAll+0x18>)
 800151c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800151e:	bf00      	nop
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	20000170 	.word	0x20000170

0800152c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001532:	2300      	movs	r3, #0
 8001534:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001536:	2300      	movs	r3, #0
 8001538:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800153a:	4b43      	ldr	r3, [pc, #268]	; (8001648 <xTaskResumeAll+0x11c>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d10a      	bne.n	8001558 <xTaskResumeAll+0x2c>
        __asm volatile
 8001542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001546:	f383 8811 	msr	BASEPRI, r3
 800154a:	f3bf 8f6f 	isb	sy
 800154e:	f3bf 8f4f 	dsb	sy
 8001552:	603b      	str	r3, [r7, #0]
    }
 8001554:	bf00      	nop
 8001556:	e7fe      	b.n	8001556 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001558:	f001 f984 	bl	8002864 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800155c:	4b3a      	ldr	r3, [pc, #232]	; (8001648 <xTaskResumeAll+0x11c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	3b01      	subs	r3, #1
 8001562:	4a39      	ldr	r2, [pc, #228]	; (8001648 <xTaskResumeAll+0x11c>)
 8001564:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001566:	4b38      	ldr	r3, [pc, #224]	; (8001648 <xTaskResumeAll+0x11c>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d165      	bne.n	800163a <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800156e:	4b37      	ldr	r3, [pc, #220]	; (800164c <xTaskResumeAll+0x120>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d061      	beq.n	800163a <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001576:	e032      	b.n	80015de <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001578:	4b35      	ldr	r3, [pc, #212]	; (8001650 <xTaskResumeAll+0x124>)
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	3318      	adds	r3, #24
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff f879 	bl	800067c <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	3304      	adds	r3, #4
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff f874 	bl	800067c <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	4618      	mov	r0, r3
 8001598:	f002 fd94 	bl	80040c4 <SEGGER_SYSVIEW_OnTaskStartReady>
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015a0:	2201      	movs	r2, #1
 80015a2:	409a      	lsls	r2, r3
 80015a4:	4b2b      	ldr	r3, [pc, #172]	; (8001654 <xTaskResumeAll+0x128>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4313      	orrs	r3, r2
 80015aa:	4a2a      	ldr	r2, [pc, #168]	; (8001654 <xTaskResumeAll+0x128>)
 80015ac:	6013      	str	r3, [r2, #0]
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015b2:	4613      	mov	r3, r2
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4413      	add	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	4a27      	ldr	r2, [pc, #156]	; (8001658 <xTaskResumeAll+0x12c>)
 80015bc:	441a      	add	r2, r3
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	3304      	adds	r3, #4
 80015c2:	4619      	mov	r1, r3
 80015c4:	4610      	mov	r0, r2
 80015c6:	f7fe fffc 	bl	80005c2 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015ce:	4b23      	ldr	r3, [pc, #140]	; (800165c <xTaskResumeAll+0x130>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d302      	bcc.n	80015de <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 80015d8:	4b21      	ldr	r3, [pc, #132]	; (8001660 <xTaskResumeAll+0x134>)
 80015da:	2201      	movs	r2, #1
 80015dc:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80015de:	4b1c      	ldr	r3, [pc, #112]	; (8001650 <xTaskResumeAll+0x124>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d1c8      	bne.n	8001578 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80015ec:	f000 fb4a 	bl	8001c84 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80015f0:	4b1c      	ldr	r3, [pc, #112]	; (8001664 <xTaskResumeAll+0x138>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d010      	beq.n	800161e <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80015fc:	f000 f846 	bl	800168c <xTaskIncrementTick>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d002      	beq.n	800160c <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 8001606:	4b16      	ldr	r3, [pc, #88]	; (8001660 <xTaskResumeAll+0x134>)
 8001608:	2201      	movs	r2, #1
 800160a:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	3b01      	subs	r3, #1
 8001610:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d1f1      	bne.n	80015fc <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8001618:	4b12      	ldr	r3, [pc, #72]	; (8001664 <xTaskResumeAll+0x138>)
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800161e:	4b10      	ldr	r3, [pc, #64]	; (8001660 <xTaskResumeAll+0x134>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d009      	beq.n	800163a <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8001626:	2301      	movs	r3, #1
 8001628:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800162a:	4b0f      	ldr	r3, [pc, #60]	; (8001668 <xTaskResumeAll+0x13c>)
 800162c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	f3bf 8f4f 	dsb	sy
 8001636:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800163a:	f001 f943 	bl	80028c4 <vPortExitCritical>

    return xAlreadyYielded;
 800163e:	68bb      	ldr	r3, [r7, #8]
}
 8001640:	4618      	mov	r0, r3
 8001642:	3710      	adds	r7, #16
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	20000170 	.word	0x20000170
 800164c:	20000148 	.word	0x20000148
 8001650:	20000108 	.word	0x20000108
 8001654:	20000150 	.word	0x20000150
 8001658:	20000074 	.word	0x20000074
 800165c:	20000070 	.word	0x20000070
 8001660:	2000015c 	.word	0x2000015c
 8001664:	20000158 	.word	0x20000158
 8001668:	e000ed04 	.word	0xe000ed04

0800166c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8001672:	4b05      	ldr	r3, [pc, #20]	; (8001688 <xTaskGetTickCount+0x1c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8001678:	687b      	ldr	r3, [r7, #4]
}
 800167a:	4618      	mov	r0, r3
 800167c:	370c      	adds	r7, #12
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	2000014c 	.word	0x2000014c

0800168c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001696:	4b50      	ldr	r3, [pc, #320]	; (80017d8 <xTaskIncrementTick+0x14c>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2b00      	cmp	r3, #0
 800169c:	f040 8092 	bne.w	80017c4 <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80016a0:	4b4e      	ldr	r3, [pc, #312]	; (80017dc <xTaskIncrementTick+0x150>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	3301      	adds	r3, #1
 80016a6:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80016a8:	4a4c      	ldr	r2, [pc, #304]	; (80017dc <xTaskIncrementTick+0x150>)
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d120      	bne.n	80016f6 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80016b4:	4b4a      	ldr	r3, [pc, #296]	; (80017e0 <xTaskIncrementTick+0x154>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d00a      	beq.n	80016d4 <xTaskIncrementTick+0x48>
        __asm volatile
 80016be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016c2:	f383 8811 	msr	BASEPRI, r3
 80016c6:	f3bf 8f6f 	isb	sy
 80016ca:	f3bf 8f4f 	dsb	sy
 80016ce:	603b      	str	r3, [r7, #0]
    }
 80016d0:	bf00      	nop
 80016d2:	e7fe      	b.n	80016d2 <xTaskIncrementTick+0x46>
 80016d4:	4b42      	ldr	r3, [pc, #264]	; (80017e0 <xTaskIncrementTick+0x154>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	4b42      	ldr	r3, [pc, #264]	; (80017e4 <xTaskIncrementTick+0x158>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a40      	ldr	r2, [pc, #256]	; (80017e0 <xTaskIncrementTick+0x154>)
 80016e0:	6013      	str	r3, [r2, #0]
 80016e2:	4a40      	ldr	r2, [pc, #256]	; (80017e4 <xTaskIncrementTick+0x158>)
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	6013      	str	r3, [r2, #0]
 80016e8:	4b3f      	ldr	r3, [pc, #252]	; (80017e8 <xTaskIncrementTick+0x15c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	3301      	adds	r3, #1
 80016ee:	4a3e      	ldr	r2, [pc, #248]	; (80017e8 <xTaskIncrementTick+0x15c>)
 80016f0:	6013      	str	r3, [r2, #0]
 80016f2:	f000 fac7 	bl	8001c84 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80016f6:	4b3d      	ldr	r3, [pc, #244]	; (80017ec <xTaskIncrementTick+0x160>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	693a      	ldr	r2, [r7, #16]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d34c      	bcc.n	800179a <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001700:	4b37      	ldr	r3, [pc, #220]	; (80017e0 <xTaskIncrementTick+0x154>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d104      	bne.n	8001714 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800170a:	4b38      	ldr	r3, [pc, #224]	; (80017ec <xTaskIncrementTick+0x160>)
 800170c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001710:	601a      	str	r2, [r3, #0]
                    break;
 8001712:	e042      	b.n	800179a <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001714:	4b32      	ldr	r3, [pc, #200]	; (80017e0 <xTaskIncrementTick+0x154>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8001724:	693a      	ldr	r2, [r7, #16]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	429a      	cmp	r2, r3
 800172a:	d203      	bcs.n	8001734 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800172c:	4a2f      	ldr	r2, [pc, #188]	; (80017ec <xTaskIncrementTick+0x160>)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001732:	e032      	b.n	800179a <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	3304      	adds	r3, #4
 8001738:	4618      	mov	r0, r3
 800173a:	f7fe ff9f 	bl	800067c <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001742:	2b00      	cmp	r3, #0
 8001744:	d004      	beq.n	8001750 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	3318      	adds	r3, #24
 800174a:	4618      	mov	r0, r3
 800174c:	f7fe ff96 	bl	800067c <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	4618      	mov	r0, r3
 8001754:	f002 fcb6 	bl	80040c4 <SEGGER_SYSVIEW_OnTaskStartReady>
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800175c:	2201      	movs	r2, #1
 800175e:	409a      	lsls	r2, r3
 8001760:	4b23      	ldr	r3, [pc, #140]	; (80017f0 <xTaskIncrementTick+0x164>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4313      	orrs	r3, r2
 8001766:	4a22      	ldr	r2, [pc, #136]	; (80017f0 <xTaskIncrementTick+0x164>)
 8001768:	6013      	str	r3, [r2, #0]
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800176e:	4613      	mov	r3, r2
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	4413      	add	r3, r2
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	4a1f      	ldr	r2, [pc, #124]	; (80017f4 <xTaskIncrementTick+0x168>)
 8001778:	441a      	add	r2, r3
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	3304      	adds	r3, #4
 800177e:	4619      	mov	r1, r3
 8001780:	4610      	mov	r0, r2
 8001782:	f7fe ff1e 	bl	80005c2 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800178a:	4b1b      	ldr	r3, [pc, #108]	; (80017f8 <xTaskIncrementTick+0x16c>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001790:	429a      	cmp	r2, r3
 8001792:	d3b5      	bcc.n	8001700 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8001794:	2301      	movs	r3, #1
 8001796:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001798:	e7b2      	b.n	8001700 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800179a:	4b17      	ldr	r3, [pc, #92]	; (80017f8 <xTaskIncrementTick+0x16c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017a0:	4914      	ldr	r1, [pc, #80]	; (80017f4 <xTaskIncrementTick+0x168>)
 80017a2:	4613      	mov	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4413      	add	r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	440b      	add	r3, r1
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d901      	bls.n	80017b6 <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 80017b2:	2301      	movs	r3, #1
 80017b4:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80017b6:	4b11      	ldr	r3, [pc, #68]	; (80017fc <xTaskIncrementTick+0x170>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d007      	beq.n	80017ce <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 80017be:	2301      	movs	r3, #1
 80017c0:	617b      	str	r3, [r7, #20]
 80017c2:	e004      	b.n	80017ce <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80017c4:	4b0e      	ldr	r3, [pc, #56]	; (8001800 <xTaskIncrementTick+0x174>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	3301      	adds	r3, #1
 80017ca:	4a0d      	ldr	r2, [pc, #52]	; (8001800 <xTaskIncrementTick+0x174>)
 80017cc:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80017ce:	697b      	ldr	r3, [r7, #20]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	3718      	adds	r7, #24
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20000170 	.word	0x20000170
 80017dc:	2000014c 	.word	0x2000014c
 80017e0:	20000100 	.word	0x20000100
 80017e4:	20000104 	.word	0x20000104
 80017e8:	20000160 	.word	0x20000160
 80017ec:	20000168 	.word	0x20000168
 80017f0:	20000150 	.word	0x20000150
 80017f4:	20000074 	.word	0x20000074
 80017f8:	20000070 	.word	0x20000070
 80017fc:	2000015c 	.word	0x2000015c
 8001800:	20000158 	.word	0x20000158

08001804 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b086      	sub	sp, #24
 8001808:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800180a:	4b2d      	ldr	r3, [pc, #180]	; (80018c0 <vTaskSwitchContext+0xbc>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d003      	beq.n	800181a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8001812:	4b2c      	ldr	r3, [pc, #176]	; (80018c4 <vTaskSwitchContext+0xc0>)
 8001814:	2201      	movs	r2, #1
 8001816:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8001818:	e04d      	b.n	80018b6 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 800181a:	4b2a      	ldr	r3, [pc, #168]	; (80018c4 <vTaskSwitchContext+0xc0>)
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001820:	4b29      	ldr	r3, [pc, #164]	; (80018c8 <vTaskSwitchContext+0xc4>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	fab3 f383 	clz	r3, r3
 800182c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800182e:	7afb      	ldrb	r3, [r7, #11]
 8001830:	f1c3 031f 	rsb	r3, r3, #31
 8001834:	617b      	str	r3, [r7, #20]
 8001836:	4925      	ldr	r1, [pc, #148]	; (80018cc <vTaskSwitchContext+0xc8>)
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	4613      	mov	r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	4413      	add	r3, r2
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	440b      	add	r3, r1
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d10a      	bne.n	8001860 <vTaskSwitchContext+0x5c>
        __asm volatile
 800184a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800184e:	f383 8811 	msr	BASEPRI, r3
 8001852:	f3bf 8f6f 	isb	sy
 8001856:	f3bf 8f4f 	dsb	sy
 800185a:	607b      	str	r3, [r7, #4]
    }
 800185c:	bf00      	nop
 800185e:	e7fe      	b.n	800185e <vTaskSwitchContext+0x5a>
 8001860:	697a      	ldr	r2, [r7, #20]
 8001862:	4613      	mov	r3, r2
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	4413      	add	r3, r2
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	4a18      	ldr	r2, [pc, #96]	; (80018cc <vTaskSwitchContext+0xc8>)
 800186c:	4413      	add	r3, r2
 800186e:	613b      	str	r3, [r7, #16]
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	685a      	ldr	r2, [r3, #4]
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	685a      	ldr	r2, [r3, #4]
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	3308      	adds	r3, #8
 8001882:	429a      	cmp	r2, r3
 8001884:	d104      	bne.n	8001890 <vTaskSwitchContext+0x8c>
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	685a      	ldr	r2, [r3, #4]
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	605a      	str	r2, [r3, #4]
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	4a0e      	ldr	r2, [pc, #56]	; (80018d0 <vTaskSwitchContext+0xcc>)
 8001898:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 800189a:	4b0d      	ldr	r3, [pc, #52]	; (80018d0 <vTaskSwitchContext+0xcc>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	4b0d      	ldr	r3, [pc, #52]	; (80018d4 <vTaskSwitchContext+0xd0>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d102      	bne.n	80018ac <vTaskSwitchContext+0xa8>
 80018a6:	f002 fb6d 	bl	8003f84 <SEGGER_SYSVIEW_OnIdle>
}
 80018aa:	e004      	b.n	80018b6 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 80018ac:	4b08      	ldr	r3, [pc, #32]	; (80018d0 <vTaskSwitchContext+0xcc>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f002 fbc5 	bl	8004040 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80018b6:	bf00      	nop
 80018b8:	3718      	adds	r7, #24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	20000170 	.word	0x20000170
 80018c4:	2000015c 	.word	0x2000015c
 80018c8:	20000150 	.word	0x20000150
 80018cc:	20000074 	.word	0x20000074
 80018d0:	20000070 	.word	0x20000070
 80018d4:	2000016c 	.word	0x2000016c

080018d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d10a      	bne.n	80018fe <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80018e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018ec:	f383 8811 	msr	BASEPRI, r3
 80018f0:	f3bf 8f6f 	isb	sy
 80018f4:	f3bf 8f4f 	dsb	sy
 80018f8:	60fb      	str	r3, [r7, #12]
    }
 80018fa:	bf00      	nop
 80018fc:	e7fe      	b.n	80018fc <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80018fe:	4b07      	ldr	r3, [pc, #28]	; (800191c <vTaskPlaceOnEventList+0x44>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	3318      	adds	r3, #24
 8001904:	4619      	mov	r1, r3
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f7fe fe7f 	bl	800060a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800190c:	2101      	movs	r1, #1
 800190e:	6838      	ldr	r0, [r7, #0]
 8001910:	f000 fa72 	bl	8001df8 <prvAddCurrentTaskToDelayedList>
}
 8001914:	bf00      	nop
 8001916:	3710      	adds	r7, #16
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20000070 	.word	0x20000070

08001920 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d10a      	bne.n	8001948 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8001932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001936:	f383 8811 	msr	BASEPRI, r3
 800193a:	f3bf 8f6f 	isb	sy
 800193e:	f3bf 8f4f 	dsb	sy
 8001942:	617b      	str	r3, [r7, #20]
    }
 8001944:	bf00      	nop
 8001946:	e7fe      	b.n	8001946 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001948:	4b0b      	ldr	r3, [pc, #44]	; (8001978 <vTaskPlaceOnEventListRestricted+0x58>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	3318      	adds	r3, #24
 800194e:	4619      	mov	r1, r3
 8001950:	68f8      	ldr	r0, [r7, #12]
 8001952:	f7fe fe36 	bl	80005c2 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d002      	beq.n	8001962 <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 800195c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001960:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8001962:	2024      	movs	r0, #36	; 0x24
 8001964:	f001 fe34 	bl	80035d0 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8001968:	6879      	ldr	r1, [r7, #4]
 800196a:	68b8      	ldr	r0, [r7, #8]
 800196c:	f000 fa44 	bl	8001df8 <prvAddCurrentTaskToDelayedList>
    }
 8001970:	bf00      	nop
 8001972:	3718      	adds	r7, #24
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	20000070 	.word	0x20000070

0800197c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	68db      	ldr	r3, [r3, #12]
 800198a:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d10a      	bne.n	80019a8 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8001992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001996:	f383 8811 	msr	BASEPRI, r3
 800199a:	f3bf 8f6f 	isb	sy
 800199e:	f3bf 8f4f 	dsb	sy
 80019a2:	60fb      	str	r3, [r7, #12]
    }
 80019a4:	bf00      	nop
 80019a6:	e7fe      	b.n	80019a6 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	3318      	adds	r3, #24
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7fe fe65 	bl	800067c <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80019b2:	4b1f      	ldr	r3, [pc, #124]	; (8001a30 <xTaskRemoveFromEventList+0xb4>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d120      	bne.n	80019fc <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	3304      	adds	r3, #4
 80019be:	4618      	mov	r0, r3
 80019c0:	f7fe fe5c 	bl	800067c <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f002 fb7c 	bl	80040c4 <SEGGER_SYSVIEW_OnTaskStartReady>
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019d0:	2201      	movs	r2, #1
 80019d2:	409a      	lsls	r2, r3
 80019d4:	4b17      	ldr	r3, [pc, #92]	; (8001a34 <xTaskRemoveFromEventList+0xb8>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4313      	orrs	r3, r2
 80019da:	4a16      	ldr	r2, [pc, #88]	; (8001a34 <xTaskRemoveFromEventList+0xb8>)
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019e2:	4613      	mov	r3, r2
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	4413      	add	r3, r2
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	4a13      	ldr	r2, [pc, #76]	; (8001a38 <xTaskRemoveFromEventList+0xbc>)
 80019ec:	441a      	add	r2, r3
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	3304      	adds	r3, #4
 80019f2:	4619      	mov	r1, r3
 80019f4:	4610      	mov	r0, r2
 80019f6:	f7fe fde4 	bl	80005c2 <vListInsertEnd>
 80019fa:	e005      	b.n	8001a08 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	3318      	adds	r3, #24
 8001a00:	4619      	mov	r1, r3
 8001a02:	480e      	ldr	r0, [pc, #56]	; (8001a3c <xTaskRemoveFromEventList+0xc0>)
 8001a04:	f7fe fddd 	bl	80005c2 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a0c:	4b0c      	ldr	r3, [pc, #48]	; (8001a40 <xTaskRemoveFromEventList+0xc4>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d905      	bls.n	8001a22 <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8001a16:	2301      	movs	r3, #1
 8001a18:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8001a1a:	4b0a      	ldr	r3, [pc, #40]	; (8001a44 <xTaskRemoveFromEventList+0xc8>)
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	e001      	b.n	8001a26 <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 8001a22:	2300      	movs	r3, #0
 8001a24:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8001a26:	697b      	ldr	r3, [r7, #20]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20000170 	.word	0x20000170
 8001a34:	20000150 	.word	0x20000150
 8001a38:	20000074 	.word	0x20000074
 8001a3c:	20000108 	.word	0x20000108
 8001a40:	20000070 	.word	0x20000070
 8001a44:	2000015c 	.word	0x2000015c

08001a48 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001a50:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <vTaskInternalSetTimeOutState+0x24>)
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8001a58:	4b05      	ldr	r3, [pc, #20]	; (8001a70 <vTaskInternalSetTimeOutState+0x28>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	605a      	str	r2, [r3, #4]
}
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr
 8001a6c:	20000160 	.word	0x20000160
 8001a70:	2000014c 	.word	0x2000014c

08001a74 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b088      	sub	sp, #32
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d10a      	bne.n	8001a9a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8001a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a88:	f383 8811 	msr	BASEPRI, r3
 8001a8c:	f3bf 8f6f 	isb	sy
 8001a90:	f3bf 8f4f 	dsb	sy
 8001a94:	613b      	str	r3, [r7, #16]
    }
 8001a96:	bf00      	nop
 8001a98:	e7fe      	b.n	8001a98 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d10a      	bne.n	8001ab6 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8001aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001aa4:	f383 8811 	msr	BASEPRI, r3
 8001aa8:	f3bf 8f6f 	isb	sy
 8001aac:	f3bf 8f4f 	dsb	sy
 8001ab0:	60fb      	str	r3, [r7, #12]
    }
 8001ab2:	bf00      	nop
 8001ab4:	e7fe      	b.n	8001ab4 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8001ab6:	f000 fed5 	bl	8002864 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8001aba:	4b1f      	ldr	r3, [pc, #124]	; (8001b38 <xTaskCheckForTimeOut+0xc4>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ad2:	d102      	bne.n	8001ada <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61fb      	str	r3, [r7, #28]
 8001ad8:	e026      	b.n	8001b28 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	4b17      	ldr	r3, [pc, #92]	; (8001b3c <xTaskCheckForTimeOut+0xc8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d00a      	beq.n	8001afc <xTaskCheckForTimeOut+0x88>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	69ba      	ldr	r2, [r7, #24]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d305      	bcc.n	8001afc <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8001af0:	2301      	movs	r3, #1
 8001af2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	e015      	b.n	8001b28 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	697a      	ldr	r2, [r7, #20]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d20b      	bcs.n	8001b1e <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	1ad2      	subs	r2, r2, r3
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f7ff ff98 	bl	8001a48 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	61fb      	str	r3, [r7, #28]
 8001b1c:	e004      	b.n	8001b28 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8001b24:	2301      	movs	r3, #1
 8001b26:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8001b28:	f000 fecc 	bl	80028c4 <vPortExitCritical>

    return xReturn;
 8001b2c:	69fb      	ldr	r3, [r7, #28]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3720      	adds	r7, #32
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	2000014c 	.word	0x2000014c
 8001b3c:	20000160 	.word	0x20000160

08001b40 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8001b44:	4b03      	ldr	r3, [pc, #12]	; (8001b54 <vTaskMissedYield+0x14>)
 8001b46:	2201      	movs	r2, #1
 8001b48:	601a      	str	r2, [r3, #0]
}
 8001b4a:	bf00      	nop
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr
 8001b54:	2000015c 	.word	0x2000015c

08001b58 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8001b60:	f000 f852 	bl	8001c08 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001b64:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <prvIdleTask+0x28>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d9f9      	bls.n	8001b60 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8001b6c:	4b05      	ldr	r3, [pc, #20]	; (8001b84 <prvIdleTask+0x2c>)
 8001b6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	f3bf 8f4f 	dsb	sy
 8001b78:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8001b7c:	e7f0      	b.n	8001b60 <prvIdleTask+0x8>
 8001b7e:	bf00      	nop
 8001b80:	20000074 	.word	0x20000074
 8001b84:	e000ed04 	.word	0xe000ed04

08001b88 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001b8e:	2300      	movs	r3, #0
 8001b90:	607b      	str	r3, [r7, #4]
 8001b92:	e00c      	b.n	8001bae <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	4613      	mov	r3, r2
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	4413      	add	r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	4a12      	ldr	r2, [pc, #72]	; (8001be8 <prvInitialiseTaskLists+0x60>)
 8001ba0:	4413      	add	r3, r2
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7fe fce0 	bl	8000568 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	3301      	adds	r3, #1
 8001bac:	607b      	str	r3, [r7, #4]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b04      	cmp	r3, #4
 8001bb2:	d9ef      	bls.n	8001b94 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8001bb4:	480d      	ldr	r0, [pc, #52]	; (8001bec <prvInitialiseTaskLists+0x64>)
 8001bb6:	f7fe fcd7 	bl	8000568 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8001bba:	480d      	ldr	r0, [pc, #52]	; (8001bf0 <prvInitialiseTaskLists+0x68>)
 8001bbc:	f7fe fcd4 	bl	8000568 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8001bc0:	480c      	ldr	r0, [pc, #48]	; (8001bf4 <prvInitialiseTaskLists+0x6c>)
 8001bc2:	f7fe fcd1 	bl	8000568 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8001bc6:	480c      	ldr	r0, [pc, #48]	; (8001bf8 <prvInitialiseTaskLists+0x70>)
 8001bc8:	f7fe fcce 	bl	8000568 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8001bcc:	480b      	ldr	r0, [pc, #44]	; (8001bfc <prvInitialiseTaskLists+0x74>)
 8001bce:	f7fe fccb 	bl	8000568 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8001bd2:	4b0b      	ldr	r3, [pc, #44]	; (8001c00 <prvInitialiseTaskLists+0x78>)
 8001bd4:	4a05      	ldr	r2, [pc, #20]	; (8001bec <prvInitialiseTaskLists+0x64>)
 8001bd6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001bd8:	4b0a      	ldr	r3, [pc, #40]	; (8001c04 <prvInitialiseTaskLists+0x7c>)
 8001bda:	4a05      	ldr	r2, [pc, #20]	; (8001bf0 <prvInitialiseTaskLists+0x68>)
 8001bdc:	601a      	str	r2, [r3, #0]
}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20000074 	.word	0x20000074
 8001bec:	200000d8 	.word	0x200000d8
 8001bf0:	200000ec 	.word	0x200000ec
 8001bf4:	20000108 	.word	0x20000108
 8001bf8:	2000011c 	.word	0x2000011c
 8001bfc:	20000134 	.word	0x20000134
 8001c00:	20000100 	.word	0x20000100
 8001c04:	20000104 	.word	0x20000104

08001c08 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001c0e:	e019      	b.n	8001c44 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8001c10:	f000 fe28 	bl	8002864 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001c14:	4b10      	ldr	r3, [pc, #64]	; (8001c58 <prvCheckTasksWaitingTermination+0x50>)
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3304      	adds	r3, #4
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7fe fd2b 	bl	800067c <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8001c26:	4b0d      	ldr	r3, [pc, #52]	; (8001c5c <prvCheckTasksWaitingTermination+0x54>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	4a0b      	ldr	r2, [pc, #44]	; (8001c5c <prvCheckTasksWaitingTermination+0x54>)
 8001c2e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8001c30:	4b0b      	ldr	r3, [pc, #44]	; (8001c60 <prvCheckTasksWaitingTermination+0x58>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	3b01      	subs	r3, #1
 8001c36:	4a0a      	ldr	r2, [pc, #40]	; (8001c60 <prvCheckTasksWaitingTermination+0x58>)
 8001c38:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8001c3a:	f000 fe43 	bl	80028c4 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f000 f810 	bl	8001c64 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001c44:	4b06      	ldr	r3, [pc, #24]	; (8001c60 <prvCheckTasksWaitingTermination+0x58>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d1e1      	bne.n	8001c10 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8001c4c:	bf00      	nop
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	2000011c 	.word	0x2000011c
 8001c5c:	20000148 	.word	0x20000148
 8001c60:	20000130 	.word	0x20000130

08001c64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c70:	4618      	mov	r0, r3
 8001c72:	f001 f803 	bl	8002c7c <vPortFree>
                vPortFree( pxTCB );
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f001 f800 	bl	8002c7c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8001c7c:	bf00      	nop
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001c88:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <prvResetNextTaskUnblockTime+0x30>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d104      	bne.n	8001c9c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8001c92:	4b09      	ldr	r3, [pc, #36]	; (8001cb8 <prvResetNextTaskUnblockTime+0x34>)
 8001c94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001c98:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8001c9a:	e005      	b.n	8001ca8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001c9c:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <prvResetNextTaskUnblockTime+0x30>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	68db      	ldr	r3, [r3, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a04      	ldr	r2, [pc, #16]	; (8001cb8 <prvResetNextTaskUnblockTime+0x34>)
 8001ca6:	6013      	str	r3, [r2, #0]
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	20000100 	.word	0x20000100
 8001cb8:	20000168 	.word	0x20000168

08001cbc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8001cc2:	4b0b      	ldr	r3, [pc, #44]	; (8001cf0 <xTaskGetSchedulerState+0x34>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d102      	bne.n	8001cd0 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	607b      	str	r3, [r7, #4]
 8001cce:	e008      	b.n	8001ce2 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001cd0:	4b08      	ldr	r3, [pc, #32]	; (8001cf4 <xTaskGetSchedulerState+0x38>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d102      	bne.n	8001cde <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	607b      	str	r3, [r7, #4]
 8001cdc:	e001      	b.n	8001ce2 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8001ce2:	687b      	ldr	r3, [r7, #4]
    }
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr
 8001cf0:	20000154 	.word	0x20000154
 8001cf4:	20000170 	.word	0x20000170

08001cf8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8001d04:	2300      	movs	r3, #0
 8001d06:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d068      	beq.n	8001de0 <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8001d0e:	4b37      	ldr	r3, [pc, #220]	; (8001dec <xTaskPriorityDisinherit+0xf4>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d00a      	beq.n	8001d2e <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8001d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d1c:	f383 8811 	msr	BASEPRI, r3
 8001d20:	f3bf 8f6f 	isb	sy
 8001d24:	f3bf 8f4f 	dsb	sy
 8001d28:	60fb      	str	r3, [r7, #12]
    }
 8001d2a:	bf00      	nop
 8001d2c:	e7fe      	b.n	8001d2c <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d10a      	bne.n	8001d4c <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8001d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d3a:	f383 8811 	msr	BASEPRI, r3
 8001d3e:	f3bf 8f6f 	isb	sy
 8001d42:	f3bf 8f4f 	dsb	sy
 8001d46:	60bb      	str	r3, [r7, #8]
    }
 8001d48:	bf00      	nop
 8001d4a:	e7fe      	b.n	8001d4a <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d50:	1e5a      	subs	r2, r3, #1
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d5e:	429a      	cmp	r2, r3
 8001d60:	d03e      	beq.n	8001de0 <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d13a      	bne.n	8001de0 <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	3304      	adds	r3, #4
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7fe fc84 	bl	800067c <uxListRemove>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d10a      	bne.n	8001d90 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d7e:	2201      	movs	r2, #1
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	43da      	mvns	r2, r3
 8001d86:	4b1a      	ldr	r3, [pc, #104]	; (8001df0 <xTaskPriorityDisinherit+0xf8>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	4a18      	ldr	r2, [pc, #96]	; (8001df0 <xTaskPriorityDisinherit+0xf8>)
 8001d8e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4619      	mov	r1, r3
 8001d94:	204a      	movs	r0, #74	; 0x4a
 8001d96:	f001 fc39 	bl	800360c <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da6:	f1c3 0205 	rsb	r2, r3, #5
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001db2:	2201      	movs	r2, #1
 8001db4:	409a      	lsls	r2, r3
 8001db6:	4b0e      	ldr	r3, [pc, #56]	; (8001df0 <xTaskPriorityDisinherit+0xf8>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	4a0c      	ldr	r2, [pc, #48]	; (8001df0 <xTaskPriorityDisinherit+0xf8>)
 8001dbe:	6013      	str	r3, [r2, #0]
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	4413      	add	r3, r2
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4a09      	ldr	r2, [pc, #36]	; (8001df4 <xTaskPriorityDisinherit+0xfc>)
 8001dce:	441a      	add	r2, r3
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	3304      	adds	r3, #4
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4610      	mov	r0, r2
 8001dd8:	f7fe fbf3 	bl	80005c2 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8001de0:	697b      	ldr	r3, [r7, #20]
    }
 8001de2:	4618      	mov	r0, r3
 8001de4:	3718      	adds	r7, #24
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	20000070 	.word	0x20000070
 8001df0:	20000150 	.word	0x20000150
 8001df4:	20000074 	.word	0x20000074

08001df8 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8001e02:	4b32      	ldr	r3, [pc, #200]	; (8001ecc <prvAddCurrentTaskToDelayedList+0xd4>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001e08:	4b31      	ldr	r3, [pc, #196]	; (8001ed0 <prvAddCurrentTaskToDelayedList+0xd8>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	3304      	adds	r3, #4
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7fe fc34 	bl	800067c <uxListRemove>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d10b      	bne.n	8001e32 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8001e1a:	4b2d      	ldr	r3, [pc, #180]	; (8001ed0 <prvAddCurrentTaskToDelayedList+0xd8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e20:	2201      	movs	r2, #1
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	43da      	mvns	r2, r3
 8001e28:	4b2a      	ldr	r3, [pc, #168]	; (8001ed4 <prvAddCurrentTaskToDelayedList+0xdc>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	4a29      	ldr	r2, [pc, #164]	; (8001ed4 <prvAddCurrentTaskToDelayedList+0xdc>)
 8001e30:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e38:	d110      	bne.n	8001e5c <prvAddCurrentTaskToDelayedList+0x64>
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d00d      	beq.n	8001e5c <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8001e40:	4b23      	ldr	r3, [pc, #140]	; (8001ed0 <prvAddCurrentTaskToDelayedList+0xd8>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	211b      	movs	r1, #27
 8001e46:	4618      	mov	r0, r3
 8001e48:	f002 f97e 	bl	8004148 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001e4c:	4b20      	ldr	r3, [pc, #128]	; (8001ed0 <prvAddCurrentTaskToDelayedList+0xd8>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	3304      	adds	r3, #4
 8001e52:	4619      	mov	r1, r3
 8001e54:	4820      	ldr	r0, [pc, #128]	; (8001ed8 <prvAddCurrentTaskToDelayedList+0xe0>)
 8001e56:	f7fe fbb4 	bl	80005c2 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8001e5a:	e032      	b.n	8001ec2 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8001e5c:	68fa      	ldr	r2, [r7, #12]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4413      	add	r3, r2
 8001e62:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001e64:	4b1a      	ldr	r3, [pc, #104]	; (8001ed0 <prvAddCurrentTaskToDelayedList+0xd8>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	68ba      	ldr	r2, [r7, #8]
 8001e6a:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8001e6c:	68ba      	ldr	r2, [r7, #8]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d20f      	bcs.n	8001e94 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8001e74:	4b16      	ldr	r3, [pc, #88]	; (8001ed0 <prvAddCurrentTaskToDelayedList+0xd8>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2104      	movs	r1, #4
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f002 f964 	bl	8004148 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001e80:	4b16      	ldr	r3, [pc, #88]	; (8001edc <prvAddCurrentTaskToDelayedList+0xe4>)
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	4b12      	ldr	r3, [pc, #72]	; (8001ed0 <prvAddCurrentTaskToDelayedList+0xd8>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	3304      	adds	r3, #4
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4610      	mov	r0, r2
 8001e8e:	f7fe fbbc 	bl	800060a <vListInsert>
}
 8001e92:	e016      	b.n	8001ec2 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8001e94:	4b0e      	ldr	r3, [pc, #56]	; (8001ed0 <prvAddCurrentTaskToDelayedList+0xd8>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2104      	movs	r1, #4
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f002 f954 	bl	8004148 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001ea0:	4b0f      	ldr	r3, [pc, #60]	; (8001ee0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	4b0a      	ldr	r3, [pc, #40]	; (8001ed0 <prvAddCurrentTaskToDelayedList+0xd8>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	3304      	adds	r3, #4
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4610      	mov	r0, r2
 8001eae:	f7fe fbac 	bl	800060a <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8001eb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ee4 <prvAddCurrentTaskToDelayedList+0xec>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	68ba      	ldr	r2, [r7, #8]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d202      	bcs.n	8001ec2 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8001ebc:	4a09      	ldr	r2, [pc, #36]	; (8001ee4 <prvAddCurrentTaskToDelayedList+0xec>)
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	6013      	str	r3, [r2, #0]
}
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	2000014c 	.word	0x2000014c
 8001ed0:	20000070 	.word	0x20000070
 8001ed4:	20000150 	.word	0x20000150
 8001ed8:	20000134 	.word	0x20000134
 8001edc:	20000104 	.word	0x20000104
 8001ee0:	20000100 	.word	0x20000100
 8001ee4:	20000168 	.word	0x20000168

08001ee8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8001ef2:	f000 fad5 	bl	80024a0 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8001ef6:	4b11      	ldr	r3, [pc, #68]	; (8001f3c <xTimerCreateTimerTask+0x54>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d00b      	beq.n	8001f16 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8001efe:	4b10      	ldr	r3, [pc, #64]	; (8001f40 <xTimerCreateTimerTask+0x58>)
 8001f00:	9301      	str	r3, [sp, #4]
 8001f02:	2302      	movs	r3, #2
 8001f04:	9300      	str	r3, [sp, #0]
 8001f06:	2300      	movs	r3, #0
 8001f08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f0c:	490d      	ldr	r1, [pc, #52]	; (8001f44 <xTimerCreateTimerTask+0x5c>)
 8001f0e:	480e      	ldr	r0, [pc, #56]	; (8001f48 <xTimerCreateTimerTask+0x60>)
 8001f10:	f7ff f938 	bl	8001184 <xTaskCreate>
 8001f14:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d10a      	bne.n	8001f32 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8001f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f20:	f383 8811 	msr	BASEPRI, r3
 8001f24:	f3bf 8f6f 	isb	sy
 8001f28:	f3bf 8f4f 	dsb	sy
 8001f2c:	603b      	str	r3, [r7, #0]
    }
 8001f2e:	bf00      	nop
 8001f30:	e7fe      	b.n	8001f30 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8001f32:	687b      	ldr	r3, [r7, #4]
    }
 8001f34:	4618      	mov	r0, r3
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	200001a4 	.word	0x200001a4
 8001f40:	200001a8 	.word	0x200001a8
 8001f44:	08006134 	.word	0x08006134
 8001f48:	08002081 	.word	0x08002081

08001f4c <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08a      	sub	sp, #40	; 0x28
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
 8001f58:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d10a      	bne.n	8001f7a <xTimerGenericCommand+0x2e>
        __asm volatile
 8001f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f68:	f383 8811 	msr	BASEPRI, r3
 8001f6c:	f3bf 8f6f 	isb	sy
 8001f70:	f3bf 8f4f 	dsb	sy
 8001f74:	623b      	str	r3, [r7, #32]
    }
 8001f76:	bf00      	nop
 8001f78:	e7fe      	b.n	8001f78 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8001f7a:	4b1a      	ldr	r3, [pc, #104]	; (8001fe4 <xTimerGenericCommand+0x98>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d02a      	beq.n	8001fd8 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	2b05      	cmp	r3, #5
 8001f92:	dc18      	bgt.n	8001fc6 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8001f94:	f7ff fe92 	bl	8001cbc <xTaskGetSchedulerState>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d109      	bne.n	8001fb2 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8001f9e:	4b11      	ldr	r3, [pc, #68]	; (8001fe4 <xTimerGenericCommand+0x98>)
 8001fa0:	6818      	ldr	r0, [r3, #0]
 8001fa2:	f107 0114 	add.w	r1, r7, #20
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001faa:	f7fe fc81 	bl	80008b0 <xQueueGenericSend>
 8001fae:	6278      	str	r0, [r7, #36]	; 0x24
 8001fb0:	e012      	b.n	8001fd8 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8001fb2:	4b0c      	ldr	r3, [pc, #48]	; (8001fe4 <xTimerGenericCommand+0x98>)
 8001fb4:	6818      	ldr	r0, [r3, #0]
 8001fb6:	f107 0114 	add.w	r1, r7, #20
 8001fba:	2300      	movs	r3, #0
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f7fe fc77 	bl	80008b0 <xQueueGenericSend>
 8001fc2:	6278      	str	r0, [r7, #36]	; 0x24
 8001fc4:	e008      	b.n	8001fd8 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8001fc6:	4b07      	ldr	r3, [pc, #28]	; (8001fe4 <xTimerGenericCommand+0x98>)
 8001fc8:	6818      	ldr	r0, [r3, #0]
 8001fca:	f107 0114 	add.w	r1, r7, #20
 8001fce:	2300      	movs	r3, #0
 8001fd0:	683a      	ldr	r2, [r7, #0]
 8001fd2:	f7fe fd93 	bl	8000afc <xQueueGenericSendFromISR>
 8001fd6:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8001fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3728      	adds	r7, #40	; 0x28
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	200001a4 	.word	0x200001a4

08001fe8 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b088      	sub	sp, #32
 8001fec:	af02      	add	r7, sp, #8
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001ff2:	4b22      	ldr	r3, [pc, #136]	; (800207c <prvProcessExpiredTimer+0x94>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	3304      	adds	r3, #4
 8002000:	4618      	mov	r0, r3
 8002002:	f7fe fb3b 	bl	800067c <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	2b00      	cmp	r3, #0
 8002012:	d022      	beq.n	800205a <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	699a      	ldr	r2, [r3, #24]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	18d1      	adds	r1, r2, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	683a      	ldr	r2, [r7, #0]
 8002020:	6978      	ldr	r0, [r7, #20]
 8002022:	f000 f8d1 	bl	80021c8 <prvInsertTimerInActiveList>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d01f      	beq.n	800206c <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800202c:	2300      	movs	r3, #0
 800202e:	9300      	str	r3, [sp, #0]
 8002030:	2300      	movs	r3, #0
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	2100      	movs	r1, #0
 8002036:	6978      	ldr	r0, [r7, #20]
 8002038:	f7ff ff88 	bl	8001f4c <xTimerGenericCommand>
 800203c:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d113      	bne.n	800206c <prvProcessExpiredTimer+0x84>
        __asm volatile
 8002044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002048:	f383 8811 	msr	BASEPRI, r3
 800204c:	f3bf 8f6f 	isb	sy
 8002050:	f3bf 8f4f 	dsb	sy
 8002054:	60fb      	str	r3, [r7, #12]
    }
 8002056:	bf00      	nop
 8002058:	e7fe      	b.n	8002058 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002060:	f023 0301 	bic.w	r3, r3, #1
 8002064:	b2da      	uxtb	r2, r3
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	6978      	ldr	r0, [r7, #20]
 8002072:	4798      	blx	r3
    }
 8002074:	bf00      	nop
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	2000019c 	.word	0x2000019c

08002080 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002088:	f107 0308 	add.w	r3, r7, #8
 800208c:	4618      	mov	r0, r3
 800208e:	f000 f857 	bl	8002140 <prvGetNextExpireTime>
 8002092:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	4619      	mov	r1, r3
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f000 f803 	bl	80020a4 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800209e:	f000 f8d5 	bl	800224c <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80020a2:	e7f1      	b.n	8002088 <prvTimerTask+0x8>

080020a4 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80020ae:	f7ff fa2f 	bl	8001510 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80020b2:	f107 0308 	add.w	r3, r7, #8
 80020b6:	4618      	mov	r0, r3
 80020b8:	f000 f866 	bl	8002188 <prvSampleTimeNow>
 80020bc:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d130      	bne.n	8002126 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d10a      	bne.n	80020e0 <prvProcessTimerOrBlockTask+0x3c>
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d806      	bhi.n	80020e0 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80020d2:	f7ff fa2b 	bl	800152c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80020d6:	68f9      	ldr	r1, [r7, #12]
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f7ff ff85 	bl	8001fe8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80020de:	e024      	b.n	800212a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d008      	beq.n	80020f8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80020e6:	4b13      	ldr	r3, [pc, #76]	; (8002134 <prvProcessTimerOrBlockTask+0x90>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d101      	bne.n	80020f4 <prvProcessTimerOrBlockTask+0x50>
 80020f0:	2301      	movs	r3, #1
 80020f2:	e000      	b.n	80020f6 <prvProcessTimerOrBlockTask+0x52>
 80020f4:	2300      	movs	r3, #0
 80020f6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80020f8:	4b0f      	ldr	r3, [pc, #60]	; (8002138 <prvProcessTimerOrBlockTask+0x94>)
 80020fa:	6818      	ldr	r0, [r3, #0]
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	1ad3      	subs	r3, r2, r3
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	4619      	mov	r1, r3
 8002106:	f7ff f809 	bl	800111c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800210a:	f7ff fa0f 	bl	800152c <xTaskResumeAll>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10a      	bne.n	800212a <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8002114:	4b09      	ldr	r3, [pc, #36]	; (800213c <prvProcessTimerOrBlockTask+0x98>)
 8002116:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	f3bf 8f4f 	dsb	sy
 8002120:	f3bf 8f6f 	isb	sy
    }
 8002124:	e001      	b.n	800212a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8002126:	f7ff fa01 	bl	800152c <xTaskResumeAll>
    }
 800212a:	bf00      	nop
 800212c:	3710      	adds	r7, #16
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	200001a0 	.word	0x200001a0
 8002138:	200001a4 	.word	0x200001a4
 800213c:	e000ed04 	.word	0xe000ed04

08002140 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002148:	4b0e      	ldr	r3, [pc, #56]	; (8002184 <prvGetNextExpireTime+0x44>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d101      	bne.n	8002156 <prvGetNextExpireTime+0x16>
 8002152:	2201      	movs	r2, #1
 8002154:	e000      	b.n	8002158 <prvGetNextExpireTime+0x18>
 8002156:	2200      	movs	r2, #0
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d105      	bne.n	8002170 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002164:	4b07      	ldr	r3, [pc, #28]	; (8002184 <prvGetNextExpireTime+0x44>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	e001      	b.n	8002174 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8002170:	2300      	movs	r3, #0
 8002172:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8002174:	68fb      	ldr	r3, [r7, #12]
    }
 8002176:	4618      	mov	r0, r3
 8002178:	3714      	adds	r7, #20
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	2000019c 	.word	0x2000019c

08002188 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8002190:	f7ff fa6c 	bl	800166c <xTaskGetTickCount>
 8002194:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8002196:	4b0b      	ldr	r3, [pc, #44]	; (80021c4 <prvSampleTimeNow+0x3c>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68fa      	ldr	r2, [r7, #12]
 800219c:	429a      	cmp	r2, r3
 800219e:	d205      	bcs.n	80021ac <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80021a0:	f000 f91a 	bl	80023d8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	e002      	b.n	80021b2 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80021b2:	4a04      	ldr	r2, [pc, #16]	; (80021c4 <prvSampleTimeNow+0x3c>)
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80021b8:	68fb      	ldr	r3, [r7, #12]
    }
 80021ba:	4618      	mov	r0, r3
 80021bc:	3710      	adds	r7, #16
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	200001ac 	.word	0x200001ac

080021c8 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b086      	sub	sp, #24
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
 80021d4:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80021d6:	2300      	movs	r3, #0
 80021d8:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	68ba      	ldr	r2, [r7, #8]
 80021de:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80021e6:	68ba      	ldr	r2, [r7, #8]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d812      	bhi.n	8002214 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	1ad2      	subs	r2, r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d302      	bcc.n	8002202 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80021fc:	2301      	movs	r3, #1
 80021fe:	617b      	str	r3, [r7, #20]
 8002200:	e01b      	b.n	800223a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8002202:	4b10      	ldr	r3, [pc, #64]	; (8002244 <prvInsertTimerInActiveList+0x7c>)
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	3304      	adds	r3, #4
 800220a:	4619      	mov	r1, r3
 800220c:	4610      	mov	r0, r2
 800220e:	f7fe f9fc 	bl	800060a <vListInsert>
 8002212:	e012      	b.n	800223a <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	429a      	cmp	r2, r3
 800221a:	d206      	bcs.n	800222a <prvInsertTimerInActiveList+0x62>
 800221c:	68ba      	ldr	r2, [r7, #8]
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	429a      	cmp	r2, r3
 8002222:	d302      	bcc.n	800222a <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8002224:	2301      	movs	r3, #1
 8002226:	617b      	str	r3, [r7, #20]
 8002228:	e007      	b.n	800223a <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800222a:	4b07      	ldr	r3, [pc, #28]	; (8002248 <prvInsertTimerInActiveList+0x80>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	3304      	adds	r3, #4
 8002232:	4619      	mov	r1, r3
 8002234:	4610      	mov	r0, r2
 8002236:	f7fe f9e8 	bl	800060a <vListInsert>
            }
        }

        return xProcessTimerNow;
 800223a:	697b      	ldr	r3, [r7, #20]
    }
 800223c:	4618      	mov	r0, r3
 800223e:	3718      	adds	r7, #24
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	200001a0 	.word	0x200001a0
 8002248:	2000019c 	.word	0x2000019c

0800224c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800224c:	b580      	push	{r7, lr}
 800224e:	b08c      	sub	sp, #48	; 0x30
 8002250:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8002252:	e0ae      	b.n	80023b2 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	2b00      	cmp	r3, #0
 8002258:	f2c0 80aa 	blt.w	80023b0 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8002260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002262:	695b      	ldr	r3, [r3, #20]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d004      	beq.n	8002272 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800226a:	3304      	adds	r3, #4
 800226c:	4618      	mov	r0, r3
 800226e:	f7fe fa05 	bl	800067c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8002272:	1d3b      	adds	r3, r7, #4
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ff87 	bl	8002188 <prvSampleTimeNow>
 800227a:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	2b09      	cmp	r3, #9
 8002280:	f200 8097 	bhi.w	80023b2 <prvProcessReceivedCommands+0x166>
 8002284:	a201      	add	r2, pc, #4	; (adr r2, 800228c <prvProcessReceivedCommands+0x40>)
 8002286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800228a:	bf00      	nop
 800228c:	080022b5 	.word	0x080022b5
 8002290:	080022b5 	.word	0x080022b5
 8002294:	080022b5 	.word	0x080022b5
 8002298:	08002329 	.word	0x08002329
 800229c:	0800233d 	.word	0x0800233d
 80022a0:	08002387 	.word	0x08002387
 80022a4:	080022b5 	.word	0x080022b5
 80022a8:	080022b5 	.word	0x080022b5
 80022ac:	08002329 	.word	0x08002329
 80022b0:	0800233d 	.word	0x0800233d
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80022b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80022ba:	f043 0301 	orr.w	r3, r3, #1
 80022be:	b2da      	uxtb	r2, r3
 80022c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	18d1      	adds	r1, r2, r3
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	6a3a      	ldr	r2, [r7, #32]
 80022d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80022d4:	f7ff ff78 	bl	80021c8 <prvInsertTimerInActiveList>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d069      	beq.n	80023b2 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80022de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e0:	6a1b      	ldr	r3, [r3, #32]
 80022e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80022e4:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80022e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80022ec:	f003 0304 	and.w	r3, r3, #4
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d05e      	beq.n	80023b2 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80022f4:	68fa      	ldr	r2, [r7, #12]
 80022f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	441a      	add	r2, r3
 80022fc:	2300      	movs	r3, #0
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	2300      	movs	r3, #0
 8002302:	2100      	movs	r1, #0
 8002304:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002306:	f7ff fe21 	bl	8001f4c <xTimerGenericCommand>
 800230a:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d14f      	bne.n	80023b2 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8002312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002316:	f383 8811 	msr	BASEPRI, r3
 800231a:	f3bf 8f6f 	isb	sy
 800231e:	f3bf 8f4f 	dsb	sy
 8002322:	61bb      	str	r3, [r7, #24]
    }
 8002324:	bf00      	nop
 8002326:	e7fe      	b.n	8002326 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8002328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800232a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800232e:	f023 0301 	bic.w	r3, r3, #1
 8002332:	b2da      	uxtb	r2, r3
 8002334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002336:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 800233a:	e03a      	b.n	80023b2 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800233c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002342:	f043 0301 	orr.w	r3, r3, #1
 8002346:	b2da      	uxtb	r2, r3
 8002348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800234a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800234e:	68fa      	ldr	r2, [r7, #12]
 8002350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002352:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8002354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002356:	699b      	ldr	r3, [r3, #24]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d10a      	bne.n	8002372 <prvProcessReceivedCommands+0x126>
        __asm volatile
 800235c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002360:	f383 8811 	msr	BASEPRI, r3
 8002364:	f3bf 8f6f 	isb	sy
 8002368:	f3bf 8f4f 	dsb	sy
 800236c:	617b      	str	r3, [r7, #20]
    }
 800236e:	bf00      	nop
 8002370:	e7fe      	b.n	8002370 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8002372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002374:	699a      	ldr	r2, [r3, #24]
 8002376:	6a3b      	ldr	r3, [r7, #32]
 8002378:	18d1      	adds	r1, r2, r3
 800237a:	6a3b      	ldr	r3, [r7, #32]
 800237c:	6a3a      	ldr	r2, [r7, #32]
 800237e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002380:	f7ff ff22 	bl	80021c8 <prvInsertTimerInActiveList>
                        break;
 8002384:	e015      	b.n	80023b2 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002388:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800238c:	f003 0302 	and.w	r3, r3, #2
 8002390:	2b00      	cmp	r3, #0
 8002392:	d103      	bne.n	800239c <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8002394:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002396:	f000 fc71 	bl	8002c7c <vPortFree>
 800239a:	e00a      	b.n	80023b2 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800239c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80023a2:	f023 0301 	bic.w	r3, r3, #1
 80023a6:	b2da      	uxtb	r2, r3
 80023a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80023ae:	e000      	b.n	80023b2 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 80023b0:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80023b2:	4b08      	ldr	r3, [pc, #32]	; (80023d4 <prvProcessReceivedCommands+0x188>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f107 0108 	add.w	r1, r7, #8
 80023ba:	2200      	movs	r2, #0
 80023bc:	4618      	mov	r0, r3
 80023be:	f7fe fc5b 	bl	8000c78 <xQueueReceive>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	f47f af45 	bne.w	8002254 <prvProcessReceivedCommands+0x8>
        }
    }
 80023ca:	bf00      	nop
 80023cc:	bf00      	nop
 80023ce:	3728      	adds	r7, #40	; 0x28
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	200001a4 	.word	0x200001a4

080023d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80023d8:	b580      	push	{r7, lr}
 80023da:	b088      	sub	sp, #32
 80023dc:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80023de:	e048      	b.n	8002472 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80023e0:	4b2d      	ldr	r3, [pc, #180]	; (8002498 <prvSwitchTimerLists+0xc0>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80023ea:	4b2b      	ldr	r3, [pc, #172]	; (8002498 <prvSwitchTimerLists+0xc0>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	3304      	adds	r3, #4
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7fe f93f 	bl	800067c <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6a1b      	ldr	r3, [r3, #32]
 8002402:	68f8      	ldr	r0, [r7, #12]
 8002404:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800240c:	f003 0304 	and.w	r3, r3, #4
 8002410:	2b00      	cmp	r3, #0
 8002412:	d02e      	beq.n	8002472 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	693a      	ldr	r2, [r7, #16]
 800241a:	4413      	add	r3, r2
 800241c:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 800241e:	68ba      	ldr	r2, [r7, #8]
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	429a      	cmp	r2, r3
 8002424:	d90e      	bls.n	8002444 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	68ba      	ldr	r2, [r7, #8]
 800242a:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002432:	4b19      	ldr	r3, [pc, #100]	; (8002498 <prvSwitchTimerLists+0xc0>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	3304      	adds	r3, #4
 800243a:	4619      	mov	r1, r3
 800243c:	4610      	mov	r0, r2
 800243e:	f7fe f8e4 	bl	800060a <vListInsert>
 8002442:	e016      	b.n	8002472 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8002444:	2300      	movs	r3, #0
 8002446:	9300      	str	r3, [sp, #0]
 8002448:	2300      	movs	r3, #0
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	2100      	movs	r1, #0
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f7ff fd7c 	bl	8001f4c <xTimerGenericCommand>
 8002454:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d10a      	bne.n	8002472 <prvSwitchTimerLists+0x9a>
        __asm volatile
 800245c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002460:	f383 8811 	msr	BASEPRI, r3
 8002464:	f3bf 8f6f 	isb	sy
 8002468:	f3bf 8f4f 	dsb	sy
 800246c:	603b      	str	r3, [r7, #0]
    }
 800246e:	bf00      	nop
 8002470:	e7fe      	b.n	8002470 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8002472:	4b09      	ldr	r3, [pc, #36]	; (8002498 <prvSwitchTimerLists+0xc0>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d1b1      	bne.n	80023e0 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 800247c:	4b06      	ldr	r3, [pc, #24]	; (8002498 <prvSwitchTimerLists+0xc0>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8002482:	4b06      	ldr	r3, [pc, #24]	; (800249c <prvSwitchTimerLists+0xc4>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a04      	ldr	r2, [pc, #16]	; (8002498 <prvSwitchTimerLists+0xc0>)
 8002488:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800248a:	4a04      	ldr	r2, [pc, #16]	; (800249c <prvSwitchTimerLists+0xc4>)
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	6013      	str	r3, [r2, #0]
    }
 8002490:	bf00      	nop
 8002492:	3718      	adds	r7, #24
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	2000019c 	.word	0x2000019c
 800249c:	200001a0 	.word	0x200001a0

080024a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80024a4:	f000 f9de 	bl	8002864 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80024a8:	4b12      	ldr	r3, [pc, #72]	; (80024f4 <prvCheckForValidListAndQueue+0x54>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d11d      	bne.n	80024ec <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80024b0:	4811      	ldr	r0, [pc, #68]	; (80024f8 <prvCheckForValidListAndQueue+0x58>)
 80024b2:	f7fe f859 	bl	8000568 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80024b6:	4811      	ldr	r0, [pc, #68]	; (80024fc <prvCheckForValidListAndQueue+0x5c>)
 80024b8:	f7fe f856 	bl	8000568 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80024bc:	4b10      	ldr	r3, [pc, #64]	; (8002500 <prvCheckForValidListAndQueue+0x60>)
 80024be:	4a0e      	ldr	r2, [pc, #56]	; (80024f8 <prvCheckForValidListAndQueue+0x58>)
 80024c0:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80024c2:	4b10      	ldr	r3, [pc, #64]	; (8002504 <prvCheckForValidListAndQueue+0x64>)
 80024c4:	4a0d      	ldr	r2, [pc, #52]	; (80024fc <prvCheckForValidListAndQueue+0x5c>)
 80024c6:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80024c8:	2200      	movs	r2, #0
 80024ca:	210c      	movs	r1, #12
 80024cc:	200a      	movs	r0, #10
 80024ce:	f7fe f967 	bl	80007a0 <xQueueGenericCreate>
 80024d2:	4603      	mov	r3, r0
 80024d4:	4a07      	ldr	r2, [pc, #28]	; (80024f4 <prvCheckForValidListAndQueue+0x54>)
 80024d6:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80024d8:	4b06      	ldr	r3, [pc, #24]	; (80024f4 <prvCheckForValidListAndQueue+0x54>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d005      	beq.n	80024ec <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80024e0:	4b04      	ldr	r3, [pc, #16]	; (80024f4 <prvCheckForValidListAndQueue+0x54>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4908      	ldr	r1, [pc, #32]	; (8002508 <prvCheckForValidListAndQueue+0x68>)
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fe fde6 	bl	80010b8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80024ec:	f000 f9ea 	bl	80028c4 <vPortExitCritical>
    }
 80024f0:	bf00      	nop
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	200001a4 	.word	0x200001a4
 80024f8:	20000174 	.word	0x20000174
 80024fc:	20000188 	.word	0x20000188
 8002500:	2000019c 	.word	0x2000019c
 8002504:	200001a0 	.word	0x200001a0
 8002508:	0800613c 	.word	0x0800613c

0800250c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	60b9      	str	r1, [r7, #8]
 8002516:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	3b04      	subs	r3, #4
 800251c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002524:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	3b04      	subs	r3, #4
 800252a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	f023 0201 	bic.w	r2, r3, #1
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	3b04      	subs	r3, #4
 800253a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800253c:	4a0c      	ldr	r2, [pc, #48]	; (8002570 <pxPortInitialiseStack+0x64>)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	3b14      	subs	r3, #20
 8002546:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	3b04      	subs	r3, #4
 8002552:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f06f 0202 	mvn.w	r2, #2
 800255a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	3b20      	subs	r3, #32
 8002560:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002562:	68fb      	ldr	r3, [r7, #12]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3714      	adds	r7, #20
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	08002575 	.word	0x08002575

08002574 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800257a:	2300      	movs	r3, #0
 800257c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800257e:	4b12      	ldr	r3, [pc, #72]	; (80025c8 <prvTaskExitError+0x54>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002586:	d00a      	beq.n	800259e <prvTaskExitError+0x2a>
        __asm volatile
 8002588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800258c:	f383 8811 	msr	BASEPRI, r3
 8002590:	f3bf 8f6f 	isb	sy
 8002594:	f3bf 8f4f 	dsb	sy
 8002598:	60fb      	str	r3, [r7, #12]
    }
 800259a:	bf00      	nop
 800259c:	e7fe      	b.n	800259c <prvTaskExitError+0x28>
        __asm volatile
 800259e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025a2:	f383 8811 	msr	BASEPRI, r3
 80025a6:	f3bf 8f6f 	isb	sy
 80025aa:	f3bf 8f4f 	dsb	sy
 80025ae:	60bb      	str	r3, [r7, #8]
    }
 80025b0:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80025b2:	bf00      	nop
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d0fc      	beq.n	80025b4 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80025ba:	bf00      	nop
 80025bc:	bf00      	nop
 80025be:	3714      	adds	r7, #20
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	20000004 	.word	0x20000004
 80025cc:	00000000 	.word	0x00000000

080025d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80025d0:	4b07      	ldr	r3, [pc, #28]	; (80025f0 <pxCurrentTCBConst2>)
 80025d2:	6819      	ldr	r1, [r3, #0]
 80025d4:	6808      	ldr	r0, [r1, #0]
 80025d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025da:	f380 8809 	msr	PSP, r0
 80025de:	f3bf 8f6f 	isb	sy
 80025e2:	f04f 0000 	mov.w	r0, #0
 80025e6:	f380 8811 	msr	BASEPRI, r0
 80025ea:	4770      	bx	lr
 80025ec:	f3af 8000 	nop.w

080025f0 <pxCurrentTCBConst2>:
 80025f0:	20000070 	.word	0x20000070
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80025f4:	bf00      	nop
 80025f6:	bf00      	nop

080025f8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80025f8:	4808      	ldr	r0, [pc, #32]	; (800261c <prvPortStartFirstTask+0x24>)
 80025fa:	6800      	ldr	r0, [r0, #0]
 80025fc:	6800      	ldr	r0, [r0, #0]
 80025fe:	f380 8808 	msr	MSP, r0
 8002602:	f04f 0000 	mov.w	r0, #0
 8002606:	f380 8814 	msr	CONTROL, r0
 800260a:	b662      	cpsie	i
 800260c:	b661      	cpsie	f
 800260e:	f3bf 8f4f 	dsb	sy
 8002612:	f3bf 8f6f 	isb	sy
 8002616:	df00      	svc	0
 8002618:	bf00      	nop
 800261a:	0000      	.short	0x0000
 800261c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002620:	bf00      	nop
 8002622:	bf00      	nop

08002624 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800262a:	4b46      	ldr	r3, [pc, #280]	; (8002744 <xPortStartScheduler+0x120>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a46      	ldr	r2, [pc, #280]	; (8002748 <xPortStartScheduler+0x124>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d10a      	bne.n	800264a <xPortStartScheduler+0x26>
        __asm volatile
 8002634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002638:	f383 8811 	msr	BASEPRI, r3
 800263c:	f3bf 8f6f 	isb	sy
 8002640:	f3bf 8f4f 	dsb	sy
 8002644:	613b      	str	r3, [r7, #16]
    }
 8002646:	bf00      	nop
 8002648:	e7fe      	b.n	8002648 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800264a:	4b3e      	ldr	r3, [pc, #248]	; (8002744 <xPortStartScheduler+0x120>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a3f      	ldr	r2, [pc, #252]	; (800274c <xPortStartScheduler+0x128>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d10a      	bne.n	800266a <xPortStartScheduler+0x46>
        __asm volatile
 8002654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002658:	f383 8811 	msr	BASEPRI, r3
 800265c:	f3bf 8f6f 	isb	sy
 8002660:	f3bf 8f4f 	dsb	sy
 8002664:	60fb      	str	r3, [r7, #12]
    }
 8002666:	bf00      	nop
 8002668:	e7fe      	b.n	8002668 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800266a:	4b39      	ldr	r3, [pc, #228]	; (8002750 <xPortStartScheduler+0x12c>)
 800266c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	b2db      	uxtb	r3, r3
 8002674:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	22ff      	movs	r2, #255	; 0xff
 800267a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	b2db      	uxtb	r3, r3
 8002682:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002684:	78fb      	ldrb	r3, [r7, #3]
 8002686:	b2db      	uxtb	r3, r3
 8002688:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800268c:	b2da      	uxtb	r2, r3
 800268e:	4b31      	ldr	r3, [pc, #196]	; (8002754 <xPortStartScheduler+0x130>)
 8002690:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002692:	4b31      	ldr	r3, [pc, #196]	; (8002758 <xPortStartScheduler+0x134>)
 8002694:	2207      	movs	r2, #7
 8002696:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002698:	e009      	b.n	80026ae <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800269a:	4b2f      	ldr	r3, [pc, #188]	; (8002758 <xPortStartScheduler+0x134>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	3b01      	subs	r3, #1
 80026a0:	4a2d      	ldr	r2, [pc, #180]	; (8002758 <xPortStartScheduler+0x134>)
 80026a2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80026a4:	78fb      	ldrb	r3, [r7, #3]
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	005b      	lsls	r3, r3, #1
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80026ae:	78fb      	ldrb	r3, [r7, #3]
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026b6:	2b80      	cmp	r3, #128	; 0x80
 80026b8:	d0ef      	beq.n	800269a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80026ba:	4b27      	ldr	r3, [pc, #156]	; (8002758 <xPortStartScheduler+0x134>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f1c3 0307 	rsb	r3, r3, #7
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	d00a      	beq.n	80026dc <xPortStartScheduler+0xb8>
        __asm volatile
 80026c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ca:	f383 8811 	msr	BASEPRI, r3
 80026ce:	f3bf 8f6f 	isb	sy
 80026d2:	f3bf 8f4f 	dsb	sy
 80026d6:	60bb      	str	r3, [r7, #8]
    }
 80026d8:	bf00      	nop
 80026da:	e7fe      	b.n	80026da <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80026dc:	4b1e      	ldr	r3, [pc, #120]	; (8002758 <xPortStartScheduler+0x134>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	021b      	lsls	r3, r3, #8
 80026e2:	4a1d      	ldr	r2, [pc, #116]	; (8002758 <xPortStartScheduler+0x134>)
 80026e4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80026e6:	4b1c      	ldr	r3, [pc, #112]	; (8002758 <xPortStartScheduler+0x134>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80026ee:	4a1a      	ldr	r2, [pc, #104]	; (8002758 <xPortStartScheduler+0x134>)
 80026f0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	b2da      	uxtb	r2, r3
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80026fa:	4b18      	ldr	r3, [pc, #96]	; (800275c <xPortStartScheduler+0x138>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a17      	ldr	r2, [pc, #92]	; (800275c <xPortStartScheduler+0x138>)
 8002700:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002704:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002706:	4b15      	ldr	r3, [pc, #84]	; (800275c <xPortStartScheduler+0x138>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a14      	ldr	r2, [pc, #80]	; (800275c <xPortStartScheduler+0x138>)
 800270c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002710:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002712:	f000 f963 	bl	80029dc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002716:	4b12      	ldr	r3, [pc, #72]	; (8002760 <xPortStartScheduler+0x13c>)
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800271c:	f000 f982 	bl	8002a24 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002720:	4b10      	ldr	r3, [pc, #64]	; (8002764 <xPortStartScheduler+0x140>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a0f      	ldr	r2, [pc, #60]	; (8002764 <xPortStartScheduler+0x140>)
 8002726:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800272a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800272c:	f7ff ff64 	bl	80025f8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002730:	f7ff f868 	bl	8001804 <vTaskSwitchContext>
    prvTaskExitError();
 8002734:	f7ff ff1e 	bl	8002574 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	3718      	adds	r7, #24
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	e000ed00 	.word	0xe000ed00
 8002748:	410fc271 	.word	0x410fc271
 800274c:	410fc270 	.word	0x410fc270
 8002750:	e000e400 	.word	0xe000e400
 8002754:	200001b0 	.word	0x200001b0
 8002758:	200001b4 	.word	0x200001b4
 800275c:	e000ed20 	.word	0xe000ed20
 8002760:	20000004 	.word	0x20000004
 8002764:	e000ef34 	.word	0xe000ef34

08002768 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8002768:	b480      	push	{r7}
 800276a:	b087      	sub	sp, #28
 800276c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800276e:	4b37      	ldr	r3, [pc, #220]	; (800284c <vInitPrioGroupValue+0xe4>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a37      	ldr	r2, [pc, #220]	; (8002850 <vInitPrioGroupValue+0xe8>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d10a      	bne.n	800278e <vInitPrioGroupValue+0x26>
        __asm volatile
 8002778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800277c:	f383 8811 	msr	BASEPRI, r3
 8002780:	f3bf 8f6f 	isb	sy
 8002784:	f3bf 8f4f 	dsb	sy
 8002788:	613b      	str	r3, [r7, #16]
    }
 800278a:	bf00      	nop
 800278c:	e7fe      	b.n	800278c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800278e:	4b2f      	ldr	r3, [pc, #188]	; (800284c <vInitPrioGroupValue+0xe4>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a30      	ldr	r2, [pc, #192]	; (8002854 <vInitPrioGroupValue+0xec>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d10a      	bne.n	80027ae <vInitPrioGroupValue+0x46>
        __asm volatile
 8002798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800279c:	f383 8811 	msr	BASEPRI, r3
 80027a0:	f3bf 8f6f 	isb	sy
 80027a4:	f3bf 8f4f 	dsb	sy
 80027a8:	60fb      	str	r3, [r7, #12]
    }
 80027aa:	bf00      	nop
 80027ac:	e7fe      	b.n	80027ac <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80027ae:	4b2a      	ldr	r3, [pc, #168]	; (8002858 <vInitPrioGroupValue+0xf0>)
 80027b0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	22ff      	movs	r2, #255	; 0xff
 80027be:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80027c8:	78fb      	ldrb	r3, [r7, #3]
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	4b22      	ldr	r3, [pc, #136]	; (800285c <vInitPrioGroupValue+0xf4>)
 80027d4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80027d6:	4b22      	ldr	r3, [pc, #136]	; (8002860 <vInitPrioGroupValue+0xf8>)
 80027d8:	2207      	movs	r2, #7
 80027da:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80027dc:	e009      	b.n	80027f2 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80027de:	4b20      	ldr	r3, [pc, #128]	; (8002860 <vInitPrioGroupValue+0xf8>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	3b01      	subs	r3, #1
 80027e4:	4a1e      	ldr	r2, [pc, #120]	; (8002860 <vInitPrioGroupValue+0xf8>)
 80027e6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80027e8:	78fb      	ldrb	r3, [r7, #3]
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80027f2:	78fb      	ldrb	r3, [r7, #3]
 80027f4:	b2db      	uxtb	r3, r3
 80027f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027fa:	2b80      	cmp	r3, #128	; 0x80
 80027fc:	d0ef      	beq.n	80027de <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80027fe:	4b18      	ldr	r3, [pc, #96]	; (8002860 <vInitPrioGroupValue+0xf8>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f1c3 0307 	rsb	r3, r3, #7
 8002806:	2b04      	cmp	r3, #4
 8002808:	d00a      	beq.n	8002820 <vInitPrioGroupValue+0xb8>
        __asm volatile
 800280a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800280e:	f383 8811 	msr	BASEPRI, r3
 8002812:	f3bf 8f6f 	isb	sy
 8002816:	f3bf 8f4f 	dsb	sy
 800281a:	60bb      	str	r3, [r7, #8]
    }
 800281c:	bf00      	nop
 800281e:	e7fe      	b.n	800281e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002820:	4b0f      	ldr	r3, [pc, #60]	; (8002860 <vInitPrioGroupValue+0xf8>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	021b      	lsls	r3, r3, #8
 8002826:	4a0e      	ldr	r2, [pc, #56]	; (8002860 <vInitPrioGroupValue+0xf8>)
 8002828:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800282a:	4b0d      	ldr	r3, [pc, #52]	; (8002860 <vInitPrioGroupValue+0xf8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002832:	4a0b      	ldr	r2, [pc, #44]	; (8002860 <vInitPrioGroupValue+0xf8>)
 8002834:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	b2da      	uxtb	r2, r3
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800283e:	bf00      	nop
 8002840:	371c      	adds	r7, #28
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	e000ed00 	.word	0xe000ed00
 8002850:	410fc271 	.word	0x410fc271
 8002854:	410fc270 	.word	0x410fc270
 8002858:	e000e400 	.word	0xe000e400
 800285c:	200001b0 	.word	0x200001b0
 8002860:	200001b4 	.word	0x200001b4

08002864 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
        __asm volatile
 800286a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800286e:	f383 8811 	msr	BASEPRI, r3
 8002872:	f3bf 8f6f 	isb	sy
 8002876:	f3bf 8f4f 	dsb	sy
 800287a:	607b      	str	r3, [r7, #4]
    }
 800287c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800287e:	4b0f      	ldr	r3, [pc, #60]	; (80028bc <vPortEnterCritical+0x58>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	3301      	adds	r3, #1
 8002884:	4a0d      	ldr	r2, [pc, #52]	; (80028bc <vPortEnterCritical+0x58>)
 8002886:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002888:	4b0c      	ldr	r3, [pc, #48]	; (80028bc <vPortEnterCritical+0x58>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2b01      	cmp	r3, #1
 800288e:	d10f      	bne.n	80028b0 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002890:	4b0b      	ldr	r3, [pc, #44]	; (80028c0 <vPortEnterCritical+0x5c>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00a      	beq.n	80028b0 <vPortEnterCritical+0x4c>
        __asm volatile
 800289a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800289e:	f383 8811 	msr	BASEPRI, r3
 80028a2:	f3bf 8f6f 	isb	sy
 80028a6:	f3bf 8f4f 	dsb	sy
 80028aa:	603b      	str	r3, [r7, #0]
    }
 80028ac:	bf00      	nop
 80028ae:	e7fe      	b.n	80028ae <vPortEnterCritical+0x4a>
    }
}
 80028b0:	bf00      	nop
 80028b2:	370c      	adds	r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	20000004 	.word	0x20000004
 80028c0:	e000ed04 	.word	0xe000ed04

080028c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80028ca:	4b12      	ldr	r3, [pc, #72]	; (8002914 <vPortExitCritical+0x50>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d10a      	bne.n	80028e8 <vPortExitCritical+0x24>
        __asm volatile
 80028d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028d6:	f383 8811 	msr	BASEPRI, r3
 80028da:	f3bf 8f6f 	isb	sy
 80028de:	f3bf 8f4f 	dsb	sy
 80028e2:	607b      	str	r3, [r7, #4]
    }
 80028e4:	bf00      	nop
 80028e6:	e7fe      	b.n	80028e6 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80028e8:	4b0a      	ldr	r3, [pc, #40]	; (8002914 <vPortExitCritical+0x50>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	3b01      	subs	r3, #1
 80028ee:	4a09      	ldr	r2, [pc, #36]	; (8002914 <vPortExitCritical+0x50>)
 80028f0:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80028f2:	4b08      	ldr	r3, [pc, #32]	; (8002914 <vPortExitCritical+0x50>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d105      	bne.n	8002906 <vPortExitCritical+0x42>
 80028fa:	2300      	movs	r3, #0
 80028fc:	603b      	str	r3, [r7, #0]
        __asm volatile
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	f383 8811 	msr	BASEPRI, r3
    }
 8002904:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002906:	bf00      	nop
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	20000004 	.word	0x20000004
	...

08002920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002920:	f3ef 8009 	mrs	r0, PSP
 8002924:	f3bf 8f6f 	isb	sy
 8002928:	4b15      	ldr	r3, [pc, #84]	; (8002980 <pxCurrentTCBConst>)
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	f01e 0f10 	tst.w	lr, #16
 8002930:	bf08      	it	eq
 8002932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800293a:	6010      	str	r0, [r2, #0]
 800293c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002940:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002944:	f380 8811 	msr	BASEPRI, r0
 8002948:	f3bf 8f4f 	dsb	sy
 800294c:	f3bf 8f6f 	isb	sy
 8002950:	f7fe ff58 	bl	8001804 <vTaskSwitchContext>
 8002954:	f04f 0000 	mov.w	r0, #0
 8002958:	f380 8811 	msr	BASEPRI, r0
 800295c:	bc09      	pop	{r0, r3}
 800295e:	6819      	ldr	r1, [r3, #0]
 8002960:	6808      	ldr	r0, [r1, #0]
 8002962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002966:	f01e 0f10 	tst.w	lr, #16
 800296a:	bf08      	it	eq
 800296c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002970:	f380 8809 	msr	PSP, r0
 8002974:	f3bf 8f6f 	isb	sy
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	f3af 8000 	nop.w

08002980 <pxCurrentTCBConst>:
 8002980:	20000070 	.word	0x20000070
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002984:	bf00      	nop
 8002986:	bf00      	nop

08002988 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
        __asm volatile
 800298e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002992:	f383 8811 	msr	BASEPRI, r3
 8002996:	f3bf 8f6f 	isb	sy
 800299a:	f3bf 8f4f 	dsb	sy
 800299e:	607b      	str	r3, [r7, #4]
    }
 80029a0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80029a2:	f001 fa75 	bl	8003e90 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80029a6:	f7fe fe71 	bl	800168c <xTaskIncrementTick>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d006      	beq.n	80029be <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80029b0:	f001 facc 	bl	8003f4c <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80029b4:	4b08      	ldr	r3, [pc, #32]	; (80029d8 <SysTick_Handler+0x50>)
 80029b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	e001      	b.n	80029c2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 80029be:	f001 faa9 	bl	8003f14 <SEGGER_SYSVIEW_RecordExitISR>
 80029c2:	2300      	movs	r3, #0
 80029c4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	f383 8811 	msr	BASEPRI, r3
    }
 80029cc:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80029ce:	bf00      	nop
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	e000ed04 	.word	0xe000ed04

080029dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80029e0:	4b0b      	ldr	r3, [pc, #44]	; (8002a10 <vPortSetupTimerInterrupt+0x34>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80029e6:	4b0b      	ldr	r3, [pc, #44]	; (8002a14 <vPortSetupTimerInterrupt+0x38>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80029ec:	4b0a      	ldr	r3, [pc, #40]	; (8002a18 <vPortSetupTimerInterrupt+0x3c>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a0a      	ldr	r2, [pc, #40]	; (8002a1c <vPortSetupTimerInterrupt+0x40>)
 80029f2:	fba2 2303 	umull	r2, r3, r2, r3
 80029f6:	099b      	lsrs	r3, r3, #6
 80029f8:	4a09      	ldr	r2, [pc, #36]	; (8002a20 <vPortSetupTimerInterrupt+0x44>)
 80029fa:	3b01      	subs	r3, #1
 80029fc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80029fe:	4b04      	ldr	r3, [pc, #16]	; (8002a10 <vPortSetupTimerInterrupt+0x34>)
 8002a00:	2207      	movs	r2, #7
 8002a02:	601a      	str	r2, [r3, #0]
}
 8002a04:	bf00      	nop
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	e000e010 	.word	0xe000e010
 8002a14:	e000e018 	.word	0xe000e018
 8002a18:	20000008 	.word	0x20000008
 8002a1c:	10624dd3 	.word	0x10624dd3
 8002a20:	e000e014 	.word	0xe000e014

08002a24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8002a24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002a34 <vPortEnableVFP+0x10>
 8002a28:	6801      	ldr	r1, [r0, #0]
 8002a2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002a2e:	6001      	str	r1, [r0, #0]
 8002a30:	4770      	bx	lr
 8002a32:	0000      	.short	0x0000
 8002a34:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8002a38:	bf00      	nop
 8002a3a:	bf00      	nop

08002a3c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8002a42:	f3ef 8305 	mrs	r3, IPSR
 8002a46:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2b0f      	cmp	r3, #15
 8002a4c:	d914      	bls.n	8002a78 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8002a4e:	4a17      	ldr	r2, [pc, #92]	; (8002aac <vPortValidateInterruptPriority+0x70>)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	4413      	add	r3, r2
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002a58:	4b15      	ldr	r3, [pc, #84]	; (8002ab0 <vPortValidateInterruptPriority+0x74>)
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	7afa      	ldrb	r2, [r7, #11]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d20a      	bcs.n	8002a78 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8002a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a66:	f383 8811 	msr	BASEPRI, r3
 8002a6a:	f3bf 8f6f 	isb	sy
 8002a6e:	f3bf 8f4f 	dsb	sy
 8002a72:	607b      	str	r3, [r7, #4]
    }
 8002a74:	bf00      	nop
 8002a76:	e7fe      	b.n	8002a76 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8002a78:	4b0e      	ldr	r3, [pc, #56]	; (8002ab4 <vPortValidateInterruptPriority+0x78>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002a80:	4b0d      	ldr	r3, [pc, #52]	; (8002ab8 <vPortValidateInterruptPriority+0x7c>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d90a      	bls.n	8002a9e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8002a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a8c:	f383 8811 	msr	BASEPRI, r3
 8002a90:	f3bf 8f6f 	isb	sy
 8002a94:	f3bf 8f4f 	dsb	sy
 8002a98:	603b      	str	r3, [r7, #0]
    }
 8002a9a:	bf00      	nop
 8002a9c:	e7fe      	b.n	8002a9c <vPortValidateInterruptPriority+0x60>
    }
 8002a9e:	bf00      	nop
 8002aa0:	3714      	adds	r7, #20
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	e000e3f0 	.word	0xe000e3f0
 8002ab0:	200001b0 	.word	0x200001b0
 8002ab4:	e000ed0c 	.word	0xe000ed0c
 8002ab8:	200001b4 	.word	0x200001b4

08002abc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b08a      	sub	sp, #40	; 0x28
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8002ac8:	f7fe fd22 	bl	8001510 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002acc:	4b65      	ldr	r3, [pc, #404]	; (8002c64 <pvPortMalloc+0x1a8>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d101      	bne.n	8002ad8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8002ad4:	f000 f934 	bl	8002d40 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002ad8:	4b63      	ldr	r3, [pc, #396]	; (8002c68 <pvPortMalloc+0x1ac>)
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	f040 80a7 	bne.w	8002c34 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d02d      	beq.n	8002b48 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8002aec:	2208      	movs	r2, #8
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d227      	bcs.n	8002b48 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8002af8:	2208      	movs	r2, #8
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4413      	add	r3, r2
 8002afe:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	f003 0307 	and.w	r3, r3, #7
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d021      	beq.n	8002b4e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f023 0307 	bic.w	r3, r3, #7
 8002b10:	3308      	adds	r3, #8
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d214      	bcs.n	8002b42 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f023 0307 	bic.w	r3, r3, #7
 8002b1e:	3308      	adds	r3, #8
 8002b20:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	f003 0307 	and.w	r3, r3, #7
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d010      	beq.n	8002b4e <pvPortMalloc+0x92>
        __asm volatile
 8002b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b30:	f383 8811 	msr	BASEPRI, r3
 8002b34:	f3bf 8f6f 	isb	sy
 8002b38:	f3bf 8f4f 	dsb	sy
 8002b3c:	617b      	str	r3, [r7, #20]
    }
 8002b3e:	bf00      	nop
 8002b40:	e7fe      	b.n	8002b40 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8002b42:	2300      	movs	r3, #0
 8002b44:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002b46:	e002      	b.n	8002b4e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	607b      	str	r3, [r7, #4]
 8002b4c:	e000      	b.n	8002b50 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002b4e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d06e      	beq.n	8002c34 <pvPortMalloc+0x178>
 8002b56:	4b45      	ldr	r3, [pc, #276]	; (8002c6c <pvPortMalloc+0x1b0>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d869      	bhi.n	8002c34 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8002b60:	4b43      	ldr	r3, [pc, #268]	; (8002c70 <pvPortMalloc+0x1b4>)
 8002b62:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8002b64:	4b42      	ldr	r3, [pc, #264]	; (8002c70 <pvPortMalloc+0x1b4>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002b6a:	e004      	b.n	8002b76 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 8002b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8002b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d903      	bls.n	8002b88 <pvPortMalloc+0xcc>
 8002b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1f1      	bne.n	8002b6c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8002b88:	4b36      	ldr	r3, [pc, #216]	; (8002c64 <pvPortMalloc+0x1a8>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d050      	beq.n	8002c34 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002b92:	6a3b      	ldr	r3, [r7, #32]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2208      	movs	r2, #8
 8002b98:	4413      	add	r3, r2
 8002b9a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	6a3b      	ldr	r3, [r7, #32]
 8002ba2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	1ad2      	subs	r2, r2, r3
 8002bac:	2308      	movs	r3, #8
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d91f      	bls.n	8002bf4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4413      	add	r3, r2
 8002bba:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002bbc:	69bb      	ldr	r3, [r7, #24]
 8002bbe:	f003 0307 	and.w	r3, r3, #7
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00a      	beq.n	8002bdc <pvPortMalloc+0x120>
        __asm volatile
 8002bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bca:	f383 8811 	msr	BASEPRI, r3
 8002bce:	f3bf 8f6f 	isb	sy
 8002bd2:	f3bf 8f4f 	dsb	sy
 8002bd6:	613b      	str	r3, [r7, #16]
    }
 8002bd8:	bf00      	nop
 8002bda:	e7fe      	b.n	8002bda <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bde:	685a      	ldr	r2, [r3, #4]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	1ad2      	subs	r2, r2, r3
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8002be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002bee:	69b8      	ldr	r0, [r7, #24]
 8002bf0:	f000 f908 	bl	8002e04 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002bf4:	4b1d      	ldr	r3, [pc, #116]	; (8002c6c <pvPortMalloc+0x1b0>)
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	4a1b      	ldr	r2, [pc, #108]	; (8002c6c <pvPortMalloc+0x1b0>)
 8002c00:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002c02:	4b1a      	ldr	r3, [pc, #104]	; (8002c6c <pvPortMalloc+0x1b0>)
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	4b1b      	ldr	r3, [pc, #108]	; (8002c74 <pvPortMalloc+0x1b8>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d203      	bcs.n	8002c16 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002c0e:	4b17      	ldr	r3, [pc, #92]	; (8002c6c <pvPortMalloc+0x1b0>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a18      	ldr	r2, [pc, #96]	; (8002c74 <pvPortMalloc+0x1b8>)
 8002c14:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c18:	685a      	ldr	r2, [r3, #4]
 8002c1a:	4b13      	ldr	r3, [pc, #76]	; (8002c68 <pvPortMalloc+0x1ac>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	431a      	orrs	r2, r3
 8002c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c22:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8002c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c26:	2200      	movs	r2, #0
 8002c28:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8002c2a:	4b13      	ldr	r3, [pc, #76]	; (8002c78 <pvPortMalloc+0x1bc>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	3301      	adds	r3, #1
 8002c30:	4a11      	ldr	r2, [pc, #68]	; (8002c78 <pvPortMalloc+0x1bc>)
 8002c32:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002c34:	f7fe fc7a 	bl	800152c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	f003 0307 	and.w	r3, r3, #7
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00a      	beq.n	8002c58 <pvPortMalloc+0x19c>
        __asm volatile
 8002c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c46:	f383 8811 	msr	BASEPRI, r3
 8002c4a:	f3bf 8f6f 	isb	sy
 8002c4e:	f3bf 8f4f 	dsb	sy
 8002c52:	60fb      	str	r3, [r7, #12]
    }
 8002c54:	bf00      	nop
 8002c56:	e7fe      	b.n	8002c56 <pvPortMalloc+0x19a>
    return pvReturn;
 8002c58:	69fb      	ldr	r3, [r7, #28]
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3728      	adds	r7, #40	; 0x28
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	20012dc0 	.word	0x20012dc0
 8002c68:	20012dd4 	.word	0x20012dd4
 8002c6c:	20012dc4 	.word	0x20012dc4
 8002c70:	20012db8 	.word	0x20012db8
 8002c74:	20012dc8 	.word	0x20012dc8
 8002c78:	20012dcc 	.word	0x20012dcc

08002c7c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d04d      	beq.n	8002d2a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8002c8e:	2308      	movs	r3, #8
 8002c90:	425b      	negs	r3, r3
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	4413      	add	r3, r2
 8002c96:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	685a      	ldr	r2, [r3, #4]
 8002ca0:	4b24      	ldr	r3, [pc, #144]	; (8002d34 <vPortFree+0xb8>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d10a      	bne.n	8002cc0 <vPortFree+0x44>
        __asm volatile
 8002caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cae:	f383 8811 	msr	BASEPRI, r3
 8002cb2:	f3bf 8f6f 	isb	sy
 8002cb6:	f3bf 8f4f 	dsb	sy
 8002cba:	60fb      	str	r3, [r7, #12]
    }
 8002cbc:	bf00      	nop
 8002cbe:	e7fe      	b.n	8002cbe <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d00a      	beq.n	8002cde <vPortFree+0x62>
        __asm volatile
 8002cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ccc:	f383 8811 	msr	BASEPRI, r3
 8002cd0:	f3bf 8f6f 	isb	sy
 8002cd4:	f3bf 8f4f 	dsb	sy
 8002cd8:	60bb      	str	r3, [r7, #8]
    }
 8002cda:	bf00      	nop
 8002cdc:	e7fe      	b.n	8002cdc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	685a      	ldr	r2, [r3, #4]
 8002ce2:	4b14      	ldr	r3, [pc, #80]	; (8002d34 <vPortFree+0xb8>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d01e      	beq.n	8002d2a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d11a      	bne.n	8002d2a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	4b0e      	ldr	r3, [pc, #56]	; (8002d34 <vPortFree+0xb8>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	401a      	ands	r2, r3
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8002d04:	f7fe fc04 	bl	8001510 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002d08:	693b      	ldr	r3, [r7, #16]
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	4b0a      	ldr	r3, [pc, #40]	; (8002d38 <vPortFree+0xbc>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4413      	add	r3, r2
 8002d12:	4a09      	ldr	r2, [pc, #36]	; (8002d38 <vPortFree+0xbc>)
 8002d14:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002d16:	6938      	ldr	r0, [r7, #16]
 8002d18:	f000 f874 	bl	8002e04 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8002d1c:	4b07      	ldr	r3, [pc, #28]	; (8002d3c <vPortFree+0xc0>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	3301      	adds	r3, #1
 8002d22:	4a06      	ldr	r2, [pc, #24]	; (8002d3c <vPortFree+0xc0>)
 8002d24:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8002d26:	f7fe fc01 	bl	800152c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8002d2a:	bf00      	nop
 8002d2c:	3718      	adds	r7, #24
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	20012dd4 	.word	0x20012dd4
 8002d38:	20012dc4 	.word	0x20012dc4
 8002d3c:	20012dd0 	.word	0x20012dd0

08002d40 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002d46:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8002d4a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8002d4c:	4b27      	ldr	r3, [pc, #156]	; (8002dec <prvHeapInit+0xac>)
 8002d4e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f003 0307 	and.w	r3, r3, #7
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00c      	beq.n	8002d74 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	3307      	adds	r3, #7
 8002d5e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f023 0307 	bic.w	r3, r3, #7
 8002d66:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002d68:	68ba      	ldr	r2, [r7, #8]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	4a1f      	ldr	r2, [pc, #124]	; (8002dec <prvHeapInit+0xac>)
 8002d70:	4413      	add	r3, r2
 8002d72:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002d78:	4a1d      	ldr	r2, [pc, #116]	; (8002df0 <prvHeapInit+0xb0>)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8002d7e:	4b1c      	ldr	r3, [pc, #112]	; (8002df0 <prvHeapInit+0xb0>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68ba      	ldr	r2, [r7, #8]
 8002d88:	4413      	add	r3, r2
 8002d8a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8002d8c:	2208      	movs	r2, #8
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	1a9b      	subs	r3, r3, r2
 8002d92:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f023 0307 	bic.w	r3, r3, #7
 8002d9a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	4a15      	ldr	r2, [pc, #84]	; (8002df4 <prvHeapInit+0xb4>)
 8002da0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8002da2:	4b14      	ldr	r3, [pc, #80]	; (8002df4 <prvHeapInit+0xb4>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2200      	movs	r2, #0
 8002da8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8002daa:	4b12      	ldr	r3, [pc, #72]	; (8002df4 <prvHeapInit+0xb4>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2200      	movs	r2, #0
 8002db0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	1ad2      	subs	r2, r2, r3
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002dc0:	4b0c      	ldr	r3, [pc, #48]	; (8002df4 <prvHeapInit+0xb4>)
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	4a0a      	ldr	r2, [pc, #40]	; (8002df8 <prvHeapInit+0xb8>)
 8002dce:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	4a09      	ldr	r2, [pc, #36]	; (8002dfc <prvHeapInit+0xbc>)
 8002dd6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002dd8:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <prvHeapInit+0xc0>)
 8002dda:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002dde:	601a      	str	r2, [r3, #0]
}
 8002de0:	bf00      	nop
 8002de2:	3714      	adds	r7, #20
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	200001b8 	.word	0x200001b8
 8002df0:	20012db8 	.word	0x20012db8
 8002df4:	20012dc0 	.word	0x20012dc0
 8002df8:	20012dc8 	.word	0x20012dc8
 8002dfc:	20012dc4 	.word	0x20012dc4
 8002e00:	20012dd4 	.word	0x20012dd4

08002e04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002e04:	b480      	push	{r7}
 8002e06:	b085      	sub	sp, #20
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002e0c:	4b28      	ldr	r3, [pc, #160]	; (8002eb0 <prvInsertBlockIntoFreeList+0xac>)
 8002e0e:	60fb      	str	r3, [r7, #12]
 8002e10:	e002      	b.n	8002e18 <prvInsertBlockIntoFreeList+0x14>
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	60fb      	str	r3, [r7, #12]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d8f7      	bhi.n	8002e12 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	68ba      	ldr	r2, [r7, #8]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d108      	bne.n	8002e46 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	685a      	ldr	r2, [r3, #4]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	441a      	add	r2, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	68ba      	ldr	r2, [r7, #8]
 8002e50:	441a      	add	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d118      	bne.n	8002e8c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	4b15      	ldr	r3, [pc, #84]	; (8002eb4 <prvInsertBlockIntoFreeList+0xb0>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d00d      	beq.n	8002e82 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	441a      	add	r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	e008      	b.n	8002e94 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002e82:	4b0c      	ldr	r3, [pc, #48]	; (8002eb4 <prvInsertBlockIntoFreeList+0xb0>)
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	601a      	str	r2, [r3, #0]
 8002e8a:	e003      	b.n	8002e94 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d002      	beq.n	8002ea2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002ea2:	bf00      	nop
 8002ea4:	3714      	adds	r7, #20
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	20012db8 	.word	0x20012db8
 8002eb4:	20012dc0 	.word	0x20012dc0

08002eb8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b086      	sub	sp, #24
 8002ebc:	af02      	add	r7, sp, #8
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	60b9      	str	r1, [r7, #8]
 8002ec2:	607a      	str	r2, [r7, #4]
 8002ec4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8002ec6:	2205      	movs	r2, #5
 8002ec8:	492b      	ldr	r1, [pc, #172]	; (8002f78 <SYSVIEW_AddTask+0xc0>)
 8002eca:	68b8      	ldr	r0, [r7, #8]
 8002ecc:	f003 f8fc 	bl	80060c8 <memcmp>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d04b      	beq.n	8002f6e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8002ed6:	4b29      	ldr	r3, [pc, #164]	; (8002f7c <SYSVIEW_AddTask+0xc4>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2b07      	cmp	r3, #7
 8002edc:	d903      	bls.n	8002ee6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8002ede:	4828      	ldr	r0, [pc, #160]	; (8002f80 <SYSVIEW_AddTask+0xc8>)
 8002ee0:	f001 fa7e 	bl	80043e0 <SEGGER_SYSVIEW_Warn>
    return;
 8002ee4:	e044      	b.n	8002f70 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8002ee6:	4b25      	ldr	r3, [pc, #148]	; (8002f7c <SYSVIEW_AddTask+0xc4>)
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	4926      	ldr	r1, [pc, #152]	; (8002f84 <SYSVIEW_AddTask+0xcc>)
 8002eec:	4613      	mov	r3, r2
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	4413      	add	r3, r2
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8002efa:	4b20      	ldr	r3, [pc, #128]	; (8002f7c <SYSVIEW_AddTask+0xc4>)
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	4921      	ldr	r1, [pc, #132]	; (8002f84 <SYSVIEW_AddTask+0xcc>)
 8002f00:	4613      	mov	r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	4413      	add	r3, r2
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	440b      	add	r3, r1
 8002f0a:	3304      	adds	r3, #4
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8002f10:	4b1a      	ldr	r3, [pc, #104]	; (8002f7c <SYSVIEW_AddTask+0xc4>)
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	491b      	ldr	r1, [pc, #108]	; (8002f84 <SYSVIEW_AddTask+0xcc>)
 8002f16:	4613      	mov	r3, r2
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	4413      	add	r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	440b      	add	r3, r1
 8002f20:	3308      	adds	r3, #8
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8002f26:	4b15      	ldr	r3, [pc, #84]	; (8002f7c <SYSVIEW_AddTask+0xc4>)
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	4916      	ldr	r1, [pc, #88]	; (8002f84 <SYSVIEW_AddTask+0xcc>)
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	4413      	add	r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	440b      	add	r3, r1
 8002f36:	330c      	adds	r3, #12
 8002f38:	683a      	ldr	r2, [r7, #0]
 8002f3a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8002f3c:	4b0f      	ldr	r3, [pc, #60]	; (8002f7c <SYSVIEW_AddTask+0xc4>)
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	4910      	ldr	r1, [pc, #64]	; (8002f84 <SYSVIEW_AddTask+0xcc>)
 8002f42:	4613      	mov	r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	4413      	add	r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	440b      	add	r3, r1
 8002f4c:	3310      	adds	r3, #16
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8002f52:	4b0a      	ldr	r3, [pc, #40]	; (8002f7c <SYSVIEW_AddTask+0xc4>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	3301      	adds	r3, #1
 8002f58:	4a08      	ldr	r2, [pc, #32]	; (8002f7c <SYSVIEW_AddTask+0xc4>)
 8002f5a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	68b9      	ldr	r1, [r7, #8]
 8002f66:	68f8      	ldr	r0, [r7, #12]
 8002f68:	f000 f80e 	bl	8002f88 <SYSVIEW_SendTaskInfo>
 8002f6c:	e000      	b.n	8002f70 <SYSVIEW_AddTask+0xb8>
    return;
 8002f6e:	bf00      	nop

}
 8002f70:	3710      	adds	r7, #16
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	08006144 	.word	0x08006144
 8002f7c:	20012e78 	.word	0x20012e78
 8002f80:	0800614c 	.word	0x0800614c
 8002f84:	20012dd8 	.word	0x20012dd8

08002f88 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b08a      	sub	sp, #40	; 0x28
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
 8002f94:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8002f96:	f107 0314 	add.w	r3, r7, #20
 8002f9a:	2214      	movs	r2, #20
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	f003 f8b0 	bl	8006104 <memset>
  TaskInfo.TaskID     = TaskID;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8002fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8002fb8:	f107 0314 	add.w	r3, r7, #20
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f000 fe3d 	bl	8003c3c <SEGGER_SYSVIEW_SendTaskInfo>
}
 8002fc2:	bf00      	nop
 8002fc4:	3728      	adds	r7, #40	; 0x28
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
	...

08002fcc <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8002fd2:	4b24      	ldr	r3, [pc, #144]	; (8003064 <_DoInit+0x98>)
 8002fd4:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2203      	movs	r2, #3
 8002fda:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2203      	movs	r2, #3
 8002fe0:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a20      	ldr	r2, [pc, #128]	; (8003068 <_DoInit+0x9c>)
 8002fe6:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4a20      	ldr	r2, [pc, #128]	; (800306c <_DoInit+0xa0>)
 8002fec:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ff4:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a17      	ldr	r2, [pc, #92]	; (8003068 <_DoInit+0x9c>)
 800300c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a17      	ldr	r2, [pc, #92]	; (8003070 <_DoInit+0xa4>)
 8003012:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2210      	movs	r2, #16
 8003018:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	3307      	adds	r3, #7
 8003030:	4a10      	ldr	r2, [pc, #64]	; (8003074 <_DoInit+0xa8>)
 8003032:	6810      	ldr	r0, [r2, #0]
 8003034:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003036:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a0e      	ldr	r2, [pc, #56]	; (8003078 <_DoInit+0xac>)
 800303e:	6810      	ldr	r0, [r2, #0]
 8003040:	6018      	str	r0, [r3, #0]
 8003042:	8891      	ldrh	r1, [r2, #4]
 8003044:	7992      	ldrb	r2, [r2, #6]
 8003046:	8099      	strh	r1, [r3, #4]
 8003048:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800304a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2220      	movs	r2, #32
 8003052:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003054:	f3bf 8f5f 	dmb	sy
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr
 8003064:	20012e7c 	.word	0x20012e7c
 8003068:	0800619c 	.word	0x0800619c
 800306c:	20012f24 	.word	0x20012f24
 8003070:	20013324 	.word	0x20013324
 8003074:	080061a8 	.word	0x080061a8
 8003078:	080061ac 	.word	0x080061ac

0800307c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800307c:	b580      	push	{r7, lr}
 800307e:	b08c      	sub	sp, #48	; 0x30
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8003088:	4b3e      	ldr	r3, [pc, #248]	; (8003184 <SEGGER_RTT_ReadNoLock+0x108>)
 800308a:	623b      	str	r3, [r7, #32]
 800308c:	6a3b      	ldr	r3, [r7, #32]
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	b2db      	uxtb	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <SEGGER_RTT_ReadNoLock+0x1e>
 8003096:	f7ff ff99 	bl	8002fcc <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800309a:	68fa      	ldr	r2, [r7, #12]
 800309c:	4613      	mov	r3, r2
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	4413      	add	r3, r2
 80030a2:	00db      	lsls	r3, r3, #3
 80030a4:	3360      	adds	r3, #96	; 0x60
 80030a6:	4a37      	ldr	r2, [pc, #220]	; (8003184 <SEGGER_RTT_ReadNoLock+0x108>)
 80030a8:	4413      	add	r3, r2
 80030aa:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	691b      	ldr	r3, [r3, #16]
 80030b4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80030bc:	2300      	movs	r3, #0
 80030be:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80030c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d92b      	bls.n	8003120 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80030d2:	697a      	ldr	r2, [r7, #20]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4293      	cmp	r3, r2
 80030d8:	bf28      	it	cs
 80030da:	4613      	movcs	r3, r2
 80030dc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e4:	4413      	add	r3, r2
 80030e6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	6939      	ldr	r1, [r7, #16]
 80030ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80030ee:	f002 fffb 	bl	80060e8 <memcpy>
    NumBytesRead += NumBytesRem;
 80030f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	4413      	add	r3, r2
 80030f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80030fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	4413      	add	r3, r2
 8003100:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800310a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	4413      	add	r3, r2
 8003110:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003118:	429a      	cmp	r2, r3
 800311a:	d101      	bne.n	8003120 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800311c:	2300      	movs	r3, #0
 800311e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003120:	69ba      	ldr	r2, [r7, #24]
 8003122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003128:	697a      	ldr	r2, [r7, #20]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4293      	cmp	r3, r2
 800312e:	bf28      	it	cs
 8003130:	4613      	movcs	r3, r2
 8003132:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d019      	beq.n	800316e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003140:	4413      	add	r3, r2
 8003142:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003144:	697a      	ldr	r2, [r7, #20]
 8003146:	6939      	ldr	r1, [r7, #16]
 8003148:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800314a:	f002 ffcd 	bl	80060e8 <memcpy>
    NumBytesRead += NumBytesRem;
 800314e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	4413      	add	r3, r2
 8003154:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003156:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	4413      	add	r3, r2
 800315c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003166:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	4413      	add	r3, r2
 800316c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800316e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003170:	2b00      	cmp	r3, #0
 8003172:	d002      	beq.n	800317a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003178:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800317a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800317c:	4618      	mov	r0, r3
 800317e:	3730      	adds	r7, #48	; 0x30
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	20012e7c 	.word	0x20012e7c

08003188 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8003188:	b480      	push	{r7}
 800318a:	b087      	sub	sp, #28
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8003194:	2300      	movs	r3, #0
 8003196:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8003198:	e002      	b.n	80031a0 <_EncodeStr+0x18>
    Len++;
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	3301      	adds	r3, #1
 800319e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	4413      	add	r3, r2
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1f6      	bne.n	800319a <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 80031ac:	693a      	ldr	r2, [r7, #16]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d901      	bls.n	80031b8 <_EncodeStr+0x30>
    Len = Limit;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	2bfe      	cmp	r3, #254	; 0xfe
 80031bc:	d806      	bhi.n	80031cc <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	1c5a      	adds	r2, r3, #1
 80031c2:	60fa      	str	r2, [r7, #12]
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	b2d2      	uxtb	r2, r2
 80031c8:	701a      	strb	r2, [r3, #0]
 80031ca:	e011      	b.n	80031f0 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	1c5a      	adds	r2, r3, #1
 80031d0:	60fa      	str	r2, [r7, #12]
 80031d2:	22ff      	movs	r2, #255	; 0xff
 80031d4:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	1c5a      	adds	r2, r3, #1
 80031da:	60fa      	str	r2, [r7, #12]
 80031dc:	693a      	ldr	r2, [r7, #16]
 80031de:	b2d2      	uxtb	r2, r2
 80031e0:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	0a19      	lsrs	r1, r3, #8
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	1c5a      	adds	r2, r3, #1
 80031ea:	60fa      	str	r2, [r7, #12]
 80031ec:	b2ca      	uxtb	r2, r1
 80031ee:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80031f0:	2300      	movs	r3, #0
 80031f2:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80031f4:	e00a      	b.n	800320c <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 80031f6:	68ba      	ldr	r2, [r7, #8]
 80031f8:	1c53      	adds	r3, r2, #1
 80031fa:	60bb      	str	r3, [r7, #8]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	1c59      	adds	r1, r3, #1
 8003200:	60f9      	str	r1, [r7, #12]
 8003202:	7812      	ldrb	r2, [r2, #0]
 8003204:	701a      	strb	r2, [r3, #0]
    n++;
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	3301      	adds	r3, #1
 800320a:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	429a      	cmp	r2, r3
 8003212:	d3f0      	bcc.n	80031f6 <_EncodeStr+0x6e>
  }
  return pPayload;
 8003214:	68fb      	ldr	r3, [r7, #12]
}
 8003216:	4618      	mov	r0, r3
 8003218:	371c      	adds	r7, #28
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr

08003222 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8003222:	b480      	push	{r7}
 8003224:	b083      	sub	sp, #12
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	3304      	adds	r3, #4
}
 800322e:	4618      	mov	r0, r3
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
	...

0800323c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800323c:	b580      	push	{r7, lr}
 800323e:	b082      	sub	sp, #8
 8003240:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003242:	4b36      	ldr	r3, [pc, #216]	; (800331c <_HandleIncomingPacket+0xe0>)
 8003244:	7e1b      	ldrb	r3, [r3, #24]
 8003246:	4618      	mov	r0, r3
 8003248:	1cfb      	adds	r3, r7, #3
 800324a:	2201      	movs	r2, #1
 800324c:	4619      	mov	r1, r3
 800324e:	f7ff ff15 	bl	800307c <SEGGER_RTT_ReadNoLock>
 8003252:	4603      	mov	r3, r0
 8003254:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2b00      	cmp	r3, #0
 800325a:	dd54      	ble.n	8003306 <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 800325c:	78fb      	ldrb	r3, [r7, #3]
 800325e:	2b80      	cmp	r3, #128	; 0x80
 8003260:	d032      	beq.n	80032c8 <_HandleIncomingPacket+0x8c>
 8003262:	2b80      	cmp	r3, #128	; 0x80
 8003264:	dc42      	bgt.n	80032ec <_HandleIncomingPacket+0xb0>
 8003266:	2b07      	cmp	r3, #7
 8003268:	dc16      	bgt.n	8003298 <_HandleIncomingPacket+0x5c>
 800326a:	2b00      	cmp	r3, #0
 800326c:	dd3e      	ble.n	80032ec <_HandleIncomingPacket+0xb0>
 800326e:	3b01      	subs	r3, #1
 8003270:	2b06      	cmp	r3, #6
 8003272:	d83b      	bhi.n	80032ec <_HandleIncomingPacket+0xb0>
 8003274:	a201      	add	r2, pc, #4	; (adr r2, 800327c <_HandleIncomingPacket+0x40>)
 8003276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800327a:	bf00      	nop
 800327c:	0800329f 	.word	0x0800329f
 8003280:	080032a5 	.word	0x080032a5
 8003284:	080032ab 	.word	0x080032ab
 8003288:	080032b1 	.word	0x080032b1
 800328c:	080032b7 	.word	0x080032b7
 8003290:	080032bd 	.word	0x080032bd
 8003294:	080032c3 	.word	0x080032c3
 8003298:	2b7f      	cmp	r3, #127	; 0x7f
 800329a:	d036      	beq.n	800330a <_HandleIncomingPacket+0xce>
 800329c:	e026      	b.n	80032ec <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800329e:	f000 fb53 	bl	8003948 <SEGGER_SYSVIEW_Start>
      break;
 80032a2:	e037      	b.n	8003314 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 80032a4:	f000 fc0a 	bl	8003abc <SEGGER_SYSVIEW_Stop>
      break;
 80032a8:	e034      	b.n	8003314 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 80032aa:	f000 fdbf 	bl	8003e2c <SEGGER_SYSVIEW_RecordSystime>
      break;
 80032ae:	e031      	b.n	8003314 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 80032b0:	f000 fda8 	bl	8003e04 <SEGGER_SYSVIEW_SendTaskList>
      break;
 80032b4:	e02e      	b.n	8003314 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 80032b6:	f000 fc27 	bl	8003b08 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 80032ba:	e02b      	b.n	8003314 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 80032bc:	f001 f852 	bl	8004364 <SEGGER_SYSVIEW_SendNumModules>
      break;
 80032c0:	e028      	b.n	8003314 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 80032c2:	f001 f831 	bl	8004328 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 80032c6:	e025      	b.n	8003314 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80032c8:	4b14      	ldr	r3, [pc, #80]	; (800331c <_HandleIncomingPacket+0xe0>)
 80032ca:	7e1b      	ldrb	r3, [r3, #24]
 80032cc:	4618      	mov	r0, r3
 80032ce:	1cfb      	adds	r3, r7, #3
 80032d0:	2201      	movs	r2, #1
 80032d2:	4619      	mov	r1, r3
 80032d4:	f7ff fed2 	bl	800307c <SEGGER_RTT_ReadNoLock>
 80032d8:	4603      	mov	r3, r0
 80032da:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	dd15      	ble.n	800330e <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 80032e2:	78fb      	ldrb	r3, [r7, #3]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f000 ff9f 	bl	8004228 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 80032ea:	e010      	b.n	800330e <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 80032ec:	78fb      	ldrb	r3, [r7, #3]
 80032ee:	b25b      	sxtb	r3, r3
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	da0e      	bge.n	8003312 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80032f4:	4b09      	ldr	r3, [pc, #36]	; (800331c <_HandleIncomingPacket+0xe0>)
 80032f6:	7e1b      	ldrb	r3, [r3, #24]
 80032f8:	4618      	mov	r0, r3
 80032fa:	1cfb      	adds	r3, r7, #3
 80032fc:	2201      	movs	r2, #1
 80032fe:	4619      	mov	r1, r3
 8003300:	f7ff febc 	bl	800307c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8003304:	e005      	b.n	8003312 <_HandleIncomingPacket+0xd6>
    }
  }
 8003306:	bf00      	nop
 8003308:	e004      	b.n	8003314 <_HandleIncomingPacket+0xd8>
      break;
 800330a:	bf00      	nop
 800330c:	e002      	b.n	8003314 <_HandleIncomingPacket+0xd8>
      break;
 800330e:	bf00      	nop
 8003310:	e000      	b.n	8003314 <_HandleIncomingPacket+0xd8>
      break;
 8003312:	bf00      	nop
}
 8003314:	bf00      	nop
 8003316:	3708      	adds	r7, #8
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	20013334 	.word	0x20013334

08003320 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8003320:	b580      	push	{r7, lr}
 8003322:	b08c      	sub	sp, #48	; 0x30
 8003324:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8003326:	2301      	movs	r3, #1
 8003328:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800332a:	1d3b      	adds	r3, r7, #4
 800332c:	3301      	adds	r3, #1
 800332e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8003330:	69fb      	ldr	r3, [r7, #28]
 8003332:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003334:	4b31      	ldr	r3, [pc, #196]	; (80033fc <_TrySendOverflowPacket+0xdc>)
 8003336:	695b      	ldr	r3, [r3, #20]
 8003338:	62bb      	str	r3, [r7, #40]	; 0x28
 800333a:	e00b      	b.n	8003354 <_TrySendOverflowPacket+0x34>
 800333c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800333e:	b2da      	uxtb	r2, r3
 8003340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003342:	1c59      	adds	r1, r3, #1
 8003344:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003346:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800334a:	b2d2      	uxtb	r2, r2
 800334c:	701a      	strb	r2, [r3, #0]
 800334e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003350:	09db      	lsrs	r3, r3, #7
 8003352:	62bb      	str	r3, [r7, #40]	; 0x28
 8003354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003356:	2b7f      	cmp	r3, #127	; 0x7f
 8003358:	d8f0      	bhi.n	800333c <_TrySendOverflowPacket+0x1c>
 800335a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800335c:	1c5a      	adds	r2, r3, #1
 800335e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003360:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003362:	b2d2      	uxtb	r2, r2
 8003364:	701a      	strb	r2, [r3, #0]
 8003366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003368:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800336a:	4b25      	ldr	r3, [pc, #148]	; (8003400 <_TrySendOverflowPacket+0xe0>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8003370:	4b22      	ldr	r3, [pc, #136]	; (80033fc <_TrySendOverflowPacket+0xdc>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	627b      	str	r3, [r7, #36]	; 0x24
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	623b      	str	r3, [r7, #32]
 8003382:	e00b      	b.n	800339c <_TrySendOverflowPacket+0x7c>
 8003384:	6a3b      	ldr	r3, [r7, #32]
 8003386:	b2da      	uxtb	r2, r3
 8003388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338a:	1c59      	adds	r1, r3, #1
 800338c:	6279      	str	r1, [r7, #36]	; 0x24
 800338e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003392:	b2d2      	uxtb	r2, r2
 8003394:	701a      	strb	r2, [r3, #0]
 8003396:	6a3b      	ldr	r3, [r7, #32]
 8003398:	09db      	lsrs	r3, r3, #7
 800339a:	623b      	str	r3, [r7, #32]
 800339c:	6a3b      	ldr	r3, [r7, #32]
 800339e:	2b7f      	cmp	r3, #127	; 0x7f
 80033a0:	d8f0      	bhi.n	8003384 <_TrySendOverflowPacket+0x64>
 80033a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a4:	1c5a      	adds	r2, r3, #1
 80033a6:	627a      	str	r2, [r7, #36]	; 0x24
 80033a8:	6a3a      	ldr	r2, [r7, #32]
 80033aa:	b2d2      	uxtb	r2, r2
 80033ac:	701a      	strb	r2, [r3, #0]
 80033ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 80033b2:	4b12      	ldr	r3, [pc, #72]	; (80033fc <_TrySendOverflowPacket+0xdc>)
 80033b4:	785b      	ldrb	r3, [r3, #1]
 80033b6:	4618      	mov	r0, r3
 80033b8:	1d3b      	adds	r3, r7, #4
 80033ba:	69fa      	ldr	r2, [r7, #28]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	461a      	mov	r2, r3
 80033c0:	1d3b      	adds	r3, r7, #4
 80033c2:	4619      	mov	r1, r3
 80033c4:	f7fc ff04 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80033c8:	4603      	mov	r3, r0
 80033ca:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d009      	beq.n	80033e6 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80033d2:	4a0a      	ldr	r2, [pc, #40]	; (80033fc <_TrySendOverflowPacket+0xdc>)
 80033d4:	69bb      	ldr	r3, [r7, #24]
 80033d6:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 80033d8:	4b08      	ldr	r3, [pc, #32]	; (80033fc <_TrySendOverflowPacket+0xdc>)
 80033da:	781b      	ldrb	r3, [r3, #0]
 80033dc:	3b01      	subs	r3, #1
 80033de:	b2da      	uxtb	r2, r3
 80033e0:	4b06      	ldr	r3, [pc, #24]	; (80033fc <_TrySendOverflowPacket+0xdc>)
 80033e2:	701a      	strb	r2, [r3, #0]
 80033e4:	e004      	b.n	80033f0 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 80033e6:	4b05      	ldr	r3, [pc, #20]	; (80033fc <_TrySendOverflowPacket+0xdc>)
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	3301      	adds	r3, #1
 80033ec:	4a03      	ldr	r2, [pc, #12]	; (80033fc <_TrySendOverflowPacket+0xdc>)
 80033ee:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 80033f0:	693b      	ldr	r3, [r7, #16]
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3730      	adds	r7, #48	; 0x30
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	20013334 	.word	0x20013334
 8003400:	e0001004 	.word	0xe0001004

08003404 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8003404:	b580      	push	{r7, lr}
 8003406:	b08a      	sub	sp, #40	; 0x28
 8003408:	af00      	add	r7, sp, #0
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	60b9      	str	r1, [r7, #8]
 800340e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8003410:	4b6c      	ldr	r3, [pc, #432]	; (80035c4 <_SendPacket+0x1c0>)
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d010      	beq.n	800343a <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8003418:	4b6a      	ldr	r3, [pc, #424]	; (80035c4 <_SendPacket+0x1c0>)
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	f000 80a3 	beq.w	8003568 <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8003422:	4b68      	ldr	r3, [pc, #416]	; (80035c4 <_SendPacket+0x1c0>)
 8003424:	781b      	ldrb	r3, [r3, #0]
 8003426:	2b02      	cmp	r3, #2
 8003428:	d109      	bne.n	800343e <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800342a:	f7ff ff79 	bl	8003320 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800342e:	4b65      	ldr	r3, [pc, #404]	; (80035c4 <_SendPacket+0x1c0>)
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	2b01      	cmp	r3, #1
 8003434:	f040 809a 	bne.w	800356c <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 8003438:	e001      	b.n	800343e <_SendPacket+0x3a>
    goto Send;
 800343a:	bf00      	nop
 800343c:	e000      	b.n	8003440 <_SendPacket+0x3c>
Send:
 800343e:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b1f      	cmp	r3, #31
 8003444:	d809      	bhi.n	800345a <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8003446:	4b5f      	ldr	r3, [pc, #380]	; (80035c4 <_SendPacket+0x1c0>)
 8003448:	69da      	ldr	r2, [r3, #28]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	fa22 f303 	lsr.w	r3, r2, r3
 8003450:	f003 0301 	and.w	r3, r3, #1
 8003454:	2b00      	cmp	r3, #0
 8003456:	f040 808b 	bne.w	8003570 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2b17      	cmp	r3, #23
 800345e:	d807      	bhi.n	8003470 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	3b01      	subs	r3, #1
 8003464:	60fb      	str	r3, [r7, #12]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	b2da      	uxtb	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	701a      	strb	r2, [r3, #0]
 800346e:	e03d      	b.n	80034ec <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8003470:	68ba      	ldr	r2, [r7, #8]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	2b7f      	cmp	r3, #127	; 0x7f
 800347c:	d912      	bls.n	80034a4 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	09da      	lsrs	r2, r3, #7
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	3b01      	subs	r3, #1
 8003486:	60fb      	str	r3, [r7, #12]
 8003488:	b2d2      	uxtb	r2, r2
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	b2db      	uxtb	r3, r3
 8003492:	68fa      	ldr	r2, [r7, #12]
 8003494:	3a01      	subs	r2, #1
 8003496:	60fa      	str	r2, [r7, #12]
 8003498:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800349c:	b2da      	uxtb	r2, r3
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	701a      	strb	r2, [r3, #0]
 80034a2:	e006      	b.n	80034b2 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	3b01      	subs	r3, #1
 80034a8:	60fb      	str	r3, [r7, #12]
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	b2da      	uxtb	r2, r3
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2b7f      	cmp	r3, #127	; 0x7f
 80034b6:	d912      	bls.n	80034de <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	09da      	lsrs	r2, r3, #7
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	3b01      	subs	r3, #1
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	b2d2      	uxtb	r2, r2
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	68fa      	ldr	r2, [r7, #12]
 80034ce:	3a01      	subs	r2, #1
 80034d0:	60fa      	str	r2, [r7, #12]
 80034d2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80034d6:	b2da      	uxtb	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	701a      	strb	r2, [r3, #0]
 80034dc:	e006      	b.n	80034ec <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	3b01      	subs	r3, #1
 80034e2:	60fb      	str	r3, [r7, #12]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	b2da      	uxtb	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80034ec:	4b36      	ldr	r3, [pc, #216]	; (80035c8 <_SendPacket+0x1c4>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80034f2:	4b34      	ldr	r3, [pc, #208]	; (80035c4 <_SendPacket+0x1c0>)
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	69ba      	ldr	r2, [r7, #24]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	627b      	str	r3, [r7, #36]	; 0x24
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	623b      	str	r3, [r7, #32]
 8003504:	e00b      	b.n	800351e <_SendPacket+0x11a>
 8003506:	6a3b      	ldr	r3, [r7, #32]
 8003508:	b2da      	uxtb	r2, r3
 800350a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350c:	1c59      	adds	r1, r3, #1
 800350e:	6279      	str	r1, [r7, #36]	; 0x24
 8003510:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003514:	b2d2      	uxtb	r2, r2
 8003516:	701a      	strb	r2, [r3, #0]
 8003518:	6a3b      	ldr	r3, [r7, #32]
 800351a:	09db      	lsrs	r3, r3, #7
 800351c:	623b      	str	r3, [r7, #32]
 800351e:	6a3b      	ldr	r3, [r7, #32]
 8003520:	2b7f      	cmp	r3, #127	; 0x7f
 8003522:	d8f0      	bhi.n	8003506 <_SendPacket+0x102>
 8003524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003526:	1c5a      	adds	r2, r3, #1
 8003528:	627a      	str	r2, [r7, #36]	; 0x24
 800352a:	6a3a      	ldr	r2, [r7, #32]
 800352c:	b2d2      	uxtb	r2, r2
 800352e:	701a      	strb	r2, [r3, #0]
 8003530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003532:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8003534:	4b23      	ldr	r3, [pc, #140]	; (80035c4 <_SendPacket+0x1c0>)
 8003536:	785b      	ldrb	r3, [r3, #1]
 8003538:	4618      	mov	r0, r3
 800353a:	68ba      	ldr	r2, [r7, #8]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	461a      	mov	r2, r3
 8003542:	68f9      	ldr	r1, [r7, #12]
 8003544:	f7fc fe44 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8003548:	4603      	mov	r3, r0
 800354a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8003552:	4a1c      	ldr	r2, [pc, #112]	; (80035c4 <_SendPacket+0x1c0>)
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	60d3      	str	r3, [r2, #12]
 8003558:	e00b      	b.n	8003572 <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800355a:	4b1a      	ldr	r3, [pc, #104]	; (80035c4 <_SendPacket+0x1c0>)
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	3301      	adds	r3, #1
 8003560:	b2da      	uxtb	r2, r3
 8003562:	4b18      	ldr	r3, [pc, #96]	; (80035c4 <_SendPacket+0x1c0>)
 8003564:	701a      	strb	r2, [r3, #0]
 8003566:	e004      	b.n	8003572 <_SendPacket+0x16e>
    goto SendDone;
 8003568:	bf00      	nop
 800356a:	e002      	b.n	8003572 <_SendPacket+0x16e>
      goto SendDone;
 800356c:	bf00      	nop
 800356e:	e000      	b.n	8003572 <_SendPacket+0x16e>
      goto SendDone;
 8003570:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8003572:	4b14      	ldr	r3, [pc, #80]	; (80035c4 <_SendPacket+0x1c0>)
 8003574:	7e1b      	ldrb	r3, [r3, #24]
 8003576:	4619      	mov	r1, r3
 8003578:	4a14      	ldr	r2, [pc, #80]	; (80035cc <_SendPacket+0x1c8>)
 800357a:	460b      	mov	r3, r1
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	440b      	add	r3, r1
 8003580:	00db      	lsls	r3, r3, #3
 8003582:	4413      	add	r3, r2
 8003584:	336c      	adds	r3, #108	; 0x6c
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	4b0e      	ldr	r3, [pc, #56]	; (80035c4 <_SendPacket+0x1c0>)
 800358a:	7e1b      	ldrb	r3, [r3, #24]
 800358c:	4618      	mov	r0, r3
 800358e:	490f      	ldr	r1, [pc, #60]	; (80035cc <_SendPacket+0x1c8>)
 8003590:	4603      	mov	r3, r0
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	4403      	add	r3, r0
 8003596:	00db      	lsls	r3, r3, #3
 8003598:	440b      	add	r3, r1
 800359a:	3370      	adds	r3, #112	; 0x70
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d00b      	beq.n	80035ba <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80035a2:	4b08      	ldr	r3, [pc, #32]	; (80035c4 <_SendPacket+0x1c0>)
 80035a4:	789b      	ldrb	r3, [r3, #2]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d107      	bne.n	80035ba <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80035aa:	4b06      	ldr	r3, [pc, #24]	; (80035c4 <_SendPacket+0x1c0>)
 80035ac:	2201      	movs	r2, #1
 80035ae:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80035b0:	f7ff fe44 	bl	800323c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80035b4:	4b03      	ldr	r3, [pc, #12]	; (80035c4 <_SendPacket+0x1c0>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80035ba:	bf00      	nop
 80035bc:	3728      	adds	r7, #40	; 0x28
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	20013334 	.word	0x20013334
 80035c8:	e0001004 	.word	0xe0001004
 80035cc:	20012e7c 	.word	0x20012e7c

080035d0 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80035d8:	f3ef 8311 	mrs	r3, BASEPRI
 80035dc:	f04f 0120 	mov.w	r1, #32
 80035e0:	f381 8811 	msr	BASEPRI, r1
 80035e4:	60fb      	str	r3, [r7, #12]
 80035e6:	4808      	ldr	r0, [pc, #32]	; (8003608 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80035e8:	f7ff fe1b 	bl	8003222 <_PreparePacket>
 80035ec:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	68b9      	ldr	r1, [r7, #8]
 80035f2:	68b8      	ldr	r0, [r7, #8]
 80035f4:	f7ff ff06 	bl	8003404 <_SendPacket>
  RECORD_END();
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f383 8811 	msr	BASEPRI, r3
}
 80035fe:	bf00      	nop
 8003600:	3710      	adds	r7, #16
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	20013364 	.word	0x20013364

0800360c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800360c:	b580      	push	{r7, lr}
 800360e:	b088      	sub	sp, #32
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8003616:	f3ef 8311 	mrs	r3, BASEPRI
 800361a:	f04f 0120 	mov.w	r1, #32
 800361e:	f381 8811 	msr	BASEPRI, r1
 8003622:	617b      	str	r3, [r7, #20]
 8003624:	4816      	ldr	r0, [pc, #88]	; (8003680 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8003626:	f7ff fdfc 	bl	8003222 <_PreparePacket>
 800362a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	61fb      	str	r3, [r7, #28]
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	61bb      	str	r3, [r7, #24]
 8003638:	e00b      	b.n	8003652 <SEGGER_SYSVIEW_RecordU32+0x46>
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	b2da      	uxtb	r2, r3
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	1c59      	adds	r1, r3, #1
 8003642:	61f9      	str	r1, [r7, #28]
 8003644:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003648:	b2d2      	uxtb	r2, r2
 800364a:	701a      	strb	r2, [r3, #0]
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	09db      	lsrs	r3, r3, #7
 8003650:	61bb      	str	r3, [r7, #24]
 8003652:	69bb      	ldr	r3, [r7, #24]
 8003654:	2b7f      	cmp	r3, #127	; 0x7f
 8003656:	d8f0      	bhi.n	800363a <SEGGER_SYSVIEW_RecordU32+0x2e>
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	1c5a      	adds	r2, r3, #1
 800365c:	61fa      	str	r2, [r7, #28]
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	b2d2      	uxtb	r2, r2
 8003662:	701a      	strb	r2, [r3, #0]
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	68f9      	ldr	r1, [r7, #12]
 800366c:	6938      	ldr	r0, [r7, #16]
 800366e:	f7ff fec9 	bl	8003404 <_SendPacket>
  RECORD_END();
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	f383 8811 	msr	BASEPRI, r3
}
 8003678:	bf00      	nop
 800367a:	3720      	adds	r7, #32
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	20013364 	.word	0x20013364

08003684 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8003684:	b580      	push	{r7, lr}
 8003686:	b08c      	sub	sp, #48	; 0x30
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8003690:	f3ef 8311 	mrs	r3, BASEPRI
 8003694:	f04f 0120 	mov.w	r1, #32
 8003698:	f381 8811 	msr	BASEPRI, r1
 800369c:	61fb      	str	r3, [r7, #28]
 800369e:	4825      	ldr	r0, [pc, #148]	; (8003734 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80036a0:	f7ff fdbf 	bl	8003222 <_PreparePacket>
 80036a4:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80036a6:	69bb      	ldr	r3, [r7, #24]
 80036a8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80036b2:	e00b      	b.n	80036cc <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80036b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b6:	b2da      	uxtb	r2, r3
 80036b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ba:	1c59      	adds	r1, r3, #1
 80036bc:	62f9      	str	r1, [r7, #44]	; 0x2c
 80036be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80036c2:	b2d2      	uxtb	r2, r2
 80036c4:	701a      	strb	r2, [r3, #0]
 80036c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036c8:	09db      	lsrs	r3, r3, #7
 80036ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80036cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ce:	2b7f      	cmp	r3, #127	; 0x7f
 80036d0:	d8f0      	bhi.n	80036b4 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80036d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d4:	1c5a      	adds	r2, r3, #1
 80036d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80036d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036da:	b2d2      	uxtb	r2, r2
 80036dc:	701a      	strb	r2, [r3, #0]
 80036de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	627b      	str	r3, [r7, #36]	; 0x24
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	623b      	str	r3, [r7, #32]
 80036ea:	e00b      	b.n	8003704 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80036ec:	6a3b      	ldr	r3, [r7, #32]
 80036ee:	b2da      	uxtb	r2, r3
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	1c59      	adds	r1, r3, #1
 80036f4:	6279      	str	r1, [r7, #36]	; 0x24
 80036f6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80036fa:	b2d2      	uxtb	r2, r2
 80036fc:	701a      	strb	r2, [r3, #0]
 80036fe:	6a3b      	ldr	r3, [r7, #32]
 8003700:	09db      	lsrs	r3, r3, #7
 8003702:	623b      	str	r3, [r7, #32]
 8003704:	6a3b      	ldr	r3, [r7, #32]
 8003706:	2b7f      	cmp	r3, #127	; 0x7f
 8003708:	d8f0      	bhi.n	80036ec <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800370a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370c:	1c5a      	adds	r2, r3, #1
 800370e:	627a      	str	r2, [r7, #36]	; 0x24
 8003710:	6a3a      	ldr	r2, [r7, #32]
 8003712:	b2d2      	uxtb	r2, r2
 8003714:	701a      	strb	r2, [r3, #0]
 8003716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003718:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	6979      	ldr	r1, [r7, #20]
 800371e:	69b8      	ldr	r0, [r7, #24]
 8003720:	f7ff fe70 	bl	8003404 <_SendPacket>
  RECORD_END();
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	f383 8811 	msr	BASEPRI, r3
}
 800372a:	bf00      	nop
 800372c:	3730      	adds	r7, #48	; 0x30
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	20013364 	.word	0x20013364

08003738 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8003738:	b580      	push	{r7, lr}
 800373a:	b08e      	sub	sp, #56	; 0x38
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
 8003744:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8003746:	f3ef 8311 	mrs	r3, BASEPRI
 800374a:	f04f 0120 	mov.w	r1, #32
 800374e:	f381 8811 	msr	BASEPRI, r1
 8003752:	61fb      	str	r3, [r7, #28]
 8003754:	4832      	ldr	r0, [pc, #200]	; (8003820 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8003756:	f7ff fd64 	bl	8003222 <_PreparePacket>
 800375a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	637b      	str	r3, [r7, #52]	; 0x34
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	633b      	str	r3, [r7, #48]	; 0x30
 8003768:	e00b      	b.n	8003782 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800376a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800376c:	b2da      	uxtb	r2, r3
 800376e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003770:	1c59      	adds	r1, r3, #1
 8003772:	6379      	str	r1, [r7, #52]	; 0x34
 8003774:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003778:	b2d2      	uxtb	r2, r2
 800377a:	701a      	strb	r2, [r3, #0]
 800377c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800377e:	09db      	lsrs	r3, r3, #7
 8003780:	633b      	str	r3, [r7, #48]	; 0x30
 8003782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003784:	2b7f      	cmp	r3, #127	; 0x7f
 8003786:	d8f0      	bhi.n	800376a <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8003788:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800378a:	1c5a      	adds	r2, r3, #1
 800378c:	637a      	str	r2, [r7, #52]	; 0x34
 800378e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003790:	b2d2      	uxtb	r2, r2
 8003792:	701a      	strb	r2, [r3, #0]
 8003794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003796:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	62bb      	str	r3, [r7, #40]	; 0x28
 80037a0:	e00b      	b.n	80037ba <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80037a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037a4:	b2da      	uxtb	r2, r3
 80037a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037a8:	1c59      	adds	r1, r3, #1
 80037aa:	62f9      	str	r1, [r7, #44]	; 0x2c
 80037ac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80037b0:	b2d2      	uxtb	r2, r2
 80037b2:	701a      	strb	r2, [r3, #0]
 80037b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037b6:	09db      	lsrs	r3, r3, #7
 80037b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80037ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037bc:	2b7f      	cmp	r3, #127	; 0x7f
 80037be:	d8f0      	bhi.n	80037a2 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 80037c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037c2:	1c5a      	adds	r2, r3, #1
 80037c4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80037c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037c8:	b2d2      	uxtb	r2, r2
 80037ca:	701a      	strb	r2, [r3, #0]
 80037cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037ce:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	627b      	str	r3, [r7, #36]	; 0x24
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	623b      	str	r3, [r7, #32]
 80037d8:	e00b      	b.n	80037f2 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 80037da:	6a3b      	ldr	r3, [r7, #32]
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e0:	1c59      	adds	r1, r3, #1
 80037e2:	6279      	str	r1, [r7, #36]	; 0x24
 80037e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80037e8:	b2d2      	uxtb	r2, r2
 80037ea:	701a      	strb	r2, [r3, #0]
 80037ec:	6a3b      	ldr	r3, [r7, #32]
 80037ee:	09db      	lsrs	r3, r3, #7
 80037f0:	623b      	str	r3, [r7, #32]
 80037f2:	6a3b      	ldr	r3, [r7, #32]
 80037f4:	2b7f      	cmp	r3, #127	; 0x7f
 80037f6:	d8f0      	bhi.n	80037da <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 80037f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fa:	1c5a      	adds	r2, r3, #1
 80037fc:	627a      	str	r2, [r7, #36]	; 0x24
 80037fe:	6a3a      	ldr	r2, [r7, #32]
 8003800:	b2d2      	uxtb	r2, r2
 8003802:	701a      	strb	r2, [r3, #0]
 8003804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003806:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8003808:	68fa      	ldr	r2, [r7, #12]
 800380a:	6979      	ldr	r1, [r7, #20]
 800380c:	69b8      	ldr	r0, [r7, #24]
 800380e:	f7ff fdf9 	bl	8003404 <_SendPacket>
  RECORD_END();
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	f383 8811 	msr	BASEPRI, r3
}
 8003818:	bf00      	nop
 800381a:	3738      	adds	r7, #56	; 0x38
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}
 8003820:	20013364 	.word	0x20013364

08003824 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8003824:	b580      	push	{r7, lr}
 8003826:	b090      	sub	sp, #64	; 0x40
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
 8003830:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8003832:	f3ef 8311 	mrs	r3, BASEPRI
 8003836:	f04f 0120 	mov.w	r1, #32
 800383a:	f381 8811 	msr	BASEPRI, r1
 800383e:	61fb      	str	r3, [r7, #28]
 8003840:	4840      	ldr	r0, [pc, #256]	; (8003944 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8003842:	f7ff fcee 	bl	8003222 <_PreparePacket>
 8003846:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	63bb      	str	r3, [r7, #56]	; 0x38
 8003854:	e00b      	b.n	800386e <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8003856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003858:	b2da      	uxtb	r2, r3
 800385a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800385c:	1c59      	adds	r1, r3, #1
 800385e:	63f9      	str	r1, [r7, #60]	; 0x3c
 8003860:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003864:	b2d2      	uxtb	r2, r2
 8003866:	701a      	strb	r2, [r3, #0]
 8003868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800386a:	09db      	lsrs	r3, r3, #7
 800386c:	63bb      	str	r3, [r7, #56]	; 0x38
 800386e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003870:	2b7f      	cmp	r3, #127	; 0x7f
 8003872:	d8f0      	bhi.n	8003856 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8003874:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003876:	1c5a      	adds	r2, r3, #1
 8003878:	63fa      	str	r2, [r7, #60]	; 0x3c
 800387a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800387c:	b2d2      	uxtb	r2, r2
 800387e:	701a      	strb	r2, [r3, #0]
 8003880:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003882:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	637b      	str	r3, [r7, #52]	; 0x34
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	633b      	str	r3, [r7, #48]	; 0x30
 800388c:	e00b      	b.n	80038a6 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800388e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003890:	b2da      	uxtb	r2, r3
 8003892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003894:	1c59      	adds	r1, r3, #1
 8003896:	6379      	str	r1, [r7, #52]	; 0x34
 8003898:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800389c:	b2d2      	uxtb	r2, r2
 800389e:	701a      	strb	r2, [r3, #0]
 80038a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038a2:	09db      	lsrs	r3, r3, #7
 80038a4:	633b      	str	r3, [r7, #48]	; 0x30
 80038a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038a8:	2b7f      	cmp	r3, #127	; 0x7f
 80038aa:	d8f0      	bhi.n	800388e <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 80038ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038ae:	1c5a      	adds	r2, r3, #1
 80038b0:	637a      	str	r2, [r7, #52]	; 0x34
 80038b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038b4:	b2d2      	uxtb	r2, r2
 80038b6:	701a      	strb	r2, [r3, #0]
 80038b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038ba:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80038c4:	e00b      	b.n	80038de <SEGGER_SYSVIEW_RecordU32x4+0xba>
 80038c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038cc:	1c59      	adds	r1, r3, #1
 80038ce:	62f9      	str	r1, [r7, #44]	; 0x2c
 80038d0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80038d4:	b2d2      	uxtb	r2, r2
 80038d6:	701a      	strb	r2, [r3, #0]
 80038d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038da:	09db      	lsrs	r3, r3, #7
 80038dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80038de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e0:	2b7f      	cmp	r3, #127	; 0x7f
 80038e2:	d8f0      	bhi.n	80038c6 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 80038e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038e6:	1c5a      	adds	r2, r3, #1
 80038e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80038ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038ec:	b2d2      	uxtb	r2, r2
 80038ee:	701a      	strb	r2, [r3, #0]
 80038f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038f2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	627b      	str	r3, [r7, #36]	; 0x24
 80038f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038fa:	623b      	str	r3, [r7, #32]
 80038fc:	e00b      	b.n	8003916 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 80038fe:	6a3b      	ldr	r3, [r7, #32]
 8003900:	b2da      	uxtb	r2, r3
 8003902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003904:	1c59      	adds	r1, r3, #1
 8003906:	6279      	str	r1, [r7, #36]	; 0x24
 8003908:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800390c:	b2d2      	uxtb	r2, r2
 800390e:	701a      	strb	r2, [r3, #0]
 8003910:	6a3b      	ldr	r3, [r7, #32]
 8003912:	09db      	lsrs	r3, r3, #7
 8003914:	623b      	str	r3, [r7, #32]
 8003916:	6a3b      	ldr	r3, [r7, #32]
 8003918:	2b7f      	cmp	r3, #127	; 0x7f
 800391a:	d8f0      	bhi.n	80038fe <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800391c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391e:	1c5a      	adds	r2, r3, #1
 8003920:	627a      	str	r2, [r7, #36]	; 0x24
 8003922:	6a3a      	ldr	r2, [r7, #32]
 8003924:	b2d2      	uxtb	r2, r2
 8003926:	701a      	strb	r2, [r3, #0]
 8003928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	6979      	ldr	r1, [r7, #20]
 8003930:	69b8      	ldr	r0, [r7, #24]
 8003932:	f7ff fd67 	bl	8003404 <_SendPacket>
  RECORD_END();
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	f383 8811 	msr	BASEPRI, r3
}
 800393c:	bf00      	nop
 800393e:	3740      	adds	r7, #64	; 0x40
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	20013364 	.word	0x20013364

08003948 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8003948:	b580      	push	{r7, lr}
 800394a:	b08c      	sub	sp, #48	; 0x30
 800394c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800394e:	4b58      	ldr	r3, [pc, #352]	; (8003ab0 <SEGGER_SYSVIEW_Start+0x168>)
 8003950:	2201      	movs	r2, #1
 8003952:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8003954:	f3ef 8311 	mrs	r3, BASEPRI
 8003958:	f04f 0120 	mov.w	r1, #32
 800395c:	f381 8811 	msr	BASEPRI, r1
 8003960:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8003962:	4b53      	ldr	r3, [pc, #332]	; (8003ab0 <SEGGER_SYSVIEW_Start+0x168>)
 8003964:	785b      	ldrb	r3, [r3, #1]
 8003966:	220a      	movs	r2, #10
 8003968:	4952      	ldr	r1, [pc, #328]	; (8003ab4 <SEGGER_SYSVIEW_Start+0x16c>)
 800396a:	4618      	mov	r0, r3
 800396c:	f7fc fc30 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8003976:	200a      	movs	r0, #10
 8003978:	f7ff fe2a 	bl	80035d0 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800397c:	f3ef 8311 	mrs	r3, BASEPRI
 8003980:	f04f 0120 	mov.w	r1, #32
 8003984:	f381 8811 	msr	BASEPRI, r1
 8003988:	60bb      	str	r3, [r7, #8]
 800398a:	484b      	ldr	r0, [pc, #300]	; (8003ab8 <SEGGER_SYSVIEW_Start+0x170>)
 800398c:	f7ff fc49 	bl	8003222 <_PreparePacket>
 8003990:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	62fb      	str	r3, [r7, #44]	; 0x2c
 800399a:	4b45      	ldr	r3, [pc, #276]	; (8003ab0 <SEGGER_SYSVIEW_Start+0x168>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	62bb      	str	r3, [r7, #40]	; 0x28
 80039a0:	e00b      	b.n	80039ba <SEGGER_SYSVIEW_Start+0x72>
 80039a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039a4:	b2da      	uxtb	r2, r3
 80039a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039a8:	1c59      	adds	r1, r3, #1
 80039aa:	62f9      	str	r1, [r7, #44]	; 0x2c
 80039ac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80039b0:	b2d2      	uxtb	r2, r2
 80039b2:	701a      	strb	r2, [r3, #0]
 80039b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039b6:	09db      	lsrs	r3, r3, #7
 80039b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80039ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039bc:	2b7f      	cmp	r3, #127	; 0x7f
 80039be:	d8f0      	bhi.n	80039a2 <SEGGER_SYSVIEW_Start+0x5a>
 80039c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039c2:	1c5a      	adds	r2, r3, #1
 80039c4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80039c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80039c8:	b2d2      	uxtb	r2, r2
 80039ca:	701a      	strb	r2, [r3, #0]
 80039cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039ce:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	627b      	str	r3, [r7, #36]	; 0x24
 80039d4:	4b36      	ldr	r3, [pc, #216]	; (8003ab0 <SEGGER_SYSVIEW_Start+0x168>)
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	623b      	str	r3, [r7, #32]
 80039da:	e00b      	b.n	80039f4 <SEGGER_SYSVIEW_Start+0xac>
 80039dc:	6a3b      	ldr	r3, [r7, #32]
 80039de:	b2da      	uxtb	r2, r3
 80039e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e2:	1c59      	adds	r1, r3, #1
 80039e4:	6279      	str	r1, [r7, #36]	; 0x24
 80039e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80039ea:	b2d2      	uxtb	r2, r2
 80039ec:	701a      	strb	r2, [r3, #0]
 80039ee:	6a3b      	ldr	r3, [r7, #32]
 80039f0:	09db      	lsrs	r3, r3, #7
 80039f2:	623b      	str	r3, [r7, #32]
 80039f4:	6a3b      	ldr	r3, [r7, #32]
 80039f6:	2b7f      	cmp	r3, #127	; 0x7f
 80039f8:	d8f0      	bhi.n	80039dc <SEGGER_SYSVIEW_Start+0x94>
 80039fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039fc:	1c5a      	adds	r2, r3, #1
 80039fe:	627a      	str	r2, [r7, #36]	; 0x24
 8003a00:	6a3a      	ldr	r2, [r7, #32]
 8003a02:	b2d2      	uxtb	r2, r2
 8003a04:	701a      	strb	r2, [r3, #0]
 8003a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a08:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	61fb      	str	r3, [r7, #28]
 8003a0e:	4b28      	ldr	r3, [pc, #160]	; (8003ab0 <SEGGER_SYSVIEW_Start+0x168>)
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	61bb      	str	r3, [r7, #24]
 8003a14:	e00b      	b.n	8003a2e <SEGGER_SYSVIEW_Start+0xe6>
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	b2da      	uxtb	r2, r3
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	1c59      	adds	r1, r3, #1
 8003a1e:	61f9      	str	r1, [r7, #28]
 8003a20:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003a24:	b2d2      	uxtb	r2, r2
 8003a26:	701a      	strb	r2, [r3, #0]
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	09db      	lsrs	r3, r3, #7
 8003a2c:	61bb      	str	r3, [r7, #24]
 8003a2e:	69bb      	ldr	r3, [r7, #24]
 8003a30:	2b7f      	cmp	r3, #127	; 0x7f
 8003a32:	d8f0      	bhi.n	8003a16 <SEGGER_SYSVIEW_Start+0xce>
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	1c5a      	adds	r2, r3, #1
 8003a38:	61fa      	str	r2, [r7, #28]
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	b2d2      	uxtb	r2, r2
 8003a3e:	701a      	strb	r2, [r3, #0]
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	617b      	str	r3, [r7, #20]
 8003a48:	2300      	movs	r3, #0
 8003a4a:	613b      	str	r3, [r7, #16]
 8003a4c:	e00b      	b.n	8003a66 <SEGGER_SYSVIEW_Start+0x11e>
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	1c59      	adds	r1, r3, #1
 8003a56:	6179      	str	r1, [r7, #20]
 8003a58:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003a5c:	b2d2      	uxtb	r2, r2
 8003a5e:	701a      	strb	r2, [r3, #0]
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	09db      	lsrs	r3, r3, #7
 8003a64:	613b      	str	r3, [r7, #16]
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	2b7f      	cmp	r3, #127	; 0x7f
 8003a6a:	d8f0      	bhi.n	8003a4e <SEGGER_SYSVIEW_Start+0x106>
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	1c5a      	adds	r2, r3, #1
 8003a70:	617a      	str	r2, [r7, #20]
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	b2d2      	uxtb	r2, r2
 8003a76:	701a      	strb	r2, [r3, #0]
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8003a7c:	2218      	movs	r2, #24
 8003a7e:	6839      	ldr	r1, [r7, #0]
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f7ff fcbf 	bl	8003404 <_SendPacket>
      RECORD_END();
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8003a8c:	4b08      	ldr	r3, [pc, #32]	; (8003ab0 <SEGGER_SYSVIEW_Start+0x168>)
 8003a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d002      	beq.n	8003a9a <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8003a94:	4b06      	ldr	r3, [pc, #24]	; (8003ab0 <SEGGER_SYSVIEW_Start+0x168>)
 8003a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a98:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8003a9a:	f000 f9c7 	bl	8003e2c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8003a9e:	f000 f9b1 	bl	8003e04 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8003aa2:	f000 fc5f 	bl	8004364 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8003aa6:	bf00      	nop
 8003aa8:	3730      	adds	r7, #48	; 0x30
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	20013334 	.word	0x20013334
 8003ab4:	080061e4 	.word	0x080061e4
 8003ab8:	20013364 	.word	0x20013364

08003abc <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8003ac2:	f3ef 8311 	mrs	r3, BASEPRI
 8003ac6:	f04f 0120 	mov.w	r1, #32
 8003aca:	f381 8811 	msr	BASEPRI, r1
 8003ace:	607b      	str	r3, [r7, #4]
 8003ad0:	480b      	ldr	r0, [pc, #44]	; (8003b00 <SEGGER_SYSVIEW_Stop+0x44>)
 8003ad2:	f7ff fba6 	bl	8003222 <_PreparePacket>
 8003ad6:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8003ad8:	4b0a      	ldr	r3, [pc, #40]	; (8003b04 <SEGGER_SYSVIEW_Stop+0x48>)
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d007      	beq.n	8003af0 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8003ae0:	220b      	movs	r2, #11
 8003ae2:	6839      	ldr	r1, [r7, #0]
 8003ae4:	6838      	ldr	r0, [r7, #0]
 8003ae6:	f7ff fc8d 	bl	8003404 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8003aea:	4b06      	ldr	r3, [pc, #24]	; (8003b04 <SEGGER_SYSVIEW_Stop+0x48>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f383 8811 	msr	BASEPRI, r3
}
 8003af6:	bf00      	nop
 8003af8:	3708      	adds	r7, #8
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	20013364 	.word	0x20013364
 8003b04:	20013334 	.word	0x20013334

08003b08 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b08c      	sub	sp, #48	; 0x30
 8003b0c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8003b0e:	f3ef 8311 	mrs	r3, BASEPRI
 8003b12:	f04f 0120 	mov.w	r1, #32
 8003b16:	f381 8811 	msr	BASEPRI, r1
 8003b1a:	60fb      	str	r3, [r7, #12]
 8003b1c:	4845      	ldr	r0, [pc, #276]	; (8003c34 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8003b1e:	f7ff fb80 	bl	8003222 <_PreparePacket>
 8003b22:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b2c:	4b42      	ldr	r3, [pc, #264]	; (8003c38 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b32:	e00b      	b.n	8003b4c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8003b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b36:	b2da      	uxtb	r2, r3
 8003b38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b3a:	1c59      	adds	r1, r3, #1
 8003b3c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003b3e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	701a      	strb	r2, [r3, #0]
 8003b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b48:	09db      	lsrs	r3, r3, #7
 8003b4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b4e:	2b7f      	cmp	r3, #127	; 0x7f
 8003b50:	d8f0      	bhi.n	8003b34 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8003b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b54:	1c5a      	adds	r2, r3, #1
 8003b56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b5a:	b2d2      	uxtb	r2, r2
 8003b5c:	701a      	strb	r2, [r3, #0]
 8003b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b60:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	627b      	str	r3, [r7, #36]	; 0x24
 8003b66:	4b34      	ldr	r3, [pc, #208]	; (8003c38 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	623b      	str	r3, [r7, #32]
 8003b6c:	e00b      	b.n	8003b86 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8003b6e:	6a3b      	ldr	r3, [r7, #32]
 8003b70:	b2da      	uxtb	r2, r3
 8003b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b74:	1c59      	adds	r1, r3, #1
 8003b76:	6279      	str	r1, [r7, #36]	; 0x24
 8003b78:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003b7c:	b2d2      	uxtb	r2, r2
 8003b7e:	701a      	strb	r2, [r3, #0]
 8003b80:	6a3b      	ldr	r3, [r7, #32]
 8003b82:	09db      	lsrs	r3, r3, #7
 8003b84:	623b      	str	r3, [r7, #32]
 8003b86:	6a3b      	ldr	r3, [r7, #32]
 8003b88:	2b7f      	cmp	r3, #127	; 0x7f
 8003b8a:	d8f0      	bhi.n	8003b6e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8003b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8e:	1c5a      	adds	r2, r3, #1
 8003b90:	627a      	str	r2, [r7, #36]	; 0x24
 8003b92:	6a3a      	ldr	r2, [r7, #32]
 8003b94:	b2d2      	uxtb	r2, r2
 8003b96:	701a      	strb	r2, [r3, #0]
 8003b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	61fb      	str	r3, [r7, #28]
 8003ba0:	4b25      	ldr	r3, [pc, #148]	; (8003c38 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	61bb      	str	r3, [r7, #24]
 8003ba6:	e00b      	b.n	8003bc0 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8003ba8:	69bb      	ldr	r3, [r7, #24]
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	1c59      	adds	r1, r3, #1
 8003bb0:	61f9      	str	r1, [r7, #28]
 8003bb2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003bb6:	b2d2      	uxtb	r2, r2
 8003bb8:	701a      	strb	r2, [r3, #0]
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	09db      	lsrs	r3, r3, #7
 8003bbe:	61bb      	str	r3, [r7, #24]
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	2b7f      	cmp	r3, #127	; 0x7f
 8003bc4:	d8f0      	bhi.n	8003ba8 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	1c5a      	adds	r2, r3, #1
 8003bca:	61fa      	str	r2, [r7, #28]
 8003bcc:	69ba      	ldr	r2, [r7, #24]
 8003bce:	b2d2      	uxtb	r2, r2
 8003bd0:	701a      	strb	r2, [r3, #0]
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	617b      	str	r3, [r7, #20]
 8003bda:	2300      	movs	r3, #0
 8003bdc:	613b      	str	r3, [r7, #16]
 8003bde:	e00b      	b.n	8003bf8 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	b2da      	uxtb	r2, r3
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	1c59      	adds	r1, r3, #1
 8003be8:	6179      	str	r1, [r7, #20]
 8003bea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003bee:	b2d2      	uxtb	r2, r2
 8003bf0:	701a      	strb	r2, [r3, #0]
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	09db      	lsrs	r3, r3, #7
 8003bf6:	613b      	str	r3, [r7, #16]
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	2b7f      	cmp	r3, #127	; 0x7f
 8003bfc:	d8f0      	bhi.n	8003be0 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	617a      	str	r2, [r7, #20]
 8003c04:	693a      	ldr	r2, [r7, #16]
 8003c06:	b2d2      	uxtb	r2, r2
 8003c08:	701a      	strb	r2, [r3, #0]
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8003c0e:	2218      	movs	r2, #24
 8003c10:	6879      	ldr	r1, [r7, #4]
 8003c12:	68b8      	ldr	r0, [r7, #8]
 8003c14:	f7ff fbf6 	bl	8003404 <_SendPacket>
  RECORD_END();
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8003c1e:	4b06      	ldr	r3, [pc, #24]	; (8003c38 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d002      	beq.n	8003c2c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8003c26:	4b04      	ldr	r3, [pc, #16]	; (8003c38 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8003c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2a:	4798      	blx	r3
  }
}
 8003c2c:	bf00      	nop
 8003c2e:	3730      	adds	r7, #48	; 0x30
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	20013364 	.word	0x20013364
 8003c38:	20013334 	.word	0x20013334

08003c3c <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b092      	sub	sp, #72	; 0x48
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8003c44:	f3ef 8311 	mrs	r3, BASEPRI
 8003c48:	f04f 0120 	mov.w	r1, #32
 8003c4c:	f381 8811 	msr	BASEPRI, r1
 8003c50:	617b      	str	r3, [r7, #20]
 8003c52:	486a      	ldr	r0, [pc, #424]	; (8003dfc <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8003c54:	f7ff fae5 	bl	8003222 <_PreparePacket>
 8003c58:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	647b      	str	r3, [r7, #68]	; 0x44
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	4b66      	ldr	r3, [pc, #408]	; (8003e00 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8003c68:	691b      	ldr	r3, [r3, #16]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	643b      	str	r3, [r7, #64]	; 0x40
 8003c6e:	e00b      	b.n	8003c88 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8003c70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c72:	b2da      	uxtb	r2, r3
 8003c74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c76:	1c59      	adds	r1, r3, #1
 8003c78:	6479      	str	r1, [r7, #68]	; 0x44
 8003c7a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003c7e:	b2d2      	uxtb	r2, r2
 8003c80:	701a      	strb	r2, [r3, #0]
 8003c82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c84:	09db      	lsrs	r3, r3, #7
 8003c86:	643b      	str	r3, [r7, #64]	; 0x40
 8003c88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c8a:	2b7f      	cmp	r3, #127	; 0x7f
 8003c8c:	d8f0      	bhi.n	8003c70 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8003c8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c90:	1c5a      	adds	r2, r3, #1
 8003c92:	647a      	str	r2, [r7, #68]	; 0x44
 8003c94:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003c96:	b2d2      	uxtb	r2, r2
 8003c98:	701a      	strb	r2, [r3, #0]
 8003c9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c9c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ca8:	e00b      	b.n	8003cc2 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8003caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cac:	b2da      	uxtb	r2, r3
 8003cae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cb0:	1c59      	adds	r1, r3, #1
 8003cb2:	63f9      	str	r1, [r7, #60]	; 0x3c
 8003cb4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003cb8:	b2d2      	uxtb	r2, r2
 8003cba:	701a      	strb	r2, [r3, #0]
 8003cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cbe:	09db      	lsrs	r3, r3, #7
 8003cc0:	63bb      	str	r3, [r7, #56]	; 0x38
 8003cc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cc4:	2b7f      	cmp	r3, #127	; 0x7f
 8003cc6:	d8f0      	bhi.n	8003caa <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8003cc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cca:	1c5a      	adds	r2, r3, #1
 8003ccc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003cce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003cd0:	b2d2      	uxtb	r2, r2
 8003cd2:	701a      	strb	r2, [r3, #0]
 8003cd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cd6:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	2220      	movs	r2, #32
 8003cde:	4619      	mov	r1, r3
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f7ff fa51 	bl	8003188 <_EncodeStr>
 8003ce6:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8003ce8:	2209      	movs	r2, #9
 8003cea:	68f9      	ldr	r1, [r7, #12]
 8003cec:	6938      	ldr	r0, [r7, #16]
 8003cee:	f7ff fb89 	bl	8003404 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	637b      	str	r3, [r7, #52]	; 0x34
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	4b40      	ldr	r3, [pc, #256]	; (8003e00 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	633b      	str	r3, [r7, #48]	; 0x30
 8003d06:	e00b      	b.n	8003d20 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8003d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d0a:	b2da      	uxtb	r2, r3
 8003d0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d0e:	1c59      	adds	r1, r3, #1
 8003d10:	6379      	str	r1, [r7, #52]	; 0x34
 8003d12:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003d16:	b2d2      	uxtb	r2, r2
 8003d18:	701a      	strb	r2, [r3, #0]
 8003d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d1c:	09db      	lsrs	r3, r3, #7
 8003d1e:	633b      	str	r3, [r7, #48]	; 0x30
 8003d20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d22:	2b7f      	cmp	r3, #127	; 0x7f
 8003d24:	d8f0      	bhi.n	8003d08 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8003d26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d28:	1c5a      	adds	r2, r3, #1
 8003d2a:	637a      	str	r2, [r7, #52]	; 0x34
 8003d2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d2e:	b2d2      	uxtb	r2, r2
 8003d30:	701a      	strb	r2, [r3, #0]
 8003d32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d34:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d40:	e00b      	b.n	8003d5a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8003d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d44:	b2da      	uxtb	r2, r3
 8003d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d48:	1c59      	adds	r1, r3, #1
 8003d4a:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003d4c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003d50:	b2d2      	uxtb	r2, r2
 8003d52:	701a      	strb	r2, [r3, #0]
 8003d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d56:	09db      	lsrs	r3, r3, #7
 8003d58:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d5c:	2b7f      	cmp	r3, #127	; 0x7f
 8003d5e:	d8f0      	bhi.n	8003d42 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8003d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d62:	1c5a      	adds	r2, r3, #1
 8003d64:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003d66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d68:	b2d2      	uxtb	r2, r2
 8003d6a:	701a      	strb	r2, [r3, #0]
 8003d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d6e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	627b      	str	r3, [r7, #36]	; 0x24
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	691b      	ldr	r3, [r3, #16]
 8003d78:	623b      	str	r3, [r7, #32]
 8003d7a:	e00b      	b.n	8003d94 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8003d7c:	6a3b      	ldr	r3, [r7, #32]
 8003d7e:	b2da      	uxtb	r2, r3
 8003d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d82:	1c59      	adds	r1, r3, #1
 8003d84:	6279      	str	r1, [r7, #36]	; 0x24
 8003d86:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003d8a:	b2d2      	uxtb	r2, r2
 8003d8c:	701a      	strb	r2, [r3, #0]
 8003d8e:	6a3b      	ldr	r3, [r7, #32]
 8003d90:	09db      	lsrs	r3, r3, #7
 8003d92:	623b      	str	r3, [r7, #32]
 8003d94:	6a3b      	ldr	r3, [r7, #32]
 8003d96:	2b7f      	cmp	r3, #127	; 0x7f
 8003d98:	d8f0      	bhi.n	8003d7c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	1c5a      	adds	r2, r3, #1
 8003d9e:	627a      	str	r2, [r7, #36]	; 0x24
 8003da0:	6a3a      	ldr	r2, [r7, #32]
 8003da2:	b2d2      	uxtb	r2, r2
 8003da4:	701a      	strb	r2, [r3, #0]
 8003da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	61fb      	str	r3, [r7, #28]
 8003dae:	2300      	movs	r3, #0
 8003db0:	61bb      	str	r3, [r7, #24]
 8003db2:	e00b      	b.n	8003dcc <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8003db4:	69bb      	ldr	r3, [r7, #24]
 8003db6:	b2da      	uxtb	r2, r3
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	1c59      	adds	r1, r3, #1
 8003dbc:	61f9      	str	r1, [r7, #28]
 8003dbe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003dc2:	b2d2      	uxtb	r2, r2
 8003dc4:	701a      	strb	r2, [r3, #0]
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	09db      	lsrs	r3, r3, #7
 8003dca:	61bb      	str	r3, [r7, #24]
 8003dcc:	69bb      	ldr	r3, [r7, #24]
 8003dce:	2b7f      	cmp	r3, #127	; 0x7f
 8003dd0:	d8f0      	bhi.n	8003db4 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	1c5a      	adds	r2, r3, #1
 8003dd6:	61fa      	str	r2, [r7, #28]
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	b2d2      	uxtb	r2, r2
 8003ddc:	701a      	strb	r2, [r3, #0]
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8003de2:	2215      	movs	r2, #21
 8003de4:	68f9      	ldr	r1, [r7, #12]
 8003de6:	6938      	ldr	r0, [r7, #16]
 8003de8:	f7ff fb0c 	bl	8003404 <_SendPacket>
  RECORD_END();
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	f383 8811 	msr	BASEPRI, r3
}
 8003df2:	bf00      	nop
 8003df4:	3748      	adds	r7, #72	; 0x48
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	20013364 	.word	0x20013364
 8003e00:	20013334 	.word	0x20013334

08003e04 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8003e04:	b580      	push	{r7, lr}
 8003e06:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8003e08:	4b07      	ldr	r3, [pc, #28]	; (8003e28 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8003e0a:	6a1b      	ldr	r3, [r3, #32]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d008      	beq.n	8003e22 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8003e10:	4b05      	ldr	r3, [pc, #20]	; (8003e28 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8003e12:	6a1b      	ldr	r3, [r3, #32]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d003      	beq.n	8003e22 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8003e1a:	4b03      	ldr	r3, [pc, #12]	; (8003e28 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8003e1c:	6a1b      	ldr	r3, [r3, #32]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	4798      	blx	r3
  }
}
 8003e22:	bf00      	nop
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	20013334 	.word	0x20013334

08003e2c <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8003e2c:	b590      	push	{r4, r7, lr}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8003e32:	4b15      	ldr	r3, [pc, #84]	; (8003e88 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d01a      	beq.n	8003e70 <SEGGER_SYSVIEW_RecordSystime+0x44>
 8003e3a:	4b13      	ldr	r3, [pc, #76]	; (8003e88 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8003e3c:	6a1b      	ldr	r3, [r3, #32]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d015      	beq.n	8003e70 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8003e44:	4b10      	ldr	r3, [pc, #64]	; (8003e88 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4798      	blx	r3
 8003e4c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8003e50:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8003e52:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e56:	f04f 0200 	mov.w	r2, #0
 8003e5a:	f04f 0300 	mov.w	r3, #0
 8003e5e:	000a      	movs	r2, r1
 8003e60:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8003e62:	4613      	mov	r3, r2
 8003e64:	461a      	mov	r2, r3
 8003e66:	4621      	mov	r1, r4
 8003e68:	200d      	movs	r0, #13
 8003e6a:	f7ff fc0b 	bl	8003684 <SEGGER_SYSVIEW_RecordU32x2>
 8003e6e:	e006      	b.n	8003e7e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8003e70:	4b06      	ldr	r3, [pc, #24]	; (8003e8c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4619      	mov	r1, r3
 8003e76:	200c      	movs	r0, #12
 8003e78:	f7ff fbc8 	bl	800360c <SEGGER_SYSVIEW_RecordU32>
  }
}
 8003e7c:	bf00      	nop
 8003e7e:	bf00      	nop
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd90      	pop	{r4, r7, pc}
 8003e86:	bf00      	nop
 8003e88:	20013334 	.word	0x20013334
 8003e8c:	e0001004 	.word	0xe0001004

08003e90 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8003e96:	f3ef 8311 	mrs	r3, BASEPRI
 8003e9a:	f04f 0120 	mov.w	r1, #32
 8003e9e:	f381 8811 	msr	BASEPRI, r1
 8003ea2:	60fb      	str	r3, [r7, #12]
 8003ea4:	4819      	ldr	r0, [pc, #100]	; (8003f0c <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8003ea6:	f7ff f9bc 	bl	8003222 <_PreparePacket>
 8003eaa:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8003eb0:	4b17      	ldr	r3, [pc, #92]	; (8003f10 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003eb8:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	617b      	str	r3, [r7, #20]
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	613b      	str	r3, [r7, #16]
 8003ec2:	e00b      	b.n	8003edc <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	b2da      	uxtb	r2, r3
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	1c59      	adds	r1, r3, #1
 8003ecc:	6179      	str	r1, [r7, #20]
 8003ece:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003ed2:	b2d2      	uxtb	r2, r2
 8003ed4:	701a      	strb	r2, [r3, #0]
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	09db      	lsrs	r3, r3, #7
 8003eda:	613b      	str	r3, [r7, #16]
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	2b7f      	cmp	r3, #127	; 0x7f
 8003ee0:	d8f0      	bhi.n	8003ec4 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	1c5a      	adds	r2, r3, #1
 8003ee6:	617a      	str	r2, [r7, #20]
 8003ee8:	693a      	ldr	r2, [r7, #16]
 8003eea:	b2d2      	uxtb	r2, r2
 8003eec:	701a      	strb	r2, [r3, #0]
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	6879      	ldr	r1, [r7, #4]
 8003ef6:	68b8      	ldr	r0, [r7, #8]
 8003ef8:	f7ff fa84 	bl	8003404 <_SendPacket>
  RECORD_END();
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f383 8811 	msr	BASEPRI, r3
}
 8003f02:	bf00      	nop
 8003f04:	3718      	adds	r7, #24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	20013364 	.word	0x20013364
 8003f10:	e000ed04 	.word	0xe000ed04

08003f14 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b082      	sub	sp, #8
 8003f18:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8003f1a:	f3ef 8311 	mrs	r3, BASEPRI
 8003f1e:	f04f 0120 	mov.w	r1, #32
 8003f22:	f381 8811 	msr	BASEPRI, r1
 8003f26:	607b      	str	r3, [r7, #4]
 8003f28:	4807      	ldr	r0, [pc, #28]	; (8003f48 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8003f2a:	f7ff f97a 	bl	8003222 <_PreparePacket>
 8003f2e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8003f30:	2203      	movs	r2, #3
 8003f32:	6839      	ldr	r1, [r7, #0]
 8003f34:	6838      	ldr	r0, [r7, #0]
 8003f36:	f7ff fa65 	bl	8003404 <_SendPacket>
  RECORD_END();
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f383 8811 	msr	BASEPRI, r3
}
 8003f40:	bf00      	nop
 8003f42:	3708      	adds	r7, #8
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	20013364 	.word	0x20013364

08003f4c <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b082      	sub	sp, #8
 8003f50:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8003f52:	f3ef 8311 	mrs	r3, BASEPRI
 8003f56:	f04f 0120 	mov.w	r1, #32
 8003f5a:	f381 8811 	msr	BASEPRI, r1
 8003f5e:	607b      	str	r3, [r7, #4]
 8003f60:	4807      	ldr	r0, [pc, #28]	; (8003f80 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8003f62:	f7ff f95e 	bl	8003222 <_PreparePacket>
 8003f66:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8003f68:	2212      	movs	r2, #18
 8003f6a:	6839      	ldr	r1, [r7, #0]
 8003f6c:	6838      	ldr	r0, [r7, #0]
 8003f6e:	f7ff fa49 	bl	8003404 <_SendPacket>
  RECORD_END();
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f383 8811 	msr	BASEPRI, r3
}
 8003f78:	bf00      	nop
 8003f7a:	3708      	adds	r7, #8
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	20013364 	.word	0x20013364

08003f84 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8003f8a:	f3ef 8311 	mrs	r3, BASEPRI
 8003f8e:	f04f 0120 	mov.w	r1, #32
 8003f92:	f381 8811 	msr	BASEPRI, r1
 8003f96:	607b      	str	r3, [r7, #4]
 8003f98:	4807      	ldr	r0, [pc, #28]	; (8003fb8 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8003f9a:	f7ff f942 	bl	8003222 <_PreparePacket>
 8003f9e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8003fa0:	2211      	movs	r2, #17
 8003fa2:	6839      	ldr	r1, [r7, #0]
 8003fa4:	6838      	ldr	r0, [r7, #0]
 8003fa6:	f7ff fa2d 	bl	8003404 <_SendPacket>
  RECORD_END();
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f383 8811 	msr	BASEPRI, r3
}
 8003fb0:	bf00      	nop
 8003fb2:	3708      	adds	r7, #8
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bd80      	pop	{r7, pc}
 8003fb8:	20013364 	.word	0x20013364

08003fbc <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b088      	sub	sp, #32
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8003fc4:	f3ef 8311 	mrs	r3, BASEPRI
 8003fc8:	f04f 0120 	mov.w	r1, #32
 8003fcc:	f381 8811 	msr	BASEPRI, r1
 8003fd0:	617b      	str	r3, [r7, #20]
 8003fd2:	4819      	ldr	r0, [pc, #100]	; (8004038 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8003fd4:	f7ff f925 	bl	8003222 <_PreparePacket>
 8003fd8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8003fde:	4b17      	ldr	r3, [pc, #92]	; (800403c <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	61fb      	str	r3, [r7, #28]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	61bb      	str	r3, [r7, #24]
 8003ff0:	e00b      	b.n	800400a <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	b2da      	uxtb	r2, r3
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	1c59      	adds	r1, r3, #1
 8003ffa:	61f9      	str	r1, [r7, #28]
 8003ffc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004000:	b2d2      	uxtb	r2, r2
 8004002:	701a      	strb	r2, [r3, #0]
 8004004:	69bb      	ldr	r3, [r7, #24]
 8004006:	09db      	lsrs	r3, r3, #7
 8004008:	61bb      	str	r3, [r7, #24]
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	2b7f      	cmp	r3, #127	; 0x7f
 800400e:	d8f0      	bhi.n	8003ff2 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8004010:	69fb      	ldr	r3, [r7, #28]
 8004012:	1c5a      	adds	r2, r3, #1
 8004014:	61fa      	str	r2, [r7, #28]
 8004016:	69ba      	ldr	r2, [r7, #24]
 8004018:	b2d2      	uxtb	r2, r2
 800401a:	701a      	strb	r2, [r3, #0]
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8004020:	2208      	movs	r2, #8
 8004022:	68f9      	ldr	r1, [r7, #12]
 8004024:	6938      	ldr	r0, [r7, #16]
 8004026:	f7ff f9ed 	bl	8003404 <_SendPacket>
  RECORD_END();
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f383 8811 	msr	BASEPRI, r3
}
 8004030:	bf00      	nop
 8004032:	3720      	adds	r7, #32
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	20013364 	.word	0x20013364
 800403c:	20013334 	.word	0x20013334

08004040 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8004040:	b580      	push	{r7, lr}
 8004042:	b088      	sub	sp, #32
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004048:	f3ef 8311 	mrs	r3, BASEPRI
 800404c:	f04f 0120 	mov.w	r1, #32
 8004050:	f381 8811 	msr	BASEPRI, r1
 8004054:	617b      	str	r3, [r7, #20]
 8004056:	4819      	ldr	r0, [pc, #100]	; (80040bc <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8004058:	f7ff f8e3 	bl	8003222 <_PreparePacket>
 800405c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004062:	4b17      	ldr	r3, [pc, #92]	; (80040c0 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	61fb      	str	r3, [r7, #28]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	61bb      	str	r3, [r7, #24]
 8004074:	e00b      	b.n	800408e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	b2da      	uxtb	r2, r3
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	1c59      	adds	r1, r3, #1
 800407e:	61f9      	str	r1, [r7, #28]
 8004080:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004084:	b2d2      	uxtb	r2, r2
 8004086:	701a      	strb	r2, [r3, #0]
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	09db      	lsrs	r3, r3, #7
 800408c:	61bb      	str	r3, [r7, #24]
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	2b7f      	cmp	r3, #127	; 0x7f
 8004092:	d8f0      	bhi.n	8004076 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	1c5a      	adds	r2, r3, #1
 8004098:	61fa      	str	r2, [r7, #28]
 800409a:	69ba      	ldr	r2, [r7, #24]
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	701a      	strb	r2, [r3, #0]
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 80040a4:	2204      	movs	r2, #4
 80040a6:	68f9      	ldr	r1, [r7, #12]
 80040a8:	6938      	ldr	r0, [r7, #16]
 80040aa:	f7ff f9ab 	bl	8003404 <_SendPacket>
  RECORD_END();
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	f383 8811 	msr	BASEPRI, r3
}
 80040b4:	bf00      	nop
 80040b6:	3720      	adds	r7, #32
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	20013364 	.word	0x20013364
 80040c0:	20013334 	.word	0x20013334

080040c4 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b088      	sub	sp, #32
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80040cc:	f3ef 8311 	mrs	r3, BASEPRI
 80040d0:	f04f 0120 	mov.w	r1, #32
 80040d4:	f381 8811 	msr	BASEPRI, r1
 80040d8:	617b      	str	r3, [r7, #20]
 80040da:	4819      	ldr	r0, [pc, #100]	; (8004140 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80040dc:	f7ff f8a1 	bl	8003222 <_PreparePacket>
 80040e0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80040e6:	4b17      	ldr	r3, [pc, #92]	; (8004144 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	61fb      	str	r3, [r7, #28]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	61bb      	str	r3, [r7, #24]
 80040f8:	e00b      	b.n	8004112 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80040fa:	69bb      	ldr	r3, [r7, #24]
 80040fc:	b2da      	uxtb	r2, r3
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	1c59      	adds	r1, r3, #1
 8004102:	61f9      	str	r1, [r7, #28]
 8004104:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004108:	b2d2      	uxtb	r2, r2
 800410a:	701a      	strb	r2, [r3, #0]
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	09db      	lsrs	r3, r3, #7
 8004110:	61bb      	str	r3, [r7, #24]
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	2b7f      	cmp	r3, #127	; 0x7f
 8004116:	d8f0      	bhi.n	80040fa <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	1c5a      	adds	r2, r3, #1
 800411c:	61fa      	str	r2, [r7, #28]
 800411e:	69ba      	ldr	r2, [r7, #24]
 8004120:	b2d2      	uxtb	r2, r2
 8004122:	701a      	strb	r2, [r3, #0]
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8004128:	2206      	movs	r2, #6
 800412a:	68f9      	ldr	r1, [r7, #12]
 800412c:	6938      	ldr	r0, [r7, #16]
 800412e:	f7ff f969 	bl	8003404 <_SendPacket>
  RECORD_END();
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	f383 8811 	msr	BASEPRI, r3
}
 8004138:	bf00      	nop
 800413a:	3720      	adds	r7, #32
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	20013364 	.word	0x20013364
 8004144:	20013334 	.word	0x20013334

08004148 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8004148:	b580      	push	{r7, lr}
 800414a:	b08a      	sub	sp, #40	; 0x28
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004152:	f3ef 8311 	mrs	r3, BASEPRI
 8004156:	f04f 0120 	mov.w	r1, #32
 800415a:	f381 8811 	msr	BASEPRI, r1
 800415e:	617b      	str	r3, [r7, #20]
 8004160:	4827      	ldr	r0, [pc, #156]	; (8004200 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8004162:	f7ff f85e 	bl	8003222 <_PreparePacket>
 8004166:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800416c:	4b25      	ldr	r3, [pc, #148]	; (8004204 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800416e:	691b      	ldr	r3, [r3, #16]
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	627b      	str	r3, [r7, #36]	; 0x24
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	623b      	str	r3, [r7, #32]
 800417e:	e00b      	b.n	8004198 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8004180:	6a3b      	ldr	r3, [r7, #32]
 8004182:	b2da      	uxtb	r2, r3
 8004184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004186:	1c59      	adds	r1, r3, #1
 8004188:	6279      	str	r1, [r7, #36]	; 0x24
 800418a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800418e:	b2d2      	uxtb	r2, r2
 8004190:	701a      	strb	r2, [r3, #0]
 8004192:	6a3b      	ldr	r3, [r7, #32]
 8004194:	09db      	lsrs	r3, r3, #7
 8004196:	623b      	str	r3, [r7, #32]
 8004198:	6a3b      	ldr	r3, [r7, #32]
 800419a:	2b7f      	cmp	r3, #127	; 0x7f
 800419c:	d8f0      	bhi.n	8004180 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800419e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a0:	1c5a      	adds	r2, r3, #1
 80041a2:	627a      	str	r2, [r7, #36]	; 0x24
 80041a4:	6a3a      	ldr	r2, [r7, #32]
 80041a6:	b2d2      	uxtb	r2, r2
 80041a8:	701a      	strb	r2, [r3, #0]
 80041aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ac:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	61fb      	str	r3, [r7, #28]
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	61bb      	str	r3, [r7, #24]
 80041b6:	e00b      	b.n	80041d0 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	b2da      	uxtb	r2, r3
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	1c59      	adds	r1, r3, #1
 80041c0:	61f9      	str	r1, [r7, #28]
 80041c2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80041c6:	b2d2      	uxtb	r2, r2
 80041c8:	701a      	strb	r2, [r3, #0]
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	09db      	lsrs	r3, r3, #7
 80041ce:	61bb      	str	r3, [r7, #24]
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	2b7f      	cmp	r3, #127	; 0x7f
 80041d4:	d8f0      	bhi.n	80041b8 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	1c5a      	adds	r2, r3, #1
 80041da:	61fa      	str	r2, [r7, #28]
 80041dc:	69ba      	ldr	r2, [r7, #24]
 80041de:	b2d2      	uxtb	r2, r2
 80041e0:	701a      	strb	r2, [r3, #0]
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 80041e6:	2207      	movs	r2, #7
 80041e8:	68f9      	ldr	r1, [r7, #12]
 80041ea:	6938      	ldr	r0, [r7, #16]
 80041ec:	f7ff f90a 	bl	8003404 <_SendPacket>
  RECORD_END();
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	f383 8811 	msr	BASEPRI, r3
}
 80041f6:	bf00      	nop
 80041f8:	3728      	adds	r7, #40	; 0x28
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	20013364 	.word	0x20013364
 8004204:	20013334 	.word	0x20013334

08004208 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8004210:	4b04      	ldr	r3, [pc, #16]	; (8004224 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	1ad3      	subs	r3, r2, r3
}
 8004218:	4618      	mov	r0, r3
 800421a:	370c      	adds	r7, #12
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr
 8004224:	20013334 	.word	0x20013334

08004228 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8004228:	b580      	push	{r7, lr}
 800422a:	b08c      	sub	sp, #48	; 0x30
 800422c:	af00      	add	r7, sp, #0
 800422e:	4603      	mov	r3, r0
 8004230:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8004232:	4b3b      	ldr	r3, [pc, #236]	; (8004320 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d06d      	beq.n	8004316 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800423a:	4b39      	ldr	r3, [pc, #228]	; (8004320 <SEGGER_SYSVIEW_SendModule+0xf8>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8004240:	2300      	movs	r3, #0
 8004242:	62bb      	str	r3, [r7, #40]	; 0x28
 8004244:	e008      	b.n	8004258 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8004246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004248:	691b      	ldr	r3, [r3, #16]
 800424a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 800424c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800424e:	2b00      	cmp	r3, #0
 8004250:	d007      	beq.n	8004262 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8004252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004254:	3301      	adds	r3, #1
 8004256:	62bb      	str	r3, [r7, #40]	; 0x28
 8004258:	79fb      	ldrb	r3, [r7, #7]
 800425a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800425c:	429a      	cmp	r2, r3
 800425e:	d3f2      	bcc.n	8004246 <SEGGER_SYSVIEW_SendModule+0x1e>
 8004260:	e000      	b.n	8004264 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8004262:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8004264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004266:	2b00      	cmp	r3, #0
 8004268:	d055      	beq.n	8004316 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800426a:	f3ef 8311 	mrs	r3, BASEPRI
 800426e:	f04f 0120 	mov.w	r1, #32
 8004272:	f381 8811 	msr	BASEPRI, r1
 8004276:	617b      	str	r3, [r7, #20]
 8004278:	482a      	ldr	r0, [pc, #168]	; (8004324 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800427a:	f7fe ffd2 	bl	8003222 <_PreparePacket>
 800427e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	627b      	str	r3, [r7, #36]	; 0x24
 8004288:	79fb      	ldrb	r3, [r7, #7]
 800428a:	623b      	str	r3, [r7, #32]
 800428c:	e00b      	b.n	80042a6 <SEGGER_SYSVIEW_SendModule+0x7e>
 800428e:	6a3b      	ldr	r3, [r7, #32]
 8004290:	b2da      	uxtb	r2, r3
 8004292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004294:	1c59      	adds	r1, r3, #1
 8004296:	6279      	str	r1, [r7, #36]	; 0x24
 8004298:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800429c:	b2d2      	uxtb	r2, r2
 800429e:	701a      	strb	r2, [r3, #0]
 80042a0:	6a3b      	ldr	r3, [r7, #32]
 80042a2:	09db      	lsrs	r3, r3, #7
 80042a4:	623b      	str	r3, [r7, #32]
 80042a6:	6a3b      	ldr	r3, [r7, #32]
 80042a8:	2b7f      	cmp	r3, #127	; 0x7f
 80042aa:	d8f0      	bhi.n	800428e <SEGGER_SYSVIEW_SendModule+0x66>
 80042ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ae:	1c5a      	adds	r2, r3, #1
 80042b0:	627a      	str	r2, [r7, #36]	; 0x24
 80042b2:	6a3a      	ldr	r2, [r7, #32]
 80042b4:	b2d2      	uxtb	r2, r2
 80042b6:	701a      	strb	r2, [r3, #0]
 80042b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ba:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	61fb      	str	r3, [r7, #28]
 80042c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	61bb      	str	r3, [r7, #24]
 80042c6:	e00b      	b.n	80042e0 <SEGGER_SYSVIEW_SendModule+0xb8>
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	b2da      	uxtb	r2, r3
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	1c59      	adds	r1, r3, #1
 80042d0:	61f9      	str	r1, [r7, #28]
 80042d2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80042d6:	b2d2      	uxtb	r2, r2
 80042d8:	701a      	strb	r2, [r3, #0]
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	09db      	lsrs	r3, r3, #7
 80042de:	61bb      	str	r3, [r7, #24]
 80042e0:	69bb      	ldr	r3, [r7, #24]
 80042e2:	2b7f      	cmp	r3, #127	; 0x7f
 80042e4:	d8f0      	bhi.n	80042c8 <SEGGER_SYSVIEW_SendModule+0xa0>
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	1c5a      	adds	r2, r3, #1
 80042ea:	61fa      	str	r2, [r7, #28]
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	b2d2      	uxtb	r2, r2
 80042f0:	701a      	strb	r2, [r3, #0]
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80042f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	2280      	movs	r2, #128	; 0x80
 80042fc:	4619      	mov	r1, r3
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f7fe ff42 	bl	8003188 <_EncodeStr>
 8004304:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8004306:	2216      	movs	r2, #22
 8004308:	68f9      	ldr	r1, [r7, #12]
 800430a:	6938      	ldr	r0, [r7, #16]
 800430c:	f7ff f87a 	bl	8003404 <_SendPacket>
      RECORD_END();
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8004316:	bf00      	nop
 8004318:	3730      	adds	r7, #48	; 0x30
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	2001335c 	.word	0x2001335c
 8004324:	20013364 	.word	0x20013364

08004328 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800432e:	4b0c      	ldr	r3, [pc, #48]	; (8004360 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00f      	beq.n	8004356 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8004336:	4b0a      	ldr	r3, [pc, #40]	; (8004360 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d002      	beq.n	800434a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d1f2      	bne.n	800433c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8004356:	bf00      	nop
 8004358:	3708      	adds	r7, #8
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	2001335c 	.word	0x2001335c

08004364 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8004364:	b580      	push	{r7, lr}
 8004366:	b086      	sub	sp, #24
 8004368:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800436a:	f3ef 8311 	mrs	r3, BASEPRI
 800436e:	f04f 0120 	mov.w	r1, #32
 8004372:	f381 8811 	msr	BASEPRI, r1
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	4817      	ldr	r0, [pc, #92]	; (80043d8 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800437a:	f7fe ff52 	bl	8003222 <_PreparePacket>
 800437e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	617b      	str	r3, [r7, #20]
 8004388:	4b14      	ldr	r3, [pc, #80]	; (80043dc <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	613b      	str	r3, [r7, #16]
 800438e:	e00b      	b.n	80043a8 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	b2da      	uxtb	r2, r3
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	1c59      	adds	r1, r3, #1
 8004398:	6179      	str	r1, [r7, #20]
 800439a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800439e:	b2d2      	uxtb	r2, r2
 80043a0:	701a      	strb	r2, [r3, #0]
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	09db      	lsrs	r3, r3, #7
 80043a6:	613b      	str	r3, [r7, #16]
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	2b7f      	cmp	r3, #127	; 0x7f
 80043ac:	d8f0      	bhi.n	8004390 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	1c5a      	adds	r2, r3, #1
 80043b2:	617a      	str	r2, [r7, #20]
 80043b4:	693a      	ldr	r2, [r7, #16]
 80043b6:	b2d2      	uxtb	r2, r2
 80043b8:	701a      	strb	r2, [r3, #0]
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80043be:	221b      	movs	r2, #27
 80043c0:	6879      	ldr	r1, [r7, #4]
 80043c2:	68b8      	ldr	r0, [r7, #8]
 80043c4:	f7ff f81e 	bl	8003404 <_SendPacket>
  RECORD_END();
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f383 8811 	msr	BASEPRI, r3
}
 80043ce:	bf00      	nop
 80043d0:	3718      	adds	r7, #24
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	20013364 	.word	0x20013364
 80043dc:	20013360 	.word	0x20013360

080043e0 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b08a      	sub	sp, #40	; 0x28
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80043e8:	f3ef 8311 	mrs	r3, BASEPRI
 80043ec:	f04f 0120 	mov.w	r1, #32
 80043f0:	f381 8811 	msr	BASEPRI, r1
 80043f4:	617b      	str	r3, [r7, #20]
 80043f6:	4827      	ldr	r0, [pc, #156]	; (8004494 <SEGGER_SYSVIEW_Warn+0xb4>)
 80043f8:	f7fe ff13 	bl	8003222 <_PreparePacket>
 80043fc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80043fe:	2280      	movs	r2, #128	; 0x80
 8004400:	6879      	ldr	r1, [r7, #4]
 8004402:	6938      	ldr	r0, [r7, #16]
 8004404:	f7fe fec0 	bl	8003188 <_EncodeStr>
 8004408:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	627b      	str	r3, [r7, #36]	; 0x24
 800440e:	2301      	movs	r3, #1
 8004410:	623b      	str	r3, [r7, #32]
 8004412:	e00b      	b.n	800442c <SEGGER_SYSVIEW_Warn+0x4c>
 8004414:	6a3b      	ldr	r3, [r7, #32]
 8004416:	b2da      	uxtb	r2, r3
 8004418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441a:	1c59      	adds	r1, r3, #1
 800441c:	6279      	str	r1, [r7, #36]	; 0x24
 800441e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004422:	b2d2      	uxtb	r2, r2
 8004424:	701a      	strb	r2, [r3, #0]
 8004426:	6a3b      	ldr	r3, [r7, #32]
 8004428:	09db      	lsrs	r3, r3, #7
 800442a:	623b      	str	r3, [r7, #32]
 800442c:	6a3b      	ldr	r3, [r7, #32]
 800442e:	2b7f      	cmp	r3, #127	; 0x7f
 8004430:	d8f0      	bhi.n	8004414 <SEGGER_SYSVIEW_Warn+0x34>
 8004432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004434:	1c5a      	adds	r2, r3, #1
 8004436:	627a      	str	r2, [r7, #36]	; 0x24
 8004438:	6a3a      	ldr	r2, [r7, #32]
 800443a:	b2d2      	uxtb	r2, r2
 800443c:	701a      	strb	r2, [r3, #0]
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	61fb      	str	r3, [r7, #28]
 8004446:	2300      	movs	r3, #0
 8004448:	61bb      	str	r3, [r7, #24]
 800444a:	e00b      	b.n	8004464 <SEGGER_SYSVIEW_Warn+0x84>
 800444c:	69bb      	ldr	r3, [r7, #24]
 800444e:	b2da      	uxtb	r2, r3
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	1c59      	adds	r1, r3, #1
 8004454:	61f9      	str	r1, [r7, #28]
 8004456:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800445a:	b2d2      	uxtb	r2, r2
 800445c:	701a      	strb	r2, [r3, #0]
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	09db      	lsrs	r3, r3, #7
 8004462:	61bb      	str	r3, [r7, #24]
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	2b7f      	cmp	r3, #127	; 0x7f
 8004468:	d8f0      	bhi.n	800444c <SEGGER_SYSVIEW_Warn+0x6c>
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	1c5a      	adds	r2, r3, #1
 800446e:	61fa      	str	r2, [r7, #28]
 8004470:	69ba      	ldr	r2, [r7, #24]
 8004472:	b2d2      	uxtb	r2, r2
 8004474:	701a      	strb	r2, [r3, #0]
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800447a:	221a      	movs	r2, #26
 800447c:	68f9      	ldr	r1, [r7, #12]
 800447e:	6938      	ldr	r0, [r7, #16]
 8004480:	f7fe ffc0 	bl	8003404 <_SendPacket>
  RECORD_END();
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	f383 8811 	msr	BASEPRI, r3
}
 800448a:	bf00      	nop
 800448c:	3728      	adds	r7, #40	; 0x28
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	20013364 	.word	0x20013364

08004498 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b08a      	sub	sp, #40	; 0x28
 800449c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800449e:	f000 fb73 	bl	8004b88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80044a2:	f000 f85f 	bl	8004564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80044a6:	f000 f8c7 	bl	8004638 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  status = xTaskCreate(task_green_led,"Task_Green_LED",200,NULL,2,&task_green_led_handle);
 80044aa:	f107 030c 	add.w	r3, r7, #12
 80044ae:	9301      	str	r3, [sp, #4]
 80044b0:	2302      	movs	r3, #2
 80044b2:	9300      	str	r3, [sp, #0]
 80044b4:	2300      	movs	r3, #0
 80044b6:	22c8      	movs	r2, #200	; 0xc8
 80044b8:	4924      	ldr	r1, [pc, #144]	; (800454c <main+0xb4>)
 80044ba:	4825      	ldr	r0, [pc, #148]	; (8004550 <main+0xb8>)
 80044bc:	f7fc fe62 	bl	8001184 <xTaskCreate>
 80044c0:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d00a      	beq.n	80044de <main+0x46>
        __asm volatile
 80044c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044cc:	f383 8811 	msr	BASEPRI, r3
 80044d0:	f3bf 8f6f 	isb	sy
 80044d4:	f3bf 8f4f 	dsb	sy
 80044d8:	61bb      	str	r3, [r7, #24]
    }
 80044da:	bf00      	nop
 80044dc:	e7fe      	b.n	80044dc <main+0x44>

  status = xTaskCreate(task_orange_led,"Task_Orange_LED",200,NULL,2,&task_orange_led_handle);
 80044de:	f107 0308 	add.w	r3, r7, #8
 80044e2:	9301      	str	r3, [sp, #4]
 80044e4:	2302      	movs	r3, #2
 80044e6:	9300      	str	r3, [sp, #0]
 80044e8:	2300      	movs	r3, #0
 80044ea:	22c8      	movs	r2, #200	; 0xc8
 80044ec:	4919      	ldr	r1, [pc, #100]	; (8004554 <main+0xbc>)
 80044ee:	481a      	ldr	r0, [pc, #104]	; (8004558 <main+0xc0>)
 80044f0:	f7fc fe48 	bl	8001184 <xTaskCreate>
 80044f4:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d00a      	beq.n	8004512 <main+0x7a>
        __asm volatile
 80044fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004500:	f383 8811 	msr	BASEPRI, r3
 8004504:	f3bf 8f6f 	isb	sy
 8004508:	f3bf 8f4f 	dsb	sy
 800450c:	617b      	str	r3, [r7, #20]
    }
 800450e:	bf00      	nop
 8004510:	e7fe      	b.n	8004510 <main+0x78>

  status = xTaskCreate(task_red_led,"Task_Red_LED",200,NULL,2,&task_red_led_handle);
 8004512:	1d3b      	adds	r3, r7, #4
 8004514:	9301      	str	r3, [sp, #4]
 8004516:	2302      	movs	r3, #2
 8004518:	9300      	str	r3, [sp, #0]
 800451a:	2300      	movs	r3, #0
 800451c:	22c8      	movs	r2, #200	; 0xc8
 800451e:	490f      	ldr	r1, [pc, #60]	; (800455c <main+0xc4>)
 8004520:	480f      	ldr	r0, [pc, #60]	; (8004560 <main+0xc8>)
 8004522:	f7fc fe2f 	bl	8001184 <xTaskCreate>
 8004526:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d00a      	beq.n	8004544 <main+0xac>
        __asm volatile
 800452e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004532:	f383 8811 	msr	BASEPRI, r3
 8004536:	f3bf 8f6f 	isb	sy
 800453a:	f3bf 8f4f 	dsb	sy
 800453e:	613b      	str	r3, [r7, #16]
    }
 8004540:	bf00      	nop
 8004542:	e7fe      	b.n	8004542 <main+0xaa>

  vTaskStartScheduler();
 8004544:	f7fc ff82 	bl	800144c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004548:	e7fe      	b.n	8004548 <main+0xb0>
 800454a:	bf00      	nop
 800454c:	080061b4 	.word	0x080061b4
 8004550:	080048f5 	.word	0x080048f5
 8004554:	080061c4 	.word	0x080061c4
 8004558:	08004915 	.word	0x08004915
 800455c:	080061d4 	.word	0x080061d4
 8004560:	08004935 	.word	0x08004935

08004564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b094      	sub	sp, #80	; 0x50
 8004568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800456a:	f107 0320 	add.w	r3, r7, #32
 800456e:	2230      	movs	r2, #48	; 0x30
 8004570:	2100      	movs	r1, #0
 8004572:	4618      	mov	r0, r3
 8004574:	f001 fdc6 	bl	8006104 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004578:	f107 030c 	add.w	r3, r7, #12
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]
 8004580:	605a      	str	r2, [r3, #4]
 8004582:	609a      	str	r2, [r3, #8]
 8004584:	60da      	str	r2, [r3, #12]
 8004586:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004588:	2300      	movs	r3, #0
 800458a:	60bb      	str	r3, [r7, #8]
 800458c:	4b28      	ldr	r3, [pc, #160]	; (8004630 <SystemClock_Config+0xcc>)
 800458e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004590:	4a27      	ldr	r2, [pc, #156]	; (8004630 <SystemClock_Config+0xcc>)
 8004592:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004596:	6413      	str	r3, [r2, #64]	; 0x40
 8004598:	4b25      	ldr	r3, [pc, #148]	; (8004630 <SystemClock_Config+0xcc>)
 800459a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045a0:	60bb      	str	r3, [r7, #8]
 80045a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80045a4:	2300      	movs	r3, #0
 80045a6:	607b      	str	r3, [r7, #4]
 80045a8:	4b22      	ldr	r3, [pc, #136]	; (8004634 <SystemClock_Config+0xd0>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a21      	ldr	r2, [pc, #132]	; (8004634 <SystemClock_Config+0xd0>)
 80045ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045b2:	6013      	str	r3, [r2, #0]
 80045b4:	4b1f      	ldr	r3, [pc, #124]	; (8004634 <SystemClock_Config+0xd0>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045bc:	607b      	str	r3, [r7, #4]
 80045be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80045c0:	2302      	movs	r3, #2
 80045c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80045c4:	2301      	movs	r3, #1
 80045c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80045c8:	2310      	movs	r3, #16
 80045ca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80045cc:	2302      	movs	r3, #2
 80045ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80045d0:	2300      	movs	r3, #0
 80045d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80045d4:	2308      	movs	r3, #8
 80045d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80045d8:	2332      	movs	r3, #50	; 0x32
 80045da:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80045dc:	2304      	movs	r3, #4
 80045de:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80045e0:	2307      	movs	r3, #7
 80045e2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045e4:	f107 0320 	add.w	r3, r7, #32
 80045e8:	4618      	mov	r0, r3
 80045ea:	f000 fde5 	bl	80051b8 <HAL_RCC_OscConfig>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d001      	beq.n	80045f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80045f4:	f000 f9c0 	bl	8004978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045f8:	230f      	movs	r3, #15
 80045fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80045fc:	2302      	movs	r3, #2
 80045fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004600:	2300      	movs	r3, #0
 8004602:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004604:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004608:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800460a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800460e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004610:	f107 030c 	add.w	r3, r7, #12
 8004614:	2100      	movs	r1, #0
 8004616:	4618      	mov	r0, r3
 8004618:	f001 f846 	bl	80056a8 <HAL_RCC_ClockConfig>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d001      	beq.n	8004626 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8004622:	f000 f9a9 	bl	8004978 <Error_Handler>
  }
}
 8004626:	bf00      	nop
 8004628:	3750      	adds	r7, #80	; 0x50
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	40023800 	.word	0x40023800
 8004634:	40007000 	.word	0x40007000

08004638 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b08c      	sub	sp, #48	; 0x30
 800463c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800463e:	f107 031c 	add.w	r3, r7, #28
 8004642:	2200      	movs	r2, #0
 8004644:	601a      	str	r2, [r3, #0]
 8004646:	605a      	str	r2, [r3, #4]
 8004648:	609a      	str	r2, [r3, #8]
 800464a:	60da      	str	r2, [r3, #12]
 800464c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800464e:	2300      	movs	r3, #0
 8004650:	61bb      	str	r3, [r7, #24]
 8004652:	4ba2      	ldr	r3, [pc, #648]	; (80048dc <MX_GPIO_Init+0x2a4>)
 8004654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004656:	4aa1      	ldr	r2, [pc, #644]	; (80048dc <MX_GPIO_Init+0x2a4>)
 8004658:	f043 0310 	orr.w	r3, r3, #16
 800465c:	6313      	str	r3, [r2, #48]	; 0x30
 800465e:	4b9f      	ldr	r3, [pc, #636]	; (80048dc <MX_GPIO_Init+0x2a4>)
 8004660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004662:	f003 0310 	and.w	r3, r3, #16
 8004666:	61bb      	str	r3, [r7, #24]
 8004668:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800466a:	2300      	movs	r3, #0
 800466c:	617b      	str	r3, [r7, #20]
 800466e:	4b9b      	ldr	r3, [pc, #620]	; (80048dc <MX_GPIO_Init+0x2a4>)
 8004670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004672:	4a9a      	ldr	r2, [pc, #616]	; (80048dc <MX_GPIO_Init+0x2a4>)
 8004674:	f043 0304 	orr.w	r3, r3, #4
 8004678:	6313      	str	r3, [r2, #48]	; 0x30
 800467a:	4b98      	ldr	r3, [pc, #608]	; (80048dc <MX_GPIO_Init+0x2a4>)
 800467c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800467e:	f003 0304 	and.w	r3, r3, #4
 8004682:	617b      	str	r3, [r7, #20]
 8004684:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004686:	2300      	movs	r3, #0
 8004688:	613b      	str	r3, [r7, #16]
 800468a:	4b94      	ldr	r3, [pc, #592]	; (80048dc <MX_GPIO_Init+0x2a4>)
 800468c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468e:	4a93      	ldr	r2, [pc, #588]	; (80048dc <MX_GPIO_Init+0x2a4>)
 8004690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004694:	6313      	str	r3, [r2, #48]	; 0x30
 8004696:	4b91      	ldr	r3, [pc, #580]	; (80048dc <MX_GPIO_Init+0x2a4>)
 8004698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800469e:	613b      	str	r3, [r7, #16]
 80046a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80046a2:	2300      	movs	r3, #0
 80046a4:	60fb      	str	r3, [r7, #12]
 80046a6:	4b8d      	ldr	r3, [pc, #564]	; (80048dc <MX_GPIO_Init+0x2a4>)
 80046a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046aa:	4a8c      	ldr	r2, [pc, #560]	; (80048dc <MX_GPIO_Init+0x2a4>)
 80046ac:	f043 0301 	orr.w	r3, r3, #1
 80046b0:	6313      	str	r3, [r2, #48]	; 0x30
 80046b2:	4b8a      	ldr	r3, [pc, #552]	; (80048dc <MX_GPIO_Init+0x2a4>)
 80046b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b6:	f003 0301 	and.w	r3, r3, #1
 80046ba:	60fb      	str	r3, [r7, #12]
 80046bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80046be:	2300      	movs	r3, #0
 80046c0:	60bb      	str	r3, [r7, #8]
 80046c2:	4b86      	ldr	r3, [pc, #536]	; (80048dc <MX_GPIO_Init+0x2a4>)
 80046c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c6:	4a85      	ldr	r2, [pc, #532]	; (80048dc <MX_GPIO_Init+0x2a4>)
 80046c8:	f043 0302 	orr.w	r3, r3, #2
 80046cc:	6313      	str	r3, [r2, #48]	; 0x30
 80046ce:	4b83      	ldr	r3, [pc, #524]	; (80048dc <MX_GPIO_Init+0x2a4>)
 80046d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	60bb      	str	r3, [r7, #8]
 80046d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80046da:	2300      	movs	r3, #0
 80046dc:	607b      	str	r3, [r7, #4]
 80046de:	4b7f      	ldr	r3, [pc, #508]	; (80048dc <MX_GPIO_Init+0x2a4>)
 80046e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e2:	4a7e      	ldr	r2, [pc, #504]	; (80048dc <MX_GPIO_Init+0x2a4>)
 80046e4:	f043 0308 	orr.w	r3, r3, #8
 80046e8:	6313      	str	r3, [r2, #48]	; 0x30
 80046ea:	4b7c      	ldr	r3, [pc, #496]	; (80048dc <MX_GPIO_Init+0x2a4>)
 80046ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ee:	f003 0308 	and.w	r3, r3, #8
 80046f2:	607b      	str	r3, [r7, #4]
 80046f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80046f6:	2200      	movs	r2, #0
 80046f8:	2108      	movs	r1, #8
 80046fa:	4879      	ldr	r0, [pc, #484]	; (80048e0 <MX_GPIO_Init+0x2a8>)
 80046fc:	f000 fd28 	bl	8005150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8004700:	2201      	movs	r2, #1
 8004702:	2101      	movs	r1, #1
 8004704:	4877      	ldr	r0, [pc, #476]	; (80048e4 <MX_GPIO_Init+0x2ac>)
 8004706:	f000 fd23 	bl	8005150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800470a:	2200      	movs	r2, #0
 800470c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8004710:	4875      	ldr	r0, [pc, #468]	; (80048e8 <MX_GPIO_Init+0x2b0>)
 8004712:	f000 fd1d 	bl	8005150 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8004716:	2308      	movs	r3, #8
 8004718:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800471a:	2301      	movs	r3, #1
 800471c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800471e:	2300      	movs	r3, #0
 8004720:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004722:	2300      	movs	r3, #0
 8004724:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8004726:	f107 031c 	add.w	r3, r7, #28
 800472a:	4619      	mov	r1, r3
 800472c:	486c      	ldr	r0, [pc, #432]	; (80048e0 <MX_GPIO_Init+0x2a8>)
 800472e:	f000 fb73 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8004732:	2301      	movs	r3, #1
 8004734:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004736:	2301      	movs	r3, #1
 8004738:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800473a:	2300      	movs	r3, #0
 800473c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800473e:	2300      	movs	r3, #0
 8004740:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8004742:	f107 031c 	add.w	r3, r7, #28
 8004746:	4619      	mov	r1, r3
 8004748:	4866      	ldr	r0, [pc, #408]	; (80048e4 <MX_GPIO_Init+0x2ac>)
 800474a:	f000 fb65 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800474e:	2308      	movs	r3, #8
 8004750:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004752:	2302      	movs	r3, #2
 8004754:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004756:	2300      	movs	r3, #0
 8004758:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800475a:	2300      	movs	r3, #0
 800475c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800475e:	2305      	movs	r3, #5
 8004760:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8004762:	f107 031c 	add.w	r3, r7, #28
 8004766:	4619      	mov	r1, r3
 8004768:	485e      	ldr	r0, [pc, #376]	; (80048e4 <MX_GPIO_Init+0x2ac>)
 800476a:	f000 fb55 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800476e:	2301      	movs	r3, #1
 8004770:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004772:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004776:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004778:	2300      	movs	r3, #0
 800477a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800477c:	f107 031c 	add.w	r3, r7, #28
 8004780:	4619      	mov	r1, r3
 8004782:	485a      	ldr	r0, [pc, #360]	; (80048ec <MX_GPIO_Init+0x2b4>)
 8004784:	f000 fb48 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8004788:	2310      	movs	r3, #16
 800478a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800478c:	2302      	movs	r3, #2
 800478e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004790:	2300      	movs	r3, #0
 8004792:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004794:	2300      	movs	r3, #0
 8004796:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004798:	2306      	movs	r3, #6
 800479a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800479c:	f107 031c 	add.w	r3, r7, #28
 80047a0:	4619      	mov	r1, r3
 80047a2:	4852      	ldr	r0, [pc, #328]	; (80048ec <MX_GPIO_Init+0x2b4>)
 80047a4:	f000 fb38 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80047a8:	23e0      	movs	r3, #224	; 0xe0
 80047aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ac:	2302      	movs	r3, #2
 80047ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047b0:	2300      	movs	r3, #0
 80047b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047b4:	2300      	movs	r3, #0
 80047b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80047b8:	2305      	movs	r3, #5
 80047ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047bc:	f107 031c 	add.w	r3, r7, #28
 80047c0:	4619      	mov	r1, r3
 80047c2:	484a      	ldr	r0, [pc, #296]	; (80048ec <MX_GPIO_Init+0x2b4>)
 80047c4:	f000 fb28 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80047c8:	2304      	movs	r3, #4
 80047ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047cc:	2300      	movs	r3, #0
 80047ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047d0:	2300      	movs	r3, #0
 80047d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80047d4:	f107 031c 	add.w	r3, r7, #28
 80047d8:	4619      	mov	r1, r3
 80047da:	4845      	ldr	r0, [pc, #276]	; (80048f0 <MX_GPIO_Init+0x2b8>)
 80047dc:	f000 fb1c 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80047e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047e6:	2302      	movs	r3, #2
 80047e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ea:	2300      	movs	r3, #0
 80047ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047ee:	2300      	movs	r3, #0
 80047f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80047f2:	2305      	movs	r3, #5
 80047f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80047f6:	f107 031c 	add.w	r3, r7, #28
 80047fa:	4619      	mov	r1, r3
 80047fc:	483c      	ldr	r0, [pc, #240]	; (80048f0 <MX_GPIO_Init+0x2b8>)
 80047fe:	f000 fb0b 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8004802:	f24f 0310 	movw	r3, #61456	; 0xf010
 8004806:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004808:	2301      	movs	r3, #1
 800480a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800480c:	2300      	movs	r3, #0
 800480e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004810:	2300      	movs	r3, #0
 8004812:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004814:	f107 031c 	add.w	r3, r7, #28
 8004818:	4619      	mov	r1, r3
 800481a:	4833      	ldr	r0, [pc, #204]	; (80048e8 <MX_GPIO_Init+0x2b0>)
 800481c:	f000 fafc 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8004820:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8004824:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004826:	2302      	movs	r3, #2
 8004828:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800482a:	2300      	movs	r3, #0
 800482c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800482e:	2300      	movs	r3, #0
 8004830:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004832:	2306      	movs	r3, #6
 8004834:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004836:	f107 031c 	add.w	r3, r7, #28
 800483a:	4619      	mov	r1, r3
 800483c:	4829      	ldr	r0, [pc, #164]	; (80048e4 <MX_GPIO_Init+0x2ac>)
 800483e:	f000 faeb 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8004842:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004846:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004848:	2300      	movs	r3, #0
 800484a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800484c:	2300      	movs	r3, #0
 800484e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8004850:	f107 031c 	add.w	r3, r7, #28
 8004854:	4619      	mov	r1, r3
 8004856:	4825      	ldr	r0, [pc, #148]	; (80048ec <MX_GPIO_Init+0x2b4>)
 8004858:	f000 fade 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800485c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004860:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004862:	2302      	movs	r3, #2
 8004864:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004866:	2300      	movs	r3, #0
 8004868:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800486a:	2300      	movs	r3, #0
 800486c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800486e:	230a      	movs	r3, #10
 8004870:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004872:	f107 031c 	add.w	r3, r7, #28
 8004876:	4619      	mov	r1, r3
 8004878:	481c      	ldr	r0, [pc, #112]	; (80048ec <MX_GPIO_Init+0x2b4>)
 800487a:	f000 facd 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800487e:	2320      	movs	r3, #32
 8004880:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004882:	2300      	movs	r3, #0
 8004884:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004886:	2300      	movs	r3, #0
 8004888:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800488a:	f107 031c 	add.w	r3, r7, #28
 800488e:	4619      	mov	r1, r3
 8004890:	4815      	ldr	r0, [pc, #84]	; (80048e8 <MX_GPIO_Init+0x2b0>)
 8004892:	f000 fac1 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8004896:	f44f 7310 	mov.w	r3, #576	; 0x240
 800489a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800489c:	2312      	movs	r3, #18
 800489e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a0:	2300      	movs	r3, #0
 80048a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048a4:	2300      	movs	r3, #0
 80048a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80048a8:	2304      	movs	r3, #4
 80048aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048ac:	f107 031c 	add.w	r3, r7, #28
 80048b0:	4619      	mov	r1, r3
 80048b2:	480f      	ldr	r0, [pc, #60]	; (80048f0 <MX_GPIO_Init+0x2b8>)
 80048b4:	f000 fab0 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80048b8:	2302      	movs	r3, #2
 80048ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80048bc:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80048c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048c2:	2300      	movs	r3, #0
 80048c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80048c6:	f107 031c 	add.w	r3, r7, #28
 80048ca:	4619      	mov	r1, r3
 80048cc:	4804      	ldr	r0, [pc, #16]	; (80048e0 <MX_GPIO_Init+0x2a8>)
 80048ce:	f000 faa3 	bl	8004e18 <HAL_GPIO_Init>

}
 80048d2:	bf00      	nop
 80048d4:	3730      	adds	r7, #48	; 0x30
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	40023800 	.word	0x40023800
 80048e0:	40021000 	.word	0x40021000
 80048e4:	40020800 	.word	0x40020800
 80048e8:	40020c00 	.word	0x40020c00
 80048ec:	40020000 	.word	0x40020000
 80048f0:	40020400 	.word	0x40020400

080048f4 <task_green_led>:

/* USER CODE BEGIN 4 */

static void task_green_led(void *params)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b082      	sub	sp, #8
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOD,GREEN_LED_PIN);
 80048fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004900:	4803      	ldr	r0, [pc, #12]	; (8004910 <task_green_led+0x1c>)
 8004902:	f000 fc3e 	bl	8005182 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8004906:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800490a:	f000 f97f 	bl	8004c0c <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOD,GREEN_LED_PIN);
 800490e:	e7f5      	b.n	80048fc <task_green_led+0x8>
 8004910:	40020c00 	.word	0x40020c00

08004914 <task_orange_led>:
	}
}

static void task_orange_led(void *params)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b082      	sub	sp, #8
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOD,ORANGE_LED_PIN);
 800491c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004920:	4803      	ldr	r0, [pc, #12]	; (8004930 <task_orange_led+0x1c>)
 8004922:	f000 fc2e 	bl	8005182 <HAL_GPIO_TogglePin>
		HAL_Delay(800);
 8004926:	f44f 7048 	mov.w	r0, #800	; 0x320
 800492a:	f000 f96f 	bl	8004c0c <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOD,ORANGE_LED_PIN);
 800492e:	e7f5      	b.n	800491c <task_orange_led+0x8>
 8004930:	40020c00 	.word	0x40020c00

08004934 <task_red_led>:
	}
}

static void task_red_led(void *params)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		HAL_GPIO_TogglePin(GPIOD,RED_LED_PIN);
 800493c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004940:	4803      	ldr	r0, [pc, #12]	; (8004950 <task_red_led+0x1c>)
 8004942:	f000 fc1e 	bl	8005182 <HAL_GPIO_TogglePin>
		HAL_Delay(400);
 8004946:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800494a:	f000 f95f 	bl	8004c0c <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOD,RED_LED_PIN);
 800494e:	e7f5      	b.n	800493c <task_red_led+0x8>
 8004950:	40020c00 	.word	0x40020c00

08004954 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a04      	ldr	r2, [pc, #16]	; (8004974 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d101      	bne.n	800496a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004966:	f000 f931 	bl	8004bcc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800496a:	bf00      	nop
 800496c:	3708      	adds	r7, #8
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	40001000 	.word	0x40001000

08004978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004978:	b480      	push	{r7}
 800497a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800497c:	b672      	cpsid	i
}
 800497e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004980:	e7fe      	b.n	8004980 <Error_Handler+0x8>
	...

08004984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800498a:	2300      	movs	r3, #0
 800498c:	607b      	str	r3, [r7, #4]
 800498e:	4b11      	ldr	r3, [pc, #68]	; (80049d4 <HAL_MspInit+0x50>)
 8004990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004992:	4a10      	ldr	r2, [pc, #64]	; (80049d4 <HAL_MspInit+0x50>)
 8004994:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004998:	6453      	str	r3, [r2, #68]	; 0x44
 800499a:	4b0e      	ldr	r3, [pc, #56]	; (80049d4 <HAL_MspInit+0x50>)
 800499c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800499e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049a2:	607b      	str	r3, [r7, #4]
 80049a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049a6:	2300      	movs	r3, #0
 80049a8:	603b      	str	r3, [r7, #0]
 80049aa:	4b0a      	ldr	r3, [pc, #40]	; (80049d4 <HAL_MspInit+0x50>)
 80049ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ae:	4a09      	ldr	r2, [pc, #36]	; (80049d4 <HAL_MspInit+0x50>)
 80049b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049b4:	6413      	str	r3, [r2, #64]	; 0x40
 80049b6:	4b07      	ldr	r3, [pc, #28]	; (80049d4 <HAL_MspInit+0x50>)
 80049b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049be:	603b      	str	r3, [r7, #0]
 80049c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049c2:	2003      	movs	r0, #3
 80049c4:	f000 f9f3 	bl	8004dae <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 80049c8:	f7fd fece 	bl	8002768 <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 80049cc:	bf00      	nop
 80049ce:	3708      	adds	r7, #8
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	40023800 	.word	0x40023800

080049d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b08e      	sub	sp, #56	; 0x38
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80049e0:	2300      	movs	r3, #0
 80049e2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80049e4:	2300      	movs	r3, #0
 80049e6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80049e8:	2300      	movs	r3, #0
 80049ea:	60fb      	str	r3, [r7, #12]
 80049ec:	4b33      	ldr	r3, [pc, #204]	; (8004abc <HAL_InitTick+0xe4>)
 80049ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f0:	4a32      	ldr	r2, [pc, #200]	; (8004abc <HAL_InitTick+0xe4>)
 80049f2:	f043 0310 	orr.w	r3, r3, #16
 80049f6:	6413      	str	r3, [r2, #64]	; 0x40
 80049f8:	4b30      	ldr	r3, [pc, #192]	; (8004abc <HAL_InitTick+0xe4>)
 80049fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fc:	f003 0310 	and.w	r3, r3, #16
 8004a00:	60fb      	str	r3, [r7, #12]
 8004a02:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004a04:	f107 0210 	add.w	r2, r7, #16
 8004a08:	f107 0314 	add.w	r3, r7, #20
 8004a0c:	4611      	mov	r1, r2
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f001 f856 	bl	8005ac0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004a14:	6a3b      	ldr	r3, [r7, #32]
 8004a16:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d103      	bne.n	8004a26 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004a1e:	f001 f83b 	bl	8005a98 <HAL_RCC_GetPCLK1Freq>
 8004a22:	6378      	str	r0, [r7, #52]	; 0x34
 8004a24:	e004      	b.n	8004a30 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004a26:	f001 f837 	bl	8005a98 <HAL_RCC_GetPCLK1Freq>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	005b      	lsls	r3, r3, #1
 8004a2e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004a30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a32:	4a23      	ldr	r2, [pc, #140]	; (8004ac0 <HAL_InitTick+0xe8>)
 8004a34:	fba2 2303 	umull	r2, r3, r2, r3
 8004a38:	0c9b      	lsrs	r3, r3, #18
 8004a3a:	3b01      	subs	r3, #1
 8004a3c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004a3e:	4b21      	ldr	r3, [pc, #132]	; (8004ac4 <HAL_InitTick+0xec>)
 8004a40:	4a21      	ldr	r2, [pc, #132]	; (8004ac8 <HAL_InitTick+0xf0>)
 8004a42:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004a44:	4b1f      	ldr	r3, [pc, #124]	; (8004ac4 <HAL_InitTick+0xec>)
 8004a46:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004a4a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004a4c:	4a1d      	ldr	r2, [pc, #116]	; (8004ac4 <HAL_InitTick+0xec>)
 8004a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a50:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004a52:	4b1c      	ldr	r3, [pc, #112]	; (8004ac4 <HAL_InitTick+0xec>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a58:	4b1a      	ldr	r3, [pc, #104]	; (8004ac4 <HAL_InitTick+0xec>)
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a5e:	4b19      	ldr	r3, [pc, #100]	; (8004ac4 <HAL_InitTick+0xec>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8004a64:	4817      	ldr	r0, [pc, #92]	; (8004ac4 <HAL_InitTick+0xec>)
 8004a66:	f001 f85d 	bl	8005b24 <HAL_TIM_Base_Init>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8004a70:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d11b      	bne.n	8004ab0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8004a78:	4812      	ldr	r0, [pc, #72]	; (8004ac4 <HAL_InitTick+0xec>)
 8004a7a:	f001 f8ad 	bl	8005bd8 <HAL_TIM_Base_Start_IT>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8004a84:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d111      	bne.n	8004ab0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004a8c:	2036      	movs	r0, #54	; 0x36
 8004a8e:	f000 f9b5 	bl	8004dfc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2b0f      	cmp	r3, #15
 8004a96:	d808      	bhi.n	8004aaa <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8004a98:	2200      	movs	r2, #0
 8004a9a:	6879      	ldr	r1, [r7, #4]
 8004a9c:	2036      	movs	r0, #54	; 0x36
 8004a9e:	f000 f991 	bl	8004dc4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004aa2:	4a0a      	ldr	r2, [pc, #40]	; (8004acc <HAL_InitTick+0xf4>)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6013      	str	r3, [r2, #0]
 8004aa8:	e002      	b.n	8004ab0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8004ab0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3738      	adds	r7, #56	; 0x38
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	40023800 	.word	0x40023800
 8004ac0:	431bde83 	.word	0x431bde83
 8004ac4:	20013448 	.word	0x20013448
 8004ac8:	40001000 	.word	0x40001000
 8004acc:	2000000c 	.word	0x2000000c

08004ad0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004ad4:	e7fe      	b.n	8004ad4 <NMI_Handler+0x4>

08004ad6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ad6:	b480      	push	{r7}
 8004ad8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ada:	e7fe      	b.n	8004ada <HardFault_Handler+0x4>

08004adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004adc:	b480      	push	{r7}
 8004ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ae0:	e7fe      	b.n	8004ae0 <MemManage_Handler+0x4>

08004ae2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ae6:	e7fe      	b.n	8004ae6 <BusFault_Handler+0x4>

08004ae8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004aec:	e7fe      	b.n	8004aec <UsageFault_Handler+0x4>

08004aee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004aee:	b480      	push	{r7}
 8004af0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004af2:	bf00      	nop
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004b00:	4802      	ldr	r0, [pc, #8]	; (8004b0c <TIM6_DAC_IRQHandler+0x10>)
 8004b02:	f001 f8d9 	bl	8005cb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004b06:	bf00      	nop
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	20013448 	.word	0x20013448

08004b10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b10:	b480      	push	{r7}
 8004b12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b14:	4b06      	ldr	r3, [pc, #24]	; (8004b30 <SystemInit+0x20>)
 8004b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b1a:	4a05      	ldr	r2, [pc, #20]	; (8004b30 <SystemInit+0x20>)
 8004b1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b24:	bf00      	nop
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	e000ed00 	.word	0xe000ed00

08004b34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004b34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004b6c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004b38:	480d      	ldr	r0, [pc, #52]	; (8004b70 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004b3a:	490e      	ldr	r1, [pc, #56]	; (8004b74 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004b3c:	4a0e      	ldr	r2, [pc, #56]	; (8004b78 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004b3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004b40:	e002      	b.n	8004b48 <LoopCopyDataInit>

08004b42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004b42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004b44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004b46:	3304      	adds	r3, #4

08004b48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b4c:	d3f9      	bcc.n	8004b42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b4e:	4a0b      	ldr	r2, [pc, #44]	; (8004b7c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004b50:	4c0b      	ldr	r4, [pc, #44]	; (8004b80 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004b52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b54:	e001      	b.n	8004b5a <LoopFillZerobss>

08004b56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b58:	3204      	adds	r2, #4

08004b5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b5c:	d3fb      	bcc.n	8004b56 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004b5e:	f7ff ffd7 	bl	8004b10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b62:	f001 fa8d 	bl	8006080 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004b66:	f7ff fc97 	bl	8004498 <main>
  bx  lr    
 8004b6a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004b6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004b74:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8004b78:	08006218 	.word	0x08006218
  ldr r2, =_sbss
 8004b7c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8004b80:	20013494 	.word	0x20013494

08004b84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004b84:	e7fe      	b.n	8004b84 <ADC_IRQHandler>
	...

08004b88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004b8c:	4b0e      	ldr	r3, [pc, #56]	; (8004bc8 <HAL_Init+0x40>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a0d      	ldr	r2, [pc, #52]	; (8004bc8 <HAL_Init+0x40>)
 8004b92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004b98:	4b0b      	ldr	r3, [pc, #44]	; (8004bc8 <HAL_Init+0x40>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a0a      	ldr	r2, [pc, #40]	; (8004bc8 <HAL_Init+0x40>)
 8004b9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004ba2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ba4:	4b08      	ldr	r3, [pc, #32]	; (8004bc8 <HAL_Init+0x40>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a07      	ldr	r2, [pc, #28]	; (8004bc8 <HAL_Init+0x40>)
 8004baa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004bb0:	2003      	movs	r0, #3
 8004bb2:	f000 f8fc 	bl	8004dae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004bb6:	2000      	movs	r0, #0
 8004bb8:	f7ff ff0e 	bl	80049d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004bbc:	f7ff fee2 	bl	8004984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004bc0:	2300      	movs	r3, #0
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	40023c00 	.word	0x40023c00

08004bcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004bd0:	4b06      	ldr	r3, [pc, #24]	; (8004bec <HAL_IncTick+0x20>)
 8004bd2:	781b      	ldrb	r3, [r3, #0]
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	4b06      	ldr	r3, [pc, #24]	; (8004bf0 <HAL_IncTick+0x24>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4413      	add	r3, r2
 8004bdc:	4a04      	ldr	r2, [pc, #16]	; (8004bf0 <HAL_IncTick+0x24>)
 8004bde:	6013      	str	r3, [r2, #0]
}
 8004be0:	bf00      	nop
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	20000010 	.word	0x20000010
 8004bf0:	20013490 	.word	0x20013490

08004bf4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	af00      	add	r7, sp, #0
  return uwTick;
 8004bf8:	4b03      	ldr	r3, [pc, #12]	; (8004c08 <HAL_GetTick+0x14>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	20013490 	.word	0x20013490

08004c0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004c14:	f7ff ffee 	bl	8004bf4 <HAL_GetTick>
 8004c18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c24:	d005      	beq.n	8004c32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004c26:	4b0a      	ldr	r3, [pc, #40]	; (8004c50 <HAL_Delay+0x44>)
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	4413      	add	r3, r2
 8004c30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004c32:	bf00      	nop
 8004c34:	f7ff ffde 	bl	8004bf4 <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	68fa      	ldr	r2, [r7, #12]
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d8f7      	bhi.n	8004c34 <HAL_Delay+0x28>
  {
  }
}
 8004c44:	bf00      	nop
 8004c46:	bf00      	nop
 8004c48:	3710      	adds	r7, #16
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	20000010 	.word	0x20000010

08004c54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b085      	sub	sp, #20
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f003 0307 	and.w	r3, r3, #7
 8004c62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c64:	4b0c      	ldr	r3, [pc, #48]	; (8004c98 <__NVIC_SetPriorityGrouping+0x44>)
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c6a:	68ba      	ldr	r2, [r7, #8]
 8004c6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c70:	4013      	ands	r3, r2
 8004c72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c86:	4a04      	ldr	r2, [pc, #16]	; (8004c98 <__NVIC_SetPriorityGrouping+0x44>)
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	60d3      	str	r3, [r2, #12]
}
 8004c8c:	bf00      	nop
 8004c8e:	3714      	adds	r7, #20
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr
 8004c98:	e000ed00 	.word	0xe000ed00

08004c9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ca0:	4b04      	ldr	r3, [pc, #16]	; (8004cb4 <__NVIC_GetPriorityGrouping+0x18>)
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	0a1b      	lsrs	r3, r3, #8
 8004ca6:	f003 0307 	and.w	r3, r3, #7
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr
 8004cb4:	e000ed00 	.word	0xe000ed00

08004cb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	db0b      	blt.n	8004ce2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cca:	79fb      	ldrb	r3, [r7, #7]
 8004ccc:	f003 021f 	and.w	r2, r3, #31
 8004cd0:	4907      	ldr	r1, [pc, #28]	; (8004cf0 <__NVIC_EnableIRQ+0x38>)
 8004cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cd6:	095b      	lsrs	r3, r3, #5
 8004cd8:	2001      	movs	r0, #1
 8004cda:	fa00 f202 	lsl.w	r2, r0, r2
 8004cde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004ce2:	bf00      	nop
 8004ce4:	370c      	adds	r7, #12
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	e000e100 	.word	0xe000e100

08004cf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	6039      	str	r1, [r7, #0]
 8004cfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	db0a      	blt.n	8004d1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	b2da      	uxtb	r2, r3
 8004d0c:	490c      	ldr	r1, [pc, #48]	; (8004d40 <__NVIC_SetPriority+0x4c>)
 8004d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d12:	0112      	lsls	r2, r2, #4
 8004d14:	b2d2      	uxtb	r2, r2
 8004d16:	440b      	add	r3, r1
 8004d18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d1c:	e00a      	b.n	8004d34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	b2da      	uxtb	r2, r3
 8004d22:	4908      	ldr	r1, [pc, #32]	; (8004d44 <__NVIC_SetPriority+0x50>)
 8004d24:	79fb      	ldrb	r3, [r7, #7]
 8004d26:	f003 030f 	and.w	r3, r3, #15
 8004d2a:	3b04      	subs	r3, #4
 8004d2c:	0112      	lsls	r2, r2, #4
 8004d2e:	b2d2      	uxtb	r2, r2
 8004d30:	440b      	add	r3, r1
 8004d32:	761a      	strb	r2, [r3, #24]
}
 8004d34:	bf00      	nop
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr
 8004d40:	e000e100 	.word	0xe000e100
 8004d44:	e000ed00 	.word	0xe000ed00

08004d48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b089      	sub	sp, #36	; 0x24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f003 0307 	and.w	r3, r3, #7
 8004d5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	f1c3 0307 	rsb	r3, r3, #7
 8004d62:	2b04      	cmp	r3, #4
 8004d64:	bf28      	it	cs
 8004d66:	2304      	movcs	r3, #4
 8004d68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	3304      	adds	r3, #4
 8004d6e:	2b06      	cmp	r3, #6
 8004d70:	d902      	bls.n	8004d78 <NVIC_EncodePriority+0x30>
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	3b03      	subs	r3, #3
 8004d76:	e000      	b.n	8004d7a <NVIC_EncodePriority+0x32>
 8004d78:	2300      	movs	r3, #0
 8004d7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	fa02 f303 	lsl.w	r3, r2, r3
 8004d86:	43da      	mvns	r2, r3
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	401a      	ands	r2, r3
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d90:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	fa01 f303 	lsl.w	r3, r1, r3
 8004d9a:	43d9      	mvns	r1, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004da0:	4313      	orrs	r3, r2
         );
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3724      	adds	r7, #36	; 0x24
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr

08004dae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b082      	sub	sp, #8
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f7ff ff4c 	bl	8004c54 <__NVIC_SetPriorityGrouping>
}
 8004dbc:	bf00      	nop
 8004dbe:	3708      	adds	r7, #8
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b086      	sub	sp, #24
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	4603      	mov	r3, r0
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	607a      	str	r2, [r7, #4]
 8004dd0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004dd6:	f7ff ff61 	bl	8004c9c <__NVIC_GetPriorityGrouping>
 8004dda:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	68b9      	ldr	r1, [r7, #8]
 8004de0:	6978      	ldr	r0, [r7, #20]
 8004de2:	f7ff ffb1 	bl	8004d48 <NVIC_EncodePriority>
 8004de6:	4602      	mov	r2, r0
 8004de8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dec:	4611      	mov	r1, r2
 8004dee:	4618      	mov	r0, r3
 8004df0:	f7ff ff80 	bl	8004cf4 <__NVIC_SetPriority>
}
 8004df4:	bf00      	nop
 8004df6:	3718      	adds	r7, #24
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	4603      	mov	r3, r0
 8004e04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7ff ff54 	bl	8004cb8 <__NVIC_EnableIRQ>
}
 8004e10:	bf00      	nop
 8004e12:	3708      	adds	r7, #8
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}

08004e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b089      	sub	sp, #36	; 0x24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004e22:	2300      	movs	r3, #0
 8004e24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004e26:	2300      	movs	r3, #0
 8004e28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e2e:	2300      	movs	r3, #0
 8004e30:	61fb      	str	r3, [r7, #28]
 8004e32:	e16b      	b.n	800510c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004e34:	2201      	movs	r2, #1
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	4013      	ands	r3, r2
 8004e46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e48:	693a      	ldr	r2, [r7, #16]
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	f040 815a 	bne.w	8005106 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	f003 0303 	and.w	r3, r3, #3
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d005      	beq.n	8004e6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d130      	bne.n	8004ecc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	2203      	movs	r2, #3
 8004e76:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7a:	43db      	mvns	r3, r3
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	4013      	ands	r3, r2
 8004e80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	68da      	ldr	r2, [r3, #12]
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8e:	69ba      	ldr	r2, [r7, #24]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	69ba      	ldr	r2, [r7, #24]
 8004e98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea8:	43db      	mvns	r3, r3
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	4013      	ands	r3, r2
 8004eae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	091b      	lsrs	r3, r3, #4
 8004eb6:	f003 0201 	and.w	r2, r3, #1
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f003 0303 	and.w	r3, r3, #3
 8004ed4:	2b03      	cmp	r3, #3
 8004ed6:	d017      	beq.n	8004f08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004ede:	69fb      	ldr	r3, [r7, #28]
 8004ee0:	005b      	lsls	r3, r3, #1
 8004ee2:	2203      	movs	r2, #3
 8004ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee8:	43db      	mvns	r3, r3
 8004eea:	69ba      	ldr	r2, [r7, #24]
 8004eec:	4013      	ands	r3, r2
 8004eee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	005b      	lsls	r3, r3, #1
 8004ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	69ba      	ldr	r2, [r7, #24]
 8004f06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f003 0303 	and.w	r3, r3, #3
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d123      	bne.n	8004f5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	08da      	lsrs	r2, r3, #3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	3208      	adds	r2, #8
 8004f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	f003 0307 	and.w	r3, r3, #7
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	220f      	movs	r2, #15
 8004f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f30:	43db      	mvns	r3, r3
 8004f32:	69ba      	ldr	r2, [r7, #24]
 8004f34:	4013      	ands	r3, r2
 8004f36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	691a      	ldr	r2, [r3, #16]
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	f003 0307 	and.w	r3, r3, #7
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	fa02 f303 	lsl.w	r3, r2, r3
 8004f48:	69ba      	ldr	r2, [r7, #24]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	08da      	lsrs	r2, r3, #3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	3208      	adds	r2, #8
 8004f56:	69b9      	ldr	r1, [r7, #24]
 8004f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	005b      	lsls	r3, r3, #1
 8004f66:	2203      	movs	r2, #3
 8004f68:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6c:	43db      	mvns	r3, r3
 8004f6e:	69ba      	ldr	r2, [r7, #24]
 8004f70:	4013      	ands	r3, r2
 8004f72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f003 0203 	and.w	r2, r3, #3
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	005b      	lsls	r3, r3, #1
 8004f80:	fa02 f303 	lsl.w	r3, r2, r3
 8004f84:	69ba      	ldr	r2, [r7, #24]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 80b4 	beq.w	8005106 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	60fb      	str	r3, [r7, #12]
 8004fa2:	4b60      	ldr	r3, [pc, #384]	; (8005124 <HAL_GPIO_Init+0x30c>)
 8004fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa6:	4a5f      	ldr	r2, [pc, #380]	; (8005124 <HAL_GPIO_Init+0x30c>)
 8004fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fac:	6453      	str	r3, [r2, #68]	; 0x44
 8004fae:	4b5d      	ldr	r3, [pc, #372]	; (8005124 <HAL_GPIO_Init+0x30c>)
 8004fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fb6:	60fb      	str	r3, [r7, #12]
 8004fb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004fba:	4a5b      	ldr	r2, [pc, #364]	; (8005128 <HAL_GPIO_Init+0x310>)
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	089b      	lsrs	r3, r3, #2
 8004fc0:	3302      	adds	r3, #2
 8004fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	f003 0303 	and.w	r3, r3, #3
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	220f      	movs	r2, #15
 8004fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd6:	43db      	mvns	r3, r3
 8004fd8:	69ba      	ldr	r2, [r7, #24]
 8004fda:	4013      	ands	r3, r2
 8004fdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a52      	ldr	r2, [pc, #328]	; (800512c <HAL_GPIO_Init+0x314>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d02b      	beq.n	800503e <HAL_GPIO_Init+0x226>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a51      	ldr	r2, [pc, #324]	; (8005130 <HAL_GPIO_Init+0x318>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d025      	beq.n	800503a <HAL_GPIO_Init+0x222>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a50      	ldr	r2, [pc, #320]	; (8005134 <HAL_GPIO_Init+0x31c>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d01f      	beq.n	8005036 <HAL_GPIO_Init+0x21e>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a4f      	ldr	r2, [pc, #316]	; (8005138 <HAL_GPIO_Init+0x320>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d019      	beq.n	8005032 <HAL_GPIO_Init+0x21a>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a4e      	ldr	r2, [pc, #312]	; (800513c <HAL_GPIO_Init+0x324>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d013      	beq.n	800502e <HAL_GPIO_Init+0x216>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a4d      	ldr	r2, [pc, #308]	; (8005140 <HAL_GPIO_Init+0x328>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d00d      	beq.n	800502a <HAL_GPIO_Init+0x212>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a4c      	ldr	r2, [pc, #304]	; (8005144 <HAL_GPIO_Init+0x32c>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d007      	beq.n	8005026 <HAL_GPIO_Init+0x20e>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a4b      	ldr	r2, [pc, #300]	; (8005148 <HAL_GPIO_Init+0x330>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d101      	bne.n	8005022 <HAL_GPIO_Init+0x20a>
 800501e:	2307      	movs	r3, #7
 8005020:	e00e      	b.n	8005040 <HAL_GPIO_Init+0x228>
 8005022:	2308      	movs	r3, #8
 8005024:	e00c      	b.n	8005040 <HAL_GPIO_Init+0x228>
 8005026:	2306      	movs	r3, #6
 8005028:	e00a      	b.n	8005040 <HAL_GPIO_Init+0x228>
 800502a:	2305      	movs	r3, #5
 800502c:	e008      	b.n	8005040 <HAL_GPIO_Init+0x228>
 800502e:	2304      	movs	r3, #4
 8005030:	e006      	b.n	8005040 <HAL_GPIO_Init+0x228>
 8005032:	2303      	movs	r3, #3
 8005034:	e004      	b.n	8005040 <HAL_GPIO_Init+0x228>
 8005036:	2302      	movs	r3, #2
 8005038:	e002      	b.n	8005040 <HAL_GPIO_Init+0x228>
 800503a:	2301      	movs	r3, #1
 800503c:	e000      	b.n	8005040 <HAL_GPIO_Init+0x228>
 800503e:	2300      	movs	r3, #0
 8005040:	69fa      	ldr	r2, [r7, #28]
 8005042:	f002 0203 	and.w	r2, r2, #3
 8005046:	0092      	lsls	r2, r2, #2
 8005048:	4093      	lsls	r3, r2
 800504a:	69ba      	ldr	r2, [r7, #24]
 800504c:	4313      	orrs	r3, r2
 800504e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005050:	4935      	ldr	r1, [pc, #212]	; (8005128 <HAL_GPIO_Init+0x310>)
 8005052:	69fb      	ldr	r3, [r7, #28]
 8005054:	089b      	lsrs	r3, r3, #2
 8005056:	3302      	adds	r3, #2
 8005058:	69ba      	ldr	r2, [r7, #24]
 800505a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800505e:	4b3b      	ldr	r3, [pc, #236]	; (800514c <HAL_GPIO_Init+0x334>)
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	43db      	mvns	r3, r3
 8005068:	69ba      	ldr	r2, [r7, #24]
 800506a:	4013      	ands	r3, r2
 800506c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005076:	2b00      	cmp	r3, #0
 8005078:	d003      	beq.n	8005082 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800507a:	69ba      	ldr	r2, [r7, #24]
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	4313      	orrs	r3, r2
 8005080:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005082:	4a32      	ldr	r2, [pc, #200]	; (800514c <HAL_GPIO_Init+0x334>)
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005088:	4b30      	ldr	r3, [pc, #192]	; (800514c <HAL_GPIO_Init+0x334>)
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	43db      	mvns	r3, r3
 8005092:	69ba      	ldr	r2, [r7, #24]
 8005094:	4013      	ands	r3, r2
 8005096:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d003      	beq.n	80050ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80050a4:	69ba      	ldr	r2, [r7, #24]
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80050ac:	4a27      	ldr	r2, [pc, #156]	; (800514c <HAL_GPIO_Init+0x334>)
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80050b2:	4b26      	ldr	r3, [pc, #152]	; (800514c <HAL_GPIO_Init+0x334>)
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	43db      	mvns	r3, r3
 80050bc:	69ba      	ldr	r2, [r7, #24]
 80050be:	4013      	ands	r3, r2
 80050c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d003      	beq.n	80050d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80050ce:	69ba      	ldr	r2, [r7, #24]
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80050d6:	4a1d      	ldr	r2, [pc, #116]	; (800514c <HAL_GPIO_Init+0x334>)
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80050dc:	4b1b      	ldr	r3, [pc, #108]	; (800514c <HAL_GPIO_Init+0x334>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	43db      	mvns	r3, r3
 80050e6:	69ba      	ldr	r2, [r7, #24]
 80050e8:	4013      	ands	r3, r2
 80050ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d003      	beq.n	8005100 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80050f8:	69ba      	ldr	r2, [r7, #24]
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005100:	4a12      	ldr	r2, [pc, #72]	; (800514c <HAL_GPIO_Init+0x334>)
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	3301      	adds	r3, #1
 800510a:	61fb      	str	r3, [r7, #28]
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	2b0f      	cmp	r3, #15
 8005110:	f67f ae90 	bls.w	8004e34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005114:	bf00      	nop
 8005116:	bf00      	nop
 8005118:	3724      	adds	r7, #36	; 0x24
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr
 8005122:	bf00      	nop
 8005124:	40023800 	.word	0x40023800
 8005128:	40013800 	.word	0x40013800
 800512c:	40020000 	.word	0x40020000
 8005130:	40020400 	.word	0x40020400
 8005134:	40020800 	.word	0x40020800
 8005138:	40020c00 	.word	0x40020c00
 800513c:	40021000 	.word	0x40021000
 8005140:	40021400 	.word	0x40021400
 8005144:	40021800 	.word	0x40021800
 8005148:	40021c00 	.word	0x40021c00
 800514c:	40013c00 	.word	0x40013c00

08005150 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	460b      	mov	r3, r1
 800515a:	807b      	strh	r3, [r7, #2]
 800515c:	4613      	mov	r3, r2
 800515e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005160:	787b      	ldrb	r3, [r7, #1]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005166:	887a      	ldrh	r2, [r7, #2]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800516c:	e003      	b.n	8005176 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800516e:	887b      	ldrh	r3, [r7, #2]
 8005170:	041a      	lsls	r2, r3, #16
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	619a      	str	r2, [r3, #24]
}
 8005176:	bf00      	nop
 8005178:	370c      	adds	r7, #12
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr

08005182 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005182:	b480      	push	{r7}
 8005184:	b085      	sub	sp, #20
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
 800518a:	460b      	mov	r3, r1
 800518c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	695b      	ldr	r3, [r3, #20]
 8005192:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005194:	887a      	ldrh	r2, [r7, #2]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	4013      	ands	r3, r2
 800519a:	041a      	lsls	r2, r3, #16
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	43d9      	mvns	r1, r3
 80051a0:	887b      	ldrh	r3, [r7, #2]
 80051a2:	400b      	ands	r3, r1
 80051a4:	431a      	orrs	r2, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	619a      	str	r2, [r3, #24]
}
 80051aa:	bf00      	nop
 80051ac:	3714      	adds	r7, #20
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
	...

080051b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b086      	sub	sp, #24
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d101      	bne.n	80051ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e267      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d075      	beq.n	80052c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051d6:	4b88      	ldr	r3, [pc, #544]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f003 030c 	and.w	r3, r3, #12
 80051de:	2b04      	cmp	r3, #4
 80051e0:	d00c      	beq.n	80051fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051e2:	4b85      	ldr	r3, [pc, #532]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80051ea:	2b08      	cmp	r3, #8
 80051ec:	d112      	bne.n	8005214 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80051ee:	4b82      	ldr	r3, [pc, #520]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051fa:	d10b      	bne.n	8005214 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051fc:	4b7e      	ldr	r3, [pc, #504]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d05b      	beq.n	80052c0 <HAL_RCC_OscConfig+0x108>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d157      	bne.n	80052c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	e242      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800521c:	d106      	bne.n	800522c <HAL_RCC_OscConfig+0x74>
 800521e:	4b76      	ldr	r3, [pc, #472]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a75      	ldr	r2, [pc, #468]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 8005224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005228:	6013      	str	r3, [r2, #0]
 800522a:	e01d      	b.n	8005268 <HAL_RCC_OscConfig+0xb0>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005234:	d10c      	bne.n	8005250 <HAL_RCC_OscConfig+0x98>
 8005236:	4b70      	ldr	r3, [pc, #448]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a6f      	ldr	r2, [pc, #444]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 800523c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	4b6d      	ldr	r3, [pc, #436]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a6c      	ldr	r2, [pc, #432]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 8005248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800524c:	6013      	str	r3, [r2, #0]
 800524e:	e00b      	b.n	8005268 <HAL_RCC_OscConfig+0xb0>
 8005250:	4b69      	ldr	r3, [pc, #420]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a68      	ldr	r2, [pc, #416]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 8005256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800525a:	6013      	str	r3, [r2, #0]
 800525c:	4b66      	ldr	r3, [pc, #408]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a65      	ldr	r2, [pc, #404]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 8005262:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005266:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d013      	beq.n	8005298 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005270:	f7ff fcc0 	bl	8004bf4 <HAL_GetTick>
 8005274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005276:	e008      	b.n	800528a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005278:	f7ff fcbc 	bl	8004bf4 <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b64      	cmp	r3, #100	; 0x64
 8005284:	d901      	bls.n	800528a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e207      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800528a:	4b5b      	ldr	r3, [pc, #364]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d0f0      	beq.n	8005278 <HAL_RCC_OscConfig+0xc0>
 8005296:	e014      	b.n	80052c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005298:	f7ff fcac 	bl	8004bf4 <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052a0:	f7ff fca8 	bl	8004bf4 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b64      	cmp	r3, #100	; 0x64
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e1f3      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052b2:	4b51      	ldr	r3, [pc, #324]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1f0      	bne.n	80052a0 <HAL_RCC_OscConfig+0xe8>
 80052be:	e000      	b.n	80052c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0302 	and.w	r3, r3, #2
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d063      	beq.n	8005396 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052ce:	4b4a      	ldr	r3, [pc, #296]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f003 030c 	and.w	r3, r3, #12
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d00b      	beq.n	80052f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052da:	4b47      	ldr	r3, [pc, #284]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80052e2:	2b08      	cmp	r3, #8
 80052e4:	d11c      	bne.n	8005320 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80052e6:	4b44      	ldr	r3, [pc, #272]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d116      	bne.n	8005320 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052f2:	4b41      	ldr	r3, [pc, #260]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0302 	and.w	r3, r3, #2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d005      	beq.n	800530a <HAL_RCC_OscConfig+0x152>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	2b01      	cmp	r3, #1
 8005304:	d001      	beq.n	800530a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e1c7      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800530a:	4b3b      	ldr	r3, [pc, #236]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	00db      	lsls	r3, r3, #3
 8005318:	4937      	ldr	r1, [pc, #220]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 800531a:	4313      	orrs	r3, r2
 800531c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800531e:	e03a      	b.n	8005396 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d020      	beq.n	800536a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005328:	4b34      	ldr	r3, [pc, #208]	; (80053fc <HAL_RCC_OscConfig+0x244>)
 800532a:	2201      	movs	r2, #1
 800532c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800532e:	f7ff fc61 	bl	8004bf4 <HAL_GetTick>
 8005332:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005334:	e008      	b.n	8005348 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005336:	f7ff fc5d 	bl	8004bf4 <HAL_GetTick>
 800533a:	4602      	mov	r2, r0
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	2b02      	cmp	r3, #2
 8005342:	d901      	bls.n	8005348 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	e1a8      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005348:	4b2b      	ldr	r3, [pc, #172]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0302 	and.w	r3, r3, #2
 8005350:	2b00      	cmp	r3, #0
 8005352:	d0f0      	beq.n	8005336 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005354:	4b28      	ldr	r3, [pc, #160]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	691b      	ldr	r3, [r3, #16]
 8005360:	00db      	lsls	r3, r3, #3
 8005362:	4925      	ldr	r1, [pc, #148]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 8005364:	4313      	orrs	r3, r2
 8005366:	600b      	str	r3, [r1, #0]
 8005368:	e015      	b.n	8005396 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800536a:	4b24      	ldr	r3, [pc, #144]	; (80053fc <HAL_RCC_OscConfig+0x244>)
 800536c:	2200      	movs	r2, #0
 800536e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005370:	f7ff fc40 	bl	8004bf4 <HAL_GetTick>
 8005374:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005376:	e008      	b.n	800538a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005378:	f7ff fc3c 	bl	8004bf4 <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	1ad3      	subs	r3, r2, r3
 8005382:	2b02      	cmp	r3, #2
 8005384:	d901      	bls.n	800538a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005386:	2303      	movs	r3, #3
 8005388:	e187      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800538a:	4b1b      	ldr	r3, [pc, #108]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1f0      	bne.n	8005378 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0308 	and.w	r3, r3, #8
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d036      	beq.n	8005410 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d016      	beq.n	80053d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053aa:	4b15      	ldr	r3, [pc, #84]	; (8005400 <HAL_RCC_OscConfig+0x248>)
 80053ac:	2201      	movs	r2, #1
 80053ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b0:	f7ff fc20 	bl	8004bf4 <HAL_GetTick>
 80053b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053b6:	e008      	b.n	80053ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053b8:	f7ff fc1c 	bl	8004bf4 <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d901      	bls.n	80053ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80053c6:	2303      	movs	r3, #3
 80053c8:	e167      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053ca:	4b0b      	ldr	r3, [pc, #44]	; (80053f8 <HAL_RCC_OscConfig+0x240>)
 80053cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053ce:	f003 0302 	and.w	r3, r3, #2
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d0f0      	beq.n	80053b8 <HAL_RCC_OscConfig+0x200>
 80053d6:	e01b      	b.n	8005410 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053d8:	4b09      	ldr	r3, [pc, #36]	; (8005400 <HAL_RCC_OscConfig+0x248>)
 80053da:	2200      	movs	r2, #0
 80053dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053de:	f7ff fc09 	bl	8004bf4 <HAL_GetTick>
 80053e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053e4:	e00e      	b.n	8005404 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053e6:	f7ff fc05 	bl	8004bf4 <HAL_GetTick>
 80053ea:	4602      	mov	r2, r0
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	d907      	bls.n	8005404 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	e150      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
 80053f8:	40023800 	.word	0x40023800
 80053fc:	42470000 	.word	0x42470000
 8005400:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005404:	4b88      	ldr	r3, [pc, #544]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 8005406:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005408:	f003 0302 	and.w	r3, r3, #2
 800540c:	2b00      	cmp	r3, #0
 800540e:	d1ea      	bne.n	80053e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0304 	and.w	r3, r3, #4
 8005418:	2b00      	cmp	r3, #0
 800541a:	f000 8097 	beq.w	800554c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800541e:	2300      	movs	r3, #0
 8005420:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005422:	4b81      	ldr	r3, [pc, #516]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 8005424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800542a:	2b00      	cmp	r3, #0
 800542c:	d10f      	bne.n	800544e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800542e:	2300      	movs	r3, #0
 8005430:	60bb      	str	r3, [r7, #8]
 8005432:	4b7d      	ldr	r3, [pc, #500]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 8005434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005436:	4a7c      	ldr	r2, [pc, #496]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 8005438:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800543c:	6413      	str	r3, [r2, #64]	; 0x40
 800543e:	4b7a      	ldr	r3, [pc, #488]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 8005440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005446:	60bb      	str	r3, [r7, #8]
 8005448:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800544a:	2301      	movs	r3, #1
 800544c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800544e:	4b77      	ldr	r3, [pc, #476]	; (800562c <HAL_RCC_OscConfig+0x474>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005456:	2b00      	cmp	r3, #0
 8005458:	d118      	bne.n	800548c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800545a:	4b74      	ldr	r3, [pc, #464]	; (800562c <HAL_RCC_OscConfig+0x474>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a73      	ldr	r2, [pc, #460]	; (800562c <HAL_RCC_OscConfig+0x474>)
 8005460:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005464:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005466:	f7ff fbc5 	bl	8004bf4 <HAL_GetTick>
 800546a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800546c:	e008      	b.n	8005480 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800546e:	f7ff fbc1 	bl	8004bf4 <HAL_GetTick>
 8005472:	4602      	mov	r2, r0
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	1ad3      	subs	r3, r2, r3
 8005478:	2b02      	cmp	r3, #2
 800547a:	d901      	bls.n	8005480 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800547c:	2303      	movs	r3, #3
 800547e:	e10c      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005480:	4b6a      	ldr	r3, [pc, #424]	; (800562c <HAL_RCC_OscConfig+0x474>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005488:	2b00      	cmp	r3, #0
 800548a:	d0f0      	beq.n	800546e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	2b01      	cmp	r3, #1
 8005492:	d106      	bne.n	80054a2 <HAL_RCC_OscConfig+0x2ea>
 8005494:	4b64      	ldr	r3, [pc, #400]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 8005496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005498:	4a63      	ldr	r2, [pc, #396]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 800549a:	f043 0301 	orr.w	r3, r3, #1
 800549e:	6713      	str	r3, [r2, #112]	; 0x70
 80054a0:	e01c      	b.n	80054dc <HAL_RCC_OscConfig+0x324>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	2b05      	cmp	r3, #5
 80054a8:	d10c      	bne.n	80054c4 <HAL_RCC_OscConfig+0x30c>
 80054aa:	4b5f      	ldr	r3, [pc, #380]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 80054ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ae:	4a5e      	ldr	r2, [pc, #376]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 80054b0:	f043 0304 	orr.w	r3, r3, #4
 80054b4:	6713      	str	r3, [r2, #112]	; 0x70
 80054b6:	4b5c      	ldr	r3, [pc, #368]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 80054b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054ba:	4a5b      	ldr	r2, [pc, #364]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 80054bc:	f043 0301 	orr.w	r3, r3, #1
 80054c0:	6713      	str	r3, [r2, #112]	; 0x70
 80054c2:	e00b      	b.n	80054dc <HAL_RCC_OscConfig+0x324>
 80054c4:	4b58      	ldr	r3, [pc, #352]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 80054c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c8:	4a57      	ldr	r2, [pc, #348]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 80054ca:	f023 0301 	bic.w	r3, r3, #1
 80054ce:	6713      	str	r3, [r2, #112]	; 0x70
 80054d0:	4b55      	ldr	r3, [pc, #340]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 80054d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054d4:	4a54      	ldr	r2, [pc, #336]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 80054d6:	f023 0304 	bic.w	r3, r3, #4
 80054da:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d015      	beq.n	8005510 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054e4:	f7ff fb86 	bl	8004bf4 <HAL_GetTick>
 80054e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054ea:	e00a      	b.n	8005502 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054ec:	f7ff fb82 	bl	8004bf4 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d901      	bls.n	8005502 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e0cb      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005502:	4b49      	ldr	r3, [pc, #292]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 8005504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005506:	f003 0302 	and.w	r3, r3, #2
 800550a:	2b00      	cmp	r3, #0
 800550c:	d0ee      	beq.n	80054ec <HAL_RCC_OscConfig+0x334>
 800550e:	e014      	b.n	800553a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005510:	f7ff fb70 	bl	8004bf4 <HAL_GetTick>
 8005514:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005516:	e00a      	b.n	800552e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005518:	f7ff fb6c 	bl	8004bf4 <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	f241 3288 	movw	r2, #5000	; 0x1388
 8005526:	4293      	cmp	r3, r2
 8005528:	d901      	bls.n	800552e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800552a:	2303      	movs	r3, #3
 800552c:	e0b5      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800552e:	4b3e      	ldr	r3, [pc, #248]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 8005530:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005532:	f003 0302 	and.w	r3, r3, #2
 8005536:	2b00      	cmp	r3, #0
 8005538:	d1ee      	bne.n	8005518 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800553a:	7dfb      	ldrb	r3, [r7, #23]
 800553c:	2b01      	cmp	r3, #1
 800553e:	d105      	bne.n	800554c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005540:	4b39      	ldr	r3, [pc, #228]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 8005542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005544:	4a38      	ldr	r2, [pc, #224]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 8005546:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800554a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	699b      	ldr	r3, [r3, #24]
 8005550:	2b00      	cmp	r3, #0
 8005552:	f000 80a1 	beq.w	8005698 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005556:	4b34      	ldr	r3, [pc, #208]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	f003 030c 	and.w	r3, r3, #12
 800555e:	2b08      	cmp	r3, #8
 8005560:	d05c      	beq.n	800561c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	2b02      	cmp	r3, #2
 8005568:	d141      	bne.n	80055ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800556a:	4b31      	ldr	r3, [pc, #196]	; (8005630 <HAL_RCC_OscConfig+0x478>)
 800556c:	2200      	movs	r2, #0
 800556e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005570:	f7ff fb40 	bl	8004bf4 <HAL_GetTick>
 8005574:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005576:	e008      	b.n	800558a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005578:	f7ff fb3c 	bl	8004bf4 <HAL_GetTick>
 800557c:	4602      	mov	r2, r0
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	1ad3      	subs	r3, r2, r3
 8005582:	2b02      	cmp	r3, #2
 8005584:	d901      	bls.n	800558a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005586:	2303      	movs	r3, #3
 8005588:	e087      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800558a:	4b27      	ldr	r3, [pc, #156]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005592:	2b00      	cmp	r3, #0
 8005594:	d1f0      	bne.n	8005578 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	69da      	ldr	r2, [r3, #28]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a1b      	ldr	r3, [r3, #32]
 800559e:	431a      	orrs	r2, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a4:	019b      	lsls	r3, r3, #6
 80055a6:	431a      	orrs	r2, r3
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ac:	085b      	lsrs	r3, r3, #1
 80055ae:	3b01      	subs	r3, #1
 80055b0:	041b      	lsls	r3, r3, #16
 80055b2:	431a      	orrs	r2, r3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b8:	061b      	lsls	r3, r3, #24
 80055ba:	491b      	ldr	r1, [pc, #108]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 80055bc:	4313      	orrs	r3, r2
 80055be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055c0:	4b1b      	ldr	r3, [pc, #108]	; (8005630 <HAL_RCC_OscConfig+0x478>)
 80055c2:	2201      	movs	r2, #1
 80055c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055c6:	f7ff fb15 	bl	8004bf4 <HAL_GetTick>
 80055ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055cc:	e008      	b.n	80055e0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055ce:	f7ff fb11 	bl	8004bf4 <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d901      	bls.n	80055e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	e05c      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055e0:	4b11      	ldr	r3, [pc, #68]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d0f0      	beq.n	80055ce <HAL_RCC_OscConfig+0x416>
 80055ec:	e054      	b.n	8005698 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055ee:	4b10      	ldr	r3, [pc, #64]	; (8005630 <HAL_RCC_OscConfig+0x478>)
 80055f0:	2200      	movs	r2, #0
 80055f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055f4:	f7ff fafe 	bl	8004bf4 <HAL_GetTick>
 80055f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055fa:	e008      	b.n	800560e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055fc:	f7ff fafa 	bl	8004bf4 <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	2b02      	cmp	r3, #2
 8005608:	d901      	bls.n	800560e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e045      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800560e:	4b06      	ldr	r3, [pc, #24]	; (8005628 <HAL_RCC_OscConfig+0x470>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d1f0      	bne.n	80055fc <HAL_RCC_OscConfig+0x444>
 800561a:	e03d      	b.n	8005698 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	699b      	ldr	r3, [r3, #24]
 8005620:	2b01      	cmp	r3, #1
 8005622:	d107      	bne.n	8005634 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e038      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
 8005628:	40023800 	.word	0x40023800
 800562c:	40007000 	.word	0x40007000
 8005630:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005634:	4b1b      	ldr	r3, [pc, #108]	; (80056a4 <HAL_RCC_OscConfig+0x4ec>)
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	699b      	ldr	r3, [r3, #24]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d028      	beq.n	8005694 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800564c:	429a      	cmp	r2, r3
 800564e:	d121      	bne.n	8005694 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800565a:	429a      	cmp	r2, r3
 800565c:	d11a      	bne.n	8005694 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800565e:	68fa      	ldr	r2, [r7, #12]
 8005660:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005664:	4013      	ands	r3, r2
 8005666:	687a      	ldr	r2, [r7, #4]
 8005668:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800566a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800566c:	4293      	cmp	r3, r2
 800566e:	d111      	bne.n	8005694 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567a:	085b      	lsrs	r3, r3, #1
 800567c:	3b01      	subs	r3, #1
 800567e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005680:	429a      	cmp	r2, r3
 8005682:	d107      	bne.n	8005694 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800568e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005690:	429a      	cmp	r2, r3
 8005692:	d001      	beq.n	8005698 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e000      	b.n	800569a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3718      	adds	r7, #24
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	40023800 	.word	0x40023800

080056a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d101      	bne.n	80056bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e0cc      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056bc:	4b68      	ldr	r3, [pc, #416]	; (8005860 <HAL_RCC_ClockConfig+0x1b8>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f003 0307 	and.w	r3, r3, #7
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d90c      	bls.n	80056e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056ca:	4b65      	ldr	r3, [pc, #404]	; (8005860 <HAL_RCC_ClockConfig+0x1b8>)
 80056cc:	683a      	ldr	r2, [r7, #0]
 80056ce:	b2d2      	uxtb	r2, r2
 80056d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056d2:	4b63      	ldr	r3, [pc, #396]	; (8005860 <HAL_RCC_ClockConfig+0x1b8>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 0307 	and.w	r3, r3, #7
 80056da:	683a      	ldr	r2, [r7, #0]
 80056dc:	429a      	cmp	r2, r3
 80056de:	d001      	beq.n	80056e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e0b8      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 0302 	and.w	r3, r3, #2
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d020      	beq.n	8005732 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0304 	and.w	r3, r3, #4
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d005      	beq.n	8005708 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056fc:	4b59      	ldr	r3, [pc, #356]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	4a58      	ldr	r2, [pc, #352]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005702:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005706:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0308 	and.w	r3, r3, #8
 8005710:	2b00      	cmp	r3, #0
 8005712:	d005      	beq.n	8005720 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005714:	4b53      	ldr	r3, [pc, #332]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	4a52      	ldr	r2, [pc, #328]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 800571a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800571e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005720:	4b50      	ldr	r3, [pc, #320]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	494d      	ldr	r1, [pc, #308]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 800572e:	4313      	orrs	r3, r2
 8005730:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0301 	and.w	r3, r3, #1
 800573a:	2b00      	cmp	r3, #0
 800573c:	d044      	beq.n	80057c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	2b01      	cmp	r3, #1
 8005744:	d107      	bne.n	8005756 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005746:	4b47      	ldr	r3, [pc, #284]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d119      	bne.n	8005786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e07f      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	2b02      	cmp	r3, #2
 800575c:	d003      	beq.n	8005766 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005762:	2b03      	cmp	r3, #3
 8005764:	d107      	bne.n	8005776 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005766:	4b3f      	ldr	r3, [pc, #252]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d109      	bne.n	8005786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e06f      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005776:	4b3b      	ldr	r3, [pc, #236]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 0302 	and.w	r3, r3, #2
 800577e:	2b00      	cmp	r3, #0
 8005780:	d101      	bne.n	8005786 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e067      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005786:	4b37      	ldr	r3, [pc, #220]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f023 0203 	bic.w	r2, r3, #3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	4934      	ldr	r1, [pc, #208]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005794:	4313      	orrs	r3, r2
 8005796:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005798:	f7ff fa2c 	bl	8004bf4 <HAL_GetTick>
 800579c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800579e:	e00a      	b.n	80057b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057a0:	f7ff fa28 	bl	8004bf4 <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d901      	bls.n	80057b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e04f      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057b6:	4b2b      	ldr	r3, [pc, #172]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	f003 020c 	and.w	r2, r3, #12
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d1eb      	bne.n	80057a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057c8:	4b25      	ldr	r3, [pc, #148]	; (8005860 <HAL_RCC_ClockConfig+0x1b8>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0307 	and.w	r3, r3, #7
 80057d0:	683a      	ldr	r2, [r7, #0]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d20c      	bcs.n	80057f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057d6:	4b22      	ldr	r3, [pc, #136]	; (8005860 <HAL_RCC_ClockConfig+0x1b8>)
 80057d8:	683a      	ldr	r2, [r7, #0]
 80057da:	b2d2      	uxtb	r2, r2
 80057dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057de:	4b20      	ldr	r3, [pc, #128]	; (8005860 <HAL_RCC_ClockConfig+0x1b8>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0307 	and.w	r3, r3, #7
 80057e6:	683a      	ldr	r2, [r7, #0]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d001      	beq.n	80057f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e032      	b.n	8005856 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0304 	and.w	r3, r3, #4
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d008      	beq.n	800580e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057fc:	4b19      	ldr	r3, [pc, #100]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	4916      	ldr	r1, [pc, #88]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 800580a:	4313      	orrs	r3, r2
 800580c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f003 0308 	and.w	r3, r3, #8
 8005816:	2b00      	cmp	r3, #0
 8005818:	d009      	beq.n	800582e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800581a:	4b12      	ldr	r3, [pc, #72]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	00db      	lsls	r3, r3, #3
 8005828:	490e      	ldr	r1, [pc, #56]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 800582a:	4313      	orrs	r3, r2
 800582c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800582e:	f000 f821 	bl	8005874 <HAL_RCC_GetSysClockFreq>
 8005832:	4602      	mov	r2, r0
 8005834:	4b0b      	ldr	r3, [pc, #44]	; (8005864 <HAL_RCC_ClockConfig+0x1bc>)
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	091b      	lsrs	r3, r3, #4
 800583a:	f003 030f 	and.w	r3, r3, #15
 800583e:	490a      	ldr	r1, [pc, #40]	; (8005868 <HAL_RCC_ClockConfig+0x1c0>)
 8005840:	5ccb      	ldrb	r3, [r1, r3]
 8005842:	fa22 f303 	lsr.w	r3, r2, r3
 8005846:	4a09      	ldr	r2, [pc, #36]	; (800586c <HAL_RCC_ClockConfig+0x1c4>)
 8005848:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800584a:	4b09      	ldr	r3, [pc, #36]	; (8005870 <HAL_RCC_ClockConfig+0x1c8>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4618      	mov	r0, r3
 8005850:	f7ff f8c2 	bl	80049d8 <HAL_InitTick>

  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3710      	adds	r7, #16
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	bf00      	nop
 8005860:	40023c00 	.word	0x40023c00
 8005864:	40023800 	.word	0x40023800
 8005868:	080061f0 	.word	0x080061f0
 800586c:	20000008 	.word	0x20000008
 8005870:	2000000c 	.word	0x2000000c

08005874 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005874:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005878:	b094      	sub	sp, #80	; 0x50
 800587a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800587c:	2300      	movs	r3, #0
 800587e:	647b      	str	r3, [r7, #68]	; 0x44
 8005880:	2300      	movs	r3, #0
 8005882:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005884:	2300      	movs	r3, #0
 8005886:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005888:	2300      	movs	r3, #0
 800588a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800588c:	4b79      	ldr	r3, [pc, #484]	; (8005a74 <HAL_RCC_GetSysClockFreq+0x200>)
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f003 030c 	and.w	r3, r3, #12
 8005894:	2b08      	cmp	r3, #8
 8005896:	d00d      	beq.n	80058b4 <HAL_RCC_GetSysClockFreq+0x40>
 8005898:	2b08      	cmp	r3, #8
 800589a:	f200 80e1 	bhi.w	8005a60 <HAL_RCC_GetSysClockFreq+0x1ec>
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d002      	beq.n	80058a8 <HAL_RCC_GetSysClockFreq+0x34>
 80058a2:	2b04      	cmp	r3, #4
 80058a4:	d003      	beq.n	80058ae <HAL_RCC_GetSysClockFreq+0x3a>
 80058a6:	e0db      	b.n	8005a60 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058a8:	4b73      	ldr	r3, [pc, #460]	; (8005a78 <HAL_RCC_GetSysClockFreq+0x204>)
 80058aa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80058ac:	e0db      	b.n	8005a66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058ae:	4b73      	ldr	r3, [pc, #460]	; (8005a7c <HAL_RCC_GetSysClockFreq+0x208>)
 80058b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80058b2:	e0d8      	b.n	8005a66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80058b4:	4b6f      	ldr	r3, [pc, #444]	; (8005a74 <HAL_RCC_GetSysClockFreq+0x200>)
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058bc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80058be:	4b6d      	ldr	r3, [pc, #436]	; (8005a74 <HAL_RCC_GetSysClockFreq+0x200>)
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d063      	beq.n	8005992 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058ca:	4b6a      	ldr	r3, [pc, #424]	; (8005a74 <HAL_RCC_GetSysClockFreq+0x200>)
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	099b      	lsrs	r3, r3, #6
 80058d0:	2200      	movs	r2, #0
 80058d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80058d4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80058d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058dc:	633b      	str	r3, [r7, #48]	; 0x30
 80058de:	2300      	movs	r3, #0
 80058e0:	637b      	str	r3, [r7, #52]	; 0x34
 80058e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80058e6:	4622      	mov	r2, r4
 80058e8:	462b      	mov	r3, r5
 80058ea:	f04f 0000 	mov.w	r0, #0
 80058ee:	f04f 0100 	mov.w	r1, #0
 80058f2:	0159      	lsls	r1, r3, #5
 80058f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058f8:	0150      	lsls	r0, r2, #5
 80058fa:	4602      	mov	r2, r0
 80058fc:	460b      	mov	r3, r1
 80058fe:	4621      	mov	r1, r4
 8005900:	1a51      	subs	r1, r2, r1
 8005902:	6139      	str	r1, [r7, #16]
 8005904:	4629      	mov	r1, r5
 8005906:	eb63 0301 	sbc.w	r3, r3, r1
 800590a:	617b      	str	r3, [r7, #20]
 800590c:	f04f 0200 	mov.w	r2, #0
 8005910:	f04f 0300 	mov.w	r3, #0
 8005914:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005918:	4659      	mov	r1, fp
 800591a:	018b      	lsls	r3, r1, #6
 800591c:	4651      	mov	r1, sl
 800591e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005922:	4651      	mov	r1, sl
 8005924:	018a      	lsls	r2, r1, #6
 8005926:	4651      	mov	r1, sl
 8005928:	ebb2 0801 	subs.w	r8, r2, r1
 800592c:	4659      	mov	r1, fp
 800592e:	eb63 0901 	sbc.w	r9, r3, r1
 8005932:	f04f 0200 	mov.w	r2, #0
 8005936:	f04f 0300 	mov.w	r3, #0
 800593a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800593e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005942:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005946:	4690      	mov	r8, r2
 8005948:	4699      	mov	r9, r3
 800594a:	4623      	mov	r3, r4
 800594c:	eb18 0303 	adds.w	r3, r8, r3
 8005950:	60bb      	str	r3, [r7, #8]
 8005952:	462b      	mov	r3, r5
 8005954:	eb49 0303 	adc.w	r3, r9, r3
 8005958:	60fb      	str	r3, [r7, #12]
 800595a:	f04f 0200 	mov.w	r2, #0
 800595e:	f04f 0300 	mov.w	r3, #0
 8005962:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005966:	4629      	mov	r1, r5
 8005968:	024b      	lsls	r3, r1, #9
 800596a:	4621      	mov	r1, r4
 800596c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005970:	4621      	mov	r1, r4
 8005972:	024a      	lsls	r2, r1, #9
 8005974:	4610      	mov	r0, r2
 8005976:	4619      	mov	r1, r3
 8005978:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800597a:	2200      	movs	r2, #0
 800597c:	62bb      	str	r3, [r7, #40]	; 0x28
 800597e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005980:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005984:	f7fa fc6e 	bl	8000264 <__aeabi_uldivmod>
 8005988:	4602      	mov	r2, r0
 800598a:	460b      	mov	r3, r1
 800598c:	4613      	mov	r3, r2
 800598e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005990:	e058      	b.n	8005a44 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005992:	4b38      	ldr	r3, [pc, #224]	; (8005a74 <HAL_RCC_GetSysClockFreq+0x200>)
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	099b      	lsrs	r3, r3, #6
 8005998:	2200      	movs	r2, #0
 800599a:	4618      	mov	r0, r3
 800599c:	4611      	mov	r1, r2
 800599e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80059a2:	623b      	str	r3, [r7, #32]
 80059a4:	2300      	movs	r3, #0
 80059a6:	627b      	str	r3, [r7, #36]	; 0x24
 80059a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80059ac:	4642      	mov	r2, r8
 80059ae:	464b      	mov	r3, r9
 80059b0:	f04f 0000 	mov.w	r0, #0
 80059b4:	f04f 0100 	mov.w	r1, #0
 80059b8:	0159      	lsls	r1, r3, #5
 80059ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059be:	0150      	lsls	r0, r2, #5
 80059c0:	4602      	mov	r2, r0
 80059c2:	460b      	mov	r3, r1
 80059c4:	4641      	mov	r1, r8
 80059c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80059ca:	4649      	mov	r1, r9
 80059cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80059d0:	f04f 0200 	mov.w	r2, #0
 80059d4:	f04f 0300 	mov.w	r3, #0
 80059d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80059dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80059e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80059e4:	ebb2 040a 	subs.w	r4, r2, sl
 80059e8:	eb63 050b 	sbc.w	r5, r3, fp
 80059ec:	f04f 0200 	mov.w	r2, #0
 80059f0:	f04f 0300 	mov.w	r3, #0
 80059f4:	00eb      	lsls	r3, r5, #3
 80059f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80059fa:	00e2      	lsls	r2, r4, #3
 80059fc:	4614      	mov	r4, r2
 80059fe:	461d      	mov	r5, r3
 8005a00:	4643      	mov	r3, r8
 8005a02:	18e3      	adds	r3, r4, r3
 8005a04:	603b      	str	r3, [r7, #0]
 8005a06:	464b      	mov	r3, r9
 8005a08:	eb45 0303 	adc.w	r3, r5, r3
 8005a0c:	607b      	str	r3, [r7, #4]
 8005a0e:	f04f 0200 	mov.w	r2, #0
 8005a12:	f04f 0300 	mov.w	r3, #0
 8005a16:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a1a:	4629      	mov	r1, r5
 8005a1c:	028b      	lsls	r3, r1, #10
 8005a1e:	4621      	mov	r1, r4
 8005a20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a24:	4621      	mov	r1, r4
 8005a26:	028a      	lsls	r2, r1, #10
 8005a28:	4610      	mov	r0, r2
 8005a2a:	4619      	mov	r1, r3
 8005a2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a2e:	2200      	movs	r2, #0
 8005a30:	61bb      	str	r3, [r7, #24]
 8005a32:	61fa      	str	r2, [r7, #28]
 8005a34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a38:	f7fa fc14 	bl	8000264 <__aeabi_uldivmod>
 8005a3c:	4602      	mov	r2, r0
 8005a3e:	460b      	mov	r3, r1
 8005a40:	4613      	mov	r3, r2
 8005a42:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a44:	4b0b      	ldr	r3, [pc, #44]	; (8005a74 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	0c1b      	lsrs	r3, r3, #16
 8005a4a:	f003 0303 	and.w	r3, r3, #3
 8005a4e:	3301      	adds	r3, #1
 8005a50:	005b      	lsls	r3, r3, #1
 8005a52:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005a54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005a56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a5c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a5e:	e002      	b.n	8005a66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a60:	4b05      	ldr	r3, [pc, #20]	; (8005a78 <HAL_RCC_GetSysClockFreq+0x204>)
 8005a62:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005a64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3750      	adds	r7, #80	; 0x50
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a72:	bf00      	nop
 8005a74:	40023800 	.word	0x40023800
 8005a78:	00f42400 	.word	0x00f42400
 8005a7c:	007a1200 	.word	0x007a1200

08005a80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a80:	b480      	push	{r7}
 8005a82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a84:	4b03      	ldr	r3, [pc, #12]	; (8005a94 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a86:	681b      	ldr	r3, [r3, #0]
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
 8005a92:	bf00      	nop
 8005a94:	20000008 	.word	0x20000008

08005a98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a9c:	f7ff fff0 	bl	8005a80 <HAL_RCC_GetHCLKFreq>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	4b05      	ldr	r3, [pc, #20]	; (8005ab8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	0a9b      	lsrs	r3, r3, #10
 8005aa8:	f003 0307 	and.w	r3, r3, #7
 8005aac:	4903      	ldr	r1, [pc, #12]	; (8005abc <HAL_RCC_GetPCLK1Freq+0x24>)
 8005aae:	5ccb      	ldrb	r3, [r1, r3]
 8005ab0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	40023800 	.word	0x40023800
 8005abc:	08006200 	.word	0x08006200

08005ac0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	220f      	movs	r2, #15
 8005ace:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005ad0:	4b12      	ldr	r3, [pc, #72]	; (8005b1c <HAL_RCC_GetClockConfig+0x5c>)
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f003 0203 	and.w	r2, r3, #3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005adc:	4b0f      	ldr	r3, [pc, #60]	; (8005b1c <HAL_RCC_GetClockConfig+0x5c>)
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005ae8:	4b0c      	ldr	r3, [pc, #48]	; (8005b1c <HAL_RCC_GetClockConfig+0x5c>)
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005af4:	4b09      	ldr	r3, [pc, #36]	; (8005b1c <HAL_RCC_GetClockConfig+0x5c>)
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	08db      	lsrs	r3, r3, #3
 8005afa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005b02:	4b07      	ldr	r3, [pc, #28]	; (8005b20 <HAL_RCC_GetClockConfig+0x60>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f003 0207 	and.w	r2, r3, #7
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	601a      	str	r2, [r3, #0]
}
 8005b0e:	bf00      	nop
 8005b10:	370c      	adds	r7, #12
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	40023800 	.word	0x40023800
 8005b20:	40023c00 	.word	0x40023c00

08005b24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d101      	bne.n	8005b36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	e041      	b.n	8005bba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d106      	bne.n	8005b50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 f839 	bl	8005bc2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2202      	movs	r2, #2
 8005b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	3304      	adds	r3, #4
 8005b60:	4619      	mov	r1, r3
 8005b62:	4610      	mov	r0, r2
 8005b64:	f000 f9d8 	bl	8005f18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3708      	adds	r7, #8
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}

08005bc2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005bc2:	b480      	push	{r7}
 8005bc4:	b083      	sub	sp, #12
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005bca:	bf00      	nop
 8005bcc:	370c      	adds	r7, #12
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr
	...

08005bd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b085      	sub	sp, #20
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d001      	beq.n	8005bf0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e04e      	b.n	8005c8e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68da      	ldr	r2, [r3, #12]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f042 0201 	orr.w	r2, r2, #1
 8005c06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a23      	ldr	r2, [pc, #140]	; (8005c9c <HAL_TIM_Base_Start_IT+0xc4>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d022      	beq.n	8005c58 <HAL_TIM_Base_Start_IT+0x80>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c1a:	d01d      	beq.n	8005c58 <HAL_TIM_Base_Start_IT+0x80>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a1f      	ldr	r2, [pc, #124]	; (8005ca0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d018      	beq.n	8005c58 <HAL_TIM_Base_Start_IT+0x80>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a1e      	ldr	r2, [pc, #120]	; (8005ca4 <HAL_TIM_Base_Start_IT+0xcc>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d013      	beq.n	8005c58 <HAL_TIM_Base_Start_IT+0x80>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a1c      	ldr	r2, [pc, #112]	; (8005ca8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d00e      	beq.n	8005c58 <HAL_TIM_Base_Start_IT+0x80>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a1b      	ldr	r2, [pc, #108]	; (8005cac <HAL_TIM_Base_Start_IT+0xd4>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d009      	beq.n	8005c58 <HAL_TIM_Base_Start_IT+0x80>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a19      	ldr	r2, [pc, #100]	; (8005cb0 <HAL_TIM_Base_Start_IT+0xd8>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d004      	beq.n	8005c58 <HAL_TIM_Base_Start_IT+0x80>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a18      	ldr	r2, [pc, #96]	; (8005cb4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d111      	bne.n	8005c7c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	f003 0307 	and.w	r3, r3, #7
 8005c62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2b06      	cmp	r3, #6
 8005c68:	d010      	beq.n	8005c8c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f042 0201 	orr.w	r2, r2, #1
 8005c78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c7a:	e007      	b.n	8005c8c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f042 0201 	orr.w	r2, r2, #1
 8005c8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3714      	adds	r7, #20
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	40010000 	.word	0x40010000
 8005ca0:	40000400 	.word	0x40000400
 8005ca4:	40000800 	.word	0x40000800
 8005ca8:	40000c00 	.word	0x40000c00
 8005cac:	40010400 	.word	0x40010400
 8005cb0:	40014000 	.word	0x40014000
 8005cb4:	40001800 	.word	0x40001800

08005cb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b082      	sub	sp, #8
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	f003 0302 	and.w	r3, r3, #2
 8005cca:	2b02      	cmp	r3, #2
 8005ccc:	d122      	bne.n	8005d14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	f003 0302 	and.w	r3, r3, #2
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d11b      	bne.n	8005d14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f06f 0202 	mvn.w	r2, #2
 8005ce4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	699b      	ldr	r3, [r3, #24]
 8005cf2:	f003 0303 	and.w	r3, r3, #3
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d003      	beq.n	8005d02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f000 f8ee 	bl	8005edc <HAL_TIM_IC_CaptureCallback>
 8005d00:	e005      	b.n	8005d0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f000 f8e0 	bl	8005ec8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f000 f8f1 	bl	8005ef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	f003 0304 	and.w	r3, r3, #4
 8005d1e:	2b04      	cmp	r3, #4
 8005d20:	d122      	bne.n	8005d68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	f003 0304 	and.w	r3, r3, #4
 8005d2c:	2b04      	cmp	r3, #4
 8005d2e:	d11b      	bne.n	8005d68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f06f 0204 	mvn.w	r2, #4
 8005d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2202      	movs	r2, #2
 8005d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	699b      	ldr	r3, [r3, #24]
 8005d46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d003      	beq.n	8005d56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 f8c4 	bl	8005edc <HAL_TIM_IC_CaptureCallback>
 8005d54:	e005      	b.n	8005d62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f000 f8b6 	bl	8005ec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f000 f8c7 	bl	8005ef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	f003 0308 	and.w	r3, r3, #8
 8005d72:	2b08      	cmp	r3, #8
 8005d74:	d122      	bne.n	8005dbc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	68db      	ldr	r3, [r3, #12]
 8005d7c:	f003 0308 	and.w	r3, r3, #8
 8005d80:	2b08      	cmp	r3, #8
 8005d82:	d11b      	bne.n	8005dbc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f06f 0208 	mvn.w	r2, #8
 8005d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2204      	movs	r2, #4
 8005d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	69db      	ldr	r3, [r3, #28]
 8005d9a:	f003 0303 	and.w	r3, r3, #3
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d003      	beq.n	8005daa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f000 f89a 	bl	8005edc <HAL_TIM_IC_CaptureCallback>
 8005da8:	e005      	b.n	8005db6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 f88c 	bl	8005ec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f000 f89d 	bl	8005ef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	f003 0310 	and.w	r3, r3, #16
 8005dc6:	2b10      	cmp	r3, #16
 8005dc8:	d122      	bne.n	8005e10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	f003 0310 	and.w	r3, r3, #16
 8005dd4:	2b10      	cmp	r3, #16
 8005dd6:	d11b      	bne.n	8005e10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f06f 0210 	mvn.w	r2, #16
 8005de0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2208      	movs	r2, #8
 8005de6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	69db      	ldr	r3, [r3, #28]
 8005dee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f000 f870 	bl	8005edc <HAL_TIM_IC_CaptureCallback>
 8005dfc:	e005      	b.n	8005e0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 f862 	bl	8005ec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 f873 	bl	8005ef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	f003 0301 	and.w	r3, r3, #1
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d10e      	bne.n	8005e3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	f003 0301 	and.w	r3, r3, #1
 8005e28:	2b01      	cmp	r3, #1
 8005e2a:	d107      	bne.n	8005e3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f06f 0201 	mvn.w	r2, #1
 8005e34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f7fe fd8c 	bl	8004954 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	691b      	ldr	r3, [r3, #16]
 8005e42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e46:	2b80      	cmp	r3, #128	; 0x80
 8005e48:	d10e      	bne.n	8005e68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e54:	2b80      	cmp	r3, #128	; 0x80
 8005e56:	d107      	bne.n	8005e68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 f902 	bl	800606c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	691b      	ldr	r3, [r3, #16]
 8005e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e72:	2b40      	cmp	r3, #64	; 0x40
 8005e74:	d10e      	bne.n	8005e94 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	68db      	ldr	r3, [r3, #12]
 8005e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e80:	2b40      	cmp	r3, #64	; 0x40
 8005e82:	d107      	bne.n	8005e94 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f838 	bl	8005f04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	f003 0320 	and.w	r3, r3, #32
 8005e9e:	2b20      	cmp	r3, #32
 8005ea0:	d10e      	bne.n	8005ec0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	f003 0320 	and.w	r3, r3, #32
 8005eac:	2b20      	cmp	r3, #32
 8005eae:	d107      	bne.n	8005ec0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f06f 0220 	mvn.w	r2, #32
 8005eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 f8cc 	bl	8006058 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ec0:	bf00      	nop
 8005ec2:	3708      	adds	r7, #8
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}

08005ec8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ed0:	bf00      	nop
 8005ed2:	370c      	adds	r7, #12
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ee4:	bf00      	nop
 8005ee6:	370c      	adds	r7, #12
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f0c:	bf00      	nop
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr

08005f18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b085      	sub	sp, #20
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	4a40      	ldr	r2, [pc, #256]	; (800602c <TIM_Base_SetConfig+0x114>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d013      	beq.n	8005f58 <TIM_Base_SetConfig+0x40>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f36:	d00f      	beq.n	8005f58 <TIM_Base_SetConfig+0x40>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	4a3d      	ldr	r2, [pc, #244]	; (8006030 <TIM_Base_SetConfig+0x118>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d00b      	beq.n	8005f58 <TIM_Base_SetConfig+0x40>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	4a3c      	ldr	r2, [pc, #240]	; (8006034 <TIM_Base_SetConfig+0x11c>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d007      	beq.n	8005f58 <TIM_Base_SetConfig+0x40>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	4a3b      	ldr	r2, [pc, #236]	; (8006038 <TIM_Base_SetConfig+0x120>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d003      	beq.n	8005f58 <TIM_Base_SetConfig+0x40>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	4a3a      	ldr	r2, [pc, #232]	; (800603c <TIM_Base_SetConfig+0x124>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d108      	bne.n	8005f6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a2f      	ldr	r2, [pc, #188]	; (800602c <TIM_Base_SetConfig+0x114>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d02b      	beq.n	8005fca <TIM_Base_SetConfig+0xb2>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f78:	d027      	beq.n	8005fca <TIM_Base_SetConfig+0xb2>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	4a2c      	ldr	r2, [pc, #176]	; (8006030 <TIM_Base_SetConfig+0x118>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d023      	beq.n	8005fca <TIM_Base_SetConfig+0xb2>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a2b      	ldr	r2, [pc, #172]	; (8006034 <TIM_Base_SetConfig+0x11c>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d01f      	beq.n	8005fca <TIM_Base_SetConfig+0xb2>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	4a2a      	ldr	r2, [pc, #168]	; (8006038 <TIM_Base_SetConfig+0x120>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d01b      	beq.n	8005fca <TIM_Base_SetConfig+0xb2>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	4a29      	ldr	r2, [pc, #164]	; (800603c <TIM_Base_SetConfig+0x124>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d017      	beq.n	8005fca <TIM_Base_SetConfig+0xb2>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a28      	ldr	r2, [pc, #160]	; (8006040 <TIM_Base_SetConfig+0x128>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d013      	beq.n	8005fca <TIM_Base_SetConfig+0xb2>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a27      	ldr	r2, [pc, #156]	; (8006044 <TIM_Base_SetConfig+0x12c>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d00f      	beq.n	8005fca <TIM_Base_SetConfig+0xb2>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a26      	ldr	r2, [pc, #152]	; (8006048 <TIM_Base_SetConfig+0x130>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d00b      	beq.n	8005fca <TIM_Base_SetConfig+0xb2>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a25      	ldr	r2, [pc, #148]	; (800604c <TIM_Base_SetConfig+0x134>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d007      	beq.n	8005fca <TIM_Base_SetConfig+0xb2>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a24      	ldr	r2, [pc, #144]	; (8006050 <TIM_Base_SetConfig+0x138>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d003      	beq.n	8005fca <TIM_Base_SetConfig+0xb2>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a23      	ldr	r2, [pc, #140]	; (8006054 <TIM_Base_SetConfig+0x13c>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d108      	bne.n	8005fdc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	695b      	ldr	r3, [r3, #20]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	68fa      	ldr	r2, [r7, #12]
 8005fee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	689a      	ldr	r2, [r3, #8]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a0a      	ldr	r2, [pc, #40]	; (800602c <TIM_Base_SetConfig+0x114>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d003      	beq.n	8006010 <TIM_Base_SetConfig+0xf8>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a0c      	ldr	r2, [pc, #48]	; (800603c <TIM_Base_SetConfig+0x124>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d103      	bne.n	8006018 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	691a      	ldr	r2, [r3, #16]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	615a      	str	r2, [r3, #20]
}
 800601e:	bf00      	nop
 8006020:	3714      	adds	r7, #20
 8006022:	46bd      	mov	sp, r7
 8006024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006028:	4770      	bx	lr
 800602a:	bf00      	nop
 800602c:	40010000 	.word	0x40010000
 8006030:	40000400 	.word	0x40000400
 8006034:	40000800 	.word	0x40000800
 8006038:	40000c00 	.word	0x40000c00
 800603c:	40010400 	.word	0x40010400
 8006040:	40014000 	.word	0x40014000
 8006044:	40014400 	.word	0x40014400
 8006048:	40014800 	.word	0x40014800
 800604c:	40001800 	.word	0x40001800
 8006050:	40001c00 	.word	0x40001c00
 8006054:	40002000 	.word	0x40002000

08006058 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006074:	bf00      	nop
 8006076:	370c      	adds	r7, #12
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <__libc_init_array>:
 8006080:	b570      	push	{r4, r5, r6, lr}
 8006082:	4d0d      	ldr	r5, [pc, #52]	; (80060b8 <__libc_init_array+0x38>)
 8006084:	4c0d      	ldr	r4, [pc, #52]	; (80060bc <__libc_init_array+0x3c>)
 8006086:	1b64      	subs	r4, r4, r5
 8006088:	10a4      	asrs	r4, r4, #2
 800608a:	2600      	movs	r6, #0
 800608c:	42a6      	cmp	r6, r4
 800608e:	d109      	bne.n	80060a4 <__libc_init_array+0x24>
 8006090:	4d0b      	ldr	r5, [pc, #44]	; (80060c0 <__libc_init_array+0x40>)
 8006092:	4c0c      	ldr	r4, [pc, #48]	; (80060c4 <__libc_init_array+0x44>)
 8006094:	f000 f83e 	bl	8006114 <_init>
 8006098:	1b64      	subs	r4, r4, r5
 800609a:	10a4      	asrs	r4, r4, #2
 800609c:	2600      	movs	r6, #0
 800609e:	42a6      	cmp	r6, r4
 80060a0:	d105      	bne.n	80060ae <__libc_init_array+0x2e>
 80060a2:	bd70      	pop	{r4, r5, r6, pc}
 80060a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80060a8:	4798      	blx	r3
 80060aa:	3601      	adds	r6, #1
 80060ac:	e7ee      	b.n	800608c <__libc_init_array+0xc>
 80060ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80060b2:	4798      	blx	r3
 80060b4:	3601      	adds	r6, #1
 80060b6:	e7f2      	b.n	800609e <__libc_init_array+0x1e>
 80060b8:	08006210 	.word	0x08006210
 80060bc:	08006210 	.word	0x08006210
 80060c0:	08006210 	.word	0x08006210
 80060c4:	08006214 	.word	0x08006214

080060c8 <memcmp>:
 80060c8:	b510      	push	{r4, lr}
 80060ca:	3901      	subs	r1, #1
 80060cc:	4402      	add	r2, r0
 80060ce:	4290      	cmp	r0, r2
 80060d0:	d101      	bne.n	80060d6 <memcmp+0xe>
 80060d2:	2000      	movs	r0, #0
 80060d4:	e005      	b.n	80060e2 <memcmp+0x1a>
 80060d6:	7803      	ldrb	r3, [r0, #0]
 80060d8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80060dc:	42a3      	cmp	r3, r4
 80060de:	d001      	beq.n	80060e4 <memcmp+0x1c>
 80060e0:	1b18      	subs	r0, r3, r4
 80060e2:	bd10      	pop	{r4, pc}
 80060e4:	3001      	adds	r0, #1
 80060e6:	e7f2      	b.n	80060ce <memcmp+0x6>

080060e8 <memcpy>:
 80060e8:	440a      	add	r2, r1
 80060ea:	4291      	cmp	r1, r2
 80060ec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80060f0:	d100      	bne.n	80060f4 <memcpy+0xc>
 80060f2:	4770      	bx	lr
 80060f4:	b510      	push	{r4, lr}
 80060f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060fe:	4291      	cmp	r1, r2
 8006100:	d1f9      	bne.n	80060f6 <memcpy+0xe>
 8006102:	bd10      	pop	{r4, pc}

08006104 <memset>:
 8006104:	4402      	add	r2, r0
 8006106:	4603      	mov	r3, r0
 8006108:	4293      	cmp	r3, r2
 800610a:	d100      	bne.n	800610e <memset+0xa>
 800610c:	4770      	bx	lr
 800610e:	f803 1b01 	strb.w	r1, [r3], #1
 8006112:	e7f9      	b.n	8006108 <memset+0x4>

08006114 <_init>:
 8006114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006116:	bf00      	nop
 8006118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800611a:	bc08      	pop	{r3}
 800611c:	469e      	mov	lr, r3
 800611e:	4770      	bx	lr

08006120 <_fini>:
 8006120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006122:	bf00      	nop
 8006124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006126:	bc08      	pop	{r3}
 8006128:	469e      	mov	lr, r3
 800612a:	4770      	bx	lr
