<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p527" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_527{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_527{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_527{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_527{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_527{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_527{left:70px;bottom:1060px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_527{left:70px;bottom:1043px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_527{left:70px;bottom:1017px;}
#t9_527{left:96px;bottom:1020px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#ta_527{left:247px;bottom:1027px;}
#tb_527{left:258px;bottom:1020px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tc_527{left:70px;bottom:994px;}
#td_527{left:96px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_527{left:96px;bottom:981px;letter-spacing:-0.13px;}
#tf_527{left:70px;bottom:954px;}
#tg_527{left:96px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#th_527{left:70px;bottom:932px;}
#ti_527{left:96px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_527{left:70px;bottom:912px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_527{left:70px;bottom:895px;letter-spacing:-0.32px;word-spacing:-0.29px;}
#tl_527{left:70px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_527{left:70px;bottom:812px;letter-spacing:0.13px;}
#tn_527{left:152px;bottom:812px;letter-spacing:0.15px;word-spacing:0.01px;}
#to_527{left:70px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_527{left:70px;bottom:773px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tq_527{left:70px;bottom:756px;letter-spacing:-0.39px;word-spacing:-0.27px;}
#tr_527{left:70px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_527{left:70px;bottom:707px;}
#tt_527{left:96px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tu_527{left:70px;bottom:684px;}
#tv_527{left:96px;bottom:687px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tw_527{left:96px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_527{left:96px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_527{left:70px;bottom:627px;}
#tz_527{left:96px;bottom:631px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t10_527{left:70px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_527{left:70px;bottom:591px;letter-spacing:-0.17px;}
#t12_527{left:70px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t13_527{left:70px;bottom:551px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_527{left:70px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t15_527{left:70px;bottom:512px;letter-spacing:-0.18px;word-spacing:-1.07px;}
#t16_527{left:70px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t17_527{left:70px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_527{left:70px;bottom:455px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t19_527{left:70px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_527{left:70px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1b_527{left:70px;bottom:393px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1c_527{left:70px;bottom:376px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1d_527{left:70px;bottom:359px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1e_527{left:70px;bottom:342px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_527{left:70px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_527{left:70px;bottom:302px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1h_527{left:70px;bottom:286px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1i_527{left:70px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_527{left:70px;bottom:246px;letter-spacing:-0.3px;word-spacing:-0.32px;}
#t1k_527{left:70px;bottom:223px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1l_527{left:70px;bottom:200px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_527{left:70px;bottom:183px;letter-spacing:-0.17px;}
#t1n_527{left:70px;bottom:116px;letter-spacing:-0.16px;}
#t1o_527{left:92px;bottom:116px;letter-spacing:-0.13px;}

.s1_527{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_527{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_527{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_527{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_527{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_527{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_527{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts527" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg527Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg527" style="-webkit-user-select: none;"><object width="935" height="1210" data="527/527.svg" type="image/svg+xml" id="pdf527" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_527" class="t s1_527">Vol. 3B </span><span id="t2_527" class="t s1_527">15-31 </span>
<span id="t3_527" class="t s2_527">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_527" class="t s3_527">15.6.4 </span><span id="t5_527" class="t s3_527">Hardware Feedback Interface Pointer </span>
<span id="t6_527" class="t s4_527">The physical address of the HFI/Intel Thread Director structure is programmed by the OS into a package scoped </span>
<span id="t7_527" class="t s4_527">MSR named IA32_HW_FEEDBACK_PTR. The MSR is structured as follows: </span>
<span id="t8_527" class="t s5_527">• </span><span id="t9_527" class="t s4_527">Bits 63:MAXPHYADDR </span>
<span id="ta_527" class="t s6_527">1 </span>
<span id="tb_527" class="t s4_527">– Reserved. </span>
<span id="tc_527" class="t s5_527">• </span><span id="td_527" class="t s4_527">Bits MAXPHYADDR-1:12 – ADDR. This is the physical address of the page frame of the first page of this </span>
<span id="te_527" class="t s4_527">structure. </span>
<span id="tf_527" class="t s5_527">• </span><span id="tg_527" class="t s4_527">Bits 11:1 – Reserved. </span>
<span id="th_527" class="t s5_527">• </span><span id="ti_527" class="t s4_527">Bit 0 – Valid. When set to 1, indicates a valid pointer is programmed into the ADDR field of the MSR. </span>
<span id="tj_527" class="t s4_527">The address of this MSR is 17D0H. This MSR is cleared on processor reset to its default value of 0. It retains its </span>
<span id="tk_527" class="t s4_527">value upon INIT. </span>
<span id="tl_527" class="t s4_527">CPUID.06H.0H:EDX[11:8] enumerates the size of memory that must be allocated by the OS for this structure. </span>
<span id="tm_527" class="t s3_527">15.6.5 </span><span id="tn_527" class="t s3_527">Hardware Feedback Interface Configuration </span>
<span id="to_527" class="t s4_527">The operating system enables HFI/Intel Thread Director using a package scoped MSR named IA32_HW_FEED- </span>
<span id="tp_527" class="t s4_527">BACK_CONFIG (address 17D1H). This MSR is cleared on processor reset to its default value of 0. It retains its value </span>
<span id="tq_527" class="t s4_527">upon INIT. </span>
<span id="tr_527" class="t s4_527">The MSR is structured as follows: </span>
<span id="ts_527" class="t s5_527">• </span><span id="tt_527" class="t s4_527">Bits 63:2 – Reserved. </span>
<span id="tu_527" class="t s5_527">• </span><span id="tv_527" class="t s4_527">Bit 1 – Enable Intel Thread Director (or multi-class support). Both bits 0 and 1 must be set for Intel Thread </span>
<span id="tw_527" class="t s4_527">Director to be enabled. The extra class columns in the Intel Thread Director table are updated by hardware </span>
<span id="tx_527" class="t s4_527">immediately following setting those two bits, as well as during run time as necessary. </span>
<span id="ty_527" class="t s5_527">• </span><span id="tz_527" class="t s4_527">Bit 0 – Enable. When set to 1, enables HFI. </span>
<span id="t10_527" class="t s4_527">Before enabling HFI, the OS must set a valid hardware feedback interface structure using IA32_HW_FEED- </span>
<span id="t11_527" class="t s4_527">BACK_PTR. </span>
<span id="t12_527" class="t s4_527">When the OS sets bit 0 only, the hardware populates class 0 capabilities only in the HFI structure. When bit 1 is set </span>
<span id="t13_527" class="t s4_527">after or together with bit 0, the Intel Thread Director multi-class structure is populated. </span>
<span id="t14_527" class="t s4_527">When either the HFI structure or the Intel Thread Director structure are ready to use by the OS, the hardware sets </span>
<span id="t15_527" class="t s4_527">IA32_PACKAGE_THERM_STATUS[bit 26]. An interrupt is generated by the hardware if IA32_PACKAGE_THERM_IN- </span>
<span id="t16_527" class="t s4_527">TERRUPT[bit 25] is set. </span>
<span id="t17_527" class="t s4_527">When the OS clears bit 1 but leaves bit 0 set, Intel Thread Director is disabled, but HFI is kept operational. </span>
<span id="t18_527" class="t s4_527">IA32_PACKAGE_THERM_STATUS[bit 26] is NOT set in this case. </span>
<span id="t19_527" class="t s4_527">Clearing bit 0 disables both HFI and Intel Thread Director, independent of the bit 1 state. Setting bit 1 to '1' while </span>
<span id="t1a_527" class="t s4_527">keeping bit 0 at '0' is an invalid combination which is quietly ignored. </span>
<span id="t1b_527" class="t s4_527">When the OS clears bit 0, hardware sets the IA32_PACKAGE_THERM_STATUS[bit 26] to 1 to acknowledge </span>
<span id="t1c_527" class="t s4_527">disabling of the interface. The OS should wait for this bit to be set to 1 to reclaim the memory of the Intel Thread </span>
<span id="t1d_527" class="t s4_527">Director structure, as by setting IA32_PACKAGE_THERM_STATUS[bit 26] hardware guarantees not to write into </span>
<span id="t1e_527" class="t s4_527">the Intel Thread Director structure anymore. </span>
<span id="t1f_527" class="t s4_527">The OS may clear bit 0 only after receiving an indication from the hardware that the structure initialization is </span>
<span id="t1g_527" class="t s4_527">complete via the same IA32_PACKAGE_THERM_STATUS[bit 26], following enabling of HFI/Intel Thread Director, </span>
<span id="t1h_527" class="t s4_527">thus avoiding a race condition between OS and hardware. </span>
<span id="t1i_527" class="t s4_527">Bit 1 is valid only if CPUID[6].EAX[bit 23] is set. When setting this bit while support is not enumerated, the hard- </span>
<span id="t1j_527" class="t s4_527">ware generates #GP. </span>
<span id="t1k_527" class="t s4_527">Table 15-10 summarizes the control options described above. </span>
<span id="t1l_527" class="t s4_527">See Section 15.6.9 for details on scenarios where IA32_HW_FEEDBACK_CONFIG bits are implicitly reset by the </span>
<span id="t1m_527" class="t s4_527">hardware. </span>
<span id="t1n_527" class="t s7_527">1. </span><span id="t1o_527" class="t s7_527">MAXPHYADDR is reported in CPUID.80000008H:EAX[7:0]. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
