#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb  3 19:51:29 2020
# Process ID: 12472
# Current directory: C:/Users/lucas/Documents/fpga/lab3/lab3_1_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32676 C:\Users\lucas\Documents\fpga\lab3\lab3_1_1\lab3_1_1.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab3/lab3_1_1/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab3/lab3_1_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab3/lab3_1_1/lab3_1_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 769.066 ; gain = 106.434
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 858.355 ; gain = 21.820
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2084.438 ; gain = 1226.082
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_1_1/lab3_1_1.runs/impl_1/decoder_3to8_dataflow.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_1_1/lab3_1_1.runs/impl_1/decoder_3to8_dataflow.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_1_1/lab3_1_1.runs/impl_1/decoder_3to8_dataflow.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_project
open_project C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.runs/impl_1/decoder_74138_dataflow.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.runs/impl_1/decoder_74138_dataflow.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Feb  3 20:37:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 8
[Mon Feb  3 20:37:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Feb  3 20:37:58 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  3 20:39:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  3 20:54:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Mon Feb  3 20:55:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.runs/synth_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -jobs 8
[Mon Feb  3 20:56:58 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Feb  3 20:58:54 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_1_2/lab3_1_2.runs/impl_1/decoder_74138_dataflow.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
close_project
create_project lab3_2_1 C:/Users/lucas/Documents/fpga/lab3/lab3_2_1 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
file mkdir C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.srcs/sources_1/new
close [ open C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.srcs/sources_1/new/encoder.v w ]
add_files C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.srcs/sources_1/new/encoder.v
import_files -fileset constrs_1 -force -norecurse C:/Users/lucas/Documents/fpga/nexys_constraint_file.xdc
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Tue Feb  4 11:23:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Feb  4 11:24:47 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  4 11:26:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Feb  4 11:27:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb  4 11:29:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  4 11:32:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Feb  4 11:33:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -jobs 8
[Tue Feb  4 11:34:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  4 11:36:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Feb  4 11:37:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  4 11:37:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Feb  4 11:38:43 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb  4 11:40:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
set_property target_simulator ActiveHDL [current_project]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2539.516 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/encoder.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/encoder.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  4 11:45:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  4 11:46:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Feb  4 11:49:23 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb  4 11:51:43 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/encoder.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  4 12:00:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Feb  4 12:00:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
[Tue Feb  4 12:00:15 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb  4 12:03:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/encoder.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  4 14:08:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Feb  4 14:08:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
[Tue Feb  4 14:08:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Feb  4 14:09:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
[Tue Feb  4 14:09:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 8
[Tue Feb  4 14:10:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
[Tue Feb  4 14:10:00 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb  4 14:43:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/encoder.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  4 14:48:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Feb  4 14:49:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb  4 14:51:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD3099A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292AD3099A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.runs/impl_1/encoder.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD3099A
close_project
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lucas/Documents/fpga/lab3/lab3_2_1/lab3_2_1.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Feb  4 20:37:07 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb  4 20:37:07 2020...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2539.516 ; gain = 0.000
create_project lab3_3_1 C:/Users/lucas/Documents/fpga/lab3/lab3_3_1 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
file mkdir C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.srcs/sources_1/new
close [ open C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.srcs/sources_1/new/comparator.v w ]
add_files C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.srcs/sources_1/new/comparator.v
import_files -fileset constrs_1 -force -norecurse C:/Users/lucas/Documents/fpga/nexys_constraint_file.xdc
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.srcs/sources_1/new/ROM_data.txt
launch_runs synth_1 -jobs 8
[Tue Feb  4 21:19:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Feb  4 21:21:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Feb  4 21:25:08 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Tue Feb  4 21:35:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Feb  5 13:59:06 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.runs/synth_1/runme.log
[Wed Feb  5 13:59:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2539.516 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2FA7A
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.runs/impl_1/comparator.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.runs/impl_1/comparator.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Feb  5 20:14:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.runs/synth_1/runme.log
[Wed Feb  5 20:14:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.runs/impl_1/runme.log
create_project lab3_3_2 C:/Users/lucas/Documents/fpga/lab3/lab3_3_2 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2539.516 ; gain = 0.000
file mkdir C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new
close [ open C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new/lab3_2_2.v w ]
add_files C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new/lab3_2_2.v
import_files -fileset constrs_1 -force -norecurse C:/Users/lucas/Documents/fpga/nexys_constraint_file.xdc
update_compile_order -fileset sources_1
current_project lab3_3_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.runs/impl_1/comparator.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project lab3_3_2
current_project lab3_3_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Feb  5 20:22:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.runs/synth_1/runme.log
[Wed Feb  5 20:22:46 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_1/lab3_3_1.runs/impl_1/runme.log
current_project lab3_3_2
current_project lab3_3_1
current_project lab3_3_2
add_files -norecurse C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.srcs/sources_1/new/ROM_data.txt
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Feb  5 20:29:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.runs/synth_1/runme.log
[Wed Feb  5 20:29:46 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Feb  5 20:32:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.runs/synth_1/runme.log
[Wed Feb  5 20:32:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Feb  5 20:36:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.runs/synth_1/runme.log
[Wed Feb  5 20:36:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2539.516 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2FA7A
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.runs/impl_1/lab3_2_2.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.runs/impl_1/lab3_2_2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD2FA7A
close_project
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lucas/Documents/fpga/lab3/lab3_3_2/lab3_3_2.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Feb  5 20:40:16 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb  5 20:40:16 2020...
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 20:40:21 2020...
