Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov 21 08:28:26 2023
| Host         : DESKTOP-P75N3EL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.947        0.000                      0                  133        0.111        0.000                      0                  133        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.947        0.000                      0                  133        0.111        0.000                      0                  133        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 1.022ns (27.518%)  route 2.692ns (72.482%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          1.021     3.858    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]_1
    SLICE_X15Y32         LUT4 (Prop_lut4_I1_O)        0.354     4.212 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.475     4.687    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X15Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/ap_clk
    SLICE_X15Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y32         FDRE (Setup_fdre_C_D)       -0.255    10.634    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.019ns (27.953%)  route 2.626ns (72.047%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          1.049     3.885    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]_1
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.351     4.236 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.382     4.618    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X17Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/ap_clk
    SLICE_X17Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X17Y32         FDRE (Setup_fdre_C_D)       -0.270    10.619    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.619    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.022ns (28.443%)  route 2.571ns (71.557%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          0.901     3.737    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]_1
    SLICE_X15Y34         LUT4 (Prop_lut4_I1_O)        0.354     4.091 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.475     4.566    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/ap_clk
    SLICE_X15Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)       -0.255    10.634    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 1.022ns (28.400%)  route 2.577ns (71.600%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          1.045     3.882    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]_1
    SLICE_X18Y34         LUT4 (Prop_lut4_I1_O)        0.354     4.236 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.336     4.572    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X18Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/ap_clk
    SLICE_X18Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X18Y34         FDRE (Setup_fdre_C_D)       -0.240    10.649    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                          -4.572    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 1.020ns (28.579%)  route 2.549ns (71.421%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          1.017     3.854    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]_1
    SLICE_X12Y32         LUT4 (Prop_lut4_I1_O)        0.352     4.206 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.336     4.542    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X12Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/ap_clk
    SLICE_X12Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y32         FDRE (Setup_fdre_C_D)       -0.240    10.649    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.649    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.994ns (29.965%)  route 2.323ns (70.035%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          1.128     3.964    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]_1
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.326     4.290 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     4.290    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int[1]_i_1_n_0
    SLICE_X17Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/ap_clk
    SLICE_X17Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X17Y32         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.901ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.994ns (32.629%)  route 2.052ns (67.371%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          0.857     3.693    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I0_O)        0.326     4.019 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.019    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg[1]_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ap_clk
    SLICE_X13Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -4.019    
  -------------------------------------------------------------------
                         slack                                  6.901    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.994ns (32.529%)  route 2.062ns (67.471%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          0.866     3.703    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.326     4.029 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.029    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg[1]_i_1_n_0
    SLICE_X14Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ap_clk
    SLICE_X14Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y34         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.994ns (32.550%)  route 2.060ns (67.449%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          0.864     3.701    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.326     4.027 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.027    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[1]_i_1_n_0
    SLICE_X14Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X14Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -4.027    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.994ns (33.150%)  route 2.004ns (66.850%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X14Y35         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[8]/Q
                         net (fo=25, routed)          1.196     2.687    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_2[0]
    SLICE_X13Y34         LUT4 (Prop_lut4_I3_O)        0.150     2.837 f  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[1]_i_2/O
                         net (fo=20, routed)          0.809     3.645    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X19Y34         LUT5 (Prop_lut5_I0_O)        0.326     3.971 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.971    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg[1]_i_1_n_0
    SLICE_X19Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X19Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X19Y34         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  6.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/ap_clk
    SLICE_X15Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[0]/Q
                         net (fo=3, routed)           0.067     0.618    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/s_axis_video_TSTRB_int
    SLICE_X14Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.663 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.663    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg[0]_i_1_n_0
    SLICE_X14Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ap_clk
    SLICE_X14Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.582%)  route 0.085ns (31.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/obuf_inst/ap_clk
    SLICE_X15Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=4, routed)           0.085     0.636    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I2_O)        0.045     0.681 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.681    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg[1]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X14Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/obuf_inst/ap_clk
    SLICE_X15Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=4, routed)           0.087     0.638    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I3_O)        0.045     0.683 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X14Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y33         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ap_clk
    SLICE_X13Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/ibuf_inst/ireg_reg[0]/Q
                         net (fo=2, routed)           0.099     0.650    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[0]_0
    SLICE_X12Y32         LUT5 (Prop_lut5_I0_O)        0.045     0.695 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     0.695    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int[0]_i_1_n_0
    SLICE_X12Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/ap_clk
    SLICE_X12Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_keep_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_dest_V_U/ibuf_inst/ireg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_dest_V_U/ibuf_inst/ap_clk
    SLICE_X17Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_dest_V_U/ibuf_inst/ireg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_dest_V_U/ibuf_inst/ireg_reg[0]/Q
                         net (fo=2, routed)           0.099     0.650    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[0]_2
    SLICE_X16Y33         LUT5 (Prop_lut5_I0_O)        0.045     0.695 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_dest_V_U/obuf_inst/odata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     0.695    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_dest_V_U/obuf_inst/odata_int[0]_i_1_n_0
    SLICE_X16Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_dest_V_U/obuf_inst/ap_clk
    SLICE_X16Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y33         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X17Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/Q
                         net (fo=3, routed)           0.109     0.660    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg_n_0_[0]
    SLICE_X16Y34         LUT4 (Prop_lut4_I0_O)        0.045     0.705 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.705    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count[1]
    SLICE_X16Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ap_clk
    SLICE_X16Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y34         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.722%)  route 0.120ns (39.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/ap_clk
    SLICE_X17Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=4, routed)           0.120     0.671    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/ibuf_inst/ireg_reg[1]_1
    SLICE_X18Y32         LUT6 (Prop_lut6_I3_O)        0.045     0.716 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.716    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/ibuf_inst/ireg[0]_i_1_n_0
    SLICE_X18Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/ibuf_inst/ap_clk
    SLICE_X18Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y32         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_dest_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.147%)  route 0.123ns (39.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/ap_clk
    SLICE_X15Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/obuf_inst/odata_int_reg[1]/Q
                         net (fo=4, routed)           0.123     0.674    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[1]_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I3_O)        0.045     0.719 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.719    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg[0]_i_1_n_0
    SLICE_X14Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ap_clk
    SLICE_X14Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_strb_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/ap_clk
    SLICE_X18Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_id_V_U/obuf_inst/odata_int_reg[0]/Q
                         net (fo=3, routed)           0.074     0.648    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/s_axis_video_TID_int
    SLICE_X19Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.693 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.693    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg[0]_i_1_n_0
    SLICE_X19Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X19Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y34         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_id_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/obuf_inst/odata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.433%)  route 0.132ns (41.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/obuf_inst/ap_clk
    SLICE_X15Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/obuf_inst/odata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_s_axis_video_V_last_V_U/obuf_inst/odata_int_reg[0]/Q
                         net (fo=3, routed)           0.132     0.683    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/s_axis_video_TLAST_int
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.045     0.728 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg[0]_i_1_n_0
    SLICE_X14Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=87, unset)           0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X14Y32         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y32         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_last_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X16Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y34  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y34  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X16Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y34  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y34  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X16Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X16Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y34  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y34  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y34  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y34  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y34  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[0]/C



