Reading OpenROAD database at '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/43-openroad-resizertimingpostgrt/user_project.odb'…
Reading library file at '/nc/apps/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/workspace/peripheral-example/openlane/user_project/signoff.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO]: Setting maximum transition to: 0.75
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 0 %
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'io_in[*]' not found.
[WARNING STA-0366] port 'la_oenb[*]' not found.
[WARNING STA-0366] port 'la_data_in[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
[WARNING STA-0366] port 'la_data_out[*]' not found.
[INFO ORD-0030] Using 64 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_project
Die area:                 ( 0 0 ) ( 737445 748165 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     14944
Number of terminals:      114
Number of snets:          4
Number of nets:           5046

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 371.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 198071.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 40293.
[INFO DRT-0033] via shape region query size = 5020.
[INFO DRT-0033] met2 shape region query size = 3386.
[INFO DRT-0033] via2 shape region query size = 4016.
[INFO DRT-0033] met3 shape region query size = 3045.
[INFO DRT-0033] via3 shape region query size = 4016.
[INFO DRT-0033] met4 shape region query size = 1070.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1513 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 364 unique inst patterns.
[INFO DRT-0084]   Complete 3982 groups.
#scanned instances     = 14944
#unique  instances     = 371
#stdCellGenAp          = 10476
#stdCellValidPlanarAp  = 85
#stdCellValidViaAp     = 8222
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 16552
#instTermValidViaApCnt = 0
#macroGenAp            = 642
#macroValidPlanarAp    = 636
#macroValidViaAp       = 636
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:00, elapsed time = 00:00:07, memory = 194.07 (MB), peak = 194.07 (MB)

[INFO DRT-0157] Number of guides:     43797

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 106 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 108 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 14919.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 11956.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 6268.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 403.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 151.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 21338 vertical wires in 3 frboxes and 12359 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 1865 vertical wires in 3 frboxes and 4200 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 264.85 (MB), peak = 264.85 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 264.85 (MB), peak = 264.85 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 265.35 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 656.66 (MB).
    Completing 30% with 554 violations.
    elapsed time = 00:00:05, memory = 518.12 (MB).
    Completing 40% with 554 violations.
    elapsed time = 00:00:05, memory = 678.12 (MB).
    Completing 50% with 554 violations.
    elapsed time = 00:00:10, memory = 771.24 (MB).
    Completing 60% with 1294 violations.
    elapsed time = 00:00:10, memory = 774.74 (MB).
    Completing 70% with 1294 violations.
    elapsed time = 00:00:11, memory = 890.24 (MB).
    Completing 80% with 1880 violations.
    elapsed time = 00:00:15, memory = 923.24 (MB).
    Completing 90% with 1880 violations.
    elapsed time = 00:00:15, memory = 960.24 (MB).
    Completing 100% with 2517 violations.
    elapsed time = 00:00:19, memory = 1036.25 (MB).
[INFO DRT-0199]   Number of violations = 3077.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      1      0      0      0      0      0
Metal Spacing       42      0    503      0    102      2      0
NS Metal             1      0      0      0      0      0      0
Recheck              3      0    390      0    161      5      1
Short                0      1   1720      1    144      0      0
[INFO DRT-0267] cpu time = 00:01:47, elapsed time = 00:00:19, memory = 1373.75 (MB), peak = 1373.75 (MB)
Total wire length = 215296 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 101391 um.
Total wire length on LAYER met2 = 86792 um.
Total wire length on LAYER met3 = 16342 um.
Total wire length on LAYER met4 = 10770 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 42649.
Up-via summary (total 42649):

------------------------
 FR_MASTERSLICE        0
            li1    20274
           met1    21389
           met2      696
           met3      290
           met4        0
------------------------
                   42649


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3077 violations.
    elapsed time = 00:00:00, memory = 1380.75 (MB).
    Completing 20% with 3077 violations.
    elapsed time = 00:00:00, memory = 1587.75 (MB).
    Completing 30% with 2685 violations.
    elapsed time = 00:00:03, memory = 1625.25 (MB).
    Completing 40% with 2685 violations.
    elapsed time = 00:00:03, memory = 1710.75 (MB).
    Completing 50% with 2685 violations.
    elapsed time = 00:00:09, memory = 1806.75 (MB).
    Completing 60% with 2209 violations.
    elapsed time = 00:00:09, memory = 1811.75 (MB).
    Completing 70% with 2209 violations.
    elapsed time = 00:00:10, memory = 1855.25 (MB).
    Completing 80% with 1835 violations.
    elapsed time = 00:00:14, memory = 1866.25 (MB).
    Completing 90% with 1835 violations.
    elapsed time = 00:00:14, memory = 1888.25 (MB).
    Completing 100% with 1321 violations.
    elapsed time = 00:00:18, memory = 1907.75 (MB).
[INFO DRT-0199]   Number of violations = 1321.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0    183     48
Min Hole             0      1      0
Short                0   1033     55
[INFO DRT-0267] cpu time = 00:01:41, elapsed time = 00:00:18, memory = 1910.75 (MB), peak = 1910.75 (MB)
Total wire length = 214075 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 100925 um.
Total wire length on LAYER met2 = 86181 um.
Total wire length on LAYER met3 = 16336 um.
Total wire length on LAYER met4 = 10632 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 42439.
Up-via summary (total 42439):

------------------------
 FR_MASTERSLICE        0
            li1    20269
           met1    21207
           met2      690
           met3      273
           met4        0
------------------------
                   42439


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1321 violations.
    elapsed time = 00:00:00, memory = 1910.75 (MB).
    Completing 20% with 1321 violations.
    elapsed time = 00:00:00, memory = 1910.75 (MB).
    Completing 30% with 1363 violations.
    elapsed time = 00:00:03, memory = 2059.30 (MB).
    Completing 40% with 1363 violations.
    elapsed time = 00:00:03, memory = 2059.30 (MB).
    Completing 50% with 1363 violations.
    elapsed time = 00:00:06, memory = 2109.30 (MB).
    Completing 60% with 1337 violations.
    elapsed time = 00:00:06, memory = 2109.80 (MB).
    Completing 70% with 1337 violations.
    elapsed time = 00:00:06, memory = 2111.80 (MB).
    Completing 80% with 1255 violations.
    elapsed time = 00:00:10, memory = 2232.54 (MB).
    Completing 90% with 1255 violations.
    elapsed time = 00:00:10, memory = 2232.54 (MB).
    Completing 100% with 1326 violations.
    elapsed time = 00:00:17, memory = 2306.06 (MB).
[INFO DRT-0199]   Number of violations = 1326.
Viol/Layer        mcon   met1   met2
Cut Spacing          3      0      0
Metal Spacing        0    190     58
Short                0    970    105
[INFO DRT-0267] cpu time = 00:01:35, elapsed time = 00:00:18, memory = 2306.06 (MB), peak = 2338.04 (MB)
Total wire length = 213599 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 100696 um.
Total wire length on LAYER met2 = 85831 um.
Total wire length on LAYER met3 = 16418 um.
Total wire length on LAYER met4 = 10652 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 42260.
Up-via summary (total 42260):

------------------------
 FR_MASTERSLICE        0
            li1    20269
           met1    21021
           met2      693
           met3      277
           met4        0
------------------------
                   42260


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1326 violations.
    elapsed time = 00:00:00, memory = 2306.06 (MB).
    Completing 20% with 1326 violations.
    elapsed time = 00:00:00, memory = 2306.06 (MB).
    Completing 30% with 1092 violations.
    elapsed time = 00:00:03, memory = 2389.71 (MB).
    Completing 40% with 1092 violations.
    elapsed time = 00:00:03, memory = 2389.71 (MB).
    Completing 50% with 1092 violations.
    elapsed time = 00:00:09, memory = 2411.71 (MB).
    Completing 60% with 678 violations.
    elapsed time = 00:00:09, memory = 2411.71 (MB).
    Completing 70% with 678 violations.
    elapsed time = 00:00:09, memory = 2473.71 (MB).
    Completing 80% with 447 violations.
    elapsed time = 00:00:11, memory = 2505.21 (MB).
    Completing 90% with 447 violations.
    elapsed time = 00:00:11, memory = 2505.21 (MB).
    Completing 100% with 151 violations.
    elapsed time = 00:00:13, memory = 2529.71 (MB).
[INFO DRT-0199]   Number of violations = 151.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     63      5      2
Short                0     80      0      0
[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:00:14, memory = 2530.71 (MB), peak = 2530.71 (MB)
Total wire length = 213270 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 95807 um.
Total wire length on LAYER met2 = 85847 um.
Total wire length on LAYER met3 = 20722 um.
Total wire length on LAYER met4 = 10893 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 43038.
Up-via summary (total 43038):

------------------------
 FR_MASTERSLICE        0
            li1    20269
           met1    21246
           met2     1227
           met3      296
           met4        0
------------------------
                   43038


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 151 violations.
    elapsed time = 00:00:00, memory = 2530.71 (MB).
    Completing 20% with 151 violations.
    elapsed time = 00:00:00, memory = 2530.71 (MB).
    Completing 30% with 137 violations.
    elapsed time = 00:00:03, memory = 2552.37 (MB).
    Completing 40% with 137 violations.
    elapsed time = 00:00:03, memory = 2552.37 (MB).
    Completing 50% with 137 violations.
    elapsed time = 00:00:04, memory = 2560.79 (MB).
    Completing 60% with 89 violations.
    elapsed time = 00:00:04, memory = 2560.79 (MB).
    Completing 70% with 89 violations.
    elapsed time = 00:00:04, memory = 2560.79 (MB).
    Completing 80% with 69 violations.
    elapsed time = 00:00:06, memory = 2585.29 (MB).
    Completing 90% with 69 violations.
    elapsed time = 00:00:06, memory = 2585.29 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 2585.29 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:07, memory = 2585.29 (MB), peak = 2585.29 (MB)
Total wire length = 213217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 95633 um.
Total wire length on LAYER met2 = 85813 um.
Total wire length on LAYER met3 = 20843 um.
Total wire length on LAYER met4 = 10927 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 43049.
Up-via summary (total 43049):

------------------------
 FR_MASTERSLICE        0
            li1    20269
           met1    21233
           met2     1246
           met3      301
           met4        0
------------------------
                   43049


[INFO DRT-0198] Complete detail routing.
Total wire length = 213217 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 95633 um.
Total wire length on LAYER met2 = 85813 um.
Total wire length on LAYER met3 = 20843 um.
Total wire length on LAYER met4 = 10927 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 43049.
Up-via summary (total 43049):

------------------------
 FR_MASTERSLICE        0
            li1    20269
           met1    21233
           met2     1246
           met3      301
           met4        0
------------------------
                   43049


[INFO DRT-0267] cpu time = 00:06:40, elapsed time = 00:01:18, memory = 2585.29 (MB), peak = 2585.29 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
sram_inst matched with sram_inst
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  165300.00
  Fill cell                               872    3273.14
  Tap cell                               4884    6110.86
  Antenna cell                           4181   10462.53
  Buffer                                    2       7.51
  Clock buffer                             83    1134.84
  Timing Repair Buffer                   1017    9272.64
  Inverter                                557    2090.76
  Clock inverter                           61     807.02
  Sequential cell                         755   17755.78
  Multi-Input combinational cell         2531   22447.78
  Total                                 14944  238662.86
Writing OpenROAD database to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/45-openroad-detailedrouting/user_project.odb'…
Writing netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/45-openroad-detailedrouting/user_project.nl.v'…
Writing powered netlist to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/45-openroad-detailedrouting/user_project.pnl.v'…
Writing layout to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/45-openroad-detailedrouting/user_project.def'…
Writing timing constraints to '/workspace/peripheral-example/openlane/user_project/runs/RUN_2025-10-27_21-49-20/45-openroad-detailedrouting/user_project.sdc'…
