Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools1/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0fb839f8a18f4b09bb773d4e4cb5bb0e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_traffic_light_cntrl_behav xil_defaultlib.tb_traffic_light_cntrl xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'one_sec_timer' is not connected on this instance [/home/sinoradaniels/pulpino/git/traffic_light/tb/tb_traffic_light_cntrl.sv:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" Line 2. Module top_traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/top_traffic_light_cntrl.sv" Line 2. Module top_traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/traffic_light_cntrl.sv" Line 1. Module traffic_light_cntrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sinoradaniels/pulpino/git/traffic_light/rtl/sec_timer.sv" Line 1. Module sec_timer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.traffic_light_cntrl
Compiling module xil_defaultlib.sec_timer
Compiling module xil_defaultlib.top_traffic_light_cntrl
Compiling module xil_defaultlib.tb_traffic_light_cntrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_traffic_light_cntrl_behav
