<def f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundle.h' l='134' type='bool llvm::MachineOperandIteratorBase::isValid() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundle.h' l='138' u='c' c='_ZN4llvm26MachineOperandIteratorBaseppEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='51' u='c' c='_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstrBundle.h' l='133'>/// isValid - Returns true until all the operands have been visited.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp' l='3142' u='c' c='_ZNK4llvm10AsmPrinter33isBlockOnlyReachableByFallthroughEPKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='855' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller17foldMemoryOperandEN4llvm8ArrayRefISt4pairIPNS1_12MachineInstrEjEEES5_'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='903' u='c' c='_ZL26stripValuesNotDefiningMaskjRN4llvm12LiveInterval8SubRangeENS_11LaneBitmaskERKNS_11SlotIndexesERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1065' u='c' c='_ZN4llvm13LiveIntervals8HMEditor14handleMoveDownERNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1351' u='c' c='_ZN4llvm13LiveIntervals8HMEditor12handleMoveUpERNS_9LiveRangeEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1432' u='c' c='_ZN4llvm13LiveIntervals8HMEditor17findLastUseBeforeENS_9SlotIndexEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='45' u='c' c='_ZN4llvm12LivePhysRegs10removeDefsERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='60' u='c' c='_ZN4llvm12LivePhysRegs7addUsesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='87' u='c' c='_ZN4llvm12LivePhysRegs11stepForwardERKNS_12MachineInstrERNS_15SmallVectorImplISt4pairItPKNS_14MachineOperandEEEE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='291' u='c' c='_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='308' u='c' c='_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='46' u='c' c='_ZN4llvm12LiveRegUnits12stepBackwardERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='59' u='c' c='_ZN4llvm12LiveRegUnits12stepBackwardERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='71' u='c' c='_ZN4llvm12LiveRegUnits10accumulateERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='881' u='c' c='_ZNK4llvm12MachineInstr34getRegClassConstraintEffectForVRegEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='288' u='c' c='_ZN4llvm26MachineOperandIteratorBase14analyzeVirtRegEjPNS_15SmallVectorImplISt4pairIPNS_12MachineInstrEjEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='321' u='c' c='_ZN4llvm26MachineOperandIteratorBase14analyzePhysRegEjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2260' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2400' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='465' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector12collectInstrERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='474' u='c' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector17collectInstrLanesERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1089' u='c' c='_ZN4llvm17ScheduleDAGInstrs10fixupKillsERNS_17MachineBasicBlockE'/>
