--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml basichomework11.twx basichomework11.ncd -o
basichomework11.twr basichomework11.pcf -ucf basichomework11.ucf

Design file:              basichomework11.ncd
Physical constraint file: basichomework11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
D<0>        |    0.880(R)|      FAST  |   -0.174(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<1>        |    1.003(R)|      FAST  |   -0.372(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<2>        |    1.106(R)|      FAST  |   -0.480(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<3>        |    1.252(R)|      FAST  |   -0.714(R)|      SLOW  |CLK_BUFGP         |   0.000|
EN          |    1.281(R)|      SLOW  |   -0.282(R)|      SLOW  |CLK_BUFGP         |   0.000|
LOAD        |    1.463(R)|      SLOW  |   -0.074(R)|      SLOW  |CLK_BUFGP         |   0.000|
MR          |    1.098(R)|      FAST  |   -0.343(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CO          |         7.085(R)|      SLOW  |         3.678(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<0>        |         7.852(R)|      SLOW  |         4.221(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<1>        |         7.746(R)|      SLOW  |         4.148(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<2>        |         7.336(R)|      SLOW  |         3.901(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<3>        |         7.533(R)|      SLOW  |         4.052(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.431|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 08 10:08:39 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



