<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CPU_STATEMACHINE.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CPU_STATEMACHINE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CPU_STATEMACHINE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CPU_STATEMACHINE.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CPU_STATEMACHINE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CPU_STATEMACHINE.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CPU_STATEMACHINE.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CPU_STATEMACHINE.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CPU_STATEMACHINE.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CPU_STATEMACHINE.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_STATEMACHINE.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CPU_STATEMACHINE.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU_STATEMACHINE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CPU_STATEMACHINE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CPU_STATEMACHINE.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CPU_STATEMACHINE.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CPU_STATEMACHINE.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="CPU_STATEMACHINE.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CPU_STATEMACHINE.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CPU_STATEMACHINE.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_STATEMACHINE_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_STATEMACHINE_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPU_STATEMACHINE_TB_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_STATEMACHINE_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_STATEMACHINE_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CPU_STATEMACHINE_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CPU_STATEMACHINE_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CPU_STATEMACHINE_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CPU_STATEMACHINE_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CPU_STATEMACHINE_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_STATEMACHINE_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_STATEMACHINE_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CPU_STATEMACHINE_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CPU_STATEMACHINE_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_STATEMACHINE_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CPU_STATEMACHINE_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CPU_STATEMACHINE_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CPU_STATEMACHINE_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_STATEMACHINE_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CPU_STATEMACHINE_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ContadorModuloM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ContadorModuloM.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ContadorModuloM.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ContadorModuloM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESADOR_LCD4BITS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROCESADOR_LCD4BITS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PROCESADOR_LCD4BITS.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RAMSincrona.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RAMSincrona.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RAMSincrona.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RAMSincrona.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAMSincrona.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RAMSincrona.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RAMSincrona.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="RAMSincrona.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RAMSincrona.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RAMSincrona_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RAMSincrona_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAMSincrona_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RAMSincrona_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROMAssincrona.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ROMAssincrona.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ROMAssincrona.tfi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ROMAssincrona.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ROMAssincrona.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cpu_statemachine.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="cpu_statemachine.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="cpu_statemachine.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1511096335" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1511096335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511096464" xil_pn:in_ck="4448927409073720365" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1511096464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../LCDlib/COMMANDS_LCD4BITS.vhd"/>
      <outfile xil_pn:name="../LCDlib/PROCESADOR_LCD4BITS.vhd"/>
      <outfile xil_pn:name="CONTADOR_MODULOM.vhd"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.vhd"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_TB.vhd"/>
      <outfile xil_pn:name="RAMSincrona.vhd"/>
      <outfile xil_pn:name="ROMAssincrona.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1511096335" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8893079946880519368" xil_pn:start_ts="1511096335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511096335" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7155943430610001098" xil_pn:start_ts="1511096335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511096335" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8278234456757718776" xil_pn:start_ts="1511096335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511096464" xil_pn:in_ck="4448927409073720365" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1511096464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../LCDlib/COMMANDS_LCD4BITS.vhd"/>
      <outfile xil_pn:name="../LCDlib/PROCESADOR_LCD4BITS.vhd"/>
      <outfile xil_pn:name="CONTADOR_MODULOM.vhd"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.vhd"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_TB.vhd"/>
      <outfile xil_pn:name="RAMSincrona.vhd"/>
      <outfile xil_pn:name="ROMAssincrona.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1511096485" xil_pn:in_ck="4448927409073720365" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6889362940260793714" xil_pn:start_ts="1511096464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_TB_beh.prj"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1511096486" xil_pn:in_ck="-2567175222365779487" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4361473781947042992" xil_pn:start_ts="1511096485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1511101856" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1511101856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511101856" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="750030501838402050" xil_pn:start_ts="1511101856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511101856" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8278234456757718776" xil_pn:start_ts="1511101856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511101856" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1511101856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511101856" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="894460465630555456" xil_pn:start_ts="1511101856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511101856" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1511101856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511101856" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1670817418301456786" xil_pn:start_ts="1511101856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511107760" xil_pn:in_ck="415464240404535883" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1294673063601355365" xil_pn:start_ts="1511107738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.lso"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.ngc"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.ngr"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.prj"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.stx"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.syr"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.xst"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_TB_beh.prj"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_TB_stx_beh.prj"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_vhdl.prj"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1511101878" xil_pn:in_ck="-714010710003754679" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5053111669106215563" xil_pn:start_ts="1511101878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511107768" xil_pn:in_ck="-1135205595129281681" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1867385180247537205" xil_pn:start_ts="1511107760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.bld"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.ngd"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1511107775" xil_pn:in_ck="8314045822559289165" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1511107768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.pcf"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_map.map"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_map.mrp"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_map.ncd"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_map.ngm"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_map.xrpt"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_summary.xml"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1511107809" xil_pn:in_ck="-4069614071489269402" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1511107775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.ncd"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.pad"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.par"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.ptwx"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.unroutes"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.xpi"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_pad.csv"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_pad.txt"/>
      <outfile xil_pn:name="CPU_STATEMACHINE_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1511107821" xil_pn:in_ck="-714010710003762304" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1511107809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="cpu_statemachine.bgn"/>
      <outfile xil_pn:name="cpu_statemachine.bit"/>
      <outfile xil_pn:name="cpu_statemachine.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1511100372" xil_pn:in_ck="6893202662618377002" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1511100370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1511107809" xil_pn:in_ck="-871649772438137655" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1511107804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.twr"/>
      <outfile xil_pn:name="CPU_STATEMACHINE.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
