<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_cpu_core_behav.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_alu_core_sv " />
            <top_module name="glbl" />
            <top_module name="sim_cpu_core" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="1522740000fs"></ZoomStartTime>
      <ZoomEndTime time="1665540001fs"></ZoomEndTime>
      <Cursor1Time time="2000000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="204"></NameColumnWidth>
      <ValueColumnWidth column_width="100"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="20" />
   <wvobject fp_name="/sim_cpu_core/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/control_unit_r/instr" type="array">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/alu_core_r/alu_op" type="array">
      <obj_property name="ElementShortName">alu_op[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_op[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/alu_core_r/operand1" type="array">
      <obj_property name="ElementShortName">operand1[31:0]</obj_property>
      <obj_property name="ObjectShortName">operand1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/alu_core_r/operand2" type="array">
      <obj_property name="ElementShortName">operand2[31:0]</obj_property>
      <obj_property name="ObjectShortName">operand2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/alu_core_r/alu_result" type="array">
      <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/reg_file_r/waddr" type="array">
      <obj_property name="ElementShortName">waddr[4:0]</obj_property>
      <obj_property name="ObjectShortName">waddr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/reg_file_r/wdata" type="array">
      <obj_property name="ElementShortName">wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">wdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/reg_file_r/write_en" type="logic">
      <obj_property name="ElementShortName">write_en</obj_property>
      <obj_property name="ObjectShortName">write_en</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/sram_ctrl/data_addr" type="array">
      <obj_property name="ElementShortName">data_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/control_unit_r/cp0_raddr" type="array">
      <obj_property name="ElementShortName">cp0_raddr[4:0]</obj_property>
      <obj_property name="ObjectShortName">cp0_raddr[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/control_unit_r/cp0_rsel" type="array">
      <obj_property name="ElementShortName">cp0_rsel[2:0]</obj_property>
      <obj_property name="ObjectShortName">cp0_rsel[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/id_cp0_waddr" type="array">
      <obj_property name="ElementShortName">id_cp0_waddr[4:0]</obj_property>
      <obj_property name="ObjectShortName">id_cp0_waddr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/ex_cp0_waddr" type="array">
      <obj_property name="ElementShortName">ex_cp0_waddr[4:0]</obj_property>
      <obj_property name="ObjectShortName">ex_cp0_waddr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/mem_cp0_waddr" type="array">
      <obj_property name="ElementShortName">mem_cp0_waddr[4:0]</obj_property>
      <obj_property name="ObjectShortName">mem_cp0_waddr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/wb_cp0_waddr" type="array">
      <obj_property name="ElementShortName">wb_cp0_waddr[4:0]</obj_property>
      <obj_property name="ObjectShortName">wb_cp0_waddr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/id_cp0_write_en" type="logic">
      <obj_property name="ElementShortName">id_cp0_write_en</obj_property>
      <obj_property name="ObjectShortName">id_cp0_write_en</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/ex_cp0_write_en" type="logic">
      <obj_property name="ElementShortName">ex_cp0_write_en</obj_property>
      <obj_property name="ObjectShortName">ex_cp0_write_en</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/mem_cp0_write_en" type="logic">
      <obj_property name="ElementShortName">mem_cp0_write_en</obj_property>
      <obj_property name="ObjectShortName">mem_cp0_write_en</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_core/cpu/wb_cp0_write_en" type="logic">
      <obj_property name="ElementShortName">wb_cp0_write_en</obj_property>
      <obj_property name="ObjectShortName">wb_cp0_write_en</obj_property>
   </wvobject>
</wave_config>
