// Seed: 4115613587
module module_0 (
    output supply0 id_0,
    input tri id_1
    , id_18,
    output supply1 id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input tri1 id_7,
    input wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input uwire id_11,
    output tri id_12,
    input wand id_13,
    output tri0 id_14,
    input uwire id_15,
    input wire id_16
);
  assign id_0 = -1;
  logic [1 : -1 'b0] id_19 = id_5;
  assign id_19 = -1'b0 ? id_15 : 1 ? -1 : id_5 ==? ~id_16;
endmodule
module module_1 (
    output tri id_0,
    input  tri id_1
);
  wire id_3;
  wire id_4 = -1, id_5;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
  wire id_6;
endmodule
