#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021bf530d890 .scope module, "spi_master_tb" "spi_master_tb" 2 3;
 .timescale -9 -12;
P_0000021bf53369d0 .param/l "CLK_PERIOD" 0 2 5, +C4<00000000000000000000000000001010>;
P_0000021bf5336a08 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
v0000021bf538b880_0 .var/i "bit_cnt", 31 0;
v0000021bf538bb00_0 .var "clk", 0 0;
v0000021bf538bc40_0 .var "clk_div", 7 0;
v0000021bf538b420_0 .var "cpha", 0 0;
v0000021bf538b4c0_0 .var "cpol", 0 0;
v0000021bf538be20_0 .var "rst_n", 0 0;
v0000021bf538b6a0_0 .net "rx_data", 7 0, v0000021bf530e010_0;  1 drivers
v0000021bf538b560_0 .var "slave_rx_data", 7 0;
v0000021bf538b600_0 .var "spi_miso", 0 0;
v0000021bf538b240_0 .net "spi_mosi", 0 0, v0000021bf538b380_0;  1 drivers
v0000021bf538bec0_0 .net "spi_sclk", 0 0, v0000021bf538b2e0_0;  1 drivers
v0000021bf538b7e0_0 .net "spi_ss_n", 0 0, v0000021bf538bd80_0;  1 drivers
v0000021bf538b920_0 .var "tx_data", 7 0;
v0000021bf538ba60_0 .net "tx_ready", 0 0, v0000021bf538b9c0_0;  1 drivers
v0000021bf538bba0_0 .var "tx_valid", 0 0;
E_0000021bf530bcd0 .event posedge, v0000021bf538bd80_0, v0000021bf538b2e0_0;
E_0000021bf530c3d0 .event anyedge, v0000021bf538b9c0_0;
E_0000021bf530be10 .event posedge, v0000021bf530dcf0_0;
S_0000021bf52cbca0 .scope module, "dut" "spi_master" 2 24, 3 1 0, S_0000021bf530d890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "clk_div";
    .port_info 3 /INPUT 1 "cpol";
    .port_info 4 /INPUT 1 "cpha";
    .port_info 5 /INPUT 8 "tx_data";
    .port_info 6 /OUTPUT 8 "rx_data";
    .port_info 7 /INPUT 1 "tx_valid";
    .port_info 8 /OUTPUT 1 "tx_ready";
    .port_info 9 /OUTPUT 1 "spi_mosi";
    .port_info 10 /INPUT 1 "spi_miso";
    .port_info 11 /OUTPUT 1 "spi_sclk";
    .port_info 12 /OUTPUT 1 "spi_ss_n";
P_0000021bf53051c0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0000021bf53051f8 .param/l "DONE" 1 3 22, C4<11>;
P_0000021bf5305230 .param/l "IDLE" 1 3 19, C4<00>;
P_0000021bf5305268 .param/l "SETUP" 1 3 20, C4<01>;
P_0000021bf53052a0 .param/l "TRANSFER" 1 3 21, C4<10>;
v0000021bf530da20_0 .var "bit_counter", 4 0;
v0000021bf530dcf0_0 .net "clk", 0 0, v0000021bf538bb00_0;  1 drivers
v0000021bf52c6dc0_0 .var "clk_counter", 7 0;
v0000021bf5326cc0_0 .net "clk_div", 7 0, v0000021bf538bc40_0;  1 drivers
v0000021bf53127d0_0 .net "cpha", 0 0, v0000021bf538b420_0;  1 drivers
v0000021bf52cbe30_0 .net "cpol", 0 0, v0000021bf538b4c0_0;  1 drivers
v0000021bf530ded0_0 .var "next_state", 1 0;
v0000021bf530df70_0 .net "rst_n", 0 0, v0000021bf538be20_0;  1 drivers
v0000021bf530e010_0 .var "rx_data", 7 0;
v0000021bf530e0b0_0 .var "rx_shift_reg", 7 0;
v0000021bf538bce0_0 .var "sclk_enable", 0 0;
v0000021bf538b740_0 .net "spi_miso", 0 0, v0000021bf538b600_0;  1 drivers
v0000021bf538b380_0 .var "spi_mosi", 0 0;
v0000021bf538b2e0_0 .var "spi_sclk", 0 0;
v0000021bf538bd80_0 .var "spi_ss_n", 0 0;
v0000021bf538b100_0 .var "state", 1 0;
v0000021bf538c000_0 .net "tx_data", 7 0, v0000021bf538b920_0;  1 drivers
v0000021bf538b9c0_0 .var "tx_ready", 0 0;
v0000021bf538bf60_0 .var "tx_shift_reg", 7 0;
v0000021bf538b1a0_0 .net "tx_valid", 0 0, v0000021bf538bba0_0;  1 drivers
E_0000021bf530ae10/0 .event negedge, v0000021bf530df70_0;
E_0000021bf530ae10/1 .event posedge, v0000021bf530dcf0_0;
E_0000021bf530ae10 .event/or E_0000021bf530ae10/0, E_0000021bf530ae10/1;
E_0000021bf530af10 .event anyedge, v0000021bf538b100_0, v0000021bf538b1a0_0, v0000021bf530da20_0;
    .scope S_0000021bf52cbca0;
T_0 ;
    %wait E_0000021bf530ae10;
    %load/vec4 v0000021bf530df70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021bf52c6dc0_0, 0;
    %load/vec4 v0000021bf52cbe30_0;
    %assign/vec4 v0000021bf538b2e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021bf538bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000021bf5326cc0_0;
    %load/vec4 v0000021bf52c6dc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021bf52c6dc0_0, 0;
    %load/vec4 v0000021bf538b2e0_0;
    %inv;
    %assign/vec4 v0000021bf538b2e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000021bf52c6dc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000021bf52c6dc0_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021bf52c6dc0_0, 0;
    %load/vec4 v0000021bf52cbe30_0;
    %assign/vec4 v0000021bf538b2e0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021bf52cbca0;
T_1 ;
    %wait E_0000021bf530ae10;
    %load/vec4 v0000021bf530df70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021bf538b100_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021bf530ded0_0;
    %assign/vec4 v0000021bf538b100_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021bf52cbca0;
T_2 ;
    %wait E_0000021bf530af10;
    %load/vec4 v0000021bf538b100_0;
    %store/vec4 v0000021bf530ded0_0, 0, 2;
    %load/vec4 v0000021bf538b100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0000021bf538b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021bf530ded0_0, 0, 2;
T_2.5 ;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021bf530ded0_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0000021bf530da20_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.7, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000021bf530ded0_0, 0, 2;
T_2.7 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021bf530ded0_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021bf52cbca0;
T_3 ;
    %wait E_0000021bf530ae10;
    %load/vec4 v0000021bf530df70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bf538b9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bf538bd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bf538b380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021bf530da20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021bf538bf60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021bf530e0b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000021bf530e010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bf538bce0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021bf538b100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bf538b9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bf538bd80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000021bf530da20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bf538bce0_0, 0;
    %load/vec4 v0000021bf538b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0000021bf538c000_0;
    %assign/vec4 v0000021bf538bf60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bf538b9c0_0, 0;
T_3.7 ;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bf538bd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bf538bce0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0000021bf52c6dc0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_3.9, 4;
    %load/vec4 v0000021bf53127d0_0;
    %nor/r;
    %load/vec4 v0000021bf538b2e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v0000021bf538bf60_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000021bf538b380_0, 0;
    %load/vec4 v0000021bf538bf60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000021bf538bf60_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0000021bf53127d0_0;
    %nor/r;
    %load/vec4 v0000021bf538b2e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %load/vec4 v0000021bf530e0b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000021bf538b740_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021bf530e0b0_0, 0;
    %load/vec4 v0000021bf530da20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000021bf530da20_0, 0;
T_3.13 ;
T_3.12 ;
    %load/vec4 v0000021bf53127d0_0;
    %load/vec4 v0000021bf538b2e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0000021bf538bf60_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000021bf538b380_0, 0;
    %load/vec4 v0000021bf538bf60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000021bf538bf60_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0000021bf53127d0_0;
    %load/vec4 v0000021bf538b2e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %load/vec4 v0000021bf530e0b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000021bf538b740_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021bf530e0b0_0, 0;
    %load/vec4 v0000021bf530da20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000021bf530da20_0, 0;
T_3.17 ;
T_3.16 ;
T_3.9 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021bf538bce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021bf538bd80_0, 0;
    %load/vec4 v0000021bf530e0b0_0;
    %assign/vec4 v0000021bf530e010_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021bf530d890;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bf538b880_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0000021bf530d890;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bf538bb00_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0000021bf538bb00_0;
    %inv;
    %store/vec4 v0000021bf538bb00_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000021bf530d890;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bf538be20_0, 0, 1;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000021bf538bc40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bf538b4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bf538b420_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021bf538b920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bf538bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bf538b600_0, 0, 1;
    %vpi_call 2 54 "$dumpfile", "spi_master_tb.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021bf530d890 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021bf538be20_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 61 "$display", "========================================" {0 0 0};
    %vpi_call 2 62 "$display", "Test 1: Sending 0xA5" {0 0 0};
    %vpi_call 2 63 "$display", "========================================" {0 0 0};
    %wait E_0000021bf530be10;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0000021bf538b920_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021bf538bba0_0, 0, 1;
    %wait E_0000021bf530be10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bf538bba0_0, 0, 1;
T_6.0 ;
    %load/vec4 v0000021bf538ba60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0000021bf530c3d0;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000000, 0;
    %vpi_call 2 73 "$display", "========================================" {0 0 0};
    %vpi_call 2 74 "$display", "Test 2: Sending 0x5A" {0 0 0};
    %vpi_call 2 75 "$display", "========================================" {0 0 0};
    %wait E_0000021bf530be10;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v0000021bf538b920_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021bf538bba0_0, 0, 1;
    %wait E_0000021bf530be10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021bf538bba0_0, 0, 1;
T_6.2 ;
    %load/vec4 v0000021bf538ba60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_0000021bf530c3d0;
    %jmp T_6.2;
T_6.3 ;
    %delay 1000000, 0;
    %vpi_call 2 85 "$display", "========================================" {0 0 0};
    %vpi_call 2 86 "$display", "Simulation Complete!" {0 0 0};
    %vpi_call 2 87 "$display", "========================================" {0 0 0};
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000021bf530d890;
T_7 ;
    %wait E_0000021bf530bcd0;
    %load/vec4 v0000021bf538b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021bf538b880_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021bf538b560_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021bf538b880_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0000021bf538b560_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000021bf538b240_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021bf538b560_0, 0, 8;
    %load/vec4 v0000021bf538b240_0;
    %inv;
    %store/vec4 v0000021bf538b600_0, 0, 1;
    %load/vec4 v0000021bf538b880_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021bf538b880_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "spi_master_tb.v";
    "spi_master.v";
