// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _atan2_cordic_float_s_HH_
#define _atan2_cordic_float_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "atan2_generic_float_s.h"
#include "SIFT2_Core_fsub_35jm.h"
#include "SIFT2_Core_fcmp_3ibs.h"

namespace ap_rtl {

struct atan2_cordic_float_s : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > y_in;
    sc_in< sc_lv<32> > x_in;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    atan2_cordic_float_s(sc_module_name name);
    SC_HAS_PROCESS(atan2_cordic_float_s);

    ~atan2_cordic_float_s();

    sc_trace_file* mVcdFile;

    atan2_generic_float_s* grp_atan2_generic_float_s_fu_169;
    SIFT2_Core_fsub_35jm<1,4,32,32,32>* SIFT2_Core_fsub_35jm_U912;
    SIFT2_Core_fcmp_3ibs<1,1,32,32,1>* SIFT2_Core_fcmp_3ibs_U913;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state16_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter9;
    sc_signal< bool > ap_block_state22_pp0_stage1_iter10;
    sc_signal< bool > ap_block_state24_pp0_stage1_iter11;
    sc_signal< bool > ap_block_state26_pp0_stage1_iter12;
    sc_signal< bool > ap_block_state28_pp0_stage1_iter13;
    sc_signal< bool > ap_block_state30_pp0_stage1_iter14;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > c_reg_80;
    sc_signal< sc_lv<32> > c_reg_80_pp0_iter13_reg;
    sc_signal< sc_lv<32> > grp_atan2_generic_float_s_fu_169_ap_return;
    sc_signal< sc_lv<32> > reg_186;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter15;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_cond_reg_550;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_cond17_reg_558;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_546;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_703_reg_554;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_i8_reg_582;
    sc_signal< sc_lv<1> > tmp_i8_reg_582_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_468_reg_586;
    sc_signal< sc_lv<1> > tmp_468_reg_586_pp0_iter9_reg;
    sc_signal< sc_lv<32> > reg_186_pp0_iter11_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter4_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter5_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter7_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter8_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter9_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter10_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter11_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter12_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter13_reg;
    sc_signal< sc_lv<1> > p_Result_241_reg_521_pp0_iter14_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter4_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter5_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter7_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter8_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter9_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter10_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter11_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter12_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter13_reg;
    sc_signal< sc_lv<1> > p_Result_s_reg_526_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_demorgan_fu_256_p2;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_demorgan_reg_538_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_fu_274_p2;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_1793_demorgan_reg_542_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_s_fu_280_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_546_pp0_iter14_reg;
    sc_signal< sc_lv<1> > or_cond_fu_292_p2;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter10_reg;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter11_reg;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter12_reg;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter13_reg;
    sc_signal< sc_lv<1> > or_cond_reg_550_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_703_fu_298_p2;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_703_reg_554_pp0_iter14_reg;
    sc_signal< sc_lv<1> > or_cond17_fu_310_p2;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter10_reg;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter11_reg;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter12_reg;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter13_reg;
    sc_signal< sc_lv<1> > or_cond17_reg_558_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_fu_316_p2;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_1817_demorgan_reg_562_pp0_iter14_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_fu_322_p2;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter12_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter13_reg;
    sc_signal< sc_lv<1> > tmp_1819_demorgan_reg_566_pp0_iter14_reg;
    sc_signal< sc_lv<32> > a_fu_340_p1;
    sc_signal< sc_lv<32> > b_fu_359_p1;
    sc_signal< sc_lv<1> > tmp_i8_fu_366_p2;
    sc_signal< sc_lv<1> > tmp_i8_reg_582_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_i8_reg_582_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_i8_reg_582_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_i8_reg_582_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_i8_reg_582_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_i8_reg_582_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_i8_reg_582_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_i8_reg_582_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_i8_reg_582_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_i8_reg_582_pp0_iter11_reg;
    sc_signal< sc_lv<1> > tmp_468_fu_402_p2;
    sc_signal< sc_lv<1> > tmp_468_reg_586_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_468_reg_586_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_468_reg_586_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_468_reg_586_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_468_reg_586_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_468_reg_586_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_468_reg_586_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_468_reg_586_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_468_reg_586_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_468_reg_586_pp0_iter11_reg;
    sc_signal< sc_lv<32> > grp_fu_175_p2;
    sc_signal< sc_lv<32> > m_fu_411_p4;
    sc_signal< sc_lv<32> > m_reg_595;
    sc_signal< sc_lv<32> > m_reg_595_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_707_fu_430_p1;
    sc_signal< sc_lv<32> > tmp_706_fu_444_p1;
    sc_signal< sc_lv<32> > p_s_fu_448_p3;
    sc_signal< sc_lv<32> > ret_i_i_i6_fu_462_p1;
    sc_signal< sc_lv<32> > ret_i_i_i5_fu_473_p1;
    sc_signal< sc_lv<32> > ret_i_i_i4_fu_484_p1;
    sc_signal< sc_lv<32> > ret_i_i_i3_fu_495_p1;
    sc_signal< sc_lv<32> > ret_i_i_i2_fu_506_p1;
    sc_signal< sc_lv<32> > ret_i_i_i1_fu_517_p1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<32> > grp_atan2_generic_float_s_fu_169_y_in;
    sc_signal< sc_lv<32> > grp_atan2_generic_float_s_fu_169_x_in;
    sc_signal< sc_logic > grp_atan2_generic_float_s_fu_169_ap_ce;
    sc_signal< bool > ap_predicate_op80_call_state1;
    sc_signal< bool > ap_predicate_op81_call_state1;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_c_reg_80;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_c_reg_80;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter15_p_1_reg_94;
    sc_signal< sc_lv<32> > ap_phi_mux_UnifiedRetVal_phi_fu_162_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_159;
    sc_signal< sc_lv<32> > grp_fu_175_p0;
    sc_signal< sc_lv<32> > grp_fu_175_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > tmp_467_fu_182_p0;
    sc_signal< sc_lv<32> > tmp_467_fu_182_p1;
    sc_signal< sc_lv<32> > p_Val2_s_fu_192_p1;
    sc_signal< sc_lv<32> > p_Val2_217_fu_218_p1;
    sc_signal< sc_lv<8> > loc_V_28_fu_230_p4;
    sc_signal< sc_lv<23> > loc_V_29_fu_240_p1;
    sc_signal< sc_lv<1> > tmp_i_fu_244_p2;
    sc_signal< sc_lv<1> > tmp_i_220_fu_250_p2;
    sc_signal< sc_lv<8> > loc_V_fu_204_p4;
    sc_signal< sc_lv<23> > loc_V_27_fu_214_p1;
    sc_signal< sc_lv<1> > tmp_i7_fu_262_p2;
    sc_signal< sc_lv<1> > tmp_i6_fu_268_p2;
    sc_signal< sc_lv<1> > tmp_702_fu_286_p2;
    sc_signal< sc_lv<1> > tmp_704_fu_304_p2;
    sc_signal< sc_lv<31> > tmp_fu_328_p1;
    sc_signal< sc_lv<32> > p_Result_248_fu_332_p3;
    sc_signal< sc_lv<31> > tmp_1496_fu_347_p1;
    sc_signal< sc_lv<32> > p_Result_249_fu_351_p3;
    sc_signal< sc_lv<1> > notlhs_fu_372_p2;
    sc_signal< sc_lv<1> > notlhs1_fu_384_p2;
    sc_signal< sc_lv<1> > tmp_464_fu_378_p2;
    sc_signal< sc_lv<1> > tmp_465_fu_390_p2;
    sc_signal< sc_lv<1> > tmp_466_fu_396_p2;
    sc_signal< sc_lv<1> > tmp_467_fu_182_p2;
    sc_signal< sc_lv<32> > tmp_705_fu_408_p1;
    sc_signal< sc_lv<32> > tmp_1848_to_int_fu_420_p1;
    sc_signal< sc_lv<32> > tmp_1848_neg_fu_424_p2;
    sc_signal< sc_lv<32> > tmp_1847_to_int_fu_434_p1;
    sc_signal< sc_lv<32> > tmp_1847_neg_fu_438_p2;
    sc_signal< sc_lv<32> > p_Result_247_fu_455_p3;
    sc_signal< sc_lv<32> > p_Result_246_fu_466_p3;
    sc_signal< sc_lv<32> > p_Result_245_fu_477_p3;
    sc_signal< sc_lv<32> > p_Result_244_fu_488_p3;
    sc_signal< sc_lv<32> > p_Result_243_fu_499_p3;
    sc_signal< sc_lv<32> > p_Result_242_fu_510_p3;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to14;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0_1to15;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_983;
    sc_signal< bool > ap_condition_988;
    sc_signal< bool > ap_condition_990;
    sc_signal< bool > ap_condition_906;
    sc_signal< bool > ap_condition_491;
    sc_signal< bool > ap_condition_460;
    sc_signal< bool > ap_condition_946;
    sc_signal< bool > ap_condition_954;
    sc_signal< bool > ap_condition_957;
    sc_signal< bool > ap_condition_961;
    sc_signal< bool > ap_condition_964;
    sc_signal< bool > ap_condition_967;
    sc_signal< bool > ap_condition_481;
    sc_signal< bool > ap_condition_970;
    sc_signal< bool > ap_condition_486;
    sc_signal< bool > ap_condition_523;
    sc_signal< bool > ap_condition_519;
    sc_signal< bool > ap_condition_513;
    sc_signal< bool > ap_condition_508;
    sc_signal< bool > ap_condition_503;
    sc_signal< bool > ap_condition_496;
    sc_signal< bool > ap_condition_1017;
    sc_signal< bool > ap_condition_26;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const sc_lv<2> ap_ST_fsm_pp0_stage1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_3F490FDB;
    static const sc_lv<32> ap_const_lv32_C016CBE4;
    static const sc_lv<32> ap_const_lv32_4016CBE4;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_BF490FDB;
    static const sc_lv<32> ap_const_lv32_C0490FDB;
    static const sc_lv<32> ap_const_lv32_40490FDB;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_7FFFFFFF;
    static const sc_lv<32> ap_const_lv32_3FC90FDB;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_BFC90FDB;
    static const sc_lv<31> ap_const_lv31_3FC90FDB;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<31> ap_const_lv31_40490FDB;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_a_fu_340_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state10_pp0_stage1_iter4();
    void thread_ap_block_state11_pp0_stage0_iter5();
    void thread_ap_block_state12_pp0_stage1_iter5();
    void thread_ap_block_state13_pp0_stage0_iter6();
    void thread_ap_block_state14_pp0_stage1_iter6();
    void thread_ap_block_state15_pp0_stage0_iter7();
    void thread_ap_block_state16_pp0_stage1_iter7();
    void thread_ap_block_state17_pp0_stage0_iter8();
    void thread_ap_block_state18_pp0_stage1_iter8();
    void thread_ap_block_state19_pp0_stage0_iter9();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage1_iter9();
    void thread_ap_block_state21_pp0_stage0_iter10();
    void thread_ap_block_state22_pp0_stage1_iter10();
    void thread_ap_block_state23_pp0_stage0_iter11();
    void thread_ap_block_state24_pp0_stage1_iter11();
    void thread_ap_block_state25_pp0_stage0_iter12();
    void thread_ap_block_state26_pp0_stage1_iter12();
    void thread_ap_block_state27_pp0_stage0_iter13();
    void thread_ap_block_state28_pp0_stage1_iter13();
    void thread_ap_block_state29_pp0_stage0_iter14();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state30_pp0_stage1_iter14();
    void thread_ap_block_state31_pp0_stage0_iter15();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage1_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage1_iter2();
    void thread_ap_block_state7_pp0_stage0_iter3();
    void thread_ap_block_state8_pp0_stage1_iter3();
    void thread_ap_block_state9_pp0_stage0_iter4();
    void thread_ap_condition_1017();
    void thread_ap_condition_26();
    void thread_ap_condition_460();
    void thread_ap_condition_481();
    void thread_ap_condition_486();
    void thread_ap_condition_491();
    void thread_ap_condition_496();
    void thread_ap_condition_503();
    void thread_ap_condition_508();
    void thread_ap_condition_513();
    void thread_ap_condition_519();
    void thread_ap_condition_523();
    void thread_ap_condition_906();
    void thread_ap_condition_946();
    void thread_ap_condition_954();
    void thread_ap_condition_957();
    void thread_ap_condition_961();
    void thread_ap_condition_964();
    void thread_ap_condition_967();
    void thread_ap_condition_970();
    void thread_ap_condition_983();
    void thread_ap_condition_988();
    void thread_ap_condition_990();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to14();
    void thread_ap_idle_pp0_1to15();
    void thread_ap_phi_mux_UnifiedRetVal_phi_fu_162_p4();
    void thread_ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_159();
    void thread_ap_phi_reg_pp0_iter0_p_1_reg_94();
    void thread_ap_phi_reg_pp0_iter11_c_reg_80();
    void thread_ap_predicate_op80_call_state1();
    void thread_ap_predicate_op81_call_state1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_b_fu_359_p1();
    void thread_grp_atan2_generic_float_s_fu_169_ap_ce();
    void thread_grp_atan2_generic_float_s_fu_169_x_in();
    void thread_grp_atan2_generic_float_s_fu_169_y_in();
    void thread_grp_fu_175_p0();
    void thread_grp_fu_175_p1();
    void thread_loc_V_27_fu_214_p1();
    void thread_loc_V_28_fu_230_p4();
    void thread_loc_V_29_fu_240_p1();
    void thread_loc_V_fu_204_p4();
    void thread_m_fu_411_p4();
    void thread_notlhs1_fu_384_p2();
    void thread_notlhs_fu_372_p2();
    void thread_or_cond17_fu_310_p2();
    void thread_or_cond_fu_292_p2();
    void thread_p_Result_242_fu_510_p3();
    void thread_p_Result_243_fu_499_p3();
    void thread_p_Result_244_fu_488_p3();
    void thread_p_Result_245_fu_477_p3();
    void thread_p_Result_246_fu_466_p3();
    void thread_p_Result_247_fu_455_p3();
    void thread_p_Result_248_fu_332_p3();
    void thread_p_Result_249_fu_351_p3();
    void thread_p_Val2_217_fu_218_p1();
    void thread_p_Val2_s_fu_192_p1();
    void thread_p_s_fu_448_p3();
    void thread_ret_i_i_i1_fu_517_p1();
    void thread_ret_i_i_i2_fu_506_p1();
    void thread_ret_i_i_i3_fu_495_p1();
    void thread_ret_i_i_i4_fu_484_p1();
    void thread_ret_i_i_i5_fu_473_p1();
    void thread_ret_i_i_i6_fu_462_p1();
    void thread_tmp_1496_fu_347_p1();
    void thread_tmp_1793_demorgan_fu_274_p2();
    void thread_tmp_1817_demorgan_fu_316_p2();
    void thread_tmp_1819_demorgan_fu_322_p2();
    void thread_tmp_1847_neg_fu_438_p2();
    void thread_tmp_1847_to_int_fu_434_p1();
    void thread_tmp_1848_neg_fu_424_p2();
    void thread_tmp_1848_to_int_fu_420_p1();
    void thread_tmp_464_fu_378_p2();
    void thread_tmp_465_fu_390_p2();
    void thread_tmp_466_fu_396_p2();
    void thread_tmp_467_fu_182_p0();
    void thread_tmp_467_fu_182_p1();
    void thread_tmp_468_fu_402_p2();
    void thread_tmp_702_fu_286_p2();
    void thread_tmp_703_fu_298_p2();
    void thread_tmp_704_fu_304_p2();
    void thread_tmp_705_fu_408_p1();
    void thread_tmp_706_fu_444_p1();
    void thread_tmp_707_fu_430_p1();
    void thread_tmp_demorgan_fu_256_p2();
    void thread_tmp_fu_328_p1();
    void thread_tmp_i6_fu_268_p2();
    void thread_tmp_i7_fu_262_p2();
    void thread_tmp_i8_fu_366_p2();
    void thread_tmp_i_220_fu_250_p2();
    void thread_tmp_i_fu_244_p2();
    void thread_tmp_s_fu_280_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
