SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan3e
SET_PREFERENCE device xc3s500e
SET_PREFERENCE speedgrade -5
SET_PREFERENCE package fg320
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory /home/student/VGA_DRIVER/ipcore_dir/
SET_PREFERENCE workingdirectory /home/student/VGA_DRIVER/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory /home/student/VGA_DRIVER/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory /home/student/VGA_DRIVER/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name COUNTER
SET_PARAMETER Implementation Fabric
SET_PARAMETER Output_Width 11
SET_PARAMETER Increment_Value 1
SET_PARAMETER Restrict_Count true
SET_PARAMETER Final_Count_Value 40F
SET_PARAMETER Count_Mode UP
SET_PARAMETER Sync_Threshold_Output false
SET_PARAMETER Threshold_Value 1
SET_PARAMETER CE false
SET_PARAMETER SCLR false
SET_PARAMETER SSET false
SET_PARAMETER SINIT false
SET_PARAMETER SINIT_Value 0
SET_PARAMETER SyncCtrlPriority Reset_Overrides_Set
SET_PARAMETER Sync_CE_Priority Sync_Overrides_CE
SET_PARAMETER AINIT_Value 0
SET_PARAMETER Load false
SET_PARAMETER Latency_Configuration Automatic
SET_PARAMETER Latency 2
SET_PARAMETER Fb_Latency_Configuration Automatic
SET_PARAMETER Fb_Latency 2
SET_PARAMETER Load_Sense Active_High
SET_CORE_NAME Binary Counter
SET_CORE_VERSION 11.0
SET_CORE_VLNV xilinx.com:ip:c_counter_binary:11.0
SET_CORE_CLASS com.xilinx.ip.c_counter_binary_v11_0.c_counter_binary_v11_0
SET_CORE_PATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0
SET_CORE_GUIPATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0/gui/c_counter_binary_v11_0.tcl
SET_CORE_DATASHEET /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0/doc/ds215_counter.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0/doc/c_counter_binary_v11_0_readme.txt><c_counter_binary_v11_0_readme.txt>
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0/doc/c_counter_binary_v11_0_vinfo.html><c_counter_binary_v11_0_vinfo.html>
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0/doc/ds215_counter.pdf><ds215_counter.pdf>
