// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module generic_tanh_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t_in,
        ap_return
);

parameter    ap_ST_fsm_state1 = 90'd1;
parameter    ap_ST_fsm_state2 = 90'd2;
parameter    ap_ST_fsm_state3 = 90'd4;
parameter    ap_ST_fsm_state4 = 90'd8;
parameter    ap_ST_fsm_state5 = 90'd16;
parameter    ap_ST_fsm_state6 = 90'd32;
parameter    ap_ST_fsm_state7 = 90'd64;
parameter    ap_ST_fsm_state8 = 90'd128;
parameter    ap_ST_fsm_state9 = 90'd256;
parameter    ap_ST_fsm_state10 = 90'd512;
parameter    ap_ST_fsm_state11 = 90'd1024;
parameter    ap_ST_fsm_state12 = 90'd2048;
parameter    ap_ST_fsm_state13 = 90'd4096;
parameter    ap_ST_fsm_state14 = 90'd8192;
parameter    ap_ST_fsm_state15 = 90'd16384;
parameter    ap_ST_fsm_state16 = 90'd32768;
parameter    ap_ST_fsm_state17 = 90'd65536;
parameter    ap_ST_fsm_state18 = 90'd131072;
parameter    ap_ST_fsm_state19 = 90'd262144;
parameter    ap_ST_fsm_state20 = 90'd524288;
parameter    ap_ST_fsm_state21 = 90'd1048576;
parameter    ap_ST_fsm_state22 = 90'd2097152;
parameter    ap_ST_fsm_state23 = 90'd4194304;
parameter    ap_ST_fsm_state24 = 90'd8388608;
parameter    ap_ST_fsm_state25 = 90'd16777216;
parameter    ap_ST_fsm_state26 = 90'd33554432;
parameter    ap_ST_fsm_state27 = 90'd67108864;
parameter    ap_ST_fsm_state28 = 90'd134217728;
parameter    ap_ST_fsm_state29 = 90'd268435456;
parameter    ap_ST_fsm_state30 = 90'd536870912;
parameter    ap_ST_fsm_state31 = 90'd1073741824;
parameter    ap_ST_fsm_state32 = 90'd2147483648;
parameter    ap_ST_fsm_state33 = 90'd4294967296;
parameter    ap_ST_fsm_state34 = 90'd8589934592;
parameter    ap_ST_fsm_state35 = 90'd17179869184;
parameter    ap_ST_fsm_state36 = 90'd34359738368;
parameter    ap_ST_fsm_state37 = 90'd68719476736;
parameter    ap_ST_fsm_state38 = 90'd137438953472;
parameter    ap_ST_fsm_state39 = 90'd274877906944;
parameter    ap_ST_fsm_state40 = 90'd549755813888;
parameter    ap_ST_fsm_state41 = 90'd1099511627776;
parameter    ap_ST_fsm_state42 = 90'd2199023255552;
parameter    ap_ST_fsm_state43 = 90'd4398046511104;
parameter    ap_ST_fsm_state44 = 90'd8796093022208;
parameter    ap_ST_fsm_state45 = 90'd17592186044416;
parameter    ap_ST_fsm_state46 = 90'd35184372088832;
parameter    ap_ST_fsm_state47 = 90'd70368744177664;
parameter    ap_ST_fsm_state48 = 90'd140737488355328;
parameter    ap_ST_fsm_state49 = 90'd281474976710656;
parameter    ap_ST_fsm_state50 = 90'd562949953421312;
parameter    ap_ST_fsm_state51 = 90'd1125899906842624;
parameter    ap_ST_fsm_state52 = 90'd2251799813685248;
parameter    ap_ST_fsm_state53 = 90'd4503599627370496;
parameter    ap_ST_fsm_state54 = 90'd9007199254740992;
parameter    ap_ST_fsm_state55 = 90'd18014398509481984;
parameter    ap_ST_fsm_state56 = 90'd36028797018963968;
parameter    ap_ST_fsm_state57 = 90'd72057594037927936;
parameter    ap_ST_fsm_state58 = 90'd144115188075855872;
parameter    ap_ST_fsm_state59 = 90'd288230376151711744;
parameter    ap_ST_fsm_state60 = 90'd576460752303423488;
parameter    ap_ST_fsm_state61 = 90'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 90'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 90'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 90'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 90'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 90'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 90'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 90'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 90'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 90'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 90'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 90'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 90'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 90'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 90'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 90'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 90'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 90'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 90'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 90'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 90'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 90'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 90'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 90'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 90'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 90'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 90'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 90'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 90'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 90'd618970019642690137449562112;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] t_in;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return;

(* fsm_encoding = "none" *) reg   [89:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] grp_fu_100_p2;
reg   [31:0] reg_139;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state61;
wire   [31:0] grp_fu_112_p2;
reg   [31:0] reg_145;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state82;
reg   [31:0] reg_151;
wire    ap_CS_fsm_state66;
wire    ap_CS_fsm_state86;
reg   [0:0] p_Result_s_reg_317;
wire   [7:0] tmp_V_fu_169_p4;
reg   [7:0] tmp_V_reg_322;
wire   [31:0] p_Result_49_fu_188_p3;
reg   [31:0] p_Result_49_reg_327;
wire   [31:0] abst_in_fu_196_p1;
reg   [31:0] abst_in_reg_332;
wire   [0:0] icmp_ln833_fu_202_p2;
reg   [0:0] icmp_ln833_reg_340;
wire   [0:0] icmp_ln849_fu_208_p2;
reg   [0:0] icmp_ln849_reg_344;
wire   [0:0] and_ln75_fu_220_p2;
reg   [0:0] and_ln75_reg_348;
wire   [31:0] select_ln67_fu_226_p3;
wire   [0:0] grp_fu_124_p2;
reg   [0:0] tmp_5_reg_357;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln849_1_fu_234_p2;
reg   [0:0] icmp_ln849_1_reg_361;
wire   [31:0] bitcast_ln84_fu_244_p1;
wire    ap_CS_fsm_state3;
wire   [31:0] x_2_fu_249_p3;
reg   [31:0] x_2_reg_371;
wire    ap_CS_fsm_state7;
wire   [63:0] grp_exp_generic_double_s_fu_89_ap_return;
reg   [63:0] tmp_i_reg_384;
wire    ap_CS_fsm_state28;
wire   [63:0] grp_fu_129_p2;
reg   [63:0] tmp_i_61_reg_389;
wire    ap_CS_fsm_state33;
wire   [31:0] grp_fu_117_p1;
wire    ap_CS_fsm_state35;
wire   [31:0] bitcast_ln95_1_fu_312_p1;
wire    ap_CS_fsm_state67;
wire   [31:0] grp_fu_108_p2;
wire    ap_CS_fsm_state90;
wire    grp_exp_generic_double_s_fu_89_ap_start;
wire    grp_exp_generic_double_s_fu_89_ap_done;
wire    grp_exp_generic_double_s_fu_89_ap_idle;
wire    grp_exp_generic_double_s_fu_89_ap_ready;
reg   [31:0] expx_reg_58;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln833_5_fu_269_p2;
wire   [0:0] icmp_ln841_fu_275_p2;
reg   [31:0] ap_phi_mux_resultf_4_phi_fu_76_p10;
reg   [31:0] resultf_4_reg_72;
wire    ap_CS_fsm_state62;
reg    grp_exp_generic_double_s_fu_89_ap_start_reg;
reg   [89:0] ap_NS_fsm;
wire    ap_NS_fsm_state9;
wire   [63:0] grp_fu_120_p1;
wire    ap_CS_fsm_state9;
reg   [31:0] grp_fu_100_p0;
reg   [31:0] grp_fu_100_p1;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state87;
reg   [31:0] grp_fu_112_p0;
reg   [31:0] grp_fu_112_p1;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state34;
wire   [31:0] grp_fu_124_p0;
wire    ap_CS_fsm_state29;
wire   [22:0] tmp_V_5_fu_179_p1;
wire   [31:0] p_Val2_s_fu_157_p1;
wire   [30:0] trunc_ln368_fu_184_p1;
wire   [0:0] icmp_ln833_3_fu_214_p2;
wire   [0:0] grp_fu_134_p2;
wire   [31:0] xor_ln84_fu_239_p2;
wire   [31:0] p_Val2_96_fu_256_p1;
wire   [7:0] tmp_V_6_fu_259_p4;
wire   [31:0] bitcast_ln112_fu_281_p1;
wire   [31:0] xor_ln112_fu_285_p2;
wire   [31:0] bitcast_ln112_1_fu_291_p1;
wire   [31:0] bitcast_ln95_fu_302_p1;
wire   [31:0] xor_ln95_fu_306_p2;
reg   [1:0] grp_fu_100_opcode;
wire   [31:0] select_ln775_fu_295_p3;
reg   [31:0] ap_return_preg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 90'd1;
#0 grp_exp_generic_double_s_fu_89_ap_start_reg = 1'b0;
#0 ap_return_preg = 32'd0;
end

exp_generic_double_s grp_exp_generic_double_s_fu_89(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_generic_double_s_fu_89_ap_start),
    .ap_done(grp_exp_generic_double_s_fu_89_ap_done),
    .ap_idle(grp_exp_generic_double_s_fu_89_ap_idle),
    .ap_ready(grp_exp_generic_double_s_fu_89_ap_ready),
    .x(grp_fu_120_p1),
    .ap_return(grp_exp_generic_double_s_fu_89_ap_return)
);

Bert_layer_faddfsDeQ #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Bert_layer_faddfsDeQ_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_100_p0),
    .din1(grp_fu_100_p1),
    .opcode(grp_fu_100_opcode),
    .ce(1'b1),
    .dout(grp_fu_100_p2)
);

Bert_layer_fmul_3hbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Bert_layer_fmul_3hbi_U150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(abst_in_reg_332),
    .din1(reg_151),
    .ce(1'b1),
    .dout(grp_fu_108_p2)
);

Bert_layer_fdiv_3ibs #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
Bert_layer_fdiv_3ibs_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_112_p0),
    .din1(grp_fu_112_p1),
    .ce(1'b1),
    .dout(grp_fu_112_p2)
);

Bert_layer_fptrunEe0 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
Bert_layer_fptrunEe0_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_61_reg_389),
    .ce(1'b1),
    .dout(grp_fu_117_p1)
);

Bert_layer_fpext_Ffa #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
Bert_layer_fpext_Ffa_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_2_reg_371),
    .ce(1'b1),
    .dout(grp_fu_120_p1)
);

Bert_layer_fcmp_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
Bert_layer_fcmp_3kbM_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_124_p0),
    .din1(32'd1102053376),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_124_p2)
);

Bert_layer_dadd_6Hfu #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
Bert_layer_dadd_6Hfu_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_reg_384),
    .din1(64'd13830554455654793216),
    .ce(1'b1),
    .dout(grp_fu_129_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state62)) begin
            ap_return_preg <= select_ln775_fu_295_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_generic_double_s_fu_89_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state9) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_exp_generic_double_s_fu_89_ap_start_reg <= 1'b1;
        end else if ((grp_exp_generic_double_s_fu_89_ap_ready == 1'b1)) begin
            grp_exp_generic_double_s_fu_89_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln841_fu_275_p2 == 1'd1) & (icmp_ln833_5_fu_269_p2 == 1'd0))) begin
        expx_reg_58 <= x_2_reg_371;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln833_5_fu_269_p2 == 1'd1))) begin
        expx_reg_58 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        expx_reg_58 <= grp_fu_117_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln833_fu_202_p2 == 1'd1))) begin
        resultf_4_reg_72 <= select_ln67_fu_226_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_fu_124_p2 == 1'd0))) begin
        resultf_4_reg_72 <= 32'd1065353216;
    end else if (((1'b1 == ap_CS_fsm_state62) & (tmp_5_reg_357 == 1'd1) & (icmp_ln849_1_reg_361 == 1'd0) & (1'd0 == and_ln75_reg_348) & (icmp_ln849_reg_344 == 1'd0) & (icmp_ln833_reg_340 == 1'd0))) begin
        resultf_4_reg_72 <= reg_139;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        resultf_4_reg_72 <= grp_fu_112_p2;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        resultf_4_reg_72 <= grp_fu_108_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        abst_in_reg_332[30 : 0] <= abst_in_fu_196_p1[30 : 0];
        icmp_ln833_reg_340 <= icmp_ln833_fu_202_p2;
        p_Result_49_reg_327[30 : 0] <= p_Result_49_fu_188_p3[30 : 0];
        p_Result_s_reg_317 <= p_Val2_s_fu_157_p1[32'd31];
        tmp_V_reg_322 <= {{p_Val2_s_fu_157_p1[30:23]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln849_fu_208_p2 == 1'd0) & (icmp_ln833_fu_202_p2 == 1'd0))) begin
        and_ln75_reg_348 <= and_ln75_fu_220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_fu_124_p2 == 1'd1))) begin
        icmp_ln849_1_reg_361 <= icmp_ln849_1_fu_234_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln833_fu_202_p2 == 1'd0))) begin
        icmp_ln849_reg_344 <= icmp_ln849_fu_208_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state40))) begin
        reg_139 <= grp_fu_100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state56))) begin
        reg_145 <= grp_fu_112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) | (1'b1 == ap_CS_fsm_state66))) begin
        reg_151 <= grp_fu_100_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_5_reg_357 <= grp_fu_124_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        tmp_i_61_reg_389 <= grp_fu_129_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_i_reg_384 <= grp_exp_generic_double_s_fu_89_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x_2_reg_371 <= x_2_fu_249_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) & (tmp_5_reg_357 == 1'd1) & (icmp_ln849_1_reg_361 == 1'd0) & (1'd0 == and_ln75_reg_348) & (icmp_ln849_reg_344 == 1'd0) & (icmp_ln833_reg_340 == 1'd0))) begin
        ap_phi_mux_resultf_4_phi_fu_76_p10 = reg_139;
    end else begin
        ap_phi_mux_resultf_4_phi_fu_76_p10 = resultf_4_reg_72;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        ap_return = select_ln775_fu_295_p3;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln849_1_reg_361 == 1'd1)))) begin
        grp_fu_100_opcode = 2'd1;
    end else if ((((1'b1 == ap_CS_fsm_state36) & (icmp_ln849_1_reg_361 == 1'd0)) | ((1'b1 == ap_CS_fsm_state36) & (icmp_ln849_1_reg_361 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln849_1_reg_361 == 1'd0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((icmp_ln849_fu_208_p2 == 1'd1) & (icmp_ln833_fu_202_p2 == 1'd0)) | ((1'd1 == and_ln75_fu_220_p2) & (icmp_ln833_fu_202_p2 == 1'd0)))))) begin
        grp_fu_100_opcode = 2'd0;
    end else begin
        grp_fu_100_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_100_p0 = 32'd1065353216;
    end else if ((((1'b1 == ap_CS_fsm_state36) & (icmp_ln849_1_reg_361 == 1'd0)) | ((1'b1 == ap_CS_fsm_state36) & (icmp_ln849_1_reg_361 == 1'd1)))) begin
        grp_fu_100_p0 = expx_reg_58;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln849_1_reg_361 == 1'd0))) begin
        grp_fu_100_p0 = abst_in_reg_332;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln849_1_reg_361 == 1'd1))) begin
        grp_fu_100_p0 = bitcast_ln84_fu_244_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_100_p0 = abst_in_fu_196_p1;
    end else begin
        grp_fu_100_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_100_p1 = reg_145;
    end else if ((((1'b1 == ap_CS_fsm_state36) & (icmp_ln849_1_reg_361 == 1'd0)) | ((1'b1 == ap_CS_fsm_state36) & (icmp_ln849_1_reg_361 == 1'd1)))) begin
        grp_fu_100_p1 = 32'd1073741824;
    end else if ((((1'b1 == ap_CS_fsm_state3) & (icmp_ln849_1_reg_361 == 1'd0)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln849_1_reg_361 == 1'd1)))) begin
        grp_fu_100_p1 = abst_in_reg_332;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_100_p1 = 32'd1065353216;
    end else begin
        grp_fu_100_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_112_p0 = bitcast_ln95_1_fu_312_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_112_p0 = 32'd1073741824;
    end else begin
        grp_fu_112_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        grp_fu_112_p1 = reg_151;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_112_p1 = reg_139;
    end else begin
        grp_fu_112_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln833_fu_202_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (1'd0 == and_ln75_fu_220_p2) & (icmp_ln849_fu_208_p2 == 1'd0) & (icmp_ln833_fu_202_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((icmp_ln849_fu_208_p2 == 1'd1) & (icmp_ln833_fu_202_p2 == 1'd0)) | ((1'd1 == and_ln75_fu_220_p2) & (icmp_ln833_fu_202_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_fu_124_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln841_fu_275_p2 == 1'd0) & (icmp_ln833_5_fu_269_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == ap_CS_fsm_state36) & (icmp_ln849_1_reg_361 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abst_in_fu_196_p1 = p_Result_49_fu_188_p3;

assign and_ln75_fu_220_p2 = (icmp_ln833_3_fu_214_p2 & grp_fu_134_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_NS_fsm_state9 = ap_NS_fsm[32'd8];

assign bitcast_ln112_1_fu_291_p1 = xor_ln112_fu_285_p2;

assign bitcast_ln112_fu_281_p1 = ap_phi_mux_resultf_4_phi_fu_76_p10;

assign bitcast_ln84_fu_244_p1 = xor_ln84_fu_239_p2;

assign bitcast_ln95_1_fu_312_p1 = xor_ln95_fu_306_p2;

assign bitcast_ln95_fu_302_p1 = expx_reg_58;

assign grp_exp_generic_double_s_fu_89_ap_start = grp_exp_generic_double_s_fu_89_ap_start_reg;

assign grp_fu_124_p0 = p_Result_49_fu_188_p3;

assign grp_fu_134_p2 = ((tmp_V_5_fu_179_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_3_fu_214_p2 = ((tmp_V_fu_169_p4 == 8'd72) ? 1'b1 : 1'b0);

assign icmp_ln833_5_fu_269_p2 = ((tmp_V_6_fu_259_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln833_fu_202_p2 = ((tmp_V_fu_169_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln841_fu_275_p2 = ((tmp_V_6_fu_259_p4 < 8'd96) ? 1'b1 : 1'b0);

assign icmp_ln849_1_fu_234_p2 = ((tmp_V_reg_322 < 8'd127) ? 1'b1 : 1'b0);

assign icmp_ln849_fu_208_p2 = ((tmp_V_fu_169_p4 < 8'd72) ? 1'b1 : 1'b0);

assign p_Result_49_fu_188_p3 = {{1'd0}, {trunc_ln368_fu_184_p1}};

assign p_Val2_96_fu_256_p1 = x_2_reg_371;

assign p_Val2_s_fu_157_p1 = t_in;

assign select_ln67_fu_226_p3 = ((grp_fu_134_p2[0:0] === 1'b1) ? 32'd1065353216 : 32'd2147483647);

assign select_ln775_fu_295_p3 = ((p_Result_s_reg_317[0:0] === 1'b1) ? bitcast_ln112_1_fu_291_p1 : ap_phi_mux_resultf_4_phi_fu_76_p10);

assign tmp_V_5_fu_179_p1 = p_Val2_s_fu_157_p1[22:0];

assign tmp_V_6_fu_259_p4 = {{p_Val2_96_fu_256_p1[30:23]}};

assign tmp_V_fu_169_p4 = {{p_Val2_s_fu_157_p1[30:23]}};

assign trunc_ln368_fu_184_p1 = p_Val2_s_fu_157_p1[30:0];

assign x_2_fu_249_p3 = ((icmp_ln849_1_reg_361[0:0] === 1'b1) ? grp_fu_100_p2 : grp_fu_100_p2);

assign xor_ln112_fu_285_p2 = (bitcast_ln112_fu_281_p1 ^ 32'd2147483648);

assign xor_ln84_fu_239_p2 = (p_Result_49_reg_327 ^ 32'd2147483648);

assign xor_ln95_fu_306_p2 = (bitcast_ln95_fu_302_p1 ^ 32'd2147483648);

always @ (posedge ap_clk) begin
    p_Result_49_reg_327[31] <= 1'b0;
    abst_in_reg_332[31] <= 1'b0;
end

endmodule //generic_tanh_float_s
