static bool F_1 ( void )\r\n{\r\nint V_1 ;\r\nV_1 = F_2 ( V_2 . V_1 ) ;\r\nif ( V_1 == 1 )\r\nreturn true ;\r\nF_3 ( ( V_1 < 1 ) , L_1 , V_1 ) ;\r\nF_4 ( V_2 . V_1 ) ;\r\nreturn false ;\r\n}\r\nstatic void F_5 ( void )\r\n{\r\nF_4 ( V_2 . V_1 ) ;\r\n}\r\nvoid F_6 ( enum V_3 V_4 )\r\n{\r\nunsigned long V_5 ;\r\nif ( ! F_7 () )\r\nreturn;\r\nif ( F_8 () )\r\nreturn;\r\nF_9 ( ! V_6 -> V_7 ) ;\r\nF_10 ( V_5 ) ;\r\nif ( ! F_1 () )\r\ngoto V_8;\r\nif ( F_11 ( V_2 . V_4 ) != V_4 ) {\r\nif ( F_11 ( V_2 . V_9 ) ) {\r\nif ( V_4 == V_10 ) {\r\nF_12 ( 0 ) ;\r\nF_13 ( V_6 ) ;\r\n}\r\nF_14 () ;\r\n}\r\nF_15 ( V_2 . V_4 , V_4 ) ;\r\n}\r\nF_5 () ;\r\nV_8:\r\nF_16 ( V_5 ) ;\r\n}\r\nvoid F_17 ( void )\r\n{\r\nF_6 ( V_10 ) ;\r\n}\r\nvoid F_18 ( enum V_3 V_4 )\r\n{\r\nunsigned long V_5 ;\r\nif ( ! F_7 () )\r\nreturn;\r\nif ( F_8 () )\r\nreturn;\r\nF_10 ( V_5 ) ;\r\nif ( ! F_1 () )\r\ngoto V_8;\r\nif ( F_11 ( V_2 . V_4 ) == V_4 ) {\r\nif ( F_11 ( V_2 . V_9 ) ) {\r\nF_19 () ;\r\nif ( V_4 == V_10 ) {\r\nF_20 ( V_6 ) ;\r\nF_21 ( 0 ) ;\r\n}\r\n}\r\nF_15 ( V_2 . V_4 , V_11 ) ;\r\n}\r\nF_5 () ;\r\nV_8:\r\nF_16 ( V_5 ) ;\r\n}\r\nvoid F_22 ( void )\r\n{\r\nF_18 ( V_10 ) ;\r\n}\r\nvoid T_1 F_23 ( int V_12 )\r\n{\r\nstatic T_2 bool V_13 = false ;\r\nif ( ! F_24 ( V_2 . V_9 , V_12 ) ) {\r\nF_24 ( V_2 . V_9 , V_12 ) = true ;\r\nF_25 ( & V_14 ) ;\r\n}\r\nif ( V_13 )\r\nreturn;\r\nF_26 ( & V_15 , V_16 ) ;\r\nF_9 ( ! F_27 () ) ;\r\nV_13 = true ;\r\n}\r\nvoid T_1 F_28 ( void )\r\n{\r\nint V_12 ;\r\nF_29 (cpu)\r\nF_23 ( V_12 ) ;\r\n}
