// Seed: 467221227
macromodule module_0;
  wire id_1 = id_1;
  assign id_1 = id_1;
  genvar id_2, id_3;
  module_2();
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1
);
  reg id_3;
  always id_3 <= 1;
  not (id_1, id_3);
  module_0();
endmodule
module module_2;
  if (id_1) begin
    assign id_1[1] = id_1;
  end
  tri0 id_3;
  always
    if (id_2) begin
      $display(id_3 ? id_3 : 1);
    end
  assign id_1[1+:1] = id_1;
  wire id_4;
  always #1;
  id_5(
      .id_0(id_4), .id_1(1)
  ); id_6(
      .id_0(id_3 == 1), .id_1()
  );
  assign id_3 = 1;
  id_7(
      .id_0(id_5), .id_1()
  );
endmodule
