#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Sun Jul 25 19:36:36 2021
# Process ID: 52416
# Log file: /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/planAhead_run_1/planAhead.log
# Journal file: /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin G12 [get_ports rsti]
endgroup
startgroup
set_property package_pin N3 [get_ports {sw[7]}]
endgroup
startgroup
set_property package_pin E2 [get_ports {sw[6]}]
endgroup
startgroup
set_property package_pin F3 [get_ports {sw[5]}]
endgroup
startgroup
set_property package_pin G3 [get_ports {sw[4]}]
endgroup
startgroup
set_property package_pin B4 [get_ports {sw[3]}]
endgroup
startgroup
set_property package_pin K3 [get_ports {sw[2]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {sw[1]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {sw[0]}]
endgroup
save_constraints
