Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_mcb_ddr2_wrapper_xst.prj"
Verilog Include Directory          : {"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45csg324-2
Output File Name                   : "../implementation/system_mcb_ddr2_wrapper.ngc"

---- Source Options
Top Module Name                    : system_mcb_ddr2_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_init_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_init_sdram>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_dm_iob_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_dm_iob_sdram>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_dq_iob_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_dq_iob_sdram>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_io_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_io_sdram>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_ctl_io_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_ctl_io_sdram>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_write_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_write_sdram>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/phy_top_sdram.v" into library mpmc_v6_06_a
Parsing module <phy_top_sdram>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mib_pim.v" into library mpmc_v6_06_a
Parsing module <mib_pim>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_pd.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_pd>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_pd_top.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_pd_top>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_dly_ctrl.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_dly_ctrl>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_rdclk_gen.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_rdclk_gen>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_circ_buffer.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_circ_buffer>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_rddata_sync.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_rddata_sync>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_rdctrl_sync.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_rdctrl_sync>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_read.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_read>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_rdlvl.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_rdlvl>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_write.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_write>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_wrlvl.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_wrlvl>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_init.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_init>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_rd_bitslip.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_rd_bitslip>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_dq_iob.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_dq_iob>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_dm_iob.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_dm_iob>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_dqs_iob.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_dqs_iob>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_data_io.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_data_io>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_ck_iob.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_ck_iob>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_clock_io.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_clock_io>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_control_io.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_control_io>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_ocb_mon_top.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_ocb_mon_top>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_ocb_mon.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_ocb_mon>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v6_ddrx_top.v" into library mpmc_v6_06_a
Parsing module <v6_ddrx_top>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/round_robin_arb.v" into library mpmc_v6_06_a
Parsing module <round_robin_arb>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/rank_common.v" into library mpmc_v6_06_a
Parsing module <rank_common>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/rank_cntrl.v" into library mpmc_v6_06_a
Parsing module <rank_cntrl>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/rank_mach.v" into library mpmc_v6_06_a
Parsing module <rank_mach>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/port_encoder.v" into library mpmc_v6_06_a
Parsing module <port_encoder>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ctrl_logic.v" into library mpmc_v6_06_a
Parsing module <mpmc_ctrl_logic>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/static_phy_srl_delay.v" into library mpmc_v6_06_a
Parsing module <static_phy_srl_delay>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/static_phy_read.v" into library mpmc_v6_06_a
Parsing module <static_phy_read>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/static_phy_write.v" into library mpmc_v6_06_a
Parsing module <static_phy_write>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/static_phy_control.v" into library mpmc_v6_06_a
Parsing module <static_phy_control>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/static_phy_iobs.v" into library mpmc_v6_06_a
Parsing module <static_phy_iobs>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/static_phy_top.v" into library mpmc_v6_06_a
Parsing module <static_phy_top>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dpram.v" into library mpmc_v6_06_a
Parsing module <dpram>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/srl16e_fifo.v" into library mpmc_v6_06_a
Parsing module <srl16e_fifo>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/srl16e_fifo_protect.v" into library mpmc_v6_06_a
Parsing module <srl16e_fifo_protect>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/fifo_pipeline.v" into library mpmc_v6_06_a
Parsing module <fifo_pipeline>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_sample_cycle.v" into library mpmc_v6_06_a
Parsing module <mpmc_sample_cycle>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_pm_arbiter.v" into library mpmc_v6_06_a
Parsing module <mpmc_pm_arbiter>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_pm_timer.v" into library mpmc_v6_06_a
Parsing module <mpmc_pm_timer>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_pm.v" into library mpmc_v6_06_a
Parsing module <mpmc_pm>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2pm_rd.v" into library mpmc_v6_06_a
Parsing module <mpmc_npi2pm_rd>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2pm_wr.v" into library mpmc_v6_06_a
Parsing module <mpmc_npi2pm_wr>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_pm_npi_if.v" into library mpmc_v6_06_a
Parsing module <mpmc_pm_npi_if>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_rdcntr.v" into library mpmc_v6_06_a
Parsing module <mpmc_rdcntr>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/pop_generator.v" into library mpmc_v6_06_a
Parsing module <pop_generator>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_addr.v" into library mpmc_v6_06_a
Parsing module <xcl_addr>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_read_data.v" into library mpmc_v6_06_a
Parsing module <xcl_read_data>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_write_data.v" into library mpmc_v6_06_a
Parsing module <xcl_write_data>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_xcl_if.v" into library mpmc_v6_06_a
Parsing module <mpmc_xcl_if>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_access_data_path.v" into library mpmc_v6_06_a
Parsing module <dualxcl_access_data_path>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_access.v" into library mpmc_v6_06_a
Parsing module <dualxcl_access>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_fsm.v" into library mpmc_v6_06_a
Parsing module <dualxcl_fsm>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_read.v" into library mpmc_v6_06_a
Parsing module <dualxcl_read>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl.v" into library mpmc_v6_06_a
Parsing module <dualxcl>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/DDR_MEMC_FIFO_32_RdCntr.v" into library mpmc_v6_06_a
Parsing module <DDR_MEMC_FIFO_32_RdCntr>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo_gen_fifoaddr.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo_gen_fifoaddr>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo_gen_input_pipeline.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo_gen_input_pipeline>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo_gen_output_pipeline.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo_gen_output_pipeline>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo_gen_push_tmp.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo_gen_push_tmp>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo_nto1_mux.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo_nto1_mux>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo_nto1_ormux.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo_nto1_ormux>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_fifo.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_fifo>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ramb16_sx_sx.v" into library mpmc_v6_06_a
Parsing module <mpmc_ramb16_sx_sx>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_bram_fifo.v" into library mpmc_v6_06_a
Parsing module <mpmc_bram_fifo>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_read_fifo.v" into library mpmc_v6_06_a
Parsing module <mpmc_read_fifo>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_write_fifo.v" into library mpmc_v6_06_a
Parsing module <mpmc_write_fifo>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_data_path.v" into library mpmc_v6_06_a
Parsing module <mpmc_data_path>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_addr_path.v" into library mpmc_v6_06_a
Parsing module <mpmc_addr_path>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/fifo_32_rdcntr.v" into library mpmc_v6_06_a
Parsing module <fifo_32_rdcntr>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/fifo_4.v" into library mpmc_v6_06_a
Parsing module <fifo_4>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/fifo_1.v" into library mpmc_v6_06_a
Parsing module <fifo_1>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ctrl_path_fifo.v" into library mpmc_v6_06_a
Parsing module <mpmc_ctrl_path_fifo>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_req_pending_muxes.v" into library mpmc_v6_06_a
Parsing module <arb_req_pending_muxes>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/high_priority_select.v" into library mpmc_v6_06_a
Parsing module <high_priority_select>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_pattern_type_fifo.v" into library mpmc_v6_06_a
Parsing module <arb_pattern_type_fifo>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_pattern_type_muxes.v" into library mpmc_v6_06_a
Parsing module <arb_pattern_type_muxes>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_acknowledge.v" into library mpmc_v6_06_a
Parsing module <arb_acknowledge>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_bram_addr.v" into library mpmc_v6_06_a
Parsing module <arb_bram_addr>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_pattern_start.v" into library mpmc_v6_06_a
Parsing module <arb_pattern_start>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_which_port.v" into library mpmc_v6_06_a
Parsing module <arb_which_port>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arb_pattern_type.v" into library mpmc_v6_06_a
Parsing module <arb_pattern_type>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/arbiter.v" into library mpmc_v6_06_a
Parsing module <arbiter>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_srl_delay.v" into library mpmc_v6_06_a
Parsing module <mpmc_srl_delay>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/ctrl_path.v" into library mpmc_v6_06_a
Parsing module <ctrl_path>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ctrl_path.v" into library mpmc_v6_06_a
Parsing module <mpmc_ctrl_path>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_controller_iobs.v" into library mpmc_v6_06_a
Parsing module <v4_phy_controller_iobs>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_data_path_iobs.v" into library mpmc_v6_06_a
Parsing module <v4_phy_data_path_iobs>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_data_tap_inc.v" into library mpmc_v6_06_a
Parsing module <v4_phy_data_tap_inc>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_dm_iob.v" into library mpmc_v6_06_a
Parsing module <v4_phy_dm_iob>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_dq_iob.v" into library mpmc_v6_06_a
Parsing module <v4_phy_dq_iob>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_dqs_iob.v" into library mpmc_v6_06_a
Parsing module <v4_phy_dqs_iob>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_infrastructure_iobs.v" into library mpmc_v6_06_a
Parsing module <v4_phy_infrastructure_iobs>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_init_ddr1.v" into library mpmc_v6_06_a
Parsing module <v4_phy_init_ddr1>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_init_ddr2.v" into library mpmc_v6_06_a
Parsing module <v4_phy_init_ddr2>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_iobs.v" into library mpmc_v6_06_a
Parsing module <v4_phy_iobs>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_pattern_compare8.v" into library mpmc_v6_06_a
Parsing module <v4_phy_pattern_compare8>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_tap_ctrl.v" into library mpmc_v6_06_a
Parsing module <v4_phy_tap_ctrl>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_tap_logic.v" into library mpmc_v6_06_a
Parsing module <v4_phy_tap_logic>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_top.v" into library mpmc_v6_06_a
Parsing module <v4_phy_top>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v4_phy_write.v" into library mpmc_v6_06_a
Parsing module <v4_phy_write>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_calib_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_calib_ddr1>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_dm_iob_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_dm_iob_ddr1>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_dq_iob_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_dq_iob_ddr1>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_dqs_iob_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_dqs_iob_ddr1>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_io_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_io_ddr1>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_ctl_io_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_ctl_io_ddr1>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_write_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_write_ddr1>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_init_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_init_ddr1>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_top_ddr1.v" into library mpmc_v6_06_a
Parsing module <v5_phy_top_ddr1>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_calib_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_calib_ddr2>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_dm_iob_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_dm_iob_ddr2>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_dq_iob_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_dq_iob_ddr2>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_dqs_iob_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_dqs_iob_ddr2>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_io_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_io_ddr2>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_ctl_io_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_ctl_io_ddr2>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_write_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_write_ddr2>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_init_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_init_ddr2>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/v5_phy_top_ddr2.v" into library mpmc_v6_06_a
Parsing module <v5_phy_top_ddr2>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_rd_data_ram.v" into library mpmc_v6_06_a
Parsing module <s3_rd_data_ram>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_cal_ctl.v" into library mpmc_v6_06_a
Parsing module <s3_cal_ctl>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_cal_top.v" into library mpmc_v6_06_a
Parsing module <s3_cal_top>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_controller_iobs.v" into library mpmc_v6_06_a
Parsing module <s3_controller_iobs>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_data_path.v" into library mpmc_v6_06_a
Parsing module <s3_data_path>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_data_path_iobs.v" into library mpmc_v6_06_a
Parsing module <s3_data_path_iobs>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_data_read_controller.v" into library mpmc_v6_06_a
Parsing module <s3_data_read_controller>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_data_read.v" into library mpmc_v6_06_a
Parsing module <s3_data_read>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_dm_iobs.v" into library mpmc_v6_06_a
Parsing module <s3_dm_iobs>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_dq_iob.v" into library mpmc_v6_06_a
Parsing module <s3_dq_iob>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_dqs_delay.v" into library mpmc_v6_06_a
Parsing module <s3_dqs_delay>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_dqs_div.v" into library mpmc_v6_06_a
Parsing module <s3_dqs_div>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_dqs_iob.v" into library mpmc_v6_06_a
Parsing module <s3_dqs_iob>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_fifo_0_wr_en.v" into library mpmc_v6_06_a
Parsing module <s3_fifo_0_wr_en>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_fifo_1_wr_en.v" into library mpmc_v6_06_a
Parsing module <s3_fifo_1_wr_en>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_gray_cntr.v" into library mpmc_v6_06_a
Parsing module <s3_gray_cntr>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_infrastructure.v" into library mpmc_v6_06_a
Parsing module <s3_infrastructure>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_infrastructure_iobs.v" into library mpmc_v6_06_a
Parsing module <s3_infrastructure_iobs>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_iobs.v" into library mpmc_v6_06_a
Parsing module <s3_iobs>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_phy_init.v" into library mpmc_v6_06_a
Parsing module <s3_phy_init>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_phy_top.v" into library mpmc_v6_06_a
Parsing module <s3_phy_top>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_phy_write.v" into library mpmc_v6_06_a
Parsing module <s3_phy_write>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_rd_data_ram0.v" into library mpmc_v6_06_a
Parsing module <s3_rd_data_ram0>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_rd_data_ram1.v" into library mpmc_v6_06_a
Parsing module <s3_rd_data_ram1>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s3_tap_dly.v" into library mpmc_v6_06_a
Parsing module <s3_tap_dly>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_raw_wrapper.v" into library mpmc_v6_06_a
Parsing module <mcb_raw_wrapper>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_controller.v" into library mpmc_v6_06_a
Parsing module <iodrp_controller>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_mcb_controller.v" into library mpmc_v6_06_a
Parsing module <iodrp_mcb_controller>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration_top.v" into library mpmc_v6_06_a
Parsing module <mcb_soft_calibration_top>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" into library mpmc_v6_06_a
Parsing module <mcb_soft_calibration>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" into library mpmc_v6_06_a
Parsing module <s6_phy_top>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v" into library mpmc_v6_06_a
Parsing module <mpmc_npi2mcb>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/bram_fifo_32bit.v" into library mpmc_v6_06_a
Parsing module <bram_fifo_32bit>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_rmw_fifo.v" into library mpmc_v6_06_a
Parsing module <mpmc_rmw_fifo>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ecc_control.v" into library mpmc_v6_06_a
Parsing module <mpmc_ecc_control>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ecc_encode.v" into library mpmc_v6_06_a
Parsing module <mpmc_ecc_encode>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_ecc_decode.v" into library mpmc_v6_06_a
Parsing module <mpmc_ecc_decode>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/ecc_top.v" into library mpmc_v6_06_a
Parsing module <ecc_top>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_realign_bytes.v" into library mpmc_v6_06_a
Parsing module <mpmc_realign_bytes>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_debug_ctrl_reg.v" into library mpmc_v6_06_a
Parsing module <mpmc_debug_ctrl_reg>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_core.v" into library mpmc_v6_06_a
Parsing module <mpmc_core>.
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v" into library mpmc_v6_06_a
Parsing module <mpmc>.
Analyzing Verilog file "D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\hdl\system_mcb_ddr2_wrapper.v" into library work
Parsing module <system_mcb_ddr2_wrapper>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_slave_attachment>.
Parsing architecture <implementation> of entity <plb_slave_attachment>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plbv46_slave_single>.
Parsing architecture <implementation> of entity <plbv46_slave_single>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_utils.vhd" into library mpmc_v6_06_a
Parsing package <memxlib_utils>.
Parsing package body <memxlib_utils>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" into library mpmc_v6_06_a
Parsing entity <dp_ram>.
Parsing architecture <rtl> of entity <dp_ram>.
Parsing entity <sp_ram>.
Parsing architecture <rtl> of entity <sp_ram>.
Parsing entity <synch_fifo>.
Parsing architecture <rtl> of entity <synch_fifo>.
Parsing entity <ObjFifo_cons_ctl>.
Parsing architecture <structure> of entity <objfifo_cons_ctl>.
Parsing entity <ObjFifo_prod_ctl>.
Parsing architecture <structure> of entity <objfifo_prod_ctl>.
Parsing entity <ObjFifo>.
Parsing architecture <structure> of entity <objfifo>.
Parsing entity <dp_ram_async>.
Parsing architecture <rtl> of entity <dp_ram_async>.
Parsing entity <ObjFifoAsync>.
Parsing architecture <structure> of entity <objfifoasync>.
Parsing entity <async_fifo>.
Parsing architecture <rtl> of entity <async_fifo>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/PrimXLib_arch.vhd" into library mpmc_v6_06_a
Parsing entity <dp_ram_async_diffw>.
Parsing architecture <ramb> of entity <dp_ram_async_diffw>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd" into library mpmc_v6_06_a
Parsing entity <ObjFifo_cons_ctl_async>.
Parsing architecture <structure> of entity <objfifo_cons_ctl_async>.
Parsing entity <ObjFifo_prod_ctl_async>.
Parsing architecture <structure> of entity <objfifo_prod_ctl_async>.
Parsing entity <ObjFifoAsyncDiffW>.
Parsing architecture <rtl> of entity <objfifoasyncdiffw>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_sample_cycle.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_sample_cycle>.
Parsing architecture <implementation> of entity <plbv46_sample_cycle>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_data_steer_mirror.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_data_steer_mirror>.
Parsing architecture <implementation> of entity <plbv46_data_steer_mirror>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_rd_support.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_rd_support>.
Parsing architecture <implementation> of entity <plbv46_rd_support>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_rd_support_dsplb.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_rd_support_dsplb>.
Parsing architecture <implementation> of entity <plbv46_rd_support_dsplb>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_rd_support_isplb.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_rd_support_isplb>.
Parsing architecture <implementation> of entity <plbv46_rd_support_isplb>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_rd_support_single.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_rd_support_single>.
Parsing architecture <implementation> of entity <plbv46_rd_support_single>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_write_module.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_write_module>.
Parsing architecture <implementation> of entity <plbv46_write_module>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_address_decoder.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_address_decoder>.
Parsing architecture <RTL> of entity <plbv46_address_decoder>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_address_decoder_dsplb.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_address_decoder_dsplb>.
Parsing architecture <RTL> of entity <plbv46_address_decoder_dsplb>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_address_decoder_isplb.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_address_decoder_isplb>.
Parsing architecture <RTL> of entity <plbv46_address_decoder_isplb>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_address_decoder_single.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_address_decoder_single>.
Parsing architecture <RTL> of entity <plbv46_address_decoder_single>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_pim.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_pim>.
Parsing architecture <rtl_pim> of entity <plbv46_pim>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_pkg.vhd" into library mpmc_v6_06_a
Parsing package <sdma_pkg>.
Parsing package body <sdma_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_addr_arbiter.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_addr_arbiter>.
Parsing architecture <implementation> of entity <sdma_addr_arbiter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_address_counter.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_address_counter>.
Parsing architecture <implementation> of entity <sdma_address_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_channel_status_reg.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_channel_status_reg>.
Parsing architecture <implementation> of entity <sdma_channel_status_reg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_sample_cycle.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_sample_cycle>.
Parsing architecture <implementation> of entity <sdma_sample_cycle>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_ipic_if.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_ipic_if>.
Parsing architecture <implementation> of entity <sdma_ipic_if>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_dmac_regfile_arb.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_dmac_regfile_arb>.
Parsing architecture <implementation> of entity <sdma_dmac_regfile_arb>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_interrupt_register.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_interrupt_register>.
Parsing architecture <implementation> of entity <sdma_interrupt_register>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_length_counter.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_length_counter>.
Parsing architecture <implementation> of entity <sdma_length_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_port_arbiter.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_port_arbiter>.
Parsing architecture <implementation> of entity <sdma_port_arbiter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_read_data_delay.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_read_data_delay>.
Parsing architecture <implementation> of entity <sdma_read_data_delay>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_rx_byte_shifter>.
Parsing architecture <implementation> of entity <sdma_rx_byte_shifter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_port_controller.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_rx_port_controller>.
Parsing architecture <implementation> of entity <sdma_rx_port_controller>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_read_handler.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_rx_read_handler>.
Parsing architecture <implementation> of entity <sdma_rx_read_handler>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_rx_write_handler.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_rx_write_handler>.
Parsing architecture <implementation> of entity <sdma_rx_write_handler>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_byte_shifter.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_tx_byte_shifter>.
Parsing architecture <implementation> of entity <sdma_tx_byte_shifter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_port_controller.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_tx_port_controller>.
Parsing architecture <implementation> of entity <sdma_tx_port_controller>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_read_handler.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_tx_read_handler>.
Parsing architecture <implementation> of entity <sdma_tx_read_handler>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_rx_state.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_tx_rx_state>.
Parsing architecture <implementation> of entity <sdma_tx_rx_state>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_tx_write_handler.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_tx_write_handler>.
Parsing architecture <implementation> of entity <sdma_tx_write_handler>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_reset_module.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_reset_module>.
Parsing architecture <implementation> of entity <sdma_reset_module>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_cntl.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_cntl>.
Parsing architecture <implementation> of entity <sdma_cntl>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_datapath.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_datapath>.
Parsing architecture <implementation> of entity <sdma_datapath>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma.vhd" into library mpmc_v6_06_a
Parsing entity <sdma>.
Parsing architecture <implementation> of entity <sdma>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/plbv46_pim_wrapper.vhd" into library mpmc_v6_06_a
Parsing entity <plbv46_pim_wrapper>.
Parsing architecture <rtl_pim> of entity <plbv46_pim_wrapper>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/sdma_wrapper.vhd" into library mpmc_v6_06_a
Parsing entity <sdma_wrapper>.
Parsing architecture <implementation> of entity <sdma_wrapper>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/p_vfbc.vhd" into library mpmc_v6_06_a
Parsing package <p_vfbc>.
Parsing package body <p_vfbc>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_arbitrator.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_arbitrator>.
Parsing architecture <rtl> of entity <vfbc_arbitrator>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_onehot.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_onehot>.
Parsing architecture <rtl> of entity <vfbc_onehot>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_burst_control.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_burst_control>.
Parsing architecture <rtl> of entity <vfbc_burst_control>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_cmd_buffer.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_cmd_buffer>.
Parsing architecture <rtl> of entity <vfbc_cmd_buffer>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_cmd_control.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_cmd_control>.
Parsing architecture <rtl> of entity <vfbc_cmd_control>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_cmd_fetch.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_cmd_fetch>.
Parsing architecture <rtl> of entity <vfbc_cmd_fetch>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_newcmd.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_newcmd>.
Parsing architecture <rtl> of entity <vfbc_newcmd>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc>.
Parsing architecture <rtl> of entity <vfbc>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_backend_control.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_backend_control>.
Parsing architecture <rtl> of entity <vfbc_backend_control>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc1_pim>.
Parsing architecture <rtl> of entity <vfbc1_pim>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_pim_wrapper.vhd" into library mpmc_v6_06_a
Parsing entity <vfbc_pim_wrapper>.
Parsing architecture <IMP> of entity <vfbc_pim_wrapper>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/mpmc_ctrl_if.vhd" into library mpmc_v6_06_a
Parsing entity <mpmc_ctrl_if>.
Parsing architecture <IMP> of entity <mpmc_ctrl_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_mcb_ddr2_wrapper>.

Elaborating module
<mpmc(C_FAMILY="spartan6",C_BASEFAMILY="spartan6",C_SPEEDGRADE_INT=2,C_NUM_PORTS=3,C_PORT_CONFIG=1,C_ALL_PIMS_SHARE_ADDRESSES=1,C_MPMC_BASEADDR=32'b01001000000000000000000000000000,C_MPMC_HIGHADDR=32'b01001111111111111111111111111111,C_SDMA_CTRL_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL_HIGHADDR=32'b0,C_MPMC_CTRL_BASEADDR=32'b11111111111111111111111111111111,C_MPMC_CTRL_HIGHADDR=32'b0,C_MPMC_CTRL_AWIDTH=32,C_MPMC_CTRL_DWIDTH=64,C_MPMC_CTRL_NATIVE_DWIDTH=32,C_MPMC_CTRL_NUM_MASTERS=1,C_MPMC_CTRL_MID_WIDTH=1,C_MPMC_CTRL_P2P=1,C_MPMC_CTRL_SUPPORT_BURSTS=0,C_MPMC_CTRL_SMALLEST_MASTER=32,C_NUM_IDELAYCTRL=1,C_IODELAY_GRP="MCB_DDR2",C_MAX_REQ_ALLOWED=1,C_ARB_PIPELINE=1,C_WR_DATAPATH_TML_PIPELINE=1,C_RD_DATAPATH_TML_MAX_FANOUT=0,C_ARB_USE_DEFAULT=0,C_ARB0_ALGO="ROUND_ROBIN",C_ARB0_NUM_SLOTS=8,C_PM_ENABLE=0,C_PM_DC_WIDTH=48,C_PM_GC_CNTR=1,C_PM_GC_WIDTH=48,C_PM_SHIFT_CNT_BY=1,C_SKIP_SIM_INIT_DELAY=0,C_USE_MIG_S3_PHY=0,C_USE_MIG_V4_PHY=0,C_USE_MIG_V5_PHY=0,C_USE_MIG_V6_PHY=0,C_USE_MCB_S6_PHY=1,C_USE_STATI
C_PHY=0,C_STATIC_PHY_RDDATA_CLK_SEL=0,C_STATIC_PHY_RDDATA_SWAP_RISE=0,C_STATIC_PHY_RDEN_DELAY=5,C_DEBUG_REG_ENABLE=0,C_SPECIAL_BOARD="NONE",C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_MEM_CALIBRATION_MODE=1,C_MEM_CALIBRATION_DELAY="HALF",C_MEM_CALIBRATION_SOFT_IP="TRUE",C_MEM_CALIBRATION_BYPASS="NO",C_MPMC_MCB_DRP_CLK_PRESENT=0,C_MEM_SKIP_IN_TERM_CAL=0,C_MEM_SKIP_DYNAMIC_CAL=0,C_MEM_SKIP_DYN_IN_TERM=1,C_MEM_INCDEC_THRESHOLD=32'b010,C_MEM_CHECK_MAX_INDELAY=0,C_MEM_CHECK_MAX_TAP_REG=0,C_MEM_TZQINIT_MAXCNT=528,C_MPMC_CLK_MEM_2X_PERIOD_PS=1667,C_MCB_USE_EXTERNAL_BUFPLL=0,C_MCB_LDQSP_TAP_DELAY_VAL=0,C_MCB_UDQSP_TAP_DELAY_VAL=0,C_MCB_LDQSN_TAP_DELAY_VAL=0,C_MCB_UDQSN_TAP_DELAY_VAL=0,C_MCB_DQ0_TAP_DELAY_VAL=0,C_MCB_DQ1_TAP_DELAY_VAL=0,C_MCB_DQ2_TAP_DELAY_VAL=0,C_MCB_DQ3_TAP_DELAY_VAL=0,C_MCB_DQ4_TAP_DELAY_VAL=0,C_MCB_DQ5_TAP_DELAY_VAL=0,C_MCB_DQ6_TAP_DELAY_VAL=0,C_MCB_DQ7_TAP_DELAY_VAL=0,C_MCB_DQ8_TAP_DELAY_VAL=0,C_MCB_DQ9_TAP_DELAY_VAL=0,C_MCB_DQ10_TAP_DELAY_VAL=0,C_MCB_DQ11_TAP_DELAY_VAL=0,C_MCB_DQ12_TAP_DELAY_VAL=0,C_MC
B_DQ13_TAP_DELAY_VAL=0,C_MCB_DQ14_TAP_DELAY_VAL=0,C_MCB_DQ15_TAP_DELAY_VAL=0,C_MEM_TYPE="DDR2",C_MEM_PART_NUM_BANK_BITS=3,C_MEM_PART_NUM_ROW_BITS=13,C_MEM_PART_NUM_COL_BITS=10,C_MEM_PART_TRAS=45000,C_MEM_PART_TRCD=12500,C_MEM_PART_TWR=15000,C_MEM_PART_TRP=12500,C_MEM_PART_TRFC=127500,C_MEM_PART_TREFI=7800000,C_MEM_PART_TWTR=7500,C_MEM_PART_TRTP=7500,C_MEM_PART_TPRDI=1000000,C_MEM_PART_TZQI=128000000,C_MPMC_CLK0_PERIOD_PS=13333,C_MEM_CAS_LATENCY=5,C_MEM_ODT_TYPE=3,C_MEM_REDUCED_DRV=0,C_MEM_REG_DIMM=0,C_MEM_CLK_WIDTH=1,C_MEM_ODT_WIDTH=1,C_MEM_CE_WIDTH=1,C_MEM_CS_N_WIDTH=1,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_DATA_WIDTH=16,C_MEM_BITS_DATA_PER_DQS=8,C_MEM_DM_WIDTH=2,C_MEM_DQS_WIDTH=2,C_MEM_NUM_DIMMS=1,C_MEM_NUM_RANKS=1,C_MEM_DQS_IO_COL=72'b0,C_MEM_DQ_IO_MS=72'b0,C_DDR2_DQSN_ENABLE=1,C_INCLUDE_ECC_SUPPORT=0,C_ECC_DEFAULT_ON=1,C_INCLUDE_ECC_TEST=0,C_ECC_SEC_THRESHOLD=1,C_ECC_DEC_THRESHOLD=1,C_ECC_PEC_THRESHOLD=1,C_ECC_DATA_WIDTH=0,C_ECC_DM_WIDTH=0,C_ECC_DQS_WIDTH=0,C_MEM_PA_SR=0,C_MEM_CAS_WR_LATENCY=5,C
_MEM_AUTO_SR="ENABLED",C_MEM_HIGH_TEMP_SR="NORMAL",C_MEM_DYNAMIC_WRITE_ODT="OFF",C_MEM_WRLVL=1,C_IDELAY_CLK_FREQ="DEFAULT",C_MEM_PHASE_DETECT="DEFAULT",C_MEM_IBUF_LPWR_MODE="DEFAULT",C_MEM_IODELAY_HP_MODE="DEFAULT",C_MEM_SIM_INIT_OPTION="DEFAULT",C_MEM_SIM_CAL_OPTION="DEFAULT",C_MEM_CAL_WIDTH="DEFAULT",C_MEM_NDQS_COL0=0,C_MEM_NDQS_COL1=0,C_MEM_NDQS_COL2=0,C_MEM_NDQS_COL3=0,C_MEM_DQS_LOC_COL0=144'b0,C_MEM_DQS_LOC_COL1=144'b0,C_MEM_DQS_LOC_COL2=144'b0,C_MEM_DQS_LOC_COL3=144'b0,C_MAINT_PRESCALER_PERIOD=200000,C_TBY4TAPVALUE=9999,C_PIM0_BASEADDR=32'b11111111111111111111111111111111,C_PIM0_HIGHADDR=32'b0,C_PIM0_OFFSET=32'b0,C_PIM0_DATA_WIDTH=64,C_PIM0_BASETYPE=1,C_PIM0_SUBTYPE="IXCL",C_XCL0_LINESIZE=4,C_XCL0_WRITEXFER=1,C_XCL0_PIPE_STAGES=2,C_XCL0_B_IN_USE=1,C_PIM0_B_SUBTYPE="DXCL",C_XCL0_B_LINESIZE=4,C_XCL0_B_WRITEXFER=1,C_SPLB0_AWIDTH=32,C_SPLB0_DWIDTH=64,C_SPLB0_NATIVE_DWIDTH=64,C_SPLB0_NUM_MASTERS=1,C_SPLB0_MID_WIDTH=1,C_SPLB0_P2P=1,C_SPLB0_SUPPORT_BURSTS=0,C_SPLB0_SMALLEST_MASTER=32,C_SDMA_CTRL0_BASEADDR=32'b
11111111111111111111111111111111,C_SDMA_CTRL0_HIGHADDR=32'b0,C_SDMA_CTRL0_AWIDTH=32,C_SDMA_CTRL0_DWIDTH=64,C_SDMA_CTRL0_NATIVE_DWIDTH=32,C_SDMA_CTRL0_NUM_MASTERS=1,C_SDMA_CTRL0_MID_WIDTH=1,C_SDMA_CTRL0_P2P=1,C_SDMA_CTRL0_SUPPORT_BURSTS=0,C_SDMA_CTRL0_SMALLEST_MASTER=32,C_SDMA0_COMPLETED_ERR_TX=1,C_SDMA0_COMPLETED_ERR_RX=1,C_SDMA0_PRESCALAR=1023,C_SDMA0_PI2LL_CLK_RATIO=1,C_PPC440MC0_BURST_LENGTH=4,C_PPC440MC0_PIPE_STAGES=1,C_VFBC0_CMD_FIFO_DEPTH=32,C_VFBC0_CMD_AFULL_COUNT=3,C_VFBC0_RDWD_DATA_WIDTH=32,C_VFBC0_RDWD_FIFO_DEPTH=1024,C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI0_RD_FIFO_TYPE="BRAM",C_PI0_WR_FIFO_TYPE="BRAM",C_PI0_ADDRACK_PIPELINE=1,C_PI0_RD_FIFO_APP_PIPELINE=1,C_PI0_RD_FIFO_MEM_PIPELINE=1,C_PI0_WR_FIFO_APP_PIPELINE=1,C_PI0_WR_FIFO_MEM_PIPELINE=1,C_PI0_PM_USED=1,C_PI0_PM_DC_CNTR=1,C_PIM1_BASEADDR=32'b11111111111111111111111111111111,C_PIM1_HIGHADDR=32'b0,C_PIM1_OFFSET=32'b0,C_PIM1_DATA_WIDTH=32,C_PIM1_BASETYPE=6,C_PIM1_SUBTYPE="VFBC",C_XCL1_LINESIZE=4,C_XCL1_WRITEXFER=1,C_XCL1_PIPE_STAGES=2,C_XCL1_B_IN_U
SE=0,C_PIM1_B_SUBTYPE="VFBC",C_XCL1_B_LINESIZE=4,C_XCL1_B_WRITEXFER=1,C_SPLB1_AWIDTH=32,C_SPLB1_DWIDTH=64,C_SPLB1_NATIVE_DWIDTH=64,C_SPLB1_NUM_MASTERS=1,C_SPLB1_MID_WIDTH=1,C_SPLB1_P2P=1,C_SPLB1_SUPPORT_BURSTS=0,C_SPLB1_SMALLEST_MASTER=32,C_SDMA_CTRL1_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL1_HIGHADDR=32'b0,C_SDMA_CTRL1_AWIDTH=32,C_SDMA_CTRL1_DWIDTH=64,C_SDMA_CTRL1_NATIVE_DWIDTH=32,C_SDMA_CTRL1_NUM_MASTERS=1,C_SDMA_CTRL1_MID_WIDTH=1,C_SDMA_CTRL1_P2P=1,C_SDMA_CTRL1_SUPPORT_BURSTS=0,C_SDMA_CTRL1_SMALLEST_MASTER=32,C_SDMA1_COMPLETED_ERR_TX=1,C_SDMA1_COMPLETED_ERR_RX=1,C_SDMA1_PRESCALAR=1023,C_SDMA1_PI2LL_CLK_RATIO=1,C_PPC440MC1_BURST_LENGTH=4,C_PPC440MC1_PIPE_STAGES=1,C_VFBC1_CMD_FIFO_DEPTH=32,C_VFBC1_CMD_AFULL_COUNT=3,C_VFBC1_RDWD_DATA_WIDTH=16,C_VFBC1_RDWD_FIFO_DEPTH=1024,C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI1_RD_FIFO_TYPE="BRAM",C_PI1_WR_FIFO_TYPE="BRAM",C_PI1_ADDRACK_PIPELINE=1,C_PI1_RD_FIFO_APP_PIPELINE=1,C_PI1_RD_FIFO_MEM_PIPELINE=1,C_PI1_WR_FIFO_APP_PIPELINE=1,C_PI1_WR_FIFO_MEM_PIPELINE
=1,C_PI1_PM_USED=1,C_PI1_PM_DC_CNTR=1,C_PIM2_BASEADDR=32'b11111111111111111111111111111111,C_PIM2_HIGHADDR=32'b0,C_PIM2_OFFSET=32'b0,C_PIM2_DATA_WIDTH=32,C_PIM2_BASETYPE=6,C_PIM2_SUBTYPE="VFBC",C_XCL2_LINESIZE=4,C_XCL2_WRITEXFER=1,C_XCL2_PIPE_STAGES=2,C_XCL2_B_IN_USE=0,C_PIM2_B_SUBTYPE="VFBC",C_XCL2_B_LINESIZE=4,C_XCL2_B_WRITEXFER=1,C_SPLB2_AWIDTH=32,C_SPLB2_DWIDTH=64,C_SPLB2_NATIVE_DWIDTH=64,C_SPLB2_NUM_MASTERS=1,C_SPLB2_MID_WIDTH=1,C_SPLB2_P2P=1,C_SPLB2_SUPPORT_BURSTS=0,C_SPLB2_SMALLEST_MASTER=32,C_SDMA_CTRL2_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL2_HIGHADDR=32'b0,C_SDMA_CTRL2_AWIDTH=32,C_SDMA_CTRL2_DWIDTH=64,C_SDMA_CTRL2_NATIVE_DWIDTH=32,C_SDMA_CTRL2_NUM_MASTERS=1,C_SDMA_CTRL2_MID_WIDTH=1,C_SDMA_CTRL2_P2P=1,C_SDMA_CTRL2_SUPPORT_BURSTS=0,C_SDMA_CTRL2_SMALLEST_MASTER=32,C_SDMA2_COMPLETED_ERR_TX=1,C_SDMA2_COMPLETED_ERR_RX=1,C_SDMA2_PRESCALAR=1023,C_SDMA2_PI2LL_CLK_RATIO=1,C_PPC440MC2_BURST_LENGTH=4,C_PPC440MC2_PIPE_STAGES=1,C_VFBC2_CMD_FIFO_DEPTH=32,C_VFBC2_CMD_AFULL_COUNT=3,C_VFBC2_RDWD_DAT
A_WIDTH=16,C_VFBC2_RDWD_FIFO_DEPTH=1024,C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI2_RD_FIFO_TYPE="BRAM",C_PI2_WR_FIFO_TYPE="BRAM",C_PI2_ADDRACK_PIPELINE=1,C_PI2_RD_FIFO_APP_PIPELINE=1,C_PI2_RD_FIFO_MEM_PIPELINE=1,C_PI2_WR_FIFO_APP_PIPELINE=1,C_PI2_WR_FIFO_MEM_PIPELINE=1,C_PI2_PM_USED=1,C_PI2_PM_DC_CNTR=1,C_PIM3_BASEADDR=32'b11111111111111111111111111111111,C_PIM3_HIGHADDR=32'b0,C_PIM3_OFFSET=32'b0,C_PIM3_DATA_WIDTH=64,C_PIM3_BASETYPE=0,C_PIM3_SUBTYPE="INACTIVE",C_XCL3_LINESIZE=4,C_XCL3_WRITEXFER=1,C_XCL3_PIPE_STAGES=2,C_XCL3_B_IN_USE=0,C_PIM3_B_SUBTYPE="INACTIVE",C_XCL3_B_LINESIZE=4,C_XCL3_B_WRITEXFER=1,C_SPLB3_AWIDTH=32,C_SPLB3_DWIDTH=64,C_SPLB3_NATIVE_DWIDTH=64,C_SPLB3_NUM_MASTERS=1,C_SPLB3_MID_WIDTH=1,C_SPLB3_P2P=1,C_SPLB3_SUPPORT_BURSTS=0,C_SPLB3_SMALLEST_MASTER=32,C_SDMA_CTRL3_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL3_HIGHADDR=32'b0,C_SDMA_CTRL3_AWIDTH=32,C_SDMA_CTRL3_DWIDTH=64,C_SDMA_CTRL3_NATIVE_DWIDTH=32,C_SDMA_CTRL3_NUM_MASTERS=1,C_SDMA_CTRL3_MID_WIDTH=1,C_SDMA_CTRL3_P2P=1,C_SDMA_CTRL3_
SUPPORT_BURSTS=0,C_SDMA_CTRL3_SMALLEST_MASTER=32,C_SDMA3_COMPLETED_ERR_TX=1,C_SDMA3_COMPLETED_ERR_RX=1,C_SDMA3_PRESCALAR=1023,C_SDMA3_PI2LL_CLK_RATIO=1,C_PPC440MC3_BURST_LENGTH=4,C_PPC440MC3_PIPE_STAGES=1,C_VFBC3_CMD_FIFO_DEPTH=32,C_VFBC3_CMD_AFULL_COUNT=3,C_VFBC3_RDWD_DATA_WIDTH=32,C_VFBC3_RDWD_FIFO_DEPTH=1024,C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI3_RD_FIFO_TYPE="BRAM",C_PI3_WR_FIFO_TYPE="BRAM",C_PI3_ADDRACK_PIPELINE=1,C_PI3_RD_FIFO_APP_PIPELINE=1,C_PI3_RD_FIFO_MEM_PIPELINE=1,C_PI3_WR_FIFO_APP_PIPELINE=1,C_PI3_WR_FIFO_MEM_PIPELINE=1,C_PI3_PM_USED=1,C_PI3_PM_DC_CNTR=1,C_PIM4_BASEADDR=32'b11111111111111111111111111111111,C_PIM4_HIGHADDR=32'b0,C_PIM4_OFFSET=32'b0,C_PIM4_DATA_WIDTH=64,C_PIM4_BASETYPE=0,C_PIM4_SUBTYPE="INACTIVE",C_XCL4_LINESIZE=4,C_XCL4_WRITEXFER=1,C_XCL4_PIPE_STAGES=2,C_XCL4_B_IN_USE=0,C_PIM4_B_SUBTYPE="INACTIVE",C_XCL4_B_LINESIZE=4,C_XCL4_B_WRITEXFER=1,C_SPLB4_AWIDTH=32,C_SPLB4_DWIDTH=64,C_SPLB4_NATIVE_DWIDTH=64,C_SPLB4_NUM_MASTERS=1,C_SPLB4_MID_WIDTH=1,C_SPLB4_P2P=1,C_SPLB4_SUPPORT_BURSTS=0,C
_SPLB4_SMALLEST_MASTER=32,C_SDMA_CTRL4_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL4_HIGHADDR=32'b0,C_SDMA_CTRL4_AWIDTH=32,C_SDMA_CTRL4_DWIDTH=64,C_SDMA_CTRL4_NATIVE_DWIDTH=32,C_SDMA_CTRL4_NUM_MASTERS=1,C_SDMA_CTRL4_MID_WIDTH=1,C_SDMA_CTRL4_P2P=1,C_SDMA_CTRL4_SUPPORT_BURSTS=0,C_SDMA_CTRL4_SMALLEST_MASTER=32,C_SDMA4_COMPLETED_ERR_TX=1,C_SDMA4_COMPLETED_ERR_RX=1,C_SDMA4_PRESCALAR=1023,C_SDMA4_PI2LL_CLK_RATIO=1,C_PPC440MC4_BURST_LENGTH=4,C_PPC440MC4_PIPE_STAGES=1,C_VFBC4_CMD_FIFO_DEPTH=32,C_VFBC4_CMD_AFULL_COUNT=3,C_VFBC4_RDWD_DATA_WIDTH=32,C_VFBC4_RDWD_FIFO_DEPTH=1024,C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI4_RD_FIFO_TYPE="BRAM",C_PI4_WR_FIFO_TYPE="BRAM",C_PI4_ADDRACK_PIPELINE=1,C_PI4_RD_FIFO_APP_PIPELINE=1,C_PI4_RD_FIFO_MEM_PIPELINE=1,C_PI4_WR_FIFO_APP_PIPELINE=1,C_PI4_WR_FIFO_MEM_PIPELINE=1,C_PI4_PM_USED=1,C_PI4_PM_DC_CNTR=1,C_PIM5_BASEADDR=32'b11111111111111111111111111111111,C_PIM5_HIGHADDR=32'b0,C_PIM5_OFFSET=32'b0,C_PIM5_DATA_WIDTH=64,C_PIM5_BASETYPE=0,C_PIM5_SUBTYPE="INACTIVE",C_XCL5_LINESIZE
=4,C_XCL5_WRITEXFER=1,C_XCL5_PIPE_STAGES=2,C_XCL5_B_IN_USE=0,C_PIM5_B_SUBTYPE="INACTIVE",C_XCL5_B_LINESIZE=4,C_XCL5_B_WRITEXFER=1,C_SPLB5_AWIDTH=32,C_SPLB5_DWIDTH=64,C_SPLB5_NATIVE_DWIDTH=64,C_SPLB5_NUM_MASTERS=1,C_SPLB5_MID_WIDTH=1,C_SPLB5_P2P=1,C_SPLB5_SUPPORT_BURSTS=0,C_SPLB5_SMALLEST_MASTER=32,C_SDMA_CTRL5_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL5_HIGHADDR=32'b0,C_SDMA_CTRL5_AWIDTH=32,C_SDMA_CTRL5_DWIDTH=64,C_SDMA_CTRL5_NATIVE_DWIDTH=32,C_SDMA_CTRL5_NUM_MASTERS=1,C_SDMA_CTRL5_MID_WIDTH=1,C_SDMA_CTRL5_P2P=1,C_SDMA_CTRL5_SUPPORT_BURSTS=0,C_SDMA_CTRL5_SMALLEST_MASTER=32,C_SDMA5_COMPLETED_ERR_TX=1,C_SDMA5_COMPLETED_ERR_RX=1,C_SDMA5_PRESCALAR=1023,C_SDMA5_PI2LL_CLK_RATIO=1,C_PPC440MC5_BURST_LENGTH=4,C_PPC440MC5_PIPE_STAGES=1,C_VFBC5_CMD_FIFO_DEPTH=32,C_VFBC5_CMD_AFULL_COUNT=3,C_VFBC5_RDWD_DATA_WIDTH=32,C_VFBC5_RDWD_FIFO_DEPTH=1024,C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI5_RD_FIFO_TYPE="BRAM",C_PI5_WR_FIFO_TYPE="BRAM",C_PI5_ADDRACK_PIPELINE=1,C_PI5_RD_FIFO_APP_PIPELINE=1,C_PI5_RD_FIFO_MEM_PIPELI
NE=1,C_PI5_WR_FIFO_APP_PIPELINE=1,C_PI5_WR_FIFO_MEM_PIPELINE=1,C_PI5_PM_USED=1,C_PI5_PM_DC_CNTR=1,C_PIM6_BASEADDR=32'b11111111111111111111111111111111,C_PIM6_HIGHADDR=32'b0,C_PIM6_OFFSET=32'b0,C_PIM6_DATA_WIDTH=64,C_PIM6_BASETYPE=0,C_PIM6_SUBTYPE="INACTIVE",C_XCL6_LINESIZE=4,C_XCL6_WRITEXFER=1,C_XCL6_PIPE_STAGES=2,C_XCL6_B_IN_USE=0,C_PIM6_B_SUBTYPE="INACTIVE",C_XCL6_B_LINESIZE=4,C_XCL6_B_WRITEXFER=1,C_SPLB6_AWIDTH=32,C_SPLB6_DWIDTH=64,C_SPLB6_NATIVE_DWIDTH=64,C_SPLB6_NUM_MASTERS=1,C_SPLB6_MID_WIDTH=1,C_SPLB6_P2P=1,C_SPLB6_SUPPORT_BURSTS=0,C_SPLB6_SMALLEST_MASTER=32,C_SDMA_CTRL6_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL6_HIGHADDR=32'b0,C_SDMA_CTRL6_AWIDTH=32,C_SDMA_CTRL6_DWIDTH=64,C_SDMA_CTRL6_NATIVE_DWIDTH=32,C_SDMA_CTRL6_NUM_MASTERS=1,C_SDMA_CTRL6_MID_WIDTH=1,C_SDMA_CTRL6_P2P=1,C_SDMA_CTRL6_SUPPORT_BURSTS=0,C_SDMA_CTRL6_SMALLEST_MASTER=32,C_SDMA6_COMPLETED_ERR_TX=1,C_SDMA6_COMPLETED_ERR_RX=1,C_SDMA6_PRESCALAR=1023,C_SDMA6_PI2LL_CLK_RATIO=1,C_PPC440MC6_BURST_LENGTH=4,C_PPC440MC6_PIPE_STAGES=1,
C_VFBC6_CMD_FIFO_DEPTH=32,C_VFBC6_CMD_AFULL_COUNT=3,C_VFBC6_RDWD_DATA_WIDTH=32,C_VFBC6_RDWD_FIFO_DEPTH=1024,C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI6_RD_FIFO_TYPE="BRAM",C_PI6_WR_FIFO_TYPE="BRAM",C_PI6_ADDRACK_PIPELINE=1,C_PI6_RD_FIFO_APP_PIPELINE=1,C_PI6_RD_FIFO_MEM_PIPELINE=1,C_PI6_WR_FIFO_APP_PIPELINE=1,C_PI6_WR_FIFO_MEM_PIPELINE=1,C_PI6_PM_USED=1,C_PI6_PM_DC_CNTR=1,C_PIM7_BASEADDR=32'b11111111111111111111111111111111,C_PIM7_HIGHADDR=32'b0,C_PIM7_OFFSET=32'b0,C_PIM7_DATA_WIDTH=64,C_PIM7_BASETYPE=0,C_PIM7_SUBTYPE="INACTIVE",C_XCL7_LINESIZE=4,C_XCL7_WRITEXFER=1,C_XCL7_PIPE_STAGES=2,C_XCL7_B_IN_USE=0,C_PIM7_B_SUBTYPE="INACTIVE",C_XCL7_B_LINESIZE=4,C_XCL7_B_WRITEXFER=1,C_SPLB7_AWIDTH=32,C_SPLB7_DWIDTH=64,C_SPLB7_NATIVE_DWIDTH=64,C_SPLB7_NUM_MASTERS=1,C_SPLB7_MID_WIDTH=1,C_SPLB7_P2P=1,C_SPLB7_SUPPORT_BURSTS=0,C_SPLB7_SMALLEST_MASTER=32,C_SDMA_CTRL7_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL7_HIGHADDR=32'b0,C_SDMA_CTRL7_AWIDTH=32,C_SDMA_CTRL7_DWIDTH=64,C_SDMA_CTRL7_NATIVE_DWIDTH=32,C_SDMA_CTRL7_NUM
_MASTERS=1,C_SDMA_CTRL7_MID_WIDTH=1,C_SDMA_CTRL7_P2P=1,C_SDMA_CTRL7_SUPPORT_BURSTS=0,C_SDMA_CTRL7_SMALLEST_MASTER=32,C_SDMA7_COMPLETED_ERR_TX=1,C_SDMA7_COMPLETED_ERR_RX=1,C_SDMA7_PRESCALAR=1023,C_SDMA7_PI2LL_CLK_RATIO=1,C_PPC440MC7_BURST_LENGTH=4,C_PPC440MC7_PIPE_STAGES=1,C_VFBC7_CMD_FIFO_DEPTH=32,C_VFBC7_CMD_AFULL_COUNT=3,C_VFBC7_RDWD_DATA_WIDTH=32,C_VFBC7_RDWD_FIFO_DEPTH=1024,C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI7_RD_FIFO_TYPE="BRAM",C_PI7_WR_FIFO_TYPE="BRAM",C_PI7_ADDRACK_PIPELINE=1,C_PI7_RD_FIFO_APP_PIPELINE=1,C_PI7_RD_FIFO_MEM_PIPELINE=1,C_PI7_WR_FIFO_APP_PIPELINE=1,C_PI7_WR_FIFO_MEM_PIPELINE=1,C_PI7_PM_USED=1,C_PI7_PM_DC_CNTR=1,C_WR_TRAINING_PORT=0,C_ARB_BRAM_INIT_00=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_01=256'b0111111111111111111111111000000001111111111111111111111110000
00001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_02=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_03=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_04=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_IN
IT_05=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_06=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_07=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_NCK_PER_CLK=1,C_TWR=0,C_CTRL_COMPLETE_INDEX=0,C_CTRL_IS_WRITE_INDEX=0,C_CTRL_PHYIF_RAS_N_INDEX=0,C_CTRL_PHYIF_CAS_N_INDEX=0,C_CTRL_PHYIF_WE_N_INDEX=0,C_CTRL_RMW_INDEX=0,C_CTRL_SKIP_0_INDEX=0,C_CTRL_PHYIF_DQS_O_IND
EX=0,C_CTRL_SKIP_1_INDEX=0,C_CTRL_DP_RDFIFO_PUSH_INDEX=0,C_CTRL_SKIP_2_INDEX=0,C_CTRL_AP_COL_CNT_LOAD_INDEX=0,C_CTRL_AP_COL_CNT_ENABLE_INDEX=0,C_CTRL_AP_PRECHARGE_ADDR10_INDEX=0,C_CTRL_AP_ROW_COL_SEL_INDEX=0,C_CTRL_PHYIF_FORCE_DM_INDEX=0,C_CTRL_REPEAT4_INDEX=0,C_CTRL_DFI_RAS_N_0_INDEX=0,C_CTRL_DFI_CAS_N_0_INDEX=0,C_CTRL_DFI_WE_N_0_INDEX=0,C_CTRL_DFI_RAS_N_1_INDEX=0,C_CTRL_DFI_CAS_N_1_INDEX=0,C_CTRL_DFI_WE_N_1_INDEX=0,C_CTRL_DP_WRFIFO_POP_INDEX=0,C_CTRL_DFI_WRDATA_EN_INDEX=0,C_CTRL_DFI_RDDATA_EN_INDEX=0,C_CTRL_AP_OTF_ADDR12_INDEX=0,C_CTRL_ARB_RDMODWR_DELAY=0,C_CTRL_AP_COL_DELAY=0,C_CTRL_AP_PI_ADDR_CE_DELAY=0,C_CTRL_AP_PORT_SELECT_DELAY=0,C_CTRL_AP_PIPELINE1_CE_DELAY=0,C_CTRL_DP_LOAD_RDWDADDR_DELAY=0,C_CTRL_DP_RDFIFO_WHICHPORT_DELAY=0,C_CTRL_DP_SIZE_DELAY=0,C_CTRL_DP_WRFIFO_WHICHPORT_DELAY=0,C_CTRL_PHYIF_DUMMYREADSTART_DELAY=0,C_CTRL_Q0_DELAY=0,C_CTRL_Q1_DELAY=0,C_CTRL_Q2_DELAY=0,C_CTRL_Q3_DELAY=0,C_CTRL_Q4_DELAY=0,C_CTRL_Q5_DELAY=0,C_CTRL_Q6_DELAY=0,C_CTRL_Q7_DELAY=0,C_CTRL_Q8_DELAY=0,C_CTRL_Q9_DELAY=0,C_CTRL_
Q10_DELAY=0,C_CTRL_Q11_DELAY=0,C_CTRL_Q12_DELAY=0,C_CTRL_Q13_DELAY=0,C_CTRL_Q14_DELAY=0,C_CTRL_Q15_DELAY=0,C_CTRL_Q16_DELAY=0,C_CTRL_Q17_DELAY=0,C_CTRL_Q18_DELAY=0,C_CTRL_Q19_DELAY=0,C_CTRL_Q20_DELAY=0,C_CTRL_Q21_DELAY=0,C_CTRL_Q22_DELAY=0,C_CTRL_Q23_DELAY=0,C_CTRL_Q24_DELAY=0,C_CTRL_Q25_DELAY=0,C_CTRL_Q26_DELAY=0,C_CTRL_Q27_DELAY=0,C_CTRL_Q28_DELAY=0,C_CTRL_Q29_DELAY=0,C_CTRL_Q30_DELAY=0,C_CTRL_Q31_DELAY=0,C_CTRL_Q32_DELAY=0,C_CTRL_Q33_DELAY=0,C_CTRL_Q34_DELAY=0,C_CTRL_Q35_DELAY=0,C_SKIP_1_VALUE=15,C_SKIP_2_VALUE=15,C_SKIP_3_VALUE=15,C_SKIP_4_VALUE=20,C_SKIP_5_VALUE=36,C_SKIP_6_VALUE=20,C_SKIP_7_VALUE=36,C_B16_REPEAT_CNT=0,C_B32_REPEAT_CNT=0,C_B64_REPEAT_CNT=0,C_ZQCS_REPEAT_CNT=0,C_BASEADDR_CTRL0=12'b0,C_HIGHADDR_CTRL0=12'b01101,C_BASEADDR_CTRL1=12'b01110,C_HIGHADDR_CTRL1=12'b010111,C_BASEADDR_CTRL2=12'b011000,C_HIGHADDR_CTRL2=12'b0100101,C_BASEADDR_CTRL3=12'b0100110,C_HIGHADDR_CTRL3=12'b0101111,C_BASEADDR_CTRL4=12'b0110000,C_HIGHADDR_CTRL4=12'b0111101,C_BASEADDR_CTRL5=12'b0111110,C_HIGHADDR_CTRL5=12'b010001
11,C_BASEADDR_CTRL6=12'b01001000,C_HIGHADDR_CTRL6=12'b01011011,C_BASEADDR_CTRL7=12'b01011100,C_HIGHADDR_CTRL7=12'b01101010,C_BASEADDR_CTRL8=12'b01101011,C_HIGHADDR_CTRL8=12'b010000110,C_BASEADDR_CTRL9=12'b010000111,C_HIGHADDR_CTRL9=12'b010011101,C_BASEADDR_CTRL10=12'b010011110,C_HIGHADDR_CTRL10=12'b010100101,C_BASEADDR_CTRL11=12'b010100110,C_HIGHADDR_CTRL11=12'b010101101,C_BASEADDR_CTRL12=12'b010101110,C_HIGHADDR_CTRL12=12'b010110101,C_BASEADDR_CTRL13=12'b010110110,C_HIGHADDR_CTRL13=12'b010111101,C_BASEADDR_CTRL14=12'b010111110,C_HIGHADDR_CTRL14=12'b011010000,C_BASEADDR_CTRL15=12'b011010001,C_HIGHADDR_CTRL15=12'b011011000,C_BASEADDR_CTRL16=12'b011011001,C_HIGHADDR_CTRL16=12'b011011010,C_CTRL_BRAM_INIT_3F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3E=256'b01011111100000000000000000000000010111111000
00000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3A=256'b010111111000000000000000
0000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_39=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_38=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_37=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_36=256'b0101
111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_35=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_34=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_33=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BR
AM_INIT_32=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_31=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_30=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2F=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000
1011111100,C_CTRL_BRAM_INIT_2E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000
000000000000000000001011111100,C_CTRL_BRAM_INIT_2A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_29=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_28=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_27=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000
00000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_26=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_25=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_24=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_23=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011
1111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_22=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_21=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_20=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000
000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1B=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000
00001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_19=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_18=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111100000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_17=256'b010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111
0000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_16=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_15=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_14=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_13=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000
000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000001101111110000000000000000000010011011110101,C_CTRL_BRAM_INIT_12=256'b01101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000100110111101000000000000000000000001101111110000000000000000000010011011110100,C_CTRL_BRAM_INIT_11=256'b01101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000010110111101000000000000000000100000101111110000000000000000001000001011111100,C_CTRL_BRAM_INIT_10=256'b0100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110100000000000000000000001011111100,C_CTRL_BRAM_INIT_0F=256'b010111111000000000000000000000000101111110000000000000000
0000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100,C_CTRL_BRAM_INIT_0E=256'b010010011110000000000000000000010100100100100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100,C_CTRL_BRAM_INIT_0D=256'b010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_0C=256'b010000101110100000000000000000000000011011111100000000000000000000100110111101010000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100,C_CTRL_BRAM_INIT_0B=256'b0101101111010000000000000000
001000001011111100000000000000000010000010111111000000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000,C_CTRL_BRAM_INIT_0A=256'b0101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100,C_CTRL_BRAM_INIT_09=256'b01010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_08=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000110111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_07=256'b0
100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_06=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_05=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_04=256'b01000001011111100000000000000000010000010111110000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111
11101,C_CTRL_BRAM_INIT_03=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_02=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_01=256'b0100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_00=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000001001111000000000000000000000110010010010000000000000000001000000000111100000000000000000010000010111111000
0000000000000001000001011111000,C_CTRL_BRAM_SRVAL=36'b01011111100,C_CTRL_BRAM_INITP_07=256'b0,C_CTRL_BRAM_INITP_06=256'b0,C_CTRL_BRAM_INITP_05=256'b0,C_CTRL_BRAM_INITP_04=256'b0,C_CTRL_BRAM_INITP_03=256'b01000100010001000100010001000100010001000100010001000100010001,C_CTRL_BRAM_INITP_02=256'b01000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001,C_CTRL_BRAM_INITP_01=256'b01000100010000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000010001,C_CTRL_BRAM_INITP_00=256'b0100010001000100010001000100010001000100010001000000000000000100010001000100010001000000010001000100010001000100010001000100010001000100010001000100000000000100010001000
1000100010000000100010001000100010001000100010001000100010001000100010001000000000001>.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v" Line 3461: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module
<mpmc_core(C_FAMILY="spartan6",C_USE_MIG_S3_PHY=0,C_USE_MIG_V4_PHY=0,C_USE_MIG_V5_PHY=0,C_USE_MIG_V6_PHY=0,C_USE_MCB_S6_PHY=1,C_IODELAY_GRP="MCB_DDR2",C_SPEEDGRADE_INT=2,C_MEM_TYPE="DDR2",C_DEBUG_REG_ENABLE=0,C_USE_STATIC_PHY=0,C_STATIC_PHY_RDDATA_CLK_SEL=0,C_STATIC_PHY_RDDATA_SWAP_RISE=0,C_STATIC_PHY_RDEN_DELAY=5,C_MEM_PART_NUM_COL_BITS=10,C_ARB0_NUM_SLOTS=8,C_PORT_CONFIG=1,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_MEM_CALIBRATION_MODE=1,C_MEM_CALIBRATION_DELAY="HALF",C_MEM_CALIBRATION_SOFT_IP="TRUE",C_MEM_SKIP_IN_TERM_CAL=0,C_MEM_SKIP_DYNAMIC_CAL=0,C_MEM_SKIP_DYN_IN_TERM=1,C_MEM_CALIBRATION_BYPASS="NO",C_MCB_DRP_CLK_PRESENT=0,C_MEM_TZQINIT_MAXCNT=528,C_MCB_LDQSP_TAP_DELAY_VAL=0,C_MCB_UDQSP_TAP_DELAY_VAL=0,C_MCB_LDQSN_TAP_DELAY_VAL=0,C_MCB_UDQSN_TAP_DELAY_VAL=0,C_MCB_DQ0_TAP_DELAY_VAL=0,C_MCB_DQ1_TAP_DELAY_VAL=0,C_MCB_DQ2_TAP_DELAY_VAL=0,C_MCB_DQ3_TAP_DELAY_VAL=0,C_MCB_DQ4_TAP_DELAY_VAL=0,C_MCB_DQ5_TAP_DELAY_VAL=0,C_MCB_DQ6_TAP_DELAY_VAL=0,C_MCB_DQ7_TAP_DELAY_VAL=0,C_MCB_DQ8_TAP_DELAY_VAL=0,C_MCB_DQ9_TAP_DELAY_VA
L=0,C_MCB_DQ10_TAP_DELAY_VAL=0,C_MCB_DQ11_TAP_DELAY_VAL=0,C_MCB_DQ12_TAP_DELAY_VAL=0,C_MCB_DQ13_TAP_DELAY_VAL=0,C_MCB_DQ14_TAP_DELAY_VAL=0,C_MCB_DQ15_TAP_DELAY_VAL=0,C_MPMC_CLK_MEM_2X_PERIOD_PS=1667,C_MCB_USE_EXTERNAL_BUFPLL=0,C_INCLUDE_ECC_SUPPORT=0,C_INCLUDE_ECC_TEST=0,C_ECC_DEFAULT_ON=1,C_ECC_SEC_THRESHOLD=1,C_ECC_DEC_THRESHOLD=1,C_ECC_PEC_THRESHOLD=1,C_IS_DDR=1'b1,C_SPECIAL_BOARD=0,C_MEM_PA_SR=0,C_MEM_CAS_WR_LATENCY=4,C_MEM_AUTO_SR="ENABLED",C_MEM_HIGH_TEMP_SR="NORMAL",C_MEM_DYNAMIC_WRITE_ODT="OFF",C_MEM_WRLVL=1,C_IDELAY_CLK_FREQ="DEFAULT",C_MEM_PHASE_DETECT="DEFAULT",C_MEM_IBUF_LPWR_MODE="DEFAULT",C_MEM_IODELAY_HP_MODE="DEFAULT",C_MEM_SIM_INIT_OPTION="DEFAULT",C_MEM_SIM_CAL_OPTION="DEFAULT",C_MEM_CAL_WIDTH="DEFAULT",C_MEM_NDQS_COL0=0,C_MEM_NDQS_COL1=0,C_MEM_NDQS_COL2=0,C_MEM_NDQS_COL3=0,C_MEM_DQS_LOC_COL0=144'b0,C_MEM_DQS_LOC_COL1=144'b0,C_MEM_DQS_LOC_COL2=144'b0,C_MEM_DQS_LOC_COL3=144'b0,C_NUM_PORTS=3,C_MEM_DQS_IO_COL=72'b0,C_MEM_DQ_IO_MS=72'b0,C_MEM_DQS_MATCHED=1'b0,C_MEM_CAS_LATENCY0=5,C_MEM_CAS_LATEN
CY1=0,C_MEM_BURST_LENGTH=4'b0100,C_MEM_ADDITIVE_LATENCY=0,C_MEM_ODT_TYPE=3,C_MEM_REDUCED_DRV=0,C_MEM_REG_DIMM=0,C_MPMC_CLK_PERIOD=13333,C_MEM_PART_TRAS=45000,C_MEM_PART_TRCD=12500,C_MEM_PART_TWR=15000,C_MEM_PART_TREFI=7800000,C_MEM_PART_TRP=12500,C_MEM_PART_TRFC=127500,C_MEM_PART_TWTR=7500,C_MEM_PART_TRTP=7500,C_MEM_PART_TPRDI=1000000,C_MEM_PART_TZQI=128000000,C_MEM_DDR2_ENABLE=1'b1,C_MEM_DQSN_ENABLE=1,C_MEM_DQS_GATE_EN=1'b0,C_MEM_IDEL_HIGH_PERF="FALSE",C_MEM_CLK_WIDTH=1,C_MEM_ODT_WIDTH=1,C_MEM_CE_WIDTH=1,C_MEM_CS_N_WIDTH=1,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_ECC_DATA_WIDTH_INT=0,C_ECC_DATA_WIDTH=0,C_ECC_DM_WIDTH=0,C_ECC_DM_WIDTH_INT=32'b0,C_ECC_DQS_WIDTH=0,C_ECC_DQS_WIDTH_INT=32'b0,C_MEM_DATA_WIDTH=16,C_MEM_DATA_WIDTH_INT=32'b0100000,C_MEM_DM_WIDTH=2,C_MEM_DM_WIDTH_INT=32'b0100,C_MEM_DQS_WIDTH=2,C_MEM_DQS_WIDTH_INT=32'b0100,C_MEM_BITS_DATA_PER_DQS=8,C_MEM_NUM_DIMMS=1,C_MEM_NUM_RANKS=1,C_MEM_SUPPORTED_TOTAL_OFFSETS=32'b01000000000000000000000000000,C_MEM_SUPPORTED_DIMM_OFFSETS=32'b0100000000000000000
0000000000,C_MEM_SUPPORTED_RANK_OFFSETS=32'b01000000000000000000000000000,C_MEM_SUPPORTED_BANK_OFFSETS=32'b01000000000000000000000000,C_MEM_SUPPORTED_ROW_OFFSETS=32'b0100000000000,C_MEM_SUPPORTED_COL_OFFSETS=32'b010,C_WR_TRAINING_PORT=0,C_PIX_ADDR_WIDTH_MAX=32,C_PIX_DATA_WIDTH_MAX=32,C_PI_DATA_WIDTH=8'b0,C_PI_RD_FIFO_TYPE=16'b1010101010101010,C_PI_WR_FIFO_TYPE=16'b1010101010101010,C_RD_FIFO_APP_PIPELINE=8'b11111111,C_RD_FIFO_MEM_PIPELINE=8'b11111111,C_WR_FIFO_APP_PIPELINE=8'b11111111,C_WR_FIFO_MEM_PIPELINE=8'b11111111,C_PIX_BE_WIDTH_MAX=32'sb0100,C_PIX_RDWDADDR_WIDTH_MAX=4,C_WR_DATAPATH_TML_PIPELINE=1,C_RD_DATAPATH_TML_MAX_FANOUT=0,C_AP_PIPELINE1=1'b1,C_AP_PIPELINE2=1'b1,C_NUM_CTRL_SIGNALS=36,C_PIPELINE_ADDRACK=8'b11111111,C_CP_PIPELINE=1'b1,C_ARB_PIPELINE=1,C_MAX_REQ_ALLOWED=1,C_REQ_PENDING_CNTR_WIDTH=1,C_REFRESH_CNT_MAX=32'sb01001001001,C_REFRESH_CNT_WIDTH=10,C_MAINT_PRESCALER_DIV=32'sb01111,C_REFRESH_TIMER_DIV=32'sb0100101,C_PERIODIC_RD_TIMER_DIV=32'sb0101,C_MAINT_PRESCALER_PERIOD_NS=32'sb011001000,C_ZQ_TI
MER_DIV=32'sb010011100010000000000,C_NREFRESH_BANK=8,C_ECC_NUM_REG=16,C_STATIC_PHY_NUM_REG=1,C_WORD_WRITE_SEQ=0,C_WORD_READ_SEQ=1,C_DOUBLEWORD_WRITE_SEQ=2,C_DOUBLEWORD_READ_SEQ=3,C_CL4_WRITE_SEQ=4,C_CL4_READ_SEQ=5,C_CL8_WRITE_SEQ=6,C_CL8_READ_SEQ=7,C_B16_WRITE_SEQ=8,C_B16_READ_SEQ=9,C_B32_WRITE_SEQ=10,C_B32_READ_SEQ=11,C_B64_WRITE_SEQ=12,C_B64_READ_SEQ=13,C_NOP_SEQ=15,C_REFH_SEQ=14,C_NCK_PER_CLK=1,C_TWR=0,C_CTRL_COMPLETE_INDEX=0,C_CTRL_IS_WRITE_INDEX=0,C_CTRL_PHYIF_RAS_N_INDEX=0,C_CTRL_PHYIF_CAS_N_INDEX=0,C_CTRL_PHYIF_WE_N_INDEX=0,C_CTRL_RMW_INDEX=0,C_CTRL_SKIP_0_INDEX=0,C_CTRL_PHYIF_DQS_O_INDEX=0,C_CTRL_SKIP_1_INDEX=0,C_CTRL_DP_RDFIFO_PUSH_INDEX=0,C_CTRL_SKIP_2_INDEX=0,C_CTRL_AP_COL_CNT_LOAD_INDEX=0,C_CTRL_AP_COL_CNT_ENABLE_INDEX=0,C_CTRL_AP_PRECHARGE_ADDR10_INDEX=0,C_CTRL_AP_ROW_COL_SEL_INDEX=0,C_CTRL_PHYIF_FORCE_DM_INDEX=0,C_CTRL_REPEAT4_INDEX=0,C_CTRL_DFI_RAS_N_0_INDEX=0,C_CTRL_DFI_CAS_N_0_INDEX=0,C_CTRL_DFI_WE_N_0_INDEX=0,C_CTRL_DFI_RAS_N_1_INDEX=0,C_CTRL_DFI_CAS_N_1_INDEX=0,C_CTRL_DFI_WE_N_1_INDEX=0,C_C
TRL_DP_WRFIFO_POP_INDEX=0,C_CTRL_DFI_WRDATA_EN_INDEX=0,C_CTRL_DFI_RDDATA_EN_INDEX=0,C_CTRL_AP_OTF_ADDR12_INDEX=0,C_CTRL_ARB_RDMODWR_DELAY=0,C_CTRL_AP_COL_DELAY=0,C_CTRL_AP_PI_ADDR_CE_DELAY=0,C_CTRL_AP_PORT_SELECT_DELAY=0,C_CTRL_AP_PIPELINE1_CE_DELAY=0,C_CTRL_DP_LOAD_RDWDADDR_DELAY=0,C_CTRL_DP_RDFIFO_WHICHPORT_DELAY=0,C_CTRL_DP_SIZE_DELAY=0,C_CTRL_DP_WRFIFO_WHICHPORT_DELAY=0,C_CTRL_PHYIF_DUMMYREADSTART_DELAY=0,C_CTRL_Q0_DELAY=0,C_CTRL_Q1_DELAY=0,C_CTRL_Q2_DELAY=0,C_CTRL_Q3_DELAY=0,C_CTRL_Q4_DELAY=0,C_CTRL_Q5_DELAY=0,C_CTRL_Q6_DELAY=0,C_CTRL_Q7_DELAY=0,C_CTRL_Q8_DELAY=0,C_CTRL_Q9_DELAY=0,C_CTRL_Q10_DELAY=0,C_CTRL_Q11_DELAY=0,C_CTRL_Q12_DELAY=0,C_CTRL_Q13_DELAY=0,C_CTRL_Q14_DELAY=0,C_CTRL_Q15_DELAY=0,C_CTRL_Q16_DELAY=0,C_CTRL_Q17_DELAY=0,C_CTRL_Q18_DELAY=0,C_CTRL_Q19_DELAY=0,C_CTRL_Q20_DELAY=0,C_CTRL_Q21_DELAY=0,C_CTRL_Q22_DELAY=0,C_CTRL_Q23_DELAY=0,C_CTRL_Q24_DELAY=0,C_CTRL_Q25_DELAY=0,C_CTRL_Q26_DELAY=0,C_CTRL_Q27_DELAY=0,C_CTRL_Q28_DELAY=0,C_CTRL_Q29_DELAY=0,C_CTRL_Q30_DELAY=0,C_CTRL_Q31_DELAY=0,C_CTRL_Q32_DE
LAY=0,C_CTRL_Q33_DELAY=0,C_CTRL_Q34_DELAY=0,C_CTRL_Q35_DELAY=0,C_ARB0_ALGO="ROUND_ROBIN",C_BASEADDR_ARB0=9'b0,C_HIGHADDR_ARB0=32'b0111,C_BASEADDR_ARB1=9'b010000,C_HIGHADDR_ARB1=9'b011111,C_BASEADDR_ARB2=9'b0100000,C_HIGHADDR_ARB2=9'b0101111,C_BASEADDR_ARB3=9'b0110000,C_HIGHADDR_ARB3=9'b0111111,C_BASEADDR_ARB4=9'b01000000,C_HIGHADDR_ARB4=9'b01001111,C_BASEADDR_ARB5=9'b01010000,C_HIGHADDR_ARB5=9'b01011111,C_BASEADDR_ARB6=9'b01100000,C_HIGHADDR_ARB6=9'b01101111,C_BASEADDR_ARB7=9'b01110000,C_HIGHADDR_ARB7=9'b01111111,C_BASEADDR_ARB8=9'b010000000,C_HIGHADDR_ARB8=9'b010001111,C_BASEADDR_ARB9=9'b010010000,C_HIGHADDR_ARB9=9'b010011111,C_BASEADDR_ARB10=9'b010100000,C_HIGHADDR_ARB10=9'b010101111,C_BASEADDR_ARB11=9'b010110000,C_HIGHADDR_ARB11=9'b010111111,C_BASEADDR_ARB12=9'b011000000,C_HIGHADDR_ARB12=9'b011001111,C_BASEADDR_ARB13=9'b011010000,C_HIGHADDR_ARB13=9'b011011111,C_BASEADDR_ARB14=9'b011100000,C_HIGHADDR_ARB14=9'b011101111,C_BASEADDR_ARB15=9'b011110000,C_HIGHADDR_ARB15=9'b011111111,C_ARB_BRAM_SRVAL_A=36'b0,C_AR
B_BRAM_SRVAL_B=36'b0,C_ARB_BRAM_INIT_00=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_01=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_02=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_03=256'b0111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000
00001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_04=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_05=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_06=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_07=256'b0111111111111111111111111000000001111111111111111111111110000000011111111111111111111
11110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_08=256'b0,C_ARB_BRAM_INIT_09=256'b0,C_ARB_BRAM_INIT_0A=256'b0,C_ARB_BRAM_INIT_0B=256'b0,C_ARB_BRAM_INIT_0C=256'b0,C_ARB_BRAM_INIT_0D=256'b0,C_ARB_BRAM_INIT_0E=256'b0,C_ARB_BRAM_INIT_0F=256'b0,C_ARB_BRAM_INIT_10=256'b0,C_ARB_BRAM_INIT_11=256'b0,C_ARB_BRAM_INIT_12=256'b0,C_ARB_BRAM_INIT_13=256'b0,C_ARB_BRAM_INIT_14=256'b0,C_ARB_BRAM_INIT_15=256'b0,C_ARB_BRAM_INIT_16=256'b0,C_ARB_BRAM_INIT_17=256'b0,C_ARB_BRAM_INIT_18=256'b0,C_ARB_BRAM_INIT_19=256'b0,C_ARB_BRAM_INIT_1A=256'b0,C_ARB_BRAM_INIT_1B=256'b0,C_ARB_BRAM_INIT_1C=256'b0,C_ARB_BRAM_INIT_1D=256'b0,C_ARB_BRAM_INIT_1E=256'b0,C_ARB_BRAM_INIT_1F=256'b0,C_ARB_BRAM_INIT_20=256'b0,C_ARB_BRAM_INIT_21=256'b0,C_ARB_BRAM_INIT_22=256'b0,C_ARB_BRAM_INIT_23=256'b0,C_ARB_BRAM_INIT_24=256'b0,C_ARB_BRAM_INIT_25=256'b0,C_ARB_BRAM_INIT_26=256'b0,C_ARB_BRAM_INIT_27=256'b0,C_ARB_BRAM_INIT_28=256'b0,C
_ARB_BRAM_INIT_29=256'b0,C_ARB_BRAM_INIT_2A=256'b0,C_ARB_BRAM_INIT_2B=256'b0,C_ARB_BRAM_INIT_2C=256'b0,C_ARB_BRAM_INIT_2D=256'b0,C_ARB_BRAM_INIT_2E=256'b0,C_ARB_BRAM_INIT_2F=256'b0,C_ARB_BRAM_INIT_30=256'b0,C_ARB_BRAM_INIT_31=256'b0,C_ARB_BRAM_INIT_32=256'b0,C_ARB_BRAM_INIT_33=256'b0,C_ARB_BRAM_INIT_34=256'b0,C_ARB_BRAM_INIT_35=256'b0,C_ARB_BRAM_INIT_36=256'b0,C_ARB_BRAM_INIT_37=256'b0,C_ARB_BRAM_INIT_38=256'b0,C_ARB_BRAM_INIT_39=256'b0,C_ARB_BRAM_INIT_3A=256'b0,C_ARB_BRAM_INIT_3B=256'b0,C_ARB_BRAM_INIT_3C=256'b0,C_ARB_BRAM_INIT_3D=256'b0,C_ARB_BRAM_INIT_3E=256'b0,C_ARB_BRAM_INIT_3F=256'b0,C_ARB_BRAM_INITP_00=256'b0,C_ARB_BRAM_INITP_01=256'b0,C_ARB_BRAM_INITP_02=256'b0,C_ARB_BRAM_INITP_03=256'b0,C_ARB_BRAM_INITP_04=256'b0,C_ARB_BRAM_INITP_05=256'b0,C_ARB_BRAM_INITP_06=256'b0,C_ARB_BRAM_INITP_07=256'b0,C_USE_FIXED_BASEADDR_CTRL=0,C_SKIP_1_VALUE=15,C_SKIP_2_VALUE=15,C_SKIP_3_VALUE=15,C_SKIP_4_VALUE=20,C_SKIP_5_VALUE=36,C_SKIP_6_VALUE=20,C_SKIP_7_VALUE=36,C_B16_REPEAT_CNT=0,C_B32_REPEAT_CNT=0,C_B64_REPEAT_CNT=0,
C_ZQCS_REPEAT_CNT=0,C_BASEADDR_CTRL0=12'b0,C_HIGHADDR_CTRL0=12'b01101,C_BASEADDR_CTRL1=12'b01110,C_HIGHADDR_CTRL1=12'b010111,C_BASEADDR_CTRL2=12'b011000,C_HIGHADDR_CTRL2=12'b0100101,C_BASEADDR_CTRL3=12'b0100110,C_HIGHADDR_CTRL3=12'b0101111,C_BASEADDR_CTRL4=12'b0110000,C_HIGHADDR_CTRL4=12'b0111101,C_BASEADDR_CTRL5=12'b0111110,C_HIGHADDR_CTRL5=12'b01000111,C_BASEADDR_CTRL6=12'b01001000,C_HIGHADDR_CTRL6=12'b01011011,C_BASEADDR_CTRL7=12'b01011100,C_HIGHADDR_CTRL7=12'b01101010,C_BASEADDR_CTRL8=12'b01101011,C_HIGHADDR_CTRL8=12'b010000110,C_BASEADDR_CTRL9=12'b010000111,C_HIGHADDR_CTRL9=12'b010011101,C_BASEADDR_CTRL10=12'b010011110,C_HIGHADDR_CTRL10=12'b010100101,C_BASEADDR_CTRL11=12'b010100110,C_HIGHADDR_CTRL11=12'b010101101,C_BASEADDR_CTRL12=12'b010101110,C_HIGHADDR_CTRL12=12'b010110101,C_BASEADDR_CTRL13=12'b010110110,C_HIGHADDR_CTRL13=12'b010111101,C_BASEADDR_CTRL14=12'b010111110,C_HIGHADDR_CTRL14=12'b011010000,C_BASEADDR_CTRL15=12'b011010001,C_HIGHADDR_CTRL15=12'b011011000,C_BASEADDR_CTRL16=12'b011011001,C_HIGHAD
DR_CTRL16=12'b011011010,C_CTRL_BRAM_SRVAL=36'b01011111100,C_CTRL_BRAM_INIT_00=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_01=256'b0100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_02=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_03=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000000100111100000000000000000000011001001001000000000000000
00010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_04=256'b0100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_05=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_06=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_07=256'b010000010111111000000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000
0000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_08=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000110111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_09=256'b01010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_0A=256'b0101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100,C_CTRL_BRAM_INIT_0B=256'b010110111101000000000000000000100000101111110000000000000000001000001011111100000000000000000010
0000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000,C_CTRL_BRAM_INIT_0C=256'b010000101110100000000000000000000000011011111100000000000000000000100110111101010000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100,C_CTRL_BRAM_INIT_0D=256'b010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_0E=256'b010010011110000000000000000000010100100100100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100,C_CTRL_BRAM_INIT_0F=256'b0101111110000000000000000000000001011111100000000000000000000001
001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100,C_CTRL_BRAM_INIT_10=256'b0100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110100000000000000000000001011111100,C_CTRL_BRAM_INIT_11=256'b01101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000010110111101000000000000000000100000101111110000000000000000001000001011111100,C_CTRL_BRAM_INIT_12=256'b01101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000100110111101000000000000000000000001101111110000000000000000000010011011110100,C_CTRL_BRAM_INIT_13=256'b010111111000000000000000000000000101
1111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000001101111110000000000000000000010011011110101,C_CTRL_BRAM_INIT_14=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_15=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_16=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_17=256'b0101111110000000
000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_18=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111100000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_19=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1B=2
56'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C
_CTRL_BRAM_INIT_1F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_20=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_21=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_22=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000
000000001011111100,C_CTRL_BRAM_INIT_23=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_24=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_25=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_26=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011
11110000000000000000000000001011111100,C_CTRL_BRAM_INIT_27=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_28=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_29=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2A=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000
0000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000
000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_30=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_31=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_32=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111
00000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_33=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_34=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_35=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_36=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000
0000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_37=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_38=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_39=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000
101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3E=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000
00000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INITP_00=256'b01000100010001000100010001000100010001000100010000000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001,C_CTRL_BRAM_INITP_01=256'b01000100010000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000010001,C_CTRL_BRAM_INITP_02=256'b0100010001000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001,C_CTRL_BRAM_INITP_03=256'b01000100010001000100010001000100010001000100010001000100010001,C_CTRL_BRAM_INITP_04=256'b0,C_CTRL_BRAM_INITP_05=256'b0,C_CTRL_BRAM_INITP_06=256'b0,C_CTRL_BRAM_INITP_07=256'b0,C_PIM0_BASETYPE=1,C_PI0_ADDR_WIDTH=32,C_PI0_DATA_WIDTH=64,C_PI0_BE_WIDTH=32'sb01000,C_PI0_RDWDADDR_WIDTH=4,C_PIM1_BASETYPE=6,C_PI1_ADDR_WIDTH=32,C_PI1_DATA_WIDTH=32,C_PI1_BE_WIDTH=32'sb0100,C_PI1_RDWDADDR_WIDTH=4,C_PIM2_BASETYPE=6,C_PI2_ADDR_WIDTH=32,C_PI2_DATA_WIDTH=32,C_PI2_BE_WIDTH=32'sb0100,C_PI2_RDWDADDR_WIDTH=4,C_PIM3_BASETYPE=0,C_PI3_ADDR_WIDTH=32,C_PI3_DATA_WIDTH=64,C_PI3_BE_WIDTH=32'sb01000,C_PI3_RDWDADDR_WIDTH=4,C_PIM4_BASETYPE=0,C_PI4_ADDR_WIDTH=32,C_PI4_DATA_WIDTH=64,C_PI4_BE_WIDTH=32'sb01000,C_PI4_RDWDADDR_WIDTH=4,C_PIM5_BASETYPE=0,C_PI5_ADDR_WIDTH=32,C_PI5_DATA_WI
DTH=64,C_PI5_BE_WIDTH=32'sb01000,C_PI5_RDWDADDR_WIDTH=4,C_PI6_ADDR_WIDTH=32,C_PI6_DATA_WIDTH=64,C_PI6_BE_WIDTH=32'sb01000,C_PI6_RDWDADDR_WIDTH=4,C_PI7_ADDR_WIDTH=32,C_PI7_DATA_WIDTH=64,C_PI7_BE_WIDTH=32'sb01000,C_PI7_RDWDADDR_WIDTH=4,C_TBY4TAPVALUE=32'sb0101011>.

Elaborating module <BUFPLL_MCB(DIVIDE=2,LOCK_SRC="LOCK_TO_0")>.

Elaborating module
<s6_phy_top(C_MEM_TYPE="DDR2",C_PORT_CONFIG=1,C_MEM_PART_NUM_COL_BITS=10,C_ARB0_NUM_SLOTS=8,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_MEM_CALIBRATION_MODE=1,C_MEM_CALIBRATION_DELAY="HALF",C_MEM_CALIBRATION_SOFT_IP="TRUE",C_MEM_SKIP_IN_TERM_CAL=0,C_MEM_SKIP_DYNAMIC_CAL=0,C_MEM_SKIP_DYN_IN_TERM=1,C_MEM_CALIBRATION_BYPASS="NO",C_SIMULATION="FALSE",C_MCB_DRP_CLK_PRESENT=0,C_MEM_TZQINIT_MAXCNT=528,C_MPMC_CLK_MEM_2X_PERIOD_PS=1667,C_NUM_PORTS=3,C_MEM_PA_SR=0,C_MEM_CAS_WR_LATENCY=4,C_MEM_AUTO_SR="ENABLED",C_MEM_HIGH_TEMP_SR="NORMAL",C_MEM_DYNAMIC_WRITE_ODT="OFF",C_MEM_CAS_LATENCY0=5,C_MEM_BURST_LENGTH=4'b0100,C_MEM_ODT_TYPE=3,C_MEM_REDUCED_DRV=0,C_MEM_PART_TRAS=45000,C_MEM_PART_TRCD=12500,C_MEM_PART_TREFI=7800000,C_MEM_PART_TRP=12500,C_MEM_PART_TRFC=127500,C_MEM_PART_TWR=15000,C_MEM_PART_TWTR=7500,C_MEM_PART_TRTP=7500,C_MEM_DQSN_ENABLE=1,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_DATA_WIDTH=16,C_PIX_ADDR_WIDTH_MAX=32,C_PIX_DATA_WIDTH_MAX=32,C_PI_DATA_WIDTH=8'b0,C_PIX_BE_WIDTH_MAX=32'sb0100,C_PIX_RDWDADDR_WIDTH_MAX=
4,C_ARB0_ALGO="ROUND_ROBIN",C_ARB_BRAM_INIT_00=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_PIM0_BASETYPE=1,C_PI0_ADDR_WIDTH=32,C_PI0_DATA_WIDTH=64,C_PI0_BE_WIDTH=32'sb01000,C_PI0_RDWDADDR_WIDTH=4,C_PIM1_BASETYPE=6,C_PI1_ADDR_WIDTH=32,C_PI1_DATA_WIDTH=32,C_PI1_BE_WIDTH=32'sb0100,C_PI1_RDWDADDR_WIDTH=4,C_PIM2_BASETYPE=6,C_PI2_ADDR_WIDTH=32,C_PI2_DATA_WIDTH=32,C_PI2_BE_WIDTH=32'sb0100,C_PI2_RDWDADDR_WIDTH=4,C_PIM3_BASETYPE=0,C_PI3_ADDR_WIDTH=32,C_PI3_DATA_WIDTH=64,C_PI3_BE_WIDTH=32'sb01000,C_PI3_RDWDADDR_WIDTH=4,C_PIM4_BASETYPE=0,C_PI4_ADDR_WIDTH=32,C_PI4_DATA_WIDTH=64,C_PI4_BE_WIDTH=32'sb01000,C_PI4_RDWDADDR_WIDTH=4,C_PIM5_BASETYPE=0,C_PI5_ADDR_WIDTH=32,C_PI5_DATA_WIDTH=64,C_PI5_BE_WIDTH=32'sb01000,C_PI5_RDWDADDR_WIDTH=4,C_PI6_ADDR_WIDTH=32,C_PI6_DATA_WIDTH=64,C_PI6_BE_WIDTH=32'sb01000,C_PI6_RDWDADDR_W
IDTH=4,C_PI7_ADDR_WIDTH=32,C_PI7_DATA_WIDTH=64,C_PI7_BE_WIDTH=32'sb01000,C_PI7_RDWDADDR_WIDTH=4,C_MCB_LDQSP_TAP_DELAY_VAL=0,C_MCB_UDQSP_TAP_DELAY_VAL=0,C_MCB_LDQSN_TAP_DELAY_VAL=0,C_MCB_UDQSN_TAP_DELAY_VAL=0,C_MCB_DQ0_TAP_DELAY_VAL=0,C_MCB_DQ1_TAP_DELAY_VAL=0,C_MCB_DQ2_TAP_DELAY_VAL=0,C_MCB_DQ3_TAP_DELAY_VAL=0,C_MCB_DQ4_TAP_DELAY_VAL=0,C_MCB_DQ5_TAP_DELAY_VAL=0,C_MCB_DQ6_TAP_DELAY_VAL=0,C_MCB_DQ7_TAP_DELAY_VAL=0,C_MCB_DQ8_TAP_DELAY_VAL=0,C_MCB_DQ9_TAP_DELAY_VAL=0,C_MCB_DQ10_TAP_DELAY_VAL=0,C_MCB_DQ11_TAP_DELAY_VAL=0,C_MCB_DQ12_TAP_DELAY_VAL=0,C_MCB_DQ13_TAP_DELAY_VAL=0,C_MCB_DQ14_TAP_DELAY_VAL=0,C_MCB_DQ15_TAP_DELAY_VAL=0)>.

Elaborating module <mpmc_npi2mcb(C_PI_ADDR_WIDTH=32,C_PI_BASETYPE=1,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=4,C_PI_RDWDADDR_WIDTH=4)>.

Elaborating module <mpmc_rdcntr>.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_rdcntr.v" Line 78: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <SRL16E>.

Elaborating module <mpmc_npi2mcb(C_PI_ADDR_WIDTH=32,C_PI_BASETYPE=6,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=4,C_PI_RDWDADDR_WIDTH=4)>.

Elaborating module
<mcb_raw_wrapper(C_MEMCLK_PERIOD=3334,C_PORT_ENABLE=6'b0111,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_USR_INTERFACE_MODE="NATIVE",C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b111111100010001000,C_ARB_TIME_SLOT_1=18'b111111000100010001,C_ARB_TIME_SLOT_2=18'b111111001000100010,C_ARB_TIME_SLOT_3=18'b111111010001000100,C_ARB_TIME_SLOT_4=18'b111111100010001000,C_ARB_TIME_SLOT_5=18'b111111000100010001,C_ARB_TIME_SLOT_6=18'b111111001000100010,C_ARB_TIME_SLOT_7=18'b111111010001000100,C_ARB_TIME_SLOT_8=18'b111111100010001000,C_ARB_TIME_SLOT_9=18'b111111000100010001,C_ARB_TIME_SLOT_10=18'b111111001000100010,C_ARB_TIME_SLOT_11=18'b111111010001000100,C_PORT_CONFIG="B32_B32_B32_B32",C_MEM_TRAS=45000,C_MEM_TRCD=12500,C_MEM_TREFI=7800000,C_MEM_TRFC=127500,C_MEM_TRP=12500,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=7500,C_NUM_DQ_PINS=16,C_MEM_TYPE="DDR2",C_MEM_BURST_LEN=4'b0100,C_MEM_CAS_LATENCY=5,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=3,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=7,C_MEM_MOBILE_PA_SR="FULL",C_MEM_DDR1_2_ODS="
FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DDR2_RTT="50OHMS",C_MEM_DDR3_RTT="DIV6",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_CALIB_SOFT_IP="TRUE",C_SKIP_IN_TERM_CAL=0,C_SKIP_DYNAMIC_CAL=0,C_SKIP_DYN_IN_TERM=1,C_MC_CALIB_BYPASS="NO",C_MEM_TZQINIT_MAXCNT=512,C_MC_CALIBRATION_RA=13'b1111111111111,C_MC_CALIBRATION_BA=3'b111,C_MC_CALIBRATION_CA=32'b01111111100,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_SIMULATION="FALSE",C_P0_MASK_SIZE=32'sb0100,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=32'sb0100,C_P1_DATA_PORT_SIZE=32,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12
_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL=0)>.
WARNING:HDLCompiler:872 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_raw_wrapper.v" Line 687: Using initial value of allzero since it is never assigned

Elaborating module
<MCB(PORT_CONFIG="B32_B32_B32_B32",MEM_WIDTH=16,MEM_TYPE="DDR2",MEM_BURST_LEN=4'b0100,MEM_ADDR_ORDER="BANK_ROW_COLUMN",MEM_CAS_LATENCY=5,MEM_DDR3_CAS_LATENCY=7,MEM_DDR2_WRT_RECOVERY=32'sb0101,MEM_DDR3_WRT_RECOVERY=5,MEM_MOBILE_PA_SR="FULL",MEM_DDR1_2_ODS="FULL",MEM_DDR3_ODS="DIV6",MEM_DDR2_RTT="50OHMS",MEM_DDR3_RTT="DIV6",MEM_DDR3_ADD_LATENCY="OFF",MEM_DDR2_ADD_LATENCY=0,MEM_MOBILE_TC_SR=0,MEM_MDDR_ODS="FULL",MEM_DDR2_DIFF_DQS_EN="YES",MEM_DDR2_3_PA_SR="FULL",MEM_DDR3_CAS_WR_LATENCY=5,MEM_DDR3_AUTO_SR="ENABLED",MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",MEM_DDR3_DYN_WRT_ODT="OFF",MEM_RA_SIZE=13,MEM_BA_SIZE=3,MEM_CA_SIZE=10,MEM_RAS_VAL=32'sb01110,MEM_RCD_VAL=32'sb0100,MEM_REFI_VAL=32'sb0100100001011,MEM_RFC_VAL=32'sb0100111,MEM_RP_VAL=32'sb0100,MEM_WR_VAL=32'sb0101,MEM_RTP_VAL=32'sb011,MEM_WTR_VAL=32'sb011,CAL_BYPASS="NO",CAL_RA=13'b1111111111111,CAL_BA=3'b111,CAL_CA=32'b01111111100,CAL_CLK_DIV=1,CAL_DELAY="HALF",ARB_NUM_TIME_SLOTS=12,ARB_TIME_SLOT_0=18'b111111100010001000,ARB_TIME_SLOT_1=18'b111111000100010001,ARB_TIME
_SLOT_2=18'b111111001000100010,ARB_TIME_SLOT_3=18'b111111010001000100,ARB_TIME_SLOT_4=18'b111111100010001000,ARB_TIME_SLOT_5=18'b111111000100010001,ARB_TIME_SLOT_6=18'b111111001000100010,ARB_TIME_SLOT_7=18'b111111010001000100,ARB_TIME_SLOT_8=18'b111111100010001000,ARB_TIME_SLOT_9=18'b111111000100010001,ARB_TIME_SLOT_10=18'b111111001000100010,ARB_TIME_SLOT_11=18'b111111010001000100)>.

Elaborating module <mcb_soft_calibration_top(C_MEM_TZQINIT_MAXCNT=512,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR2")>.

Elaborating module <mcb_soft_calibration(C_MEM_TZQINIT_MAXCNT=512,C_MC_CALIBRATION_MODE="CALIBRATION",SKIP_IN_TERM_CAL=0,SKIP_DYNAMIC_CAL=0,SKIP_DYN_IN_TERM=1,C_SIMULATION="FALSE",C_MEM_TYPE="DDR2")>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 415: Assignment to Half_MV_DU ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 417: Assignment to Half_MV_DD ignored, since the identifier is never used

Elaborating module <iodrp_controller>.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_controller.v" Line 185: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <iodrp_mcb_controller>.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_mcb_controller.v" Line 300: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_mcb_controller.v" Line 311: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 450: Assignment to MCB_READ_DATA ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 600: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 722: Assignment to State_Start_DynCal_R1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 748: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 779: Assignment to MCB_UODATAVALID_U ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 941: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 945: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 991: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 995: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 996: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 997: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 998: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 999: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 1000: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" Line 825: Assignment to IODRPCTRLR_USE_BKST ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration_top.v" Line 218: Assignment to Max_Value ignored, since the identifier is never used

Elaborating module <IOBUF>.

Elaborating module <IODRP2>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=15)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=5)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="SLAVE",DATA_WIDTH=2)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <OBUFT>.

Elaborating module <OBUFTDS>.

Elaborating module <IOBUFDS>.

Elaborating module <PULLDOWN>.

Elaborating module <PULLUP>.

Elaborating module <dualxcl(C_FAMILY="spartan6",C_PI_A_SUBTYPE="IXCL",C_PI_B_SUBTYPE="DXCL",C_PI_BASEADDR=32'sb01001000000000000000000000000000,C_PI_HIGHADDR=32'sb01001111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=32'sb0100,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=2'b01,C_XCL_A_WRITEXFER=1,C_XCL_A_LINESIZE=4,C_XCL_B_WRITEXFER=1,C_XCL_B_LINESIZE=4,C_XCL_PIPE_STAGES=2,C_MEM_DATA_WIDTH=16,C_MEM_SDR_DATA_WIDTH=32'b0100000)>.

Elaborating module <mpmc_sample_cycle>.

Elaborating module <dualxcl_access(C_PI_A_SUBTYPE="IXCL",C_PI_B_SUBTYPE="DXCL",C_ADDR_MASK=32'b0111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=32'sb0100,C_XCL_A_WRITEXFER=0,C_XCL_A_LINESIZE=4,C_XCL_B_WRITEXFER=1,C_XCL_B_LINESIZE=4,C_MEM_DATA_WIDTH=16,C_ACCESS_FIFO_PIPE=0)>.

Elaborating module <dualxcl_access_data_path(C_XCL_LINESIZE=4,C_XCL_WRITEXFER=0,C_PI_SUBTYPE="IXCL",C_ADDR_MASK=32'b0111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=32'sb0100,C_MEM_DATA_WIDTH=16,C_ACCESS_FIFO_PIPE=0)>.

Elaborating module <srl16e_fifo(c_width=32,c_awidth=1,c_depth=1)>.

Elaborating module <dualxcl_access_data_path(C_XCL_LINESIZE=4,C_XCL_WRITEXFER=1,C_PI_SUBTYPE="DXCL",C_ADDR_MASK=32'b0111111111111111111111111111,C_PI_OFFSET=32'b0,C_PI_ADDR_WIDTH=32,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=32'sb0100,C_MEM_DATA_WIDTH=16,C_ACCESS_FIFO_PIPE=0)>.

Elaborating module <srl16e_fifo(c_width=33,c_awidth=1,c_depth=1)>.

Elaborating module <dualxcl_fsm(C_PI_A_SUBTYPE="IXCL",C_PI_B_SUBTYPE="DXCL",C_XCL_A_WRITEXFER=0,C_XCL_B_WRITEXFER=1,C_XCL_A_LINESIZE=4,C_XCL_B_LINESIZE=4,C_MAX_CNTR_WIDTH=2)>.

Elaborating module <dualxcl_read(C_PI_A_SUBTYPE="IXCL",C_PI_B_SUBTYPE="DXCL",C_PI_DATA_WIDTH=32,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=2'b01,C_XCL_A_LINESIZE=4,C_XCL_B_LINESIZE=4,C_MEM_SDR_DATA_WIDTH=32'b0100000,C_READ_FIFO_PIPE=0,C_RDFIFO_EMPTY_PIPE=0,C_MAX_CNTR_WIDTH=2)>.

Elaborating module <srl16e_fifo_protect(c_width=3,c_awidth=2,c_depth=4)>.

Elaborating module <fifo_pipeline(C_DWIDTH=3,C_INV_EXISTS=1)>.

Elaborating module <xcl_read_data(C_PI_SUBTYPE="IXCL",C_PI_DATA_WIDTH=32,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=2'b01,C_LINESIZE=4,C_MEM_SDR_DATA_WIDTH=32'b0100000,C_READ_FIFO_PIPE=0,C_RDFIFO_EMPTY_PIPE=0)>.

Elaborating module <dpram(C_WIDTH=33,C_AWIDTH=2,C_DEPTH=32'sb0100)>.

Elaborating module <xcl_read_data(C_PI_SUBTYPE="DXCL",C_PI_DATA_WIDTH=32,C_PI_RDWDADDR_WIDTH=4,C_PI_RDDATA_DELAY=2'b01,C_LINESIZE=4,C_MEM_SDR_DATA_WIDTH=32'b0100000,C_READ_FIFO_PIPE=0,C_RDFIFO_EMPTY_PIPE=0)>.
Going to vhdl side to elaborate module vfbc_pim_wrapper

Elaborating entity <vfbc_pim_wrapper> (architecture <IMP>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_pim_wrapper.vhd" Line 180: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_pim_wrapper.vhd" Line 182: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_pim_wrapper.vhd" Line 184: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <vfbc1_pim> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <vfbc> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <ObjFifoAsyncDiffW> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd" Line 689: Assignment to ena ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd" Line 700: Assignment to enb ignored, since the identifier is never used

Elaborating entity <dp_ram_async_diffw> (architecture <ramb>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <dp_ram_async> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" Line 1454: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" Line 1469: Assignment to addra_int ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" Line 1485: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" Line 1500: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" Line 1534: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <ObjFifo_prod_ctl_async> (architecture <structure>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <ObjFifo_cons_ctl_async> (architecture <structure>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd" Line 803: Assignment to prod_last ignored, since the identifier is never used

Elaborating entity <vfbc_newcmd> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <vfbc_arbitrator> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_arbitrator.vhd" Line 127: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_newcmd.vhd" Line 244: Assignment to grantedcmdportiddly2 ignored, since the identifier is never used

Elaborating entity <vfbc_cmd_fetch> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_cmd_fetch.vhd" Line 185: Assignment to newcmd_data_dly2 ignored, since the identifier is never used
WARNING:HDLCompiler:746 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_cmd_fetch.vhd" Line 265: Range is empty (null range)

Elaborating entity <vfbc_arbitrator> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <vfbc_cmd_buffer> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <vfbc_burst_control> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <vfbc_onehot> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <synch_fifo> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" Line 651: Assignment to depth_vector ignored, since the identifier is never used

Elaborating entity <dp_ram> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" Line 219: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" Line 234: Assignment to addra_int ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" Line 250: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" Line 265: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" Line 299: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <ObjFifoAsyncDiffW> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <dp_ram_async_diffw> (architecture <ramb>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:634 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/PrimXLib_arch.vhd" Line 270: Net <t_ramb_q_narrow[0][31]> does not have a driver.

Elaborating entity <ObjFifo_prod_ctl_async> (architecture <structure>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <ObjFifo_cons_ctl_async> (architecture <structure>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd" Line 864: Assignment to cons_last ignored, since the identifier is never used

Elaborating entity <ObjFifoAsyncDiffW> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <dp_ram_async_diffw> (architecture <ramb>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <ObjFifo_prod_ctl_async> (architecture <structure>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <ObjFifo_cons_ctl_async> (architecture <structure>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:634 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc.vhd" Line 328: Net <rdfifo_reset_or_flush[1]> does not have a driver.

Elaborating entity <vfbc_backend_control> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <synch_fifo> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <dp_ram> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <synch_fifo> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.

Elaborating entity <dp_ram> (architecture <rtl>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:634 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" Line 214: Net <MCBusIn_Burst_Length[2]> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" Line 220: Net <WrDataPortIn[1]_MData[255]> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" Line 223: Net <RdDataPortIn[1]_Clk> does not have a driver.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module vfbc_pim_wrapper

Elaborating entity <vfbc_pim_wrapper> (architecture <IMP>) with generics from library <mpmc_v6_06_a>.
WARNING:HDLCompiler:758 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_pim_wrapper.vhd" Line 66: Replacing existing netlist vfbc_pim_wrapper(301989888,335544319,32,0,"spartan6",32,0,32,1,3,1,16,1024,1,3,1,1,16,1024,1,3)(1,8)(IMP)
Back to verilog to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_mcb_ddr2_wrapper>.
    Related source file is "D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\hdl\system_mcb_ddr2_wrapper.v".
    Summary:
	no macro.
Unit <system_mcb_ddr2_wrapper> synthesized.

Synthesizing Unit <mpmc>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v".
        C_FAMILY = "spartan6"
        C_BASEFAMILY = "spartan6"
        C_SPEEDGRADE_INT = 2
        C_NUM_PORTS = 3
        C_ALL_PIMS_SHARE_ADDRESSES = 1
        C_MPMC_BASEADDR = 1207959552
        C_MPMC_HIGHADDR = 1342177279
        C_SDMA_CTRL_BASEADDR = -1
        C_SDMA_CTRL_HIGHADDR = 0
        C_MPMC_CTRL_BASEADDR = -1
        C_MPMC_CTRL_HIGHADDR = 0
        C_MPMC_CTRL_AWIDTH = 32
        C_MPMC_CTRL_DWIDTH = 64
        C_MPMC_CTRL_NATIVE_DWIDTH = 32
        C_MPMC_CTRL_NUM_MASTERS = 1
        C_MPMC_CTRL_MID_WIDTH = 1
        C_MPMC_CTRL_P2P = 1
        C_MPMC_CTRL_SUPPORT_BURSTS = 0
        C_MPMC_CTRL_SMALLEST_MASTER = 32
        C_NUM_IDELAYCTRL = 1
        C_IODELAY_GRP = "MCB_DDR2"
        C_MAX_REQ_ALLOWED = 1
        C_ARB_PIPELINE = 1
        C_WR_DATAPATH_TML_PIPELINE = 1
        C_RD_DATAPATH_TML_MAX_FANOUT = 0
        C_ARB_USE_DEFAULT = 0
        C_ARB0_ALGO = "ROUND_ROBIN"
        C_ARB0_NUM_SLOTS = 8
        C_PM_ENABLE = 0
        C_PM_DC_WIDTH = 48
        C_PM_GC_CNTR = 1
        C_PM_GC_WIDTH = 48
        C_PM_SHIFT_CNT_BY = 1
        C_SKIP_SIM_INIT_DELAY = 0
        C_USE_MIG_S3_PHY = 0
        C_USE_MIG_V4_PHY = 0
        C_USE_MIG_V5_PHY = 0
        C_USE_MIG_V6_PHY = 0
        C_USE_MCB_S6_PHY = 1
        C_USE_STATIC_PHY = 0
        C_STATIC_PHY_RDDATA_CLK_SEL = 0
        C_STATIC_PHY_RDDATA_SWAP_RISE = 0
        C_STATIC_PHY_RDEN_DELAY = 5
        C_DEBUG_REG_ENABLE = 0
        C_SPECIAL_BOARD = "NONE"
        C_PORT_CONFIG = 1
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_MEM_CALIBRATION_MODE = 1
        C_MEM_CALIBRATION_DELAY = "HALF"
        C_MEM_CALIBRATION_SOFT_IP = "TRUE"
        C_MEM_SKIP_IN_TERM_CAL = 0
        C_MEM_SKIP_DYNAMIC_CAL = 0
        C_MEM_SKIP_DYN_IN_TERM = 1
        C_MEM_INCDEC_THRESHOLD = 32'b00000000000000000000000000000010
        C_MEM_CHECK_MAX_INDELAY = 0
        C_MEM_CHECK_MAX_TAP_REG = 0
        C_MEM_TZQINIT_MAXCNT = 528
        C_MEM_CALIBRATION_BYPASS = "NO"
        C_MPMC_MCB_DRP_CLK_PRESENT = 0
        C_MPMC_CLK_MEM_2X_PERIOD_PS = 1667
        C_MCB_USE_EXTERNAL_BUFPLL = 0
        C_MCB_LDQSP_TAP_DELAY_VAL = 0
        C_MCB_UDQSP_TAP_DELAY_VAL = 0
        C_MCB_LDQSN_TAP_DELAY_VAL = 0
        C_MCB_UDQSN_TAP_DELAY_VAL = 0
        C_MCB_DQ0_TAP_DELAY_VAL = 0
        C_MCB_DQ1_TAP_DELAY_VAL = 0
        C_MCB_DQ2_TAP_DELAY_VAL = 0
        C_MCB_DQ3_TAP_DELAY_VAL = 0
        C_MCB_DQ4_TAP_DELAY_VAL = 0
        C_MCB_DQ5_TAP_DELAY_VAL = 0
        C_MCB_DQ6_TAP_DELAY_VAL = 0
        C_MCB_DQ7_TAP_DELAY_VAL = 0
        C_MCB_DQ8_TAP_DELAY_VAL = 0
        C_MCB_DQ9_TAP_DELAY_VAL = 0
        C_MCB_DQ10_TAP_DELAY_VAL = 0
        C_MCB_DQ11_TAP_DELAY_VAL = 0
        C_MCB_DQ12_TAP_DELAY_VAL = 0
        C_MCB_DQ13_TAP_DELAY_VAL = 0
        C_MCB_DQ14_TAP_DELAY_VAL = 0
        C_MCB_DQ15_TAP_DELAY_VAL = 0
        C_MEM_TYPE = "DDR2"
        C_MEM_DQS_IO_COL = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQ_IO_MS = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_CAS_LATENCY = 5
        C_MEM_ODT_TYPE = 3
        C_MEM_REDUCED_DRV = 0
        C_MEM_REG_DIMM = 0
        C_MPMC_CLK0_PERIOD_PS = 13333
        C_MEM_CLK_WIDTH = 1
        C_MEM_ODT_WIDTH = 1
        C_MEM_CE_WIDTH = 1
        C_MEM_CS_N_WIDTH = 1
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_DATA_WIDTH = 16
        C_MEM_DM_WIDTH = 2
        C_MEM_DQS_WIDTH = 2
        C_MEM_BITS_DATA_PER_DQS = 8
        C_MEM_NUM_DIMMS = 1
        C_MEM_NUM_RANKS = 1
        C_DDR2_DQSN_ENABLE = 1
        C_INCLUDE_ECC_SUPPORT = 0
        C_ECC_DEFAULT_ON = 1
        C_INCLUDE_ECC_TEST = 0
        C_ECC_SEC_THRESHOLD = 1
        C_ECC_DEC_THRESHOLD = 1
        C_ECC_PEC_THRESHOLD = 1
        C_ECC_DATA_WIDTH = 0
        C_ECC_DM_WIDTH = 0
        C_ECC_DQS_WIDTH = 0
        C_MEM_PART_NUM_BANK_BITS = 3
        C_MEM_PART_NUM_ROW_BITS = 13
        C_MEM_PART_NUM_COL_BITS = 10
        C_MEM_PART_TWR = 15000
        C_MEM_PART_TREFI = 7800000
        C_MEM_PART_TRAS = 45000
        C_MEM_PART_TRCD = 12500
        C_MEM_PART_TRP = 12500
        C_MEM_PART_TRFC = 127500
        C_MEM_PART_TWTR = 7500
        C_MEM_PART_TRTP = 7500
        C_MEM_PART_TPRDI = 1000000
        C_MEM_PART_TZQI = 128000000
        C_TBY4TAPVALUE = 9999
        C_MEM_PA_SR = 0
        C_MEM_CAS_WR_LATENCY = 5
        C_MEM_AUTO_SR = "ENABLED"
        C_MEM_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DYNAMIC_WRITE_ODT = "OFF"
        C_MEM_WRLVL = 1
        C_IDELAY_CLK_FREQ = "DEFAULT"
        C_MEM_PHASE_DETECT = "DEFAULT"
        C_MEM_IBUF_LPWR_MODE = "DEFAULT"
        C_MEM_IODELAY_HP_MODE = "DEFAULT"
        C_MEM_SIM_INIT_OPTION = "DEFAULT"
        C_MEM_SIM_CAL_OPTION = "DEFAULT"
        C_MEM_CAL_WIDTH = "DEFAULT"
        C_MEM_NDQS_COL0 = 0
        C_MEM_NDQS_COL1 = 0
        C_MEM_NDQS_COL2 = 0
        C_MEM_NDQS_COL3 = 0
        C_MEM_DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MAINT_PRESCALER_PERIOD = 200000
        C_PIM0_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM0_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM0_OFFSET = 32'b00000000000000000000000000000000
        C_PIM0_DATA_WIDTH = 64
        C_PIM0_BASETYPE = 1
        C_PIM0_SUBTYPE = "IXCL"
        C_PIM0_B_SUBTYPE = "DXCL"
        C_XCL0_LINESIZE = 4
        C_XCL0_WRITEXFER = 1
        C_XCL0_PIPE_STAGES = 2
        C_XCL0_B_IN_USE = 1
        C_XCL0_B_LINESIZE = 4
        C_XCL0_B_WRITEXFER = 1
        C_SPLB0_AWIDTH = 32
        C_SPLB0_DWIDTH = 64
        C_SPLB0_NATIVE_DWIDTH = 64
        C_SPLB0_NUM_MASTERS = 1
        C_SPLB0_MID_WIDTH = 1
        C_SPLB0_P2P = 1
        C_SPLB0_SUPPORT_BURSTS = 0
        C_SPLB0_SMALLEST_MASTER = 32
        C_SDMA_CTRL0_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL0_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL0_AWIDTH = 32
        C_SDMA_CTRL0_DWIDTH = 64
        C_SDMA_CTRL0_NATIVE_DWIDTH = 32
        C_SDMA_CTRL0_NUM_MASTERS = 1
        C_SDMA_CTRL0_MID_WIDTH = 1
        C_SDMA_CTRL0_P2P = 1
        C_SDMA_CTRL0_SUPPORT_BURSTS = 0
        C_SDMA_CTRL0_SMALLEST_MASTER = 32
        C_SDMA0_COMPLETED_ERR_TX = 1
        C_SDMA0_COMPLETED_ERR_RX = 1
        C_SDMA0_PRESCALAR = 1023
        C_SDMA0_PI2LL_CLK_RATIO = 1
        C_PPC440MC0_BURST_LENGTH = 4
        C_PPC440MC0_PIPE_STAGES = 1
        C_VFBC0_CMD_FIFO_DEPTH = 32
        C_VFBC0_CMD_AFULL_COUNT = 3
        C_VFBC0_RDWD_DATA_WIDTH = 32
        C_VFBC0_RDWD_FIFO_DEPTH = 1024
        C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI0_ADDRACK_PIPELINE = 1
        C_PI0_RD_FIFO_TYPE = "BRAM"
        C_PI0_WR_FIFO_TYPE = "BRAM"
        C_PI0_RD_FIFO_APP_PIPELINE = 1
        C_PI0_RD_FIFO_MEM_PIPELINE = 1
        C_PI0_WR_FIFO_APP_PIPELINE = 1
        C_PI0_WR_FIFO_MEM_PIPELINE = 1
        C_PI0_PM_USED = 1
        C_PI0_PM_DC_CNTR = 1
        C_PIM1_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM1_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM1_OFFSET = 32'b00000000000000000000000000000000
        C_PIM1_DATA_WIDTH = 32
        C_PIM1_BASETYPE = 6
        C_PIM1_SUBTYPE = "VFBC"
        C_PIM1_B_SUBTYPE = "VFBC"
        C_XCL1_LINESIZE = 4
        C_XCL1_WRITEXFER = 1
        C_XCL1_PIPE_STAGES = 2
        C_XCL1_B_IN_USE = 0
        C_XCL1_B_LINESIZE = 4
        C_XCL1_B_WRITEXFER = 1
        C_SPLB1_AWIDTH = 32
        C_SPLB1_DWIDTH = 64
        C_SPLB1_NATIVE_DWIDTH = 64
        C_SPLB1_NUM_MASTERS = 1
        C_SPLB1_MID_WIDTH = 1
        C_SPLB1_P2P = 1
        C_SPLB1_SUPPORT_BURSTS = 0
        C_SPLB1_SMALLEST_MASTER = 32
        C_SDMA_CTRL1_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL1_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL1_AWIDTH = 32
        C_SDMA_CTRL1_DWIDTH = 64
        C_SDMA_CTRL1_NATIVE_DWIDTH = 32
        C_SDMA_CTRL1_NUM_MASTERS = 1
        C_SDMA_CTRL1_MID_WIDTH = 1
        C_SDMA_CTRL1_P2P = 1
        C_SDMA_CTRL1_SUPPORT_BURSTS = 0
        C_SDMA_CTRL1_SMALLEST_MASTER = 32
        C_SDMA1_COMPLETED_ERR_TX = 1
        C_SDMA1_COMPLETED_ERR_RX = 1
        C_SDMA1_PRESCALAR = 1023
        C_SDMA1_PI2LL_CLK_RATIO = 1
        C_PPC440MC1_BURST_LENGTH = 4
        C_PPC440MC1_PIPE_STAGES = 1
        C_VFBC1_CMD_FIFO_DEPTH = 32
        C_VFBC1_CMD_AFULL_COUNT = 3
        C_VFBC1_RDWD_DATA_WIDTH = 16
        C_VFBC1_RDWD_FIFO_DEPTH = 1024
        C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI1_ADDRACK_PIPELINE = 1
        C_PI1_RD_FIFO_TYPE = "BRAM"
        C_PI1_WR_FIFO_TYPE = "BRAM"
        C_PI1_RD_FIFO_APP_PIPELINE = 1
        C_PI1_RD_FIFO_MEM_PIPELINE = 1
        C_PI1_WR_FIFO_APP_PIPELINE = 1
        C_PI1_WR_FIFO_MEM_PIPELINE = 1
        C_PI1_PM_USED = 1
        C_PI1_PM_DC_CNTR = 1
        C_PIM2_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM2_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM2_OFFSET = 32'b00000000000000000000000000000000
        C_PIM2_DATA_WIDTH = 32
        C_PIM2_BASETYPE = 6
        C_PIM2_SUBTYPE = "VFBC"
        C_PIM2_B_SUBTYPE = "VFBC"
        C_XCL2_LINESIZE = 4
        C_XCL2_WRITEXFER = 1
        C_XCL2_PIPE_STAGES = 2
        C_XCL2_B_IN_USE = 0
        C_XCL2_B_LINESIZE = 4
        C_XCL2_B_WRITEXFER = 1
        C_SPLB2_AWIDTH = 32
        C_SPLB2_DWIDTH = 64
        C_SPLB2_NATIVE_DWIDTH = 64
        C_SPLB2_NUM_MASTERS = 1
        C_SPLB2_MID_WIDTH = 1
        C_SPLB2_P2P = 1
        C_SPLB2_SUPPORT_BURSTS = 0
        C_SPLB2_SMALLEST_MASTER = 32
        C_SDMA_CTRL2_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL2_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL2_AWIDTH = 32
        C_SDMA_CTRL2_DWIDTH = 64
        C_SDMA_CTRL2_NATIVE_DWIDTH = 32
        C_SDMA_CTRL2_NUM_MASTERS = 1
        C_SDMA_CTRL2_MID_WIDTH = 1
        C_SDMA_CTRL2_P2P = 1
        C_SDMA_CTRL2_SUPPORT_BURSTS = 0
        C_SDMA_CTRL2_SMALLEST_MASTER = 32
        C_SDMA2_COMPLETED_ERR_TX = 1
        C_SDMA2_COMPLETED_ERR_RX = 1
        C_SDMA2_PRESCALAR = 1023
        C_SDMA2_PI2LL_CLK_RATIO = 1
        C_PPC440MC2_BURST_LENGTH = 4
        C_PPC440MC2_PIPE_STAGES = 1
        C_VFBC2_CMD_FIFO_DEPTH = 32
        C_VFBC2_CMD_AFULL_COUNT = 3
        C_VFBC2_RDWD_DATA_WIDTH = 16
        C_VFBC2_RDWD_FIFO_DEPTH = 1024
        C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI2_ADDRACK_PIPELINE = 1
        C_PI2_RD_FIFO_TYPE = "BRAM"
        C_PI2_WR_FIFO_TYPE = "BRAM"
        C_PI2_RD_FIFO_APP_PIPELINE = 1
        C_PI2_RD_FIFO_MEM_PIPELINE = 1
        C_PI2_WR_FIFO_APP_PIPELINE = 1
        C_PI2_WR_FIFO_MEM_PIPELINE = 1
        C_PI2_PM_USED = 1
        C_PI2_PM_DC_CNTR = 1
        C_PIM3_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM3_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM3_OFFSET = 32'b00000000000000000000000000000000
        C_PIM3_DATA_WIDTH = 64
        C_PIM3_BASETYPE = 0
        C_PIM3_SUBTYPE = "INACTIVE"
        C_PIM3_B_SUBTYPE = "INACTIVE"
        C_XCL3_LINESIZE = 4
        C_XCL3_WRITEXFER = 1
        C_XCL3_PIPE_STAGES = 2
        C_XCL3_B_IN_USE = 0
        C_XCL3_B_LINESIZE = 4
        C_XCL3_B_WRITEXFER = 1
        C_SPLB3_AWIDTH = 32
        C_SPLB3_DWIDTH = 64
        C_SPLB3_NATIVE_DWIDTH = 64
        C_SPLB3_NUM_MASTERS = 1
        C_SPLB3_MID_WIDTH = 1
        C_SPLB3_P2P = 1
        C_SPLB3_SUPPORT_BURSTS = 0
        C_SPLB3_SMALLEST_MASTER = 32
        C_SDMA_CTRL3_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL3_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL3_AWIDTH = 32
        C_SDMA_CTRL3_DWIDTH = 64
        C_SDMA_CTRL3_NATIVE_DWIDTH = 32
        C_SDMA_CTRL3_NUM_MASTERS = 1
        C_SDMA_CTRL3_MID_WIDTH = 1
        C_SDMA_CTRL3_P2P = 1
        C_SDMA_CTRL3_SUPPORT_BURSTS = 0
        C_SDMA_CTRL3_SMALLEST_MASTER = 32
        C_SDMA3_COMPLETED_ERR_TX = 1
        C_SDMA3_COMPLETED_ERR_RX = 1
        C_SDMA3_PRESCALAR = 1023
        C_SDMA3_PI2LL_CLK_RATIO = 1
        C_PPC440MC3_BURST_LENGTH = 4
        C_PPC440MC3_PIPE_STAGES = 1
        C_VFBC3_CMD_FIFO_DEPTH = 32
        C_VFBC3_CMD_AFULL_COUNT = 3
        C_VFBC3_RDWD_DATA_WIDTH = 32
        C_VFBC3_RDWD_FIFO_DEPTH = 1024
        C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI3_ADDRACK_PIPELINE = 1
        C_PI3_RD_FIFO_TYPE = "BRAM"
        C_PI3_WR_FIFO_TYPE = "BRAM"
        C_PI3_RD_FIFO_APP_PIPELINE = 1
        C_PI3_RD_FIFO_MEM_PIPELINE = 1
        C_PI3_WR_FIFO_APP_PIPELINE = 1
        C_PI3_WR_FIFO_MEM_PIPELINE = 1
        C_PI3_PM_USED = 1
        C_PI3_PM_DC_CNTR = 1
        C_PIM4_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM4_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM4_OFFSET = 32'b00000000000000000000000000000000
        C_PIM4_DATA_WIDTH = 64
        C_PIM4_BASETYPE = 0
        C_PIM4_SUBTYPE = "INACTIVE"
        C_PIM4_B_SUBTYPE = "INACTIVE"
        C_XCL4_LINESIZE = 4
        C_XCL4_WRITEXFER = 1
        C_XCL4_PIPE_STAGES = 2
        C_XCL4_B_IN_USE = 0
        C_XCL4_B_LINESIZE = 4
        C_XCL4_B_WRITEXFER = 1
        C_SPLB4_AWIDTH = 32
        C_SPLB4_DWIDTH = 64
        C_SPLB4_NATIVE_DWIDTH = 64
        C_SPLB4_NUM_MASTERS = 1
        C_SPLB4_MID_WIDTH = 1
        C_SPLB4_P2P = 1
        C_SPLB4_SUPPORT_BURSTS = 0
        C_SPLB4_SMALLEST_MASTER = 32
        C_SDMA_CTRL4_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL4_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL4_AWIDTH = 32
        C_SDMA_CTRL4_DWIDTH = 64
        C_SDMA_CTRL4_NATIVE_DWIDTH = 32
        C_SDMA_CTRL4_NUM_MASTERS = 1
        C_SDMA_CTRL4_MID_WIDTH = 1
        C_SDMA_CTRL4_P2P = 1
        C_SDMA_CTRL4_SUPPORT_BURSTS = 0
        C_SDMA_CTRL4_SMALLEST_MASTER = 32
        C_SDMA4_COMPLETED_ERR_TX = 1
        C_SDMA4_COMPLETED_ERR_RX = 1
        C_SDMA4_PRESCALAR = 1023
        C_SDMA4_PI2LL_CLK_RATIO = 1
        C_PPC440MC4_BURST_LENGTH = 4
        C_PPC440MC4_PIPE_STAGES = 1
        C_VFBC4_CMD_FIFO_DEPTH = 32
        C_VFBC4_CMD_AFULL_COUNT = 3
        C_VFBC4_RDWD_DATA_WIDTH = 32
        C_VFBC4_RDWD_FIFO_DEPTH = 1024
        C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI4_ADDRACK_PIPELINE = 1
        C_PI4_RD_FIFO_TYPE = "BRAM"
        C_PI4_WR_FIFO_TYPE = "BRAM"
        C_PI4_RD_FIFO_APP_PIPELINE = 1
        C_PI4_RD_FIFO_MEM_PIPELINE = 1
        C_PI4_WR_FIFO_APP_PIPELINE = 1
        C_PI4_WR_FIFO_MEM_PIPELINE = 1
        C_PI4_PM_USED = 1
        C_PI4_PM_DC_CNTR = 1
        C_PIM5_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM5_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM5_OFFSET = 32'b00000000000000000000000000000000
        C_PIM5_DATA_WIDTH = 64
        C_PIM5_BASETYPE = 0
        C_PIM5_SUBTYPE = "INACTIVE"
        C_PIM5_B_SUBTYPE = "INACTIVE"
        C_XCL5_LINESIZE = 4
        C_XCL5_WRITEXFER = 1
        C_XCL5_PIPE_STAGES = 2
        C_XCL5_B_IN_USE = 0
        C_XCL5_B_LINESIZE = 4
        C_XCL5_B_WRITEXFER = 1
        C_SPLB5_AWIDTH = 32
        C_SPLB5_DWIDTH = 64
        C_SPLB5_NATIVE_DWIDTH = 64
        C_SPLB5_NUM_MASTERS = 1
        C_SPLB5_MID_WIDTH = 1
        C_SPLB5_P2P = 1
        C_SPLB5_SUPPORT_BURSTS = 0
        C_SPLB5_SMALLEST_MASTER = 32
        C_SDMA_CTRL5_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL5_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL5_AWIDTH = 32
        C_SDMA_CTRL5_DWIDTH = 64
        C_SDMA_CTRL5_NATIVE_DWIDTH = 32
        C_SDMA_CTRL5_NUM_MASTERS = 1
        C_SDMA_CTRL5_MID_WIDTH = 1
        C_SDMA_CTRL5_P2P = 1
        C_SDMA_CTRL5_SUPPORT_BURSTS = 0
        C_SDMA_CTRL5_SMALLEST_MASTER = 32
        C_SDMA5_COMPLETED_ERR_TX = 1
        C_SDMA5_COMPLETED_ERR_RX = 1
        C_SDMA5_PRESCALAR = 1023
        C_SDMA5_PI2LL_CLK_RATIO = 1
        C_PPC440MC5_BURST_LENGTH = 4
        C_PPC440MC5_PIPE_STAGES = 1
        C_VFBC5_CMD_FIFO_DEPTH = 32
        C_VFBC5_CMD_AFULL_COUNT = 3
        C_VFBC5_RDWD_DATA_WIDTH = 32
        C_VFBC5_RDWD_FIFO_DEPTH = 1024
        C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI5_ADDRACK_PIPELINE = 1
        C_PI5_RD_FIFO_TYPE = "BRAM"
        C_PI5_WR_FIFO_TYPE = "BRAM"
        C_PI5_RD_FIFO_APP_PIPELINE = 1
        C_PI5_RD_FIFO_MEM_PIPELINE = 1
        C_PI5_WR_FIFO_APP_PIPELINE = 1
        C_PI5_WR_FIFO_MEM_PIPELINE = 1
        C_PI5_PM_USED = 1
        C_PI5_PM_DC_CNTR = 1
        C_PIM6_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM6_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM6_OFFSET = 32'b00000000000000000000000000000000
        C_PIM6_DATA_WIDTH = 64
        C_PIM6_BASETYPE = 0
        C_PIM6_SUBTYPE = "INACTIVE"
        C_PIM6_B_SUBTYPE = "INACTIVE"
        C_XCL6_LINESIZE = 4
        C_XCL6_WRITEXFER = 1
        C_XCL6_PIPE_STAGES = 2
        C_XCL6_B_IN_USE = 0
        C_XCL6_B_LINESIZE = 4
        C_XCL6_B_WRITEXFER = 1
        C_SPLB6_AWIDTH = 32
        C_SPLB6_DWIDTH = 64
        C_SPLB6_NATIVE_DWIDTH = 64
        C_SPLB6_NUM_MASTERS = 1
        C_SPLB6_MID_WIDTH = 1
        C_SPLB6_P2P = 1
        C_SPLB6_SUPPORT_BURSTS = 0
        C_SPLB6_SMALLEST_MASTER = 32
        C_SDMA_CTRL6_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL6_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL6_AWIDTH = 32
        C_SDMA_CTRL6_DWIDTH = 64
        C_SDMA_CTRL6_NATIVE_DWIDTH = 32
        C_SDMA_CTRL6_NUM_MASTERS = 1
        C_SDMA_CTRL6_MID_WIDTH = 1
        C_SDMA_CTRL6_P2P = 1
        C_SDMA_CTRL6_SUPPORT_BURSTS = 0
        C_SDMA_CTRL6_SMALLEST_MASTER = 32
        C_SDMA6_COMPLETED_ERR_TX = 1
        C_SDMA6_COMPLETED_ERR_RX = 1
        C_SDMA6_PRESCALAR = 1023
        C_SDMA6_PI2LL_CLK_RATIO = 1
        C_PPC440MC6_BURST_LENGTH = 4
        C_PPC440MC6_PIPE_STAGES = 1
        C_VFBC6_CMD_FIFO_DEPTH = 32
        C_VFBC6_CMD_AFULL_COUNT = 3
        C_VFBC6_RDWD_DATA_WIDTH = 32
        C_VFBC6_RDWD_FIFO_DEPTH = 1024
        C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI6_ADDRACK_PIPELINE = 1
        C_PI6_RD_FIFO_TYPE = "BRAM"
        C_PI6_WR_FIFO_TYPE = "BRAM"
        C_PI6_RD_FIFO_APP_PIPELINE = 1
        C_PI6_RD_FIFO_MEM_PIPELINE = 1
        C_PI6_WR_FIFO_APP_PIPELINE = 1
        C_PI6_WR_FIFO_MEM_PIPELINE = 1
        C_PI6_PM_USED = 1
        C_PI6_PM_DC_CNTR = 1
        C_PIM7_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM7_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM7_OFFSET = 32'b00000000000000000000000000000000
        C_PIM7_DATA_WIDTH = 64
        C_PIM7_BASETYPE = 0
        C_PIM7_SUBTYPE = "INACTIVE"
        C_PIM7_B_SUBTYPE = "INACTIVE"
        C_XCL7_LINESIZE = 4
        C_XCL7_WRITEXFER = 1
        C_XCL7_PIPE_STAGES = 2
        C_XCL7_B_IN_USE = 0
        C_XCL7_B_LINESIZE = 4
        C_XCL7_B_WRITEXFER = 1
        C_SPLB7_AWIDTH = 32
        C_SPLB7_DWIDTH = 64
        C_SPLB7_NATIVE_DWIDTH = 64
        C_SPLB7_NUM_MASTERS = 1
        C_SPLB7_MID_WIDTH = 1
        C_SPLB7_P2P = 1
        C_SPLB7_SUPPORT_BURSTS = 0
        C_SPLB7_SMALLEST_MASTER = 32
        C_SDMA_CTRL7_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL7_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL7_AWIDTH = 32
        C_SDMA_CTRL7_DWIDTH = 64
        C_SDMA_CTRL7_NATIVE_DWIDTH = 32
        C_SDMA_CTRL7_NUM_MASTERS = 1
        C_SDMA_CTRL7_MID_WIDTH = 1
        C_SDMA_CTRL7_P2P = 1
        C_SDMA_CTRL7_SUPPORT_BURSTS = 0
        C_SDMA_CTRL7_SMALLEST_MASTER = 32
        C_SDMA7_COMPLETED_ERR_TX = 1
        C_SDMA7_COMPLETED_ERR_RX = 1
        C_SDMA7_PRESCALAR = 1023
        C_SDMA7_PI2LL_CLK_RATIO = 1
        C_PPC440MC7_BURST_LENGTH = 4
        C_PPC440MC7_PIPE_STAGES = 1
        C_VFBC7_CMD_FIFO_DEPTH = 32
        C_VFBC7_CMD_AFULL_COUNT = 3
        C_VFBC7_RDWD_DATA_WIDTH = 32
        C_VFBC7_RDWD_FIFO_DEPTH = 1024
        C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI7_ADDRACK_PIPELINE = 1
        C_PI7_RD_FIFO_TYPE = "BRAM"
        C_PI7_WR_FIFO_TYPE = "BRAM"
        C_PI7_RD_FIFO_APP_PIPELINE = 1
        C_PI7_RD_FIFO_MEM_PIPELINE = 1
        C_PI7_WR_FIFO_APP_PIPELINE = 1
        C_PI7_WR_FIFO_MEM_PIPELINE = 1
        C_PI7_PM_USED = 1
        C_PI7_PM_DC_CNTR = 1
        C_WR_TRAINING_PORT = 0
        C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_NCK_PER_CLK = 1
        C_TWR = 0
        C_CTRL_COMPLETE_INDEX = 0
        C_CTRL_IS_WRITE_INDEX = 0
        C_CTRL_PHYIF_RAS_N_INDEX = 0
        C_CTRL_PHYIF_CAS_N_INDEX = 0
        C_CTRL_PHYIF_WE_N_INDEX = 0
        C_CTRL_RMW_INDEX = 0
        C_CTRL_SKIP_0_INDEX = 0
        C_CTRL_PHYIF_DQS_O_INDEX = 0
        C_CTRL_SKIP_1_INDEX = 0
        C_CTRL_DP_RDFIFO_PUSH_INDEX = 0
        C_CTRL_SKIP_2_INDEX = 0
        C_CTRL_AP_COL_CNT_LOAD_INDEX = 0
        C_CTRL_AP_COL_CNT_ENABLE_INDEX = 0
        C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 0
        C_CTRL_AP_ROW_COL_SEL_INDEX = 0
        C_CTRL_PHYIF_FORCE_DM_INDEX = 0
        C_CTRL_REPEAT4_INDEX = 0
        C_CTRL_DFI_RAS_N_0_INDEX = 0
        C_CTRL_DFI_CAS_N_0_INDEX = 0
        C_CTRL_DFI_WE_N_0_INDEX = 0
        C_CTRL_DFI_RAS_N_1_INDEX = 0
        C_CTRL_DFI_CAS_N_1_INDEX = 0
        C_CTRL_DFI_WE_N_1_INDEX = 0
        C_CTRL_DP_WRFIFO_POP_INDEX = 0
        C_CTRL_DFI_WRDATA_EN_INDEX = 0
        C_CTRL_DFI_RDDATA_EN_INDEX = 0
        C_CTRL_AP_OTF_ADDR12_INDEX = 0
        C_CTRL_ARB_RDMODWR_DELAY = 0
        C_CTRL_AP_COL_DELAY = 0
        C_CTRL_AP_PI_ADDR_CE_DELAY = 0
        C_CTRL_AP_PORT_SELECT_DELAY = 0
        C_CTRL_AP_PIPELINE1_CE_DELAY = 0
        C_CTRL_DP_LOAD_RDWDADDR_DELAY = 0
        C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 0
        C_CTRL_DP_SIZE_DELAY = 0
        C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 0
        C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 0
        C_CTRL_Q0_DELAY = 0
        C_CTRL_Q1_DELAY = 0
        C_CTRL_Q2_DELAY = 0
        C_CTRL_Q3_DELAY = 0
        C_CTRL_Q4_DELAY = 0
        C_CTRL_Q5_DELAY = 0
        C_CTRL_Q6_DELAY = 0
        C_CTRL_Q7_DELAY = 0
        C_CTRL_Q8_DELAY = 0
        C_CTRL_Q9_DELAY = 0
        C_CTRL_Q10_DELAY = 0
        C_CTRL_Q11_DELAY = 0
        C_CTRL_Q12_DELAY = 0
        C_CTRL_Q13_DELAY = 0
        C_CTRL_Q14_DELAY = 0
        C_CTRL_Q15_DELAY = 0
        C_CTRL_Q16_DELAY = 0
        C_CTRL_Q17_DELAY = 0
        C_CTRL_Q18_DELAY = 0
        C_CTRL_Q19_DELAY = 0
        C_CTRL_Q20_DELAY = 0
        C_CTRL_Q21_DELAY = 0
        C_CTRL_Q22_DELAY = 0
        C_CTRL_Q23_DELAY = 0
        C_CTRL_Q24_DELAY = 0
        C_CTRL_Q25_DELAY = 0
        C_CTRL_Q26_DELAY = 0
        C_CTRL_Q27_DELAY = 0
        C_CTRL_Q28_DELAY = 0
        C_CTRL_Q29_DELAY = 0
        C_CTRL_Q30_DELAY = 0
        C_CTRL_Q31_DELAY = 0
        C_CTRL_Q32_DELAY = 0
        C_CTRL_Q33_DELAY = 0
        C_CTRL_Q34_DELAY = 0
        C_CTRL_Q35_DELAY = 0
        C_SKIP_1_VALUE = 15
        C_SKIP_2_VALUE = 15
        C_SKIP_3_VALUE = 15
        C_SKIP_4_VALUE = 20
        C_SKIP_5_VALUE = 36
        C_SKIP_6_VALUE = 20
        C_SKIP_7_VALUE = 36
        C_B16_REPEAT_CNT = 0
        C_B32_REPEAT_CNT = 0
        C_B64_REPEAT_CNT = 0
        C_ZQCS_REPEAT_CNT = 0
        C_BASEADDR_CTRL0 = 12'b000000000000
        C_HIGHADDR_CTRL0 = 12'b000000001101
        C_BASEADDR_CTRL1 = 12'b000000001110
        C_HIGHADDR_CTRL1 = 12'b000000010111
        C_BASEADDR_CTRL2 = 12'b000000011000
        C_HIGHADDR_CTRL2 = 12'b000000100101
        C_BASEADDR_CTRL3 = 12'b000000100110
        C_HIGHADDR_CTRL3 = 12'b000000101111
        C_BASEADDR_CTRL4 = 12'b000000110000
        C_HIGHADDR_CTRL4 = 12'b000000111101
        C_BASEADDR_CTRL5 = 12'b000000111110
        C_HIGHADDR_CTRL5 = 12'b000001000111
        C_BASEADDR_CTRL6 = 12'b000001001000
        C_HIGHADDR_CTRL6 = 12'b000001011011
        C_BASEADDR_CTRL7 = 12'b000001011100
        C_HIGHADDR_CTRL7 = 12'b000001101010
        C_BASEADDR_CTRL8 = 12'b000001101011
        C_HIGHADDR_CTRL8 = 12'b000010000110
        C_BASEADDR_CTRL9 = 12'b000010000111
        C_HIGHADDR_CTRL9 = 12'b000010011101
        C_BASEADDR_CTRL10 = 12'b000010011110
        C_HIGHADDR_CTRL10 = 12'b000010100101
        C_BASEADDR_CTRL11 = 12'b000010100110
        C_HIGHADDR_CTRL11 = 12'b000010101101
        C_BASEADDR_CTRL12 = 12'b000010101110
        C_HIGHADDR_CTRL12 = 12'b000010110101
        C_BASEADDR_CTRL13 = 12'b000010110110
        C_HIGHADDR_CTRL13 = 12'b000010111101
        C_BASEADDR_CTRL14 = 12'b000010111110
        C_HIGHADDR_CTRL14 = 12'b000011010000
        C_BASEADDR_CTRL15 = 12'b000011010001
        C_HIGHADDR_CTRL15 = 12'b000011011000
        C_BASEADDR_CTRL16 = 12'b000011011001
        C_HIGHADDR_CTRL16 = 12'b000011011010
        C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
        C_CTRL_BRAM_INIT_00 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_01 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_03 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_04 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_06 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_07 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_08 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000110111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_09 = 256'b0000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_0A = 256'b0000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100
        C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000101101111010000000000000000001000001011111100000000000000000010000010111111000000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000
        C_CTRL_BRAM_INIT_0C = 256'b0000000000000000010000101110100000000000000000000000011011111100000000000000000000100110111101010000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100
        C_CTRL_BRAM_INIT_0D = 256'b0000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_0E = 256'b0000000000000000000010010011110000000000000000000010100100100100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100
        C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100
        C_CTRL_BRAM_INIT_10 = 256'b0000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110100000000000000000000001011111100
        C_CTRL_BRAM_INIT_11 = 256'b0000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000010110111101000000000000000000100000101111110000000000000000001000001011111100
        C_CTRL_BRAM_INIT_12 = 256'b0000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000100110111101000000000000000000000001101111110000000000000000000010011011110100
        C_CTRL_BRAM_INIT_13 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000001101111110000000000000000000010011011110101
        C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_15 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_16 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_17 = 256'b0000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_18 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111100000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_19 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INITP_00 = 256'b0001000100010001000100010001000100010001000100010000000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001
        C_CTRL_BRAM_INITP_01 = 256'b0001000100010000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000010001
        C_CTRL_BRAM_INITP_02 = 256'b0001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001
        C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010001000100010001000100010001000100010001000100010001
        C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Set property "syn_maxfan = 20" for signal <Rst_tocore<10>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<10>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<9>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<9>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<8>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<8>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<7>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<7>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<6>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<6>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<5>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<5>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<4>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<4>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<3>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<3>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<2>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<2>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<1>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<1>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<0>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<0>>.
    Set property "syn_maxfan = 20" for signal <Rst_topim<2>>.
    Set property "equivalent_register_removal = no" for signal <Rst_topim<2>>.
    Set property "syn_maxfan = 20" for signal <Rst_topim<1>>.
    Set property "equivalent_register_removal = no" for signal <Rst_topim<1>>.
    Set property "syn_maxfan = 20" for signal <Rst_topim<0>>.
    Set property "equivalent_register_removal = no" for signal <Rst_topim<0>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore_tmp>.
    Set property "shreg_extract = no" for signal <idelay_ctrl_rdy_d1>.
    Set property "shreg_extract = no" for signal <idelay_ctrl_rdy_d2>.
    Set property "shreg_extract = no" for signal <Rst_d1>.
    Set property "shreg_extract = no" for signal <Rst_d2>.
WARNING:Xst:647 - Input <SPLB0_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_D> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_Rem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_Size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCWriteData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCByteEnable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Data_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrDBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB0_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DDR_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v" line 4266: Output port <Debug_Ctrl_Out> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v" line 4266: Output port <ECC_Reg_Out> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v" line 4266: Output port <Static_Phy_Reg_Out> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v" line 4266: Output port <PI_WrFIFO_Empty> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc.v" line 4266: Output port <Mem_Reset_n_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <Rst_d2>.
    Found 1-bit register for signal <Rst_topim<0>>.
    Found 1-bit register for signal <Rst_topim<1>>.
    Found 1-bit register for signal <Rst_topim<2>>.
    Found 1-bit register for signal <Rst_tocore_tmp>.
    Found 1-bit register for signal <Rst_tocore<0>>.
    Found 1-bit register for signal <Rst_tocore<1>>.
    Found 1-bit register for signal <Rst_tocore<2>>.
    Found 1-bit register for signal <Rst_tocore<3>>.
    Found 1-bit register for signal <Rst_tocore<4>>.
    Found 1-bit register for signal <Rst_tocore<5>>.
    Found 1-bit register for signal <Rst_tocore<6>>.
    Found 1-bit register for signal <Rst_tocore<7>>.
    Found 1-bit register for signal <Rst_tocore<8>>.
    Found 1-bit register for signal <Rst_tocore<9>>.
    Found 1-bit register for signal <Rst_tocore<10>>.
    Found 1-bit register for signal <Rst270>.
    Found 1-bit register for signal <Rst90>.
    Found 1-bit register for signal <Rst_d1>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <mpmc> synthesized.

Synthesizing Unit <mpmc_core>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_core.v".
        C_FAMILY = "spartan6"
        C_USE_MIG_S3_PHY = 0
        C_USE_MIG_V4_PHY = 0
        C_USE_MIG_V5_PHY = 0
        C_USE_MIG_V6_PHY = 0
        C_USE_MCB_S6_PHY = 1
        C_IODELAY_GRP = "MCB_DDR2"
        C_SPEEDGRADE_INT = 2
        C_MEM_TYPE = "DDR2"
        C_SKIP_INIT_DELAY = 1'b0
        C_FAST_CALIBRATION = 1'b0
        C_MMCM_ADV_PS_WA = "ON"
        C_DEBUG_REG_ENABLE = 0
        C_USE_STATIC_PHY = 0
        C_STATIC_PHY_RDDATA_CLK_SEL = 0
        C_STATIC_PHY_RDDATA_SWAP_RISE = 0
        C_STATIC_PHY_RDEN_DELAY = 5
        C_PORT_CONFIG = 1
        C_MEM_PART_NUM_COL_BITS = 10
        C_ARB0_NUM_SLOTS = 8
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_MEM_CALIBRATION_MODE = 1
        C_MEM_CALIBRATION_DELAY = "HALF"
        C_MEM_CALIBRATION_SOFT_IP = "TRUE"
        C_MEM_SKIP_IN_TERM_CAL = 0
        C_MEM_SKIP_DYNAMIC_CAL = 0
        C_MEM_SKIP_DYN_IN_TERM = 1
        C_MEM_CALIBRATION_BYPASS = "NO"
        C_MCB_DRP_CLK_PRESENT = 0
        C_MEM_TZQINIT_MAXCNT = 528
        C_MPMC_CLK_MEM_2X_PERIOD_PS = 1667
        C_MCB_USE_EXTERNAL_BUFPLL = 0
        C_INCLUDE_ECC_SUPPORT = 0
        C_INCLUDE_ECC_TEST = 0
        C_ECC_DEFAULT_ON = 1
        C_ECC_SEC_THRESHOLD = 1
        C_ECC_DEC_THRESHOLD = 1
        C_ECC_PEC_THRESHOLD = 1
        C_IS_DDR = 1'b1
        C_SPECIAL_BOARD = 0
        C_NUM_PORTS = 3
        C_MEM_PA_SR = 0
        C_MEM_CAS_WR_LATENCY = 4
        C_MEM_AUTO_SR = "ENABLED"
        C_MEM_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DYNAMIC_WRITE_ODT = "OFF"
        C_MEM_WRLVL = 1
        C_IDELAY_CLK_FREQ = "DEFAULT"
        C_MEM_PHASE_DETECT = "DEFAULT"
        C_MEM_IBUF_LPWR_MODE = "DEFAULT"
        C_MEM_IODELAY_HP_MODE = "DEFAULT"
        C_MEM_SIM_INIT_OPTION = "DEFAULT"
        C_MEM_SIM_CAL_OPTION = "DEFAULT"
        C_MEM_CAL_WIDTH = "DEFAULT"
        C_MEM_NDQS_COL0 = 0
        C_MEM_NDQS_COL1 = 0
        C_MEM_NDQS_COL2 = 0
        C_MEM_NDQS_COL3 = 0
        C_MEM_DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_IO_COL = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQ_IO_MS = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_MATCHED = 1'b0
        C_MEM_CAS_LATENCY0 = 5
        C_MEM_CAS_LATENCY1 = 0
        C_MEM_BURST_LENGTH = 4'b0100
        C_MEM_ADDITIVE_LATENCY = 0
        C_MEM_ODT_TYPE = 3
        C_MEM_REDUCED_DRV = 0
        C_MEM_REG_DIMM = 0
        C_MPMC_CLK_PERIOD = 13333
        C_MEM_PART_TRAS = 45000
        C_MEM_PART_TRCD = 12500
        C_MEM_PART_TREFI = 7800000
        C_MEM_PART_TWR = 15000
        C_MEM_PART_TRP = 12500
        C_MEM_PART_TRFC = 127500
        C_MEM_PART_TWTR = 7500
        C_MEM_PART_TRTP = 7500
        C_MEM_PART_TPRDI = 1000000
        C_MEM_PART_TZQI = 128000000
        C_MEM_DDR2_ENABLE = 1'b1
        C_MEM_DQSN_ENABLE = 1
        C_MEM_DQS_GATE_EN = 1'b0
        C_MEM_IDEL_HIGH_PERF = "FALSE"
        C_MEM_CLK_WIDTH = 1
        C_MEM_ODT_WIDTH = 1
        C_MEM_CE_WIDTH = 1
        C_MEM_CS_N_WIDTH = 1
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_DATA_WIDTH = 16
        C_MEM_DATA_WIDTH_INT = 32'b00000000000000000000000000100000
        C_ECC_DATA_WIDTH = 0
        C_ECC_DATA_WIDTH_INT = 0
        C_ECC_DM_WIDTH = 0
        C_ECC_DM_WIDTH_INT = 32'b00000000000000000000000000000000
        C_ECC_DQS_WIDTH = 0
        C_ECC_DQS_WIDTH_INT = 32'b00000000000000000000000000000000
        C_MEM_DM_WIDTH = 2
        C_MEM_DM_WIDTH_INT = 32'b00000000000000000000000000000100
        C_MEM_DQS_WIDTH = 2
        C_MEM_DQS_WIDTH_INT = 32'b00000000000000000000000000000100
        C_MEM_BITS_DATA_PER_DQS = 8
        C_MEM_NUM_DIMMS = 1
        C_MEM_NUM_RANKS = 1
        C_MEM_SUPPORTED_TOTAL_OFFSETS = 32'b00001000000000000000000000000000
        C_MEM_SUPPORTED_DIMM_OFFSETS = 32'b00001000000000000000000000000000
        C_MEM_SUPPORTED_RANK_OFFSETS = 32'b00001000000000000000000000000000
        C_MEM_SUPPORTED_BANK_OFFSETS = 32'b00000001000000000000000000000000
        C_MEM_SUPPORTED_ROW_OFFSETS = 32'b00000000000000000000100000000000
        C_MEM_SUPPORTED_COL_OFFSETS = 32'b00000000000000000000000000000010
        C_WR_TRAINING_PORT = 0
        C_PIX_ADDR_WIDTH_MAX = 32
        C_PIX_DATA_WIDTH_MAX = 32
        C_PI_DATA_WIDTH = 8'b00000000
        C_PI_RD_FIFO_TYPE = 16'b1010101010101010
        C_PI_WR_FIFO_TYPE = 16'b1010101010101010
        C_RD_FIFO_APP_PIPELINE = 8'b11111111
        C_RD_FIFO_MEM_PIPELINE = 8'b11111111
        C_WR_FIFO_APP_PIPELINE = 8'b11111111
        C_WR_FIFO_MEM_PIPELINE = 8'b11111111
        C_PIX_BE_WIDTH_MAX = 4
        C_PIX_RDWDADDR_WIDTH_MAX = 4
        C_WR_DATAPATH_TML_PIPELINE = 1
        C_RD_DATAPATH_TML_MAX_FANOUT = 0
        C_AP_PIPELINE1 = 1'b1
        C_AP_PIPELINE2 = 1'b1
        C_NUM_CTRL_SIGNALS = 36
        C_PIPELINE_ADDRACK = 8'b11111111
        C_CP_PIPELINE = 1'b1
        C_ARB_PIPELINE = 1
        C_MAX_REQ_ALLOWED = 1
        C_REQ_PENDING_CNTR_WIDTH = 1
        C_REFRESH_CNT_MAX = 585
        C_REFRESH_CNT_WIDTH = 10
        C_MAINT_PRESCALER_DIV = 15
        C_REFRESH_TIMER_DIV = 37
        C_PERIODIC_RD_TIMER_DIV = 5
        C_MAINT_PRESCALER_PERIOD_NS = 200
        C_ZQ_TIMER_DIV = 640000
        C_NREFRESH_BANK = 8
        C_ECC_NUM_REG = 16
        C_STATIC_PHY_NUM_REG = 1
        C_WORD_WRITE_SEQ = 0
        C_WORD_READ_SEQ = 1
        C_DOUBLEWORD_WRITE_SEQ = 2
        C_DOUBLEWORD_READ_SEQ = 3
        C_CL4_WRITE_SEQ = 4
        C_CL4_READ_SEQ = 5
        C_CL8_WRITE_SEQ = 6
        C_CL8_READ_SEQ = 7
        C_B16_WRITE_SEQ = 8
        C_B16_READ_SEQ = 9
        C_B32_WRITE_SEQ = 10
        C_B32_READ_SEQ = 11
        C_B64_WRITE_SEQ = 12
        C_B64_READ_SEQ = 13
        C_NOP_SEQ = 15
        C_REFH_SEQ = 14
        C_NCK_PER_CLK = 1
        C_TWR = 0
        C_CTRL_COMPLETE_INDEX = 0
        C_CTRL_IS_WRITE_INDEX = 0
        C_CTRL_PHYIF_RAS_N_INDEX = 0
        C_CTRL_PHYIF_CAS_N_INDEX = 0
        C_CTRL_PHYIF_WE_N_INDEX = 0
        C_CTRL_RMW_INDEX = 0
        C_CTRL_SKIP_0_INDEX = 0
        C_CTRL_PHYIF_DQS_O_INDEX = 0
        C_CTRL_SKIP_1_INDEX = 0
        C_CTRL_DP_RDFIFO_PUSH_INDEX = 0
        C_CTRL_SKIP_2_INDEX = 0
        C_CTRL_AP_COL_CNT_LOAD_INDEX = 0
        C_CTRL_AP_COL_CNT_ENABLE_INDEX = 0
        C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 0
        C_CTRL_AP_ROW_COL_SEL_INDEX = 0
        C_CTRL_PHYIF_FORCE_DM_INDEX = 0
        C_CTRL_REPEAT4_INDEX = 0
        C_CTRL_DFI_RAS_N_0_INDEX = 0
        C_CTRL_DFI_CAS_N_0_INDEX = 0
        C_CTRL_DFI_WE_N_0_INDEX = 0
        C_CTRL_DFI_RAS_N_1_INDEX = 0
        C_CTRL_DFI_CAS_N_1_INDEX = 0
        C_CTRL_DFI_WE_N_1_INDEX = 0
        C_CTRL_DP_WRFIFO_POP_INDEX = 0
        C_CTRL_DFI_WRDATA_EN_INDEX = 0
        C_CTRL_DFI_RDDATA_EN_INDEX = 0
        C_CTRL_AP_OTF_ADDR12_INDEX = 0
        C_CTRL_ARB_RDMODWR_DELAY = 0
        C_CTRL_AP_COL_DELAY = 0
        C_CTRL_AP_PI_ADDR_CE_DELAY = 0
        C_CTRL_AP_PORT_SELECT_DELAY = 0
        C_CTRL_AP_PIPELINE1_CE_DELAY = 0
        C_CTRL_DP_LOAD_RDWDADDR_DELAY = 0
        C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 0
        C_CTRL_DP_SIZE_DELAY = 0
        C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 0
        C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 0
        C_CTRL_Q0_DELAY = 0
        C_CTRL_Q1_DELAY = 0
        C_CTRL_Q2_DELAY = 0
        C_CTRL_Q3_DELAY = 0
        C_CTRL_Q4_DELAY = 0
        C_CTRL_Q5_DELAY = 0
        C_CTRL_Q6_DELAY = 0
        C_CTRL_Q7_DELAY = 0
        C_CTRL_Q8_DELAY = 0
        C_CTRL_Q9_DELAY = 0
        C_CTRL_Q10_DELAY = 0
        C_CTRL_Q11_DELAY = 0
        C_CTRL_Q12_DELAY = 0
        C_CTRL_Q13_DELAY = 0
        C_CTRL_Q14_DELAY = 0
        C_CTRL_Q15_DELAY = 0
        C_CTRL_Q16_DELAY = 0
        C_CTRL_Q17_DELAY = 0
        C_CTRL_Q18_DELAY = 0
        C_CTRL_Q19_DELAY = 0
        C_CTRL_Q20_DELAY = 0
        C_CTRL_Q21_DELAY = 0
        C_CTRL_Q22_DELAY = 0
        C_CTRL_Q23_DELAY = 0
        C_CTRL_Q24_DELAY = 0
        C_CTRL_Q25_DELAY = 0
        C_CTRL_Q26_DELAY = 0
        C_CTRL_Q27_DELAY = 0
        C_CTRL_Q28_DELAY = 0
        C_CTRL_Q29_DELAY = 0
        C_CTRL_Q30_DELAY = 0
        C_CTRL_Q31_DELAY = 0
        C_CTRL_Q32_DELAY = 0
        C_CTRL_Q33_DELAY = 0
        C_CTRL_Q34_DELAY = 0
        C_CTRL_Q35_DELAY = 0
        C_ARB0_ALGO = "ROUND_ROBIN"
        C_BASEADDR_ARB0 = 9'b000000000
        C_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
        C_BASEADDR_ARB1 = 9'b000010000
        C_HIGHADDR_ARB1 = 9'b000011111
        C_BASEADDR_ARB2 = 9'b000100000
        C_HIGHADDR_ARB2 = 9'b000101111
        C_BASEADDR_ARB3 = 9'b000110000
        C_HIGHADDR_ARB3 = 9'b000111111
        C_BASEADDR_ARB4 = 9'b001000000
        C_HIGHADDR_ARB4 = 9'b001001111
        C_BASEADDR_ARB5 = 9'b001010000
        C_HIGHADDR_ARB5 = 9'b001011111
        C_BASEADDR_ARB6 = 9'b001100000
        C_HIGHADDR_ARB6 = 9'b001101111
        C_BASEADDR_ARB7 = 9'b001110000
        C_HIGHADDR_ARB7 = 9'b001111111
        C_BASEADDR_ARB8 = 9'b010000000
        C_HIGHADDR_ARB8 = 9'b010001111
        C_BASEADDR_ARB9 = 9'b010010000
        C_HIGHADDR_ARB9 = 9'b010011111
        C_BASEADDR_ARB10 = 9'b010100000
        C_HIGHADDR_ARB10 = 9'b010101111
        C_BASEADDR_ARB11 = 9'b010110000
        C_HIGHADDR_ARB11 = 9'b010111111
        C_BASEADDR_ARB12 = 9'b011000000
        C_HIGHADDR_ARB12 = 9'b011001111
        C_BASEADDR_ARB13 = 9'b011010000
        C_HIGHADDR_ARB13 = 9'b011011111
        C_BASEADDR_ARB14 = 9'b011100000
        C_HIGHADDR_ARB14 = 9'b011101111
        C_BASEADDR_ARB15 = 9'b011110000
        C_HIGHADDR_ARB15 = 9'b011111111
        C_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
        C_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
        C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_USE_FIXED_BASEADDR_CTRL = 0
        C_B16_REPEAT_CNT = 0
        C_B32_REPEAT_CNT = 0
        C_B64_REPEAT_CNT = 0
        C_ZQCS_REPEAT_CNT = 0
        C_BASEADDR_CTRL0 = 12'b000000000000
        C_HIGHADDR_CTRL0 = 12'b000000001101
        C_BASEADDR_CTRL1 = 12'b000000001110
        C_HIGHADDR_CTRL1 = 12'b000000010111
        C_BASEADDR_CTRL2 = 12'b000000011000
        C_HIGHADDR_CTRL2 = 12'b000000100101
        C_BASEADDR_CTRL3 = 12'b000000100110
        C_HIGHADDR_CTRL3 = 12'b000000101111
        C_BASEADDR_CTRL4 = 12'b000000110000
        C_HIGHADDR_CTRL4 = 12'b000000111101
        C_BASEADDR_CTRL5 = 12'b000000111110
        C_HIGHADDR_CTRL5 = 12'b000001000111
        C_BASEADDR_CTRL6 = 12'b000001001000
        C_HIGHADDR_CTRL6 = 12'b000001011011
        C_BASEADDR_CTRL7 = 12'b000001011100
        C_HIGHADDR_CTRL7 = 12'b000001101010
        C_BASEADDR_CTRL8 = 12'b000001101011
        C_HIGHADDR_CTRL8 = 12'b000010000110
        C_BASEADDR_CTRL9 = 12'b000010000111
        C_HIGHADDR_CTRL9 = 12'b000010011101
        C_BASEADDR_CTRL10 = 12'b000010011110
        C_HIGHADDR_CTRL10 = 12'b000010100101
        C_BASEADDR_CTRL11 = 12'b000010100110
        C_HIGHADDR_CTRL11 = 12'b000010101101
        C_BASEADDR_CTRL12 = 12'b000010101110
        C_HIGHADDR_CTRL12 = 12'b000010110101
        C_BASEADDR_CTRL13 = 12'b000010110110
        C_HIGHADDR_CTRL13 = 12'b000010111101
        C_BASEADDR_CTRL14 = 12'b000010111110
        C_HIGHADDR_CTRL14 = 12'b000011010000
        C_BASEADDR_CTRL15 = 12'b000011010001
        C_HIGHADDR_CTRL15 = 12'b000011011000
        C_BASEADDR_CTRL16 = 12'b000011011001
        C_HIGHADDR_CTRL16 = 12'b000011011010
        C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
        C_CTRL_BRAM_INIT_00 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_01 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_03 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_04 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_06 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_07 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_08 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000110111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_09 = 256'b0000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_0A = 256'b0000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100
        C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000101101111010000000000000000001000001011111100000000000000000010000010111111000000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000
        C_CTRL_BRAM_INIT_0C = 256'b0000000000000000010000101110100000000000000000000000011011111100000000000000000000100110111101010000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100
        C_CTRL_BRAM_INIT_0D = 256'b0000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_0E = 256'b0000000000000000000010010011110000000000000000000010100100100100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100
        C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100
        C_CTRL_BRAM_INIT_10 = 256'b0000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110100000000000000000000001011111100
        C_CTRL_BRAM_INIT_11 = 256'b0000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000010110111101000000000000000000100000101111110000000000000000001000001011111100
        C_CTRL_BRAM_INIT_12 = 256'b0000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000100110111101000000000000000000000001101111110000000000000000000010011011110100
        C_CTRL_BRAM_INIT_13 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000001101111110000000000000000000010011011110101
        C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_15 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_16 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_17 = 256'b0000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_18 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111100000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_19 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INITP_00 = 256'b0001000100010001000100010001000100010001000100010000000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001
        C_CTRL_BRAM_INITP_01 = 256'b0001000100010000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000010001
        C_CTRL_BRAM_INITP_02 = 256'b0001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001
        C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010001000100010001000100010001000100010001000100010001
        C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_SKIP_1_VALUE = 15
        C_SKIP_2_VALUE = 15
        C_SKIP_3_VALUE = 15
        C_SKIP_4_VALUE = 20
        C_SKIP_5_VALUE = 36
        C_SKIP_6_VALUE = 20
        C_SKIP_7_VALUE = 36
        C_PIM0_BASETYPE = 1
        C_PI0_ADDR_WIDTH = 32
        C_PI0_DATA_WIDTH = 64
        C_PI0_BE_WIDTH = 8
        C_PI0_RDWDADDR_WIDTH = 4
        C_PIM1_BASETYPE = 6
        C_PI1_ADDR_WIDTH = 32
        C_PI1_DATA_WIDTH = 32
        C_PI1_BE_WIDTH = 4
        C_PI1_RDWDADDR_WIDTH = 4
        C_PIM2_BASETYPE = 6
        C_PI2_ADDR_WIDTH = 32
        C_PI2_DATA_WIDTH = 32
        C_PI2_BE_WIDTH = 4
        C_PI2_RDWDADDR_WIDTH = 4
        C_PIM3_BASETYPE = 0
        C_PI3_ADDR_WIDTH = 32
        C_PI3_DATA_WIDTH = 64
        C_PI3_BE_WIDTH = 8
        C_PI3_RDWDADDR_WIDTH = 4
        C_PIM4_BASETYPE = 0
        C_PI4_ADDR_WIDTH = 32
        C_PI4_DATA_WIDTH = 64
        C_PI4_BE_WIDTH = 8
        C_PI4_RDWDADDR_WIDTH = 4
        C_PIM5_BASETYPE = 0
        C_PI5_ADDR_WIDTH = 32
        C_PI5_DATA_WIDTH = 64
        C_PI5_BE_WIDTH = 8
        C_PI5_RDWDADDR_WIDTH = 4
        C_PI6_ADDR_WIDTH = 32
        C_PI6_DATA_WIDTH = 64
        C_PI6_BE_WIDTH = 8
        C_PI6_RDWDADDR_WIDTH = 4
        C_PI7_ADDR_WIDTH = 32
        C_PI7_DATA_WIDTH = 64
        C_PI7_BE_WIDTH = 8
        C_PI7_RDWDADDR_WIDTH = 4
        C_MCB_LDQSP_TAP_DELAY_VAL = 0
        C_MCB_UDQSP_TAP_DELAY_VAL = 0
        C_MCB_LDQSN_TAP_DELAY_VAL = 0
        C_MCB_UDQSN_TAP_DELAY_VAL = 0
        C_MCB_DQ0_TAP_DELAY_VAL = 0
        C_MCB_DQ1_TAP_DELAY_VAL = 0
        C_MCB_DQ2_TAP_DELAY_VAL = 0
        C_MCB_DQ3_TAP_DELAY_VAL = 0
        C_MCB_DQ4_TAP_DELAY_VAL = 0
        C_MCB_DQ5_TAP_DELAY_VAL = 0
        C_MCB_DQ6_TAP_DELAY_VAL = 0
        C_MCB_DQ7_TAP_DELAY_VAL = 0
        C_MCB_DQ8_TAP_DELAY_VAL = 0
        C_MCB_DQ9_TAP_DELAY_VAL = 0
        C_MCB_DQ10_TAP_DELAY_VAL = 0
        C_MCB_DQ11_TAP_DELAY_VAL = 0
        C_MCB_DQ12_TAP_DELAY_VAL = 0
        C_MCB_DQ13_TAP_DELAY_VAL = 0
        C_MCB_DQ14_TAP_DELAY_VAL = 0
        C_MCB_DQ15_TAP_DELAY_VAL = 0
        C_TBY4TAPVALUE = 43
    Set property "equivalent_register_removal = no" for signal <Ctrl_PhyIF_Force_DM_d1>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone>.
    Set property "equivalent_register_removal = no" for signal <InitDone_i2>.
    Set property "equivalent_register_removal = no" for signal <InitDone>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_tmp_d1a>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_tmp_d1b>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_270>.
    Set property "equivalent_register_removal = no" for signal <InitDone_i>.
WARNING:Xst:647 - Input <Rst<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst<10:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_mask<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_data<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_mask<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_data<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ECC_Reg_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ECC_Reg_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Static_Phy_Reg_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Static_Phy_Reg_In> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk0_DIV2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_200MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Mem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Mem_2x_CE0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Mem_2x_CE90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Rd_Base> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst270> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCM_PSDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Idelayctrl_Rdy_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Idelayctrl_Rdy_O> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mem_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_WE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <Static_Phy_Reg_Out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Mem_Reset_n_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <InitDone>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_core> synthesized.

Synthesizing Unit <s6_phy_top>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v".
        C_MEM_TYPE = "DDR2"
        C_PORT_CONFIG = 1
        C_MEM_PART_NUM_COL_BITS = 10
        C_ARB0_NUM_SLOTS = 8
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_MEM_CALIBRATION_MODE = 1
        C_MEM_CALIBRATION_DELAY = "HALF"
        C_MEM_CALIBRATION_SOFT_IP = "TRUE"
        C_MEM_SKIP_IN_TERM_CAL = 0
        C_MEM_SKIP_DYNAMIC_CAL = 0
        C_MEM_SKIP_DYN_IN_TERM = 1
        C_MEM_CALIBRATION_BYPASS = "NO"
        C_SIMULATION = "FALSE"
        C_MCB_DRP_CLK_PRESENT = 0
        C_MEM_TZQINIT_MAXCNT = 528
        C_MPMC_CLK_MEM_2X_PERIOD_PS = 1667
        C_NUM_PORTS = 3
        C_MEM_PA_SR = 0
        C_MEM_CAS_WR_LATENCY = 4
        C_MEM_AUTO_SR = "ENABLED"
        C_MEM_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DYNAMIC_WRITE_ODT = "OFF"
        C_MEM_CAS_LATENCY0 = 5
        C_MEM_BURST_LENGTH = 4'b0100
        C_MEM_ODT_TYPE = 3
        C_MEM_REDUCED_DRV = 0
        C_MEM_PART_TRAS = 45000
        C_MEM_PART_TRCD = 12500
        C_MEM_PART_TREFI = 7800000
        C_MEM_PART_TWR = 15000
        C_MEM_PART_TRP = 12500
        C_MEM_PART_TRFC = 127500
        C_MEM_PART_TWTR = 7500
        C_MEM_PART_TRTP = 7500
        C_MEM_DQSN_ENABLE = 1
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_DATA_WIDTH = 16
        C_PIX_ADDR_WIDTH_MAX = 32
        C_PIX_DATA_WIDTH_MAX = 32
        C_PI_DATA_WIDTH = 8'b00000000
        C_PIX_BE_WIDTH_MAX = 4
        C_PIX_RDWDADDR_WIDTH_MAX = 4
        C_ARB0_ALGO = "ROUND_ROBIN"
        C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_PIM0_BASETYPE = 1
        C_PI0_ADDR_WIDTH = 32
        C_PI0_DATA_WIDTH = 64
        C_PI0_BE_WIDTH = 8
        C_PI0_RDWDADDR_WIDTH = 4
        C_PIM1_BASETYPE = 6
        C_PI1_ADDR_WIDTH = 32
        C_PI1_DATA_WIDTH = 32
        C_PI1_BE_WIDTH = 4
        C_PI1_RDWDADDR_WIDTH = 4
        C_PIM2_BASETYPE = 6
        C_PI2_ADDR_WIDTH = 32
        C_PI2_DATA_WIDTH = 32
        C_PI2_BE_WIDTH = 4
        C_PI2_RDWDADDR_WIDTH = 4
        C_PIM3_BASETYPE = 0
        C_PI3_ADDR_WIDTH = 32
        C_PI3_DATA_WIDTH = 64
        C_PI3_BE_WIDTH = 8
        C_PI3_RDWDADDR_WIDTH = 4
        C_PIM4_BASETYPE = 0
        C_PI4_ADDR_WIDTH = 32
        C_PI4_DATA_WIDTH = 64
        C_PI4_BE_WIDTH = 8
        C_PI4_RDWDADDR_WIDTH = 4
        C_PIM5_BASETYPE = 0
        C_PI5_ADDR_WIDTH = 32
        C_PI5_DATA_WIDTH = 64
        C_PI5_BE_WIDTH = 8
        C_PI5_RDWDADDR_WIDTH = 4
        C_PI6_ADDR_WIDTH = 32
        C_PI6_DATA_WIDTH = 64
        C_PI6_BE_WIDTH = 8
        C_PI6_RDWDADDR_WIDTH = 4
        C_PI7_ADDR_WIDTH = 32
        C_PI7_DATA_WIDTH = 64
        C_PI7_BE_WIDTH = 8
        C_PI7_RDWDADDR_WIDTH = 4
        C_MCB_LDQSP_TAP_DELAY_VAL = 0
        C_MCB_UDQSP_TAP_DELAY_VAL = 0
        C_MCB_LDQSN_TAP_DELAY_VAL = 0
        C_MCB_UDQSN_TAP_DELAY_VAL = 0
        C_MCB_DQ0_TAP_DELAY_VAL = 0
        C_MCB_DQ1_TAP_DELAY_VAL = 0
        C_MCB_DQ2_TAP_DELAY_VAL = 0
        C_MCB_DQ3_TAP_DELAY_VAL = 0
        C_MCB_DQ4_TAP_DELAY_VAL = 0
        C_MCB_DQ5_TAP_DELAY_VAL = 0
        C_MCB_DQ6_TAP_DELAY_VAL = 0
        C_MCB_DQ7_TAP_DELAY_VAL = 0
        C_MCB_DQ8_TAP_DELAY_VAL = 0
        C_MCB_DQ9_TAP_DELAY_VAL = 0
        C_MCB_DQ10_TAP_DELAY_VAL = 0
        C_MCB_DQ11_TAP_DELAY_VAL = 0
        C_MCB_DQ12_TAP_DELAY_VAL = 0
        C_MCB_DQ13_TAP_DELAY_VAL = 0
        C_MCB_DQ14_TAP_DELAY_VAL = 0
        C_MCB_DQ15_TAP_DELAY_VAL = 0
    Set property "shreg_extract = no" for signal <uo_done_cal_d1>.
    Set property "shreg_extract = no" for signal <uo_done_cal_d2>.
    Set property "shreg_extract = no" for signal <rst_d1>.
    Set property "shreg_extract = no" for signal <rst_d2>.
WARNING:Xst:647 - Input <MCB0_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_DRP_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 857: Output port <PI_Error> of the instance <NPI_BRIDGE_INST_0.mpmc_npi2mcb_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 998: Output port <PI_Error> of the instance <NPI_BRIDGE_INST_1.mpmc_npi2mcb_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1139: Output port <PI_Error> of the instance <NPI_BRIDGE_INST_2.mpmc_npi2mcb_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_wr_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_rd_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_rd_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_wr_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_rd_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_rd_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_wr_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_rd_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_rd_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <uo_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <status> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_cmd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_cmd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_wr_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_wr_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_wr_underrun> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_wr_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_rd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_rd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_rd_overflow> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p3_rd_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_cmd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_cmd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_wr_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_wr_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_wr_underrun> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_wr_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_rd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_rd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_rd_overflow> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p4_rd_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_cmd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_cmd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_wr_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_wr_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_wr_underrun> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_wr_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_rd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_rd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_rd_overflow> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <p5_rd_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <uo_data_valid> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <uo_cmd_ready_in> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <uo_refrsh_flag> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <uo_cal_start> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/s6_phy_top.v" line 1742: Output port <uo_sdo> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <uo_done_cal_d2>.
    Found 1-bit register for signal <rst_d1>.
    Found 1-bit register for signal <rst_d2>.
    Found 1-bit register for signal <uo_done_cal_d1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <s6_phy_top> synthesized.

Synthesizing Unit <mpmc_npi2mcb_1>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v".
        C_PI_BASETYPE = 1
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_PI_RDWDADDR_WIDTH = 4
WARNING:Xst:647 - Input <PI_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_Addr<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_rd_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_cmd_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_wr_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_rd_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v" line 347: Output port <full> of the instance <XFER_FIFO_ADDR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v" line 347: Output port <exists> of the instance <XFER_FIFO_ADDR> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <xfer_fifo_addr_we>.
    Found 7-bit register for signal <lutaddr_baseaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_d1>.
    Found 1-bit register for signal <last_pop_d1>.
    Found 32-bit register for signal <PI_RdFIFO_Data>.
    Found 7-bit register for signal <lutaddr>.
    Found 5-bit register for signal <num_xfers_in_fifo>.
    Found 1-bit register for signal <bridge_flush_hold>.
    Found 1-bit register for signal <wrfifo_almostfull_q>.
    Found 4-bit register for signal <PI_RdFIFO_RdWdAddr>.
    Found 1-bit register for signal <XCL_DELAY_CMD.PI_AddrAck_q>.
    Found 30-bit register for signal <XCL_DELAY_CMD.modified_pi_addr_q>.
    Found 6-bit register for signal <XCL_DELAY_CMD.cmd_bl_q>.
    Found 1-bit register for signal <XCL_DELAY_CMD.read_transfer_q>.
    Found 1-bit register for signal <num_xfers_in_fifo_eq_zero_q>.
    Found 5-bit subtractor for signal <num_xfers_in_fifo[4]_GND_6_o_sub_15_OUT> created at line 233.
    Found 7-bit adder for signal <lutaddr[6]_GND_6_o_add_11_OUT> created at line 225.
    Found 5-bit adder for signal <num_xfers_in_fifo[4]_GND_6_o_add_15_OUT> created at line 235.
    Found 8x4-bit Read Only RAM for signal <_n0201>
    Found 8x13-bit Read Only RAM for signal <_n0234>
    Found 7-bit comparator equal for signal <highaddr_eq_lutaddr> created at line 168
    Found 7-bit comparator lessequal for signal <n0008> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <sdma_read_fifo_hold<0:0>> (without init value) have a constant value of 0 in block <mpmc_npi2mcb_1>.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 112 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mpmc_npi2mcb_1> synthesized.

Synthesizing Unit <mpmc_rdcntr>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_rdcntr.v".
    Found 5-bit register for signal <raddr>.
    Found 6-bit subtractor for signal <GND_7_o_GND_7_o_sub_6_OUT> created at line 78.
    Found 6-bit adder for signal <n0019[5:0]> created at line 78.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mpmc_rdcntr> synthesized.

Synthesizing Unit <mpmc_npi2mcb_2>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v".
        C_PI_BASETYPE = 6
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_PI_RDWDADDR_WIDTH = 4
WARNING:Xst:647 - Input <PI_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_Addr<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_rd_count> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_cmd_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_wr_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_rd_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v" line 347: Output port <full> of the instance <XFER_FIFO_ADDR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_npi2mcb.v" line 347: Output port <exists> of the instance <XFER_FIFO_ADDR> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <xfer_fifo_addr_we>.
    Found 7-bit register for signal <lutaddr_baseaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_d1>.
    Found 1-bit register for signal <last_pop_d1>.
    Found 32-bit register for signal <PI_RdFIFO_Data>.
    Found 7-bit register for signal <lutaddr>.
    Found 5-bit register for signal <num_xfers_in_fifo>.
    Found 1-bit register for signal <bridge_flush_hold>.
    Found 1-bit register for signal <wrfifo_almostfull_q>.
    Found 4-bit register for signal <PI_RdFIFO_RdWdAddr>.
    Found 1-bit register for signal <num_xfers_in_fifo_eq_zero_q>.
    Found 5-bit subtractor for signal <num_xfers_in_fifo[4]_GND_9_o_sub_15_OUT> created at line 233.
    Found 7-bit adder for signal <lutaddr[6]_GND_9_o_add_11_OUT> created at line 225.
    Found 5-bit adder for signal <num_xfers_in_fifo[4]_GND_9_o_add_15_OUT> created at line 235.
    Found 8x4-bit Read Only RAM for signal <_n0192>
    Found 7-bit comparator equal for signal <highaddr_eq_lutaddr> created at line 168
    Found 5-bit comparator lessequal for signal <n0001> created at line 169
    Found 7-bit comparator lessequal for signal <n0010> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <sdma_read_fifo_hold<0:0>> (without init value) have a constant value of 0 in block <mpmc_npi2mcb_2>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <mpmc_npi2mcb_2> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_raw_wrapper.v".
        C_MEMCLK_PERIOD = 3334
        C_PORT_ENABLE = 6'b000111
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_USR_INTERFACE_MODE = "NATIVE"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b111111100010001000
        C_ARB_TIME_SLOT_1 = 18'b111111000100010001
        C_ARB_TIME_SLOT_2 = 18'b111111001000100010
        C_ARB_TIME_SLOT_3 = 18'b111111010001000100
        C_ARB_TIME_SLOT_4 = 18'b111111100010001000
        C_ARB_TIME_SLOT_5 = 18'b111111000100010001
        C_ARB_TIME_SLOT_6 = 18'b111111001000100010
        C_ARB_TIME_SLOT_7 = 18'b111111010001000100
        C_ARB_TIME_SLOT_8 = 18'b111111100010001000
        C_ARB_TIME_SLOT_9 = 18'b111111000100010001
        C_ARB_TIME_SLOT_10 = 18'b111111001000100010
        C_ARB_TIME_SLOT_11 = 18'b111111010001000100
        C_PORT_CONFIG = "B32_B32_B32_B32"
        C_MEM_TRAS = 45000
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "512M"
        C_MEM_BURST_LEN = 4'b0100
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 7
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV6"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 512
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 13'b1111111111111
        C_MC_CALIBRATION_BA = 3'b111
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 32'b00000000000000000000001111111100
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p4_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Found 1-bit register for signal <soft_cal_selfrefresh_req>.
    Found 1-bit register for signal <normal_operation_window>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r1<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r2<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    WARNING:Xst:2404 -  FFs/Latches <selfrefresh_enter_r3<0:0>> (without init value) have a constant value of 0 in block <mcb_raw_wrapper>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration_top.v".
        C_MEM_TZQINIT_MAXCNT = 512
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration_top.v" line 171: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ZIO_IN_R2>.
    Found 1-bit register for signal <RZQ_IN_R1>.
    Found 1-bit register for signal <RZQ_IN_R2>.
    Found 1-bit register for signal <ZIO_IN_R1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v".
        C_MEM_TZQINIT_MAXCNT = 512
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_MEM_TYPE = "DDR2"
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "syn_maxfan = 1" for signal <Active_IODRP>.
    Set property "MAX_FANOUT = 1" for signal <Active_IODRP>.
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
WARNING:Xst - Value "1" of property "syn_preserve" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
    Set property "syn_maxfan = 5" for signal <Pre_SYSRST>.
    Set property "MAX_FANOUT = 5" for signal <Pre_SYSRST>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" line 430: Output port <DRP_BKST> of the instance <iodrp_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mcb_soft_calibration.v" line 447: Output port <read_data> of the instance <iodrp_mcb_controller> is unconnected or connected to loadless signal.
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Found 1-bit register for signal <CKE_Train>.
    Found 1-bit register for signal <Block_Reset>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R1>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R2>.
    Found 1-bit register for signal <SELFREFRESH_REQ_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 4-bit register for signal <pre_sysrst_cnt>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE>.
    Found 1-bit register for signal <WaitCountEnable>.
    Found 8-bit register for signal <WaitTimer>.
    Found 1-bit register for signal <WarmEnough>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_s>.
    Found 7-bit register for signal <N_Term_w>.
    Found 6-bit register for signal <P_Term_w>.
    Found 7-bit register for signal <N_Term_s>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 111010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 59                                             |
    | Transitions        | 136                                            |
    | Inputs             | 27                                             |
    | Outputs            | 30                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 414.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 416.
    Found 7-bit subtractor for signal <GND_13_o_GND_13_o_sub_68_OUT> created at line 945.
    Found 8-bit subtractor for signal <GND_13_o_GND_13_o_sub_103_OUT> created at line 1000.
    Found 8-bit subtractor for signal <DQS_DELAY[7]_GND_13_o_sub_234_OUT> created at line 1499.
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_13_o_add_12_OUT> created at line 494.
    Found 10-bit adder for signal <RstCounter[9]_GND_13_o_add_17_OUT> created at line 551.
    Found 4-bit adder for signal <pre_sysrst_cnt[3]_GND_13_o_add_25_OUT> created at line 600.
    Found 8-bit adder for signal <WaitTimer[7]_GND_13_o_add_42_OUT> created at line 748.
    Found 6-bit adder for signal <count[5]_GND_13_o_add_51_OUT> created at line 771.
    Found 6-bit adder for signal <P_Term[5]_GND_13_o_add_66_OUT> created at line 941.
    Found 10-bit adder for signal <n0716[9:0]> created at line 479.
    Found 11-bit adder for signal <n0719[10:0]> created at line 479.
    Found 12-bit adder for signal <n0722[11:0]> created at line 479.
    Found 7-bit adder for signal <N_Term[6]_GND_13_o_add_80_OUT> created at line 991.
    Found 8-bit adder for signal <n0742[7:0]> created at line 479.
    Found 9-bit adder for signal <n0745[8:0]> created at line 479.
    Found 10-bit adder for signal <n0748[9:0]> created at line 479.
    Found 11-bit adder for signal <n0751[10:0]> created at line 479.
    Found 12-bit adder for signal <n0754[11:0]> created at line 479.
    Found 10-bit adder for signal <n0766[9:0]> created at line 479.
    Found 11-bit adder for signal <n0769[10:0]> created at line 479.
    Found 12-bit adder for signal <n0772[11:0]> created at line 479.
    Found 13-bit adder for signal <n0775[12:0]> created at line 479.
    Found 14-bit adder for signal <n0778[13:0]> created at line 479.
    Found 10-bit adder for signal <n0784> created at line 479.
    Found 8-bit adder for signal <counter_inc[7]_GND_13_o_add_216_OUT> created at line 1469.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_13_o_add_219_OUT> created at line 1474.
    Found 8-bit adder for signal <counter_dec[7]_GND_13_o_add_230_OUT> created at line 1494.
    Found 15-bit adder for signal <_n0878> created at line 479.
    Found 15-bit adder for signal <n0484> created at line 479.
    Found 13-bit adder for signal <_n0889> created at line 479.
    Found 13-bit adder for signal <n0474> created at line 479.
    Found 13-bit adder for signal <_n0891> created at line 479.
    Found 13-bit adder for signal <n0492> created at line 479.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 791.
    Found 10-bit comparator greater for signal <RstCounter[9]_GND_13_o_LessThan_17_o> created at line 549
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 759
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 760
    Found 6-bit comparator equal for signal <n0157> created at line 1007
    Found 7-bit comparator equal for signal <n0166> created at line 1040
    Found 6-bit comparator greater for signal <count[5]_PWR_16_o_LessThan_194_o> created at line 1411
    Found 8-bit comparator greater for signal <Max_Value[7]_Max_Value_Previous[7]_LessThan_200_o> created at line 1443
    Found 8-bit comparator greater for signal <n0247> created at line 1443
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value[7]_LessThan_204_o> created at line 1448
    Found 8-bit comparator greater for signal <n0251> created at line 1448
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_218_o> created at line 1471
    Found 8-bit comparator lessequal for signal <n0265> created at line 1471
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_232_o> created at line 1496
    Found 8-bit comparator lessequal for signal <n0283> created at line 1496
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  34 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  48 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_controller.v".
    Set property "FSM_ENCODING = one-hot" for signal <state>.
    Set property "FSM_ENCODING = one-hot" for signal <nextstate>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | one-hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_14_o_add_15_OUT> created at line 185.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/iodrp_mcb_controller.v".
    Set property "FSM_ENCODING = GRAY" for signal <state>.
    Set property "FSM_ENCODING = GRAY" for signal <nextstate>.
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | GRAY                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_15_o_add_16_OUT> created at line 300.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <dualxcl>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl.v".
        C_FAMILY = "spartan6"
        C_PI_A_SUBTYPE = "IXCL"
        C_PI_B_SUBTYPE = "DXCL"
        C_PI_BASEADDR = 1207959552
        C_PI_HIGHADDR = 1342177279
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 2'b01
        C_XCL_A_WRITEXFER = 1
        C_XCL_A_LINESIZE = 4
        C_XCL_B_WRITEXFER = 1
        C_XCL_B_LINESIZE = 4
        C_XCL_PIPE_STAGES = 2
        C_MEM_DATA_WIDTH = 16
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000000100000
WARNING:Xst:647 - Input <FSL_A_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wrfifo_mask>.
    Found 1-bit register for signal <addrack_hold>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dualxcl> synthesized.

Synthesizing Unit <mpmc_sample_cycle>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/mpmc_sample_cycle.v".
        C_OUTPUT_WIDTH = 1
    Set property "equivalent_register_removal = no" for signal <sample_cycle>.
    Found 1-bit register for signal <slow_clk_div2_del>.
    Found 5-bit register for signal <count>.
    Found 5-bit register for signal <ratio>.
    Found 5-bit register for signal <ratio_minus1>.
    Found 5-bit register for signal <new_count>.
    Found 1-bit register for signal <clk_1_to_1>.
    Found 1-bit register for signal <sample_cycle>.
    Found 1-bit register for signal <slow_clk_div2>.
    Found 5-bit subtractor for signal <ratio[0]_GND_52_o_sub_11_OUT> created at line 118.
    Found 5-bit adder for signal <count[0]_GND_52_o_add_3_OUT> created at line 108.
    Found 5-bit adder for signal <new_count[0]_GND_52_o_add_14_OUT> created at line 126.
    Found 5-bit comparator equal for signal <clear_count_p1> created at line 120
    Found 5-bit comparator equal for signal <new_count[0]_ratio[0]_equal_21_o> created at line 140
    Found 5-bit comparator equal for signal <new_count[0]_GND_52_o_equal_22_o> created at line 141
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mpmc_sample_cycle> synthesized.

Synthesizing Unit <dualxcl_access>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_access.v".
        C_PI_A_SUBTYPE = "IXCL"
        C_PI_B_SUBTYPE = "DXCL"
        C_ADDR_MASK = 32'b00000111111111111111111111111111
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_XCL_A_WRITEXFER = 0
        C_XCL_A_LINESIZE = 4
        C_XCL_B_WRITEXFER = 1
        C_XCL_B_LINESIZE = 4
        C_MEM_DATA_WIDTH = 16
        C_ACCESS_FIFO_PIPE = 0
    Summary:
	inferred   7 Multiplexer(s).
Unit <dualxcl_access> synthesized.

Synthesizing Unit <dualxcl_access_data_path_1>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_access_data_path.v".
        C_XCL_LINESIZE = 4
        C_XCL_WRITEXFER = 0
        C_PI_SUBTYPE = "IXCL"
        C_ADDR_MASK = 32'b00000111111111111111111111111111
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_MEM_DATA_WIDTH = 16
        C_ACCESS_FIFO_PIPE = 0
WARNING:Xst:647 - Input <FSL_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <dualxcl_access_data_path_1> synthesized.

Synthesizing Unit <srl16e_fifo_1>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/srl16e_fifo.v".
        c_width = 32
        c_awidth = 1
        c_depth = 1
    Found 1-bit register for signal <cnt_read>.
    Found 32-bit register for signal <memory<0>>.
    Found 1-bit adder for signal <cnt_read[0]_PWR_57_o_add_4_OUT<0>> created at line 118.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <srl16e_fifo_1> synthesized.

Synthesizing Unit <dualxcl_access_data_path_2>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_access_data_path.v".
        C_XCL_LINESIZE = 4
        C_XCL_WRITEXFER = 1
        C_PI_SUBTYPE = "DXCL"
        C_ADDR_MASK = 32'b00000111111111111111111111111111
        C_PI_OFFSET = 32'b00000000000000000000000000000000
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_MEM_DATA_WIDTH = 16
        C_ACCESS_FIFO_PIPE = 0
WARNING:Xst:647 - Input <FSL_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <DXCL.line_cnt_done>.
    Found 4-bit register for signal <DXCL.line_cnt>.
    Found 4-bit adder for signal <DXCL.line_cnt[3]_GND_57_o_add_2_OUT> created at line 264.
    Found 8x4-bit Read Only RAM for signal <pi_wrfifo_be_i>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <dualxcl_access_data_path_2> synthesized.

Synthesizing Unit <srl16e_fifo_2>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/srl16e_fifo.v".
        c_width = 33
        c_awidth = 1
        c_depth = 1
    Found 1-bit register for signal <cnt_read>.
    Found 33-bit register for signal <memory<0>>.
    Found 1-bit adder for signal <cnt_read[0]_PWR_59_o_add_4_OUT<0>> created at line 118.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <srl16e_fifo_2> synthesized.

Synthesizing Unit <dualxcl_fsm>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_fsm.v".
        C_PI_A_SUBTYPE = "IXCL"
        C_PI_B_SUBTYPE = "DXCL"
        C_XCL_A_WRITEXFER = 0
        C_XCL_B_WRITEXFER = 1
        C_XCL_A_LINESIZE = 4
        C_XCL_B_LINESIZE = 4
        C_MAX_CNTR_WIDTH = 2
    Set property "fsm_encoding = auto" for signal <state>.
WARNING:Xst:647 - Input <Data_Wr_Burst_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Wr_Burst_Early_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Data_Exists_Early_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <pi_wrfifo_push_a>.
    Found 1-bit register for signal <pi_wrfifo_push_b>.
    Found 1-bit register for signal <addr_read_i_a>.
    Found 1-bit register for signal <addr_read_i_b>.
    Found 2-bit register for signal <push_count>.
    Found 1-bit register for signal <wrfifo_full>.
INFO:Xst:1799 - State 00001 is never reached in FSM <state>.
INFO:Xst:1799 - State 00010 is never reached in FSM <state>.
INFO:Xst:1799 - State 00011 is never reached in FSM <state>.
INFO:Xst:1799 - State 00101 is never reached in FSM <state>.
INFO:Xst:1799 - State 01101 is never reached in FSM <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 41                                             |
    | Inputs             | 15                                             |
    | Outputs            | 8                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 01111                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <push_count[1]_GND_59_o_add_87_OUT> created at line 287.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dualxcl_fsm> synthesized.

Synthesizing Unit <dualxcl_read>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_read.v".
        C_PI_A_SUBTYPE = "IXCL"
        C_PI_B_SUBTYPE = "DXCL"
        C_PI_DATA_WIDTH = 32
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 2'b01
        C_XCL_A_LINESIZE = 4
        C_XCL_B_LINESIZE = 4
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_READ_FIFO_PIPE = 0
        C_RDFIFO_EMPTY_PIPE = 0
        C_MAX_CNTR_WIDTH = 2
WARNING:Xst:647 - Input <Addr_Sel_Target_Word<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_read.v" line 163: Output port <ALMOST_EMPTY> of the instance <FIFO.read_sel_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dualxcl_read.v" line 238: Output port <PI_RdFIFO_Flush> of the instance <xcl_read_data_a> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <read_done_d1>.
    Found 1-bit register for signal <FIFO.read_sel_fifo_empty_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dualxcl_read> synthesized.

Synthesizing Unit <srl16e_fifo_protect>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/srl16e_fifo_protect.v".
        c_width = 3
        c_awidth = 2
        c_depth = 4
    Found 2-bit register for signal <cnt_read>.
    Found 12-bit register for signal <n0023[11:0]>.
    Found 2-bit subtractor for signal <cnt_read[1]_GND_61_o_sub_6_OUT> created at line 124.
    Found 2-bit adder for signal <cnt_read[1]_GND_61_o_add_4_OUT> created at line 123.
    Found 3-bit 4-to-1 multiplexer for signal <DOUT> created at line 137.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <srl16e_fifo_protect> synthesized.

Synthesizing Unit <fifo_pipeline>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/fifo_pipeline.v".
        C_DWIDTH = 3
        C_INV_EXISTS = 1
    Found 1-bit register for signal <fifo_exists_d1>.
    Found 3-bit register for signal <PIPE_Data>.
    Found 1-bit register for signal <pipe_exists_i>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <fifo_pipeline> synthesized.

Synthesizing Unit <xcl_read_data_1>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_read_data.v".
        C_PI_SUBTYPE = "IXCL"
        C_PI_DATA_WIDTH = 32
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 2'b01
        C_PI_RDDATA_PIPELINE = 0
        C_LINESIZE = 4
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_READ_FIFO_PIPE = 0
        C_RDFIFO_EMPTY_PIPE = 0
WARNING:Xst:647 - Input <Target_Word<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_read_data.v" line 259: Output port <SPO> of the instance <REORDER.xcl_reorder_buffer> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <pi_rdfifo_pop_d1>.
    Found 1-bit register for signal <REORDER.dpram_init>.
    Found 2-bit register for signal <REORDER.wr_cnt>.
    Found 1-bit register for signal <REORDER.data_valid_flag>.
    Found 1-bit register for signal <REORDER.dpram_rd_adr<1>>.
    Found 1-bit register for signal <REORDER.dpram_rd_adr<0>>.
    Found 2-bit register for signal <rd_cnt>.
    Found 2-bit register for signal <pop_count>.
    Found 2-bit subtractor for signal <pop_count[1]_GND_63_o_sub_6_OUT> created at line 119.
    Found 2-bit adder for signal <REORDER.wr_cnt[1]_GND_63_o_add_15_OUT> created at line 236.
    Found 2-bit adder for signal <REORDER.dpram_rd_adr[1]_GND_63_o_add_22_OUT> created at line 283.
    Found 2-bit adder for signal <rd_cnt[1]_GND_63_o_add_25_OUT> created at line 340.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <xcl_read_data_1> synthesized.

Synthesizing Unit <dpram>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/dpram.v".
        C_WIDTH = 33
        C_AWIDTH = 2
        C_DEPTH = 4
    Found 4x33-bit dual-port RAM <Mram_memory> for signal <memory>.
    Summary:
	inferred   2 RAM(s).
Unit <dpram> synthesized.

Synthesizing Unit <xcl_read_data_2>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_read_data.v".
        C_PI_SUBTYPE = "DXCL"
        C_PI_DATA_WIDTH = 32
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDDATA_DELAY = 2'b01
        C_PI_RDDATA_PIPELINE = 0
        C_LINESIZE = 4
        C_MEM_SDR_DATA_WIDTH = 32'b00000000000000000000000000100000
        C_READ_FIFO_PIPE = 0
        C_RDFIFO_EMPTY_PIPE = 0
WARNING:Xst:647 - Input <Target_Word<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/verilog/xcl_read_data.v" line 259: Output port <SPO> of the instance <REORDER.xcl_reorder_buffer> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <pi_rdfifo_pop_d1>.
    Found 1-bit register for signal <REORDER.dpram_init>.
    Found 2-bit register for signal <REORDER.wr_cnt>.
    Found 1-bit register for signal <REORDER.data_valid_flag>.
    Found 1-bit register for signal <REORDER.dpram_rd_adr<1>>.
    Found 1-bit register for signal <REORDER.dpram_rd_adr<0>>.
    Found 2-bit register for signal <rd_cnt>.
    Found 2-bit register for signal <pop_count>.
    Found 2-bit subtractor for signal <pop_count[1]_GND_65_o_sub_6_OUT> created at line 119.
    Found 2-bit adder for signal <REORDER.wr_cnt[1]_GND_65_o_add_15_OUT> created at line 236.
    Found 2-bit adder for signal <REORDER.dpram_rd_adr[1]_GND_65_o_add_22_OUT> created at line 283.
    Found 2-bit adder for signal <rd_cnt[1]_GND_65_o_add_25_OUT> created at line 340.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <xcl_read_data_2> synthesized.

Synthesizing Unit <vfbc_pim_wrapper>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_pim_wrapper.vhd".
        C_MPMC_BASEADDR = 301989888
        C_MPMC_HIGHADDR = 335544319
        C_PIM_DATA_WIDTH = 32
        C_CHIPSCOPE_ENABLE = 0
        C_FAMILY = "spartan6"
        VFBC_BURST_LENGTH = 32
        CMD0_PORT_ID = 0
        CMD0_FIFO_DEPTH = 32
        CMD0_ASYNC_CLOCK = 1
        CMD0_AFULL_COUNT = 3
        WD0_ENABLE = 1
        WD0_DATA_WIDTH = 16
        WD0_FIFO_DEPTH = 1024
        WD0_ASYNC_CLOCK = 1
        WD0_AFULL_COUNT = 3
        WD0_BYTEEN_ENABLE = 1
        RD0_ENABLE = 1
        RD0_DATA_WIDTH = 16
        RD0_FIFO_DEPTH = 1024
        RD0_ASYNC_CLOCK = 1
        RD0_AEMPTY_COUNT = 3
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_pim_wrapper.vhd" line 205: Output port <hif_dataout> of the instance <VFBC1_PIM_NGC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_pim_wrapper.vhd" line 205: Output port <debug> of the instance <VFBC1_PIM_NGC> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <vfbc_pim_wrapper> synthesized.

Synthesizing Unit <vfbc1_pim>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd".
        VFBC_FAMILY = "S3"
        ENABLE_HIF = false
        ENABLE_CHIPSCOPE = false
        ENABLE_DEBUG = false
        BA_SIZE = 2
        BA_LOC = 24
        VFBC_NPI_WIDTH = 32
        VFBC_BURST_LENGTH = 32
        CMD0_PORT_ID = 0
        CMD0_FIFO_DEPTH = 32
        CMD0_ASYNC_CLOCK = true
        CMD0_AFULL_COUNT = 3
        WD0_ENABLE = true
        WD0_DATA_WIDTH = 16
        WD0_FIFO_DEPTH = 1024
        WD0_ASYNC_CLOCK = true
        WD0_AFULL_COUNT = 3
        WD0_BYTEEN_ENABLE = true
        RD0_ENABLE = true
        RD0_DATA_WIDTH = 16
        RD0_FIFO_DEPTH = 1024
        RD0_ASYNC_CLOCK = true
        RD0_AEMPTY_COUNT = 3
    Set property "KEEP = TRUE" for signal <npi_init_done_cmd_dly>.
    Set property "KEEP = TRUE" for signal <npi_init_done_rd_dly>.
    Set property "KEEP = TRUE" for signal <npi_init_done_wd_dly>.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <rd_active_afull> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <WrDataPortOut[1]_SFlagNumOfObjAvail> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <WrDataPortOut[0]_SFlagNumOfObjAvail> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <RdDataPortOut[1]_SData> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <RdDataPortOut[1]_SFlagNumOfObjFilled> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <RdDataPortOut[0]_SFlagNumOfObjFilled> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <WrDataPortOut[1]_SCmdAccept> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <WrDataPortOut[1]_SFlagPortIdle> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <WrDataPortOut[0]_SCmdAccept> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <WrDataPortOut[0]_SFlagFull> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <WrDataPortOut[0]_SFlagAlmostFull> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <WrDataPortOut[0]_SFlagPortIdle> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <RdDataPortOut[1]_SCmdAccept> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <RdDataPortOut[1]_SResp> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <RdDataPortOut[1]_SDataInfoCmdTag> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <RdDataPortOut[1]_SFlagEmpty> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <RdDataPortOut[1]_SFlagAlmostEmpty> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <RdDataPortOut[0]_SCmdAccept> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <RdDataPortOut[0]_SResp> of the instance <UVFBC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc1_pim.vhd" line 325: Output port <RdDataPortOut[0]_SDataInfoCmdTag> of the instance <UVFBC> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <debug> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MCBusIn_Burst_Length> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MCBusIn_Read_data_fifo_out<255:32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortIn[1]_MData<255:16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortIn[1]_MDataByteEn<31:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortIn[0]_MCmd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortIn[0]_MAddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortIn[0]_MData> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortIn[0]_MDataByteEn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortIn[1]_MCmd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortIn[1]_MAddr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MCBusIn_Error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortIn[1]_MDataInfoCmdTag> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortIn[0]_Clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortIn[0]_MDataInfoCmdTag> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortIn[0]_MFlagCommit> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortIn[0]_MFlagFlush> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortIn[0]_MReset_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortIn[1]_Clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortIn[1]_MFlagCommit> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortIn[1]_MFlagFlush> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortIn[1]_MReset_n> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <npi_init_done_rd_dly>.
    Found 3-bit register for signal <npi_init_done_wd_dly>.
    Found 3-bit register for signal <npi_init_done_cmd_dly>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <vfbc1_pim> synthesized.

Synthesizing Unit <vfbc>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc.vhd".
        VFBC_FAMILY = "S3"
        ENABLE_HIF = false
        ENABLE_CHIPSCOPE = false
        VFBC_BURST_LENGTH = 64
        NUM_CMD_PORTS = 1
        NUM_DATA_PORTS = 2
        BA_SIZE = 2
        BA_LOC = 24
        MC_DATA_WIDTH = 16
        FIXED_DATA_PORT_ID = (99,99,99,99,99,99,99,99)
        CMD_PORT_FIFO_DEPTH = (8,8,8,8)
        CMD_PORT_ASYNC_CLOCK = "1111"
        WR_DATA_PORT_ENABLE = "0110"
        WR_DATA_FIFO_ASYNC_CLOCK = "0110"
        WR_DATA_BYTEEN_ENABLE = "00000000"
        WR_DATA_FIFO_WIDTH = (16,16,16,16)
        WR_DATA_FIFO_DEPTH = (16,16,16,16)
        WR_DATA_AFULL_COUNT = (3,3,3,3)
        WR_DATA_SIMPLE_FIFO = "1111"
        WR_DATA_FIFO_OBJ_SIZE = (32,32,32,32,32,32,32,32)
        RD_DATA_PORT_ENABLE = "1001"
        RD_DATA_FIFO_ASYNC_CLOCK = "1001"
        RD_DATA_FIFO_WIDTH = (16,16,16,16)
        RD_DATA_FIFO_DEPTH = (16,16,16,16)
        RD_DATA_AEMPTY_COUNT = (3,3,3,3)
        RD_DATA_SIMPLE_FIFO = "1111"
        RD_DATA_FIFO_OBJ_SIZE = (32,32,32,32,32,32,32,32)
        ENABLE_BURST_CUT = true
        ENABLE_RECT_ACCESS = true
        REAL_TIME = "0000"
        CMD_ARBITRATION_SCHEME = "ROUNDROBIN"
        DATA_ARBITRATION_SCHEME = "ROUNDROBIN"
    Set property "syn_preserve = true" for signal <cmd_reset_dly1>.
    Set property "KEEP = TRUE" for signal <cmd_reset_dly1>.
    Set property "syn_preserve = true" for signal <cmd_reset_dly2>.
    Set property "KEEP = TRUE" for signal <cmd_reset_dly2>.
    Set property "syn_preserve = true" for signal <rdfifo_almost_full_dly>.
    Set property "KEEP = TRUE" for signal <rdfifo_almost_full_dly>.
    Set property "syn_preserve = true" for signal <wrfifo_almost_empty_dly<1>>.
    Set property "KEEP = TRUE" for signal <wrfifo_almost_empty_dly<1>>.
    Set property "syn_preserve = true" for signal <wrfifo_almost_empty_dly<0>>.
    Set property "KEEP = TRUE" for signal <wrfifo_almost_empty_dly<0>>.
    Set property "syn_preserve = true" for signal <wr_sel_dly>.
    Set property "KEEP = TRUE" for signal <wr_sel_dly>.
    Set property "MAX_FANOUT = 8" for signal <rd_sel>.
    Set property "syn_preserve = true" for signal <wrfifo_reset<1>>.
    Set property "KEEP = TRUE" for signal <wrfifo_reset<1>>.
    Set property "syn_preserve = true" for signal <wrfifo_reset<0>>.
    Set property "KEEP = TRUE" for signal <wrfifo_reset<0>>.
    Set property "syn_preserve = true" for signal <wrfifo_reset_dly1<1>>.
    Set property "KEEP = TRUE" for signal <wrfifo_reset_dly1<1>>.
    Set property "syn_preserve = true" for signal <wrfifo_reset_dly1<0>>.
    Set property "KEEP = TRUE" for signal <wrfifo_reset_dly1<0>>.
    Set property "syn_preserve = true" for signal <wrfifo_reset_dly2<1>>.
    Set property "KEEP = TRUE" for signal <wrfifo_reset_dly2<1>>.
    Set property "syn_preserve = true" for signal <wrfifo_reset_dly2<0>>.
    Set property "KEEP = TRUE" for signal <wrfifo_reset_dly2<0>>.
    Set property "syn_preserve = true" for signal <rdfifo_reset<1>>.
    Set property "KEEP = TRUE" for signal <rdfifo_reset<1>>.
    Set property "syn_preserve = true" for signal <rdfifo_reset<0>>.
    Set property "KEEP = TRUE" for signal <rdfifo_reset<0>>.
    Set property "syn_preserve = true" for signal <rdfifo_reset_dly1<1>>.
    Set property "KEEP = TRUE" for signal <rdfifo_reset_dly1<1>>.
    Set property "syn_preserve = true" for signal <rdfifo_reset_dly1<0>>.
    Set property "KEEP = TRUE" for signal <rdfifo_reset_dly1<0>>.
    Set property "syn_preserve = true" for signal <rdfifo_reset_dly2<1>>.
    Set property "KEEP = TRUE" for signal <rdfifo_reset_dly2<1>>.
    Set property "syn_preserve = true" for signal <rdfifo_reset_dly2<0>>.
    Set property "KEEP = TRUE" for signal <rdfifo_reset_dly2<0>>.
    Set property "syn_preserve = true" for signal <wrfifo_flush_dly1<1>>.
    Set property "KEEP = TRUE" for signal <wrfifo_flush_dly1<1>>.
    Set property "syn_preserve = true" for signal <wrfifo_flush_dly1<0>>.
    Set property "KEEP = TRUE" for signal <wrfifo_flush_dly1<0>>.
    Set property "syn_preserve = true" for signal <wrfifo_flush_dly2<1>>.
    Set property "KEEP = TRUE" for signal <wrfifo_flush_dly2<1>>.
    Set property "syn_preserve = true" for signal <wrfifo_flush_dly2<0>>.
    Set property "KEEP = TRUE" for signal <wrfifo_flush_dly2<0>>.
    Set property "syn_preserve = true" for signal <rdfifo_flush_dly1<1>>.
    Set property "KEEP = TRUE" for signal <rdfifo_flush_dly1<1>>.
    Set property "syn_preserve = true" for signal <rdfifo_flush_dly1<0>>.
    Set property "KEEP = TRUE" for signal <rdfifo_flush_dly1<0>>.
    Set property "syn_preserve = true" for signal <rdfifo_flush_dly2<1>>.
    Set property "KEEP = TRUE" for signal <rdfifo_flush_dly2<1>>.
    Set property "syn_preserve = true" for signal <rdfifo_flush_dly2<0>>.
    Set property "KEEP = TRUE" for signal <rdfifo_flush_dly2<0>>.
    Set property "syn_preserve = true" for signal <wrfifo_reset_or_flush<1>>.
    Set property "KEEP = TRUE" for signal <wrfifo_reset_or_flush<1>>.
    Set property "syn_preserve = true" for signal <wrfifo_reset_or_flush<0>>.
    Set property "KEEP = TRUE" for signal <wrfifo_reset_or_flush<0>>.
    Set property "syn_preserve = true" for signal <rdfifo_reset_or_flush<1>>.
    Set property "KEEP = TRUE" for signal <rdfifo_reset_or_flush<1>>.
    Set property "syn_preserve = true" for signal <rdfifo_reset_or_flush<0>>.
    Set property "KEEP = TRUE" for signal <rdfifo_reset_or_flush<0>>.
    Set property "syn_preserve = true" for signal <PortActive_dly1<1>>.
    Set property "KEEP = TRUE" for signal <PortActive_dly1<1>>.
    Set property "syn_preserve = true" for signal <PortActive_dly1<0>>.
    Set property "KEEP = TRUE" for signal <PortActive_dly1<0>>.
    Set property "syn_preserve = true" for signal <PortActive_dly2<1>>.
    Set property "KEEP = TRUE" for signal <PortActive_dly2<1>>.
    Set property "syn_preserve = true" for signal <PortActive_dly2<0>>.
    Set property "KEEP = TRUE" for signal <PortActive_dly2<0>>.
    Set property "syn_preserve = true" for signal <last_memif_data_out>.
    Set property "KEEP = TRUE" for signal <last_memif_data_out>.
    Set property "syn_preserve = true" for signal <memif_data_out>.
    Set property "KEEP = TRUE" for signal <memif_data_out>.
    Set property "syn_preserve = true" for signal <memif_data_out_dly>.
    Set property "KEEP = TRUE" for signal <memif_data_out_dly>.
    Set property "syn_preserve = true" for signal <memif_data_in_dly<3>>.
    Set property "KEEP = TRUE" for signal <memif_data_in_dly<3>>.
    Set property "syn_preserve = true" for signal <memif_data_in_dly<2>>.
    Set property "KEEP = TRUE" for signal <memif_data_in_dly<2>>.
    Set property "syn_preserve = true" for signal <memif_data_in_dly<1>>.
    Set property "KEEP = TRUE" for signal <memif_data_in_dly<1>>.
    Set property "syn_preserve = true" for signal <memif_data_in_dly<0>>.
    Set property "KEEP = TRUE" for signal <memif_data_in_dly<0>>.
    Set property "MAX_FANOUT = 16" for signal <bc_valid>.
    Set property "syn_preserve = true" for signal <memif_data_wren_dly>.
    Set property "KEEP = TRUE" for signal <memif_data_wren_dly>.
    Set property "syn_preserve = true" for signal <memif_data_wren_dly2>.
    Set property "KEEP = TRUE" for signal <memif_data_wren_dly2>.
WARNING:Xst:647 - Input <HifAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HifDataIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[1]_MCmd<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[1]_MAddr<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[1]_MData<255:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[1]_MDataByteEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[0]_MCmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[0]_MAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[0]_MData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[0]_MDataByteEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdDataPortIn[1]_MCmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdDataPortIn[1]_MAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdDataPortIn[0]_MCmd<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdDataPortIn[0]_MCmd<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdDataPortIn[0]_MAddr<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCBusIn_Read_data_fifo_out<255:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <HifWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[1]_MDataInfoCmdTag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[0]_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[0]_MDataInfoCmdTag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[0]_MFlagCommit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[0]_MFlagFlush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WrDataPortIn[0]_MReset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdDataPortIn[1]_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdDataPortIn[1]_MFlagCommit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdDataPortIn[1]_MFlagFlush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RdDataPortIn[1]_MReset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCBusIn_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc.vhd" line 452: Output port <Prod_NumObjAvail> of the instance <GEN_CMD_FIFOS[0].UCmdFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc.vhd" line 452: Output port <Prod_Q> of the instance <GEN_CMD_FIFOS[0].UCmdFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc.vhd" line 452: Output port <Cons_NumObjFilled> of the instance <GEN_CMD_FIFOS[0].UCmdFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc.vhd" line 452: Output port <Cons_AlmostEmpty> of the instance <GEN_CMD_FIFOS[0].UCmdFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc.vhd" line 732: Output port <cmd_new_addr> of the instance <GEN_BURST_CUT.UBurstCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc.vhd" line 732: Output port <rd_byte_mask> of the instance <GEN_BURST_CUT.UBurstCtrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc.vhd" line 856: Output port <Prod_Q> of the instance <GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc.vhd" line 986: Output port <Prod_Q> of the instance <GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc.vhd" line 986: Output port <Prod_Full> of the instance <GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <WrDataPortOut[1]_SFlagNumOfObjAvail<31:5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortOut[0]_SFlagNumOfObjAvail<31:5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortOut[1]_SData<255:16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortOut[1]_SFlagNumOfObjFilled<31:5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortOut[0]_SData<255:16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortOut[0]_SFlagNumOfObjFilled<31:5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MCBusOut_App_WDF_data<255:32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <MCBusOut_App_Mask_data<31:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rdfifo_reset_or_flush<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortOut[1]_SCmdAccept> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortOut[1]_SFlagPortIdle> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortOut[0]_SCmdAccept> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WrDataPortOut[0]_SFlagPortIdle> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortOut[1]_SCmdAccept> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortOut[1]_SResp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortOut[1]_SDataInfoCmdTag> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortOut[0]_SCmdAccept> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortOut[0]_SResp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RdDataPortOut[0]_SDataInfoCmdTag> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <rdfifo_almost_empty<1>> equivalent to <wrfifo_almost_full<0>> has been removed
    Found 1-bit register for signal <PortActive_dly2<0>>.
    Found 1-bit register for signal <DmaCmdPortOut[0]_SFlagIdle>.
    Found 1-bit register for signal <cmd_reset_dly1>.
    Found 1-bit register for signal <cmd_reset_dly2>.
    Found 1-bit register for signal <cmd_reset>.
    Found 1-bit register for signal <cmd_in_req>.
    Found 1-bit register for signal <memif_data_wren_dly>.
    Found 1-bit register for signal <memif_data_wren_dly2>.
    Found 1-bit register for signal <wrfifo_almost_empty_dly<0>>.
    Found 1-bit register for signal <wrfifo_almost_full<0>>.
    Found 1-bit register for signal <wrfifo_reset_dly1<1>>.
    Found 1-bit register for signal <wrfifo_reset_dly2<1>>.
    Found 1-bit register for signal <wrfifo_flush_dly1<1>>.
    Found 1-bit register for signal <wrfifo_flush_dly2<1>>.
    Found 1-bit register for signal <wrfifo_reset<1>>.
    Found 1-bit register for signal <wrfifo_reset_or_flush<1>>.
    Found 1-bit register for signal <wrfifo_almost_empty_dly<1>>.
    Found 1-bit register for signal <wrfifo_almost_full<1>>.
    Found 2-bit register for signal <rdfifo_almost_full_dly>.
    Found 1-bit register for signal <rdfifo_reset_dly1<0>>.
    Found 1-bit register for signal <rdfifo_reset_dly2<0>>.
    Found 1-bit register for signal <rdfifo_flush_dly1<0>>.
    Found 1-bit register for signal <rdfifo_flush_dly2<0>>.
    Found 1-bit register for signal <rdfifo_reset<0>>.
    Found 1-bit register for signal <rdfifo_reset_or_flush<0>>.
    Found 1-bit register for signal <rdfifo_almost_empty<0>>.
    Found 2-bit register for signal <wr_sel_dly>.
    Found 32-bit register for signal <memif_data_out>.
    Found 16-bit register for signal <last_memif_data_out>.
    Found 32-bit register for signal <memif_data_out_dly>.
    Found 32-bit register for signal <memif_data_in_dly<3>>.
    Found 32-bit register for signal <memif_data_in_dly<2>>.
    Found 32-bit register for signal <memif_data_in_dly<1>>.
    Found 32-bit register for signal <memif_data_in_dly<0>>.
    Found 1-bit register for signal <PortActive_dly1<0>>.
    Found 5-bit comparator greater for signal <GND_75_o_wrfifo_num_of_buf_filled[0][4]_LessThan_8_o> created at line 933
    Found 5-bit comparator greater for signal <GND_75_o_wrfifo_num_of_buf_filled[1][4]_LessThan_12_o> created at line 933
    Found 5-bit comparator greater for signal <GND_75_o_rdfifo_num_of_buf_avail[0][4]_LessThan_17_o> created at line 1052
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal PortActive_dly1<0> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal PortActive_dly2<0> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal cmd_reset_dly1 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal memif_data_wren_dly may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rdfifo_reset<1> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal wrfifo_reset_dly1<1> may hinder XST clustering optimizations.
    Summary:
	inferred 238 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vfbc> synthesized.

Synthesizing Unit <ObjFifoAsyncDiffW_1>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd".
        FAMILY = "S3"
        DATA_BITS_PROD = 32
        DATA_BITS_CONS = 32
        NO_OBJS = 8
        OBJ_SIZE_PROD = 4
        OBJ_SIZE_CONS = 4
        ASYNC_CLOCK = true
        AEMPTY_COUNT = 1
        AFULL_COUNT = 1
        AUTO_PRODUCER = true
        AUTO_CONSUMER = false
        MEM_TYPE = "no_rw_check, area"
    Set property "syn_keep = true" for signal <ConsObjPtr>.
    Set property "MAXDELAY = 2" for signal <ConsObjPtr>.
    Set property "syn_keep = true" for signal <ProdObjPtr>.
    Set property "MAXDELAY = 2" for signal <ProdObjPtr>.
    Set property "syn_preserve = true" for signal <ConsObjPtr_sync2prod<1>>.
    Set property "KEEP = TRUE" for signal <ConsObjPtr_sync2prod<1>>.
    Set property "syn_preserve = true" for signal <ConsObjPtr_sync2prod<0>>.
    Set property "KEEP = TRUE" for signal <ConsObjPtr_sync2prod<0>>.
    Set property "syn_preserve = true" for signal <ProdObjPtr_sync2cons<1>>.
    Set property "KEEP = TRUE" for signal <ProdObjPtr_sync2cons<1>>.
    Set property "syn_preserve = true" for signal <ProdObjPtr_sync2cons<0>>.
    Set property "KEEP = TRUE" for signal <ProdObjPtr_sync2cons<0>>.
    Set property "syn_preserve = true" for signal <prod_sclr_d>.
    Set property "KEEP = TRUE" for signal <prod_sclr_d>.
    Set property "syn_preserve = true" for signal <cons_sclr_d>.
    Set property "KEEP = TRUE" for signal <cons_sclr_d>.
    Set property "MAXDELAY = 2" for signal <sclr>.
WARNING:Xst:647 - Input <Prod_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <ConsObjPtr_sync2prod<0>>.
    Found 4-bit register for signal <ProdObjPtr_sync2cons<1>>.
    Found 4-bit register for signal <ProdObjPtr_sync2cons<0>>.
    Found 2-bit register for signal <prod_a_int>.
    Found 2-bit register for signal <cons_sclr_d>.
    Found 2-bit register for signal <prod_sclr_d>.
    Found 4-bit register for signal <ConsObjPtr_sync2prod<1>>.
    Found 2-bit adder for signal <prod_a_int[1]_GND_76_o_add_19_OUT> created at line 825.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <ObjFifoAsyncDiffW_1> synthesized.

Synthesizing Unit <dp_ram_async_diffw_1>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/PrimXLib_arch.vhd".
        FAMILY = "S3"
        input_reg = 0
        dwidtha = 32
        dwidthb = 32
        mem_sizea = 32
        mem_sizeb = 32
        mem_type = "no_rw_check, area"
        WRITEMODEA = "WRITE_FIRST"
        WRITEMODEB = "WRITE_FIRST"
    Summary:
	no macro.
Unit <dp_ram_async_diffw_1> synthesized.

Synthesizing Unit <dp_ram_async>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd".
        input_reg = 0
        dwidth = 32
        mem_size = 32
        mem_type = "no_rw_check, area"
        write_mode_a = "WRITE_FIRST"
        write_mode_b = "WRITE_FIRST"
WARNING:Xst - Value "no_rw_check, area" of property "syn_ramstyle" is not applicable. List of valid values is "block_ram, no_rw_check, registers, select_ram" 
WARNING:Xst - Value "no_rw_check, area" of property "ram_style" is not applicable. List of valid values is "auto, block, block_power1, block_power2, distributed, pipe_block, pipe_distributed" 
    Found 32x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <t_qa>.
    Found 32-bit register for signal <t_qb>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dp_ram_async> synthesized.

Synthesizing Unit <ObjFifo_prod_ctl_async_1>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd".
        ASYNC_CLOCK = true
        OBJ_SIZE = 4
        AFULL_COUNT = 1
        NO_OBJS = 8
    Set property "syn_preserve = true" for signal <NumOfObjAvail>.
    Set property "KEEP = TRUE" for signal <NumOfObjAvail>.
    Set property "syn_preserve = true" for signal <GrayObjPtr>.
    Set property "KEEP = TRUE" for signal <GrayObjPtr>.
    Set property "MAXDELAY = 2" for signal <GrayObjPtr>.
    Set property "syn_preserve = true" for signal <BinConsObjPtr>.
    Set property "KEEP = TRUE" for signal <BinConsObjPtr>.
    Set property "syn_preserve = true" for signal <AlmostFull>.
    Set property "KEEP = TRUE" for signal <AlmostFull>.
    Found 4-bit register for signal <GrayObjPtr>.
    Found 4-bit register for signal <ObjPtr_e>.
    Found 4-bit register for signal <BinConsObjPtr>.
    Found 4-bit register for signal <NumOfObjAvail>.
    Found 1-bit register for signal <AlmostFull>.
    Found 4-bit register for signal <ObjPtr>.
    Found 4-bit adder for signal <ObjPtr_e[3]_GND_80_o_add_1_OUT> created at line 376.
    Found 4-bit subtractor for signal <GND_80_o_GND_80_o_sub_19_OUT<3:0>> created at line 490.
    Found 4-bit subtractor for signal <ObjCount> created at line 337.
    Found 4x2-bit Read Only RAM for signal <RamMode>
    Found 3-bit comparator lessequal for signal <n0000> created at line 372
    Found 4-bit comparator not equal for signal <GrayObjPtr[3]_full_ptr_val[3]_equal_14_o> created at line 415
    Found 3-bit comparator lessequal for signal <n0038> created at line 514
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ObjFifo_prod_ctl_async_1> synthesized.

Synthesizing Unit <ObjFifo_cons_ctl_async_1>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd".
        ASYNC_CLOCK = true
        OBJ_SIZE = 4
        AEMPTY_COUNT = 1
        NO_OBJS = 8
    Set property "syn_preserve = true" for signal <ObjPtr_e>.
    Set property "KEEP = TRUE" for signal <ObjPtr_e>.
    Set property "syn_preserve = true" for signal <GrayObjPtr>.
    Set property "KEEP = TRUE" for signal <GrayObjPtr>.
    Set property "syn_preserve = true" for signal <BinProdObjPtr>.
    Set property "KEEP = TRUE" for signal <BinProdObjPtr>.
    Set property "syn_preserve = true" for signal <AlmostEmpty>.
    Set property "KEEP = TRUE" for signal <AlmostEmpty>.
    Found 4-bit register for signal <GrayObjPtr>.
    Found 4-bit register for signal <ObjPtr_e>.
    Found 4-bit register for signal <BinProdObjPtr>.
    Found 4-bit register for signal <NumOfObjFilled>.
    Found 1-bit register for signal <AlmostEmpty>.
    Found 4-bit register for signal <ObjPtr>.
    Found 4-bit adder for signal <ObjPtr_e[3]_GND_81_o_add_1_OUT> created at line 155.
    Found 4-bit subtractor for signal <ObjCount> created at line 119.
    Found 4x2-bit Read Only RAM for signal <RamMode>
    Found 3-bit comparator lessequal for signal <n0000> created at line 151
    Found 4-bit comparator not equal for signal <GrayObjPtr[3]_ProdObjPtrIn[3]_equal_14_o> created at line 183
    Found 4-bit comparator lessequal for signal <n0032> created at line 255
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ObjFifo_cons_ctl_async_1> synthesized.

Synthesizing Unit <vfbc_newcmd>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_newcmd.vhd".
        NUM_CMD_PORTS = 1
        NUM_CMD_WORDS_PER_PORT = 4
        NUM_DATA_PORTS = 2
        FIXED_DATA_PORT_ID = (99,99,99,99,99,99,99,99)
        ARBITRATION_SCHEME = "ROUNDROBIN"
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_newcmd.vhd" line 201: Output port <cmd_granted_port_id> of the instance <UCmdArbiter> is unconnected or connected to loadless signal.
    Register <cmd_in_addr> equivalent to <FourCycleCounter_dly> has been removed
    Found 2-bit register for signal <CmdGrantDly>.
    Found 1-bit register for signal <int_cmd_in_clken>.
    Found 2-bit register for signal <FourCycleCounter_dly>.
    Found 2-bit register for signal <FourCycleCounter_dly2>.
    Found 2-bit register for signal <FourCycleCounter_dly3>.
    Found 32-bit register for signal <newcmd_data>.
    Found 1-bit register for signal <newcmd_data_port_id>.
    Found 1-bit register for signal <newcmd_data_port_id_d>.
    Found 1-bit register for signal <ReqOk>.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <vfbc_newcmd> synthesized.

Synthesizing Unit <vfbc_arbitrator_1>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_arbitrator.vhd".
        NUM_PORTS = 1
        BA_SIZE = 2
        REAL_TIME = "1010101010101010"
        LOW_LATENCY = "0000000000000000"
        SCHEME = "ROUNDROBIN"
WARNING:Xst:647 - Input <cmd_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_wr_op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_almost_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_almost_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cmd_grant>.
    Found 1-bit register for signal <XFF_intGrantedPortID>.
    Found 1-bit register for signal <XFF_intGranted>.
    Found 4-bit subtractor for signal <n0034> created at line 302.
    Found 3-bit adder for signal <n0037> created at line 300.
    Found 3-bit comparator lessequal for signal <n0002> created at line 301
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vfbc_arbitrator_1> synthesized.

Synthesizing Unit <vfbc_cmd_fetch>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_cmd_fetch.vhd".
        WD_ENABLE = '1'
        RD_ENABLE = '1'
        NUM_CMD_PORTS = 1
        NUM_CMD_WORDS_PER_PORT = 4
        NUM_DATA_PORTS = 2
        BA_SIZE = 2
        BA_LOC = 24
        REQ_WAIT_AFTER_GNT = 2
        BURST_SIZE = 32
    Set property "syn_keep = true" for signal <WriteOp<1>>.
    Set property "syn_keep = true" for signal <WriteOp<0>>.
    Set property "syn_keep = true" for signal <bank>.
    Set property "syn_keep = true" for signal <request>.
    Set property "syn_keep = true" for signal <burst_request>.
WARNING:Xst:647 - Input <bc_update_addr<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bc_update_addr<30:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bc_update_xcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bc_update_ycount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <arb_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <newcmd_data_dly>.
    Found 2-bit register for signal <intPortActive>.
    Found 4-bit register for signal <bank>.
    Found 2-bit register for signal <request>.
    Found 2-bit register for signal <burst_request>.
    Found 2-bit register for signal <arb_granted_dly<0>>.
    Found 1-bit register for signal <arb_clk_en>.
    Found 1-bit register for signal <bc_valid>.
    Found 5-bit register for signal <CycleCounter>.
    Found 5-bit adder for signal <CycleCounter[4]_GND_126_o_add_1_OUT> created at line 177.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <vfbc_cmd_fetch> synthesized.

Synthesizing Unit <vfbc_arbitrator_2>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_arbitrator.vhd".
        NUM_PORTS = 2
        BA_SIZE = 2
        REAL_TIME = "0000"
        LOW_LATENCY = "0000000000000000"
        SCHEME = "ROUNDROBIN"
WARNING:Xst:647 - Input <cmd_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_wr_op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_almost_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_almost_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cmd_grant>.
    Found 1-bit register for signal <XFF_intGrantedPortID>.
    Found 2-bit register for signal <XFF_intGranted>.
    Found 4-bit subtractor for signal <n0062> created at line 302.
    Found 4-bit subtractor for signal <n0068> created at line 302.
    Found 3-bit adder for signal <n0075> created at line 300.
    Found 2-bit adder for signal <n0086[1:0]> created at line 300.
    Found 3-bit adder for signal <n0078> created at line 300.
    Found 3-bit comparator lessequal for signal <n0002> created at line 301
    Found 3-bit comparator lessequal for signal <n0019> created at line 301
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <vfbc_arbitrator_2> synthesized.

Synthesizing Unit <vfbc_cmd_buffer>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_cmd_buffer.vhd".
        VFBC_FAMILY = "S3"
        ENABLE_BURST_CUT = true
        NUM_CMD_WORDS_PER_PORT = 4
        CMD_WIDTH = 32
        MEM_TYPE = "REGISTERS"
        NUM_DATA_PORTS = 2
        PORT_ENABLE = "11"
WARNING:Xst:647 - Input <newcmd_addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128-bit register for signal <cmd_mem1>.
    Found 128-bit register for signal <cmd_mem0>.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <vfbc_cmd_buffer> synthesized.

Synthesizing Unit <vfbc_burst_control>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_burst_control.vhd".
        ENABLE_BURST_CUT = true
        NUM_CMD_WORDS_PER_PORT = 4
        CMD_WIDTH = 32
        NUM_DATA_PORTS = 2
        READ_FIFO_DEPTH = 16
        DATA_WIDTH = 16
        DM_WIDTH = 2
        BURST_SIZE = 32
        MEM_BURST_SIZE = 64
        ADDRESS_PASSTHRU = true
        X_MAX = 15
        MC_COL_ADDR_WIDTH = 10
        MC_BA_LOC = 24
        BA_SIZE = 2
        BA_LOC = 24
    Set property "MAX_FANOUT = 16" for signal <command_done>.
    Set property "MAX_FANOUT = 16" for signal <last_transfer_comb>.
WARNING:Xst:647 - Input <cbuf_rd_data<23:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cbuf_rd_data<31:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cbuf_rd_data<95:93>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cbuf_rd_data<127:125>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr_byte_mask<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_flush<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_burst_length> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_burst_control.vhd" line 1131: Output port <count> of the instance <READPORT_SEL_FIFO0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_burst_control.vhd" line 1131: Output port <empty> of the instance <READPORT_SEL_FIFO0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_burst_control.vhd" line 1131: Output port <full> of the instance <READPORT_SEL_FIFO0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_burst_control.vhd" line 1131: Output port <aempty> of the instance <READPORT_SEL_FIFO0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <cbuf_wr_data<127:125>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cbuf_wr_data<95:93>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cbuf_wr_data<31:29>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cbuf_wr_data<23:15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <port_id_d>.
    Found 2-bit register for signal <wr_sel_d1>.
    Found 2-bit register for signal <wr_sel_d2>.
    Found 24-bit register for signal <remaining_x_count>.
    Found 1-bit register for signal <stage_burst_reg>.
    Found 31-bit register for signal <address_stage1>.
    Found 31-bit register for signal <address_out>.
    Found 15-bit register for signal <x_size_stage1>.
    Found 15-bit register for signal <x_size_out>.
    Found 15-bit register for signal <x_offset_stage1>.
    Found 15-bit register for signal <x_offset_out>.
    Found 24-bit register for signal <y_size_stage1>.
    Found 24-bit register for signal <y_size_out>.
    Found 24-bit register for signal <stride_stage1>.
    Found 24-bit register for signal <stride_out>.
    Found 1-bit register for signal <write_stage1>.
    Found 1-bit register for signal <write_out>.
    Found 6-bit register for signal <y_size_lower_next>.
    Found 10-bit register for signal <x_size_lower_next>.
    Found 5-bit register for signal <x_size_upper_plus_one>.
    Found 10-bit register for signal <x_offset_lower_next>.
    Found 5-bit register for signal <x_offset_upper_plus_one>.
    Found 6-bit register for signal <address_lower_next>.
    Found 1-bit register for signal <y_carry>.
    Found 1-bit register for signal <a_carry>.
    Found 1-bit register for signal <x_carry>.
    Found 1-bit register for signal <o_carry>.
    Found 1-bit register for signal <last_transfer>.
    Found 1-bit register for signal <first_transfer>.
    Found 4-bit register for signal <data_wren_dly>.
    Found 1-bit register for signal <command_done>.
    Found 6-bit register for signal <last_burst_data_num>.
    Found 6-bit register for signal <word_address>.
    Found 5-bit register for signal <dword_cnt>.
    Found 1-bit register for signal <end_burst>.
    Found 5-bit register for signal <read_dword_cnt>.
    Found 5-bit register for signal <read_dword_cnt_dly>.
    Found 4-bit register for signal <mc_rd_data_valid_dly>.
    Found 2-bit register for signal <wr_pop>.
    Found 2-bit register for signal <wr_release>.
    Found 1-bit register for signal <write_release>.
    Found 1-bit register for signal <write_release_d1>.
    Found 1-bit register for signal <write_release_d2>.
    Found 1-bit register for signal <rd_id_enable>.
    Found 2-bit register for signal <rd_commit>.
    Found 1-bit register for signal <read_commit>.
    Found 2-bit register for signal <read_select_d1>.
    Found 2-bit register for signal <read_select_d2>.
    Found 1-bit register for signal <add_wren>.
    Found 36-bit register for signal <mc_af_addr>.
    Found 2-bit register for signal <dword_mask_dlast>.
    Found 2-bit register for signal <dword_mask_afirst>.
    Found 3-bit register for signal <write_swap_words>.
    Found 4-bit register for signal <mc_wd_mask_data_pre1>.
    Found 4-bit register for signal <mc_wd_mask_data>.
    Found 2-bit register for signal <read_dword_mask_dly>.
    Found 2-bit register for signal <read_dword_mask_dly2>.
    Found 4-bit register for signal <byte_mask_in>.
    Found 8-bit register for signal <rd_byte_mask>.
    Found 1-bit register for signal <port_id>.
    Found 25-bit adder for signal <n0580> created at line 675.
    Found 25-bit adder for signal <address_stage2<30:6>> created at line 675.
    Found 11-bit adder for signal <o_with_carry> created at line 682.
    Found 7-bit adder for signal <a_with_carry> created at line 685.
    Found 9-bit adder for signal <n0591> created at line 687.
    Found 9-bit adder for signal <extra_bursts> created at line 687.
    Found 4-bit adder for signal <x_with_carry<10:7>> created at line 695.
    Found 5-bit adder for signal <x_offset_curr[14]_GND_131_o_add_36_OUT> created at line 752.
    Found 5-bit adder for signal <x_size_curr[14]_GND_131_o_add_37_OUT> created at line 773.
    Found 6-bit adder for signal <n0603> created at line 879.
    Found 6-bit adder for signal <x_size_stage1[6]_address_stage1[6]_add_102_OUT> created at line 879.
    Found 5-bit adder for signal <dword_cnt[4]_GND_131_o_add_111_OUT> created at line 916.
    Found 5-bit adder for signal <read_dword_cnt[4]_GND_131_o_add_116_OUT> created at line 936.
    Found 5-bit adder for signal <read_dword_cnt_dly[4]_GND_131_o_add_118_OUT> created at line 940.
    Found 29-bit adder for signal <mc_word_address> created at line 1177.
    Found 15-bit subtractor for signal <GND_131_o_GND_131_o_sub_10_OUT<14:0>> created at line 568.
    Found 18-bit subtractor for signal <n0378[17:0]> created at line 792.
    Found 7-bit subtractor for signal <y_with_carry> created at line 331.
    Found 5-bit subtractor for signal <GND_131_o_GND_131_o_sub_128_OUT<4:0>> created at line 1001.
    Found 5-bit subtractor for signal <GND_131_o_GND_131_o_sub_132_OUT<4:0>> created at line 1056.
    Found 8-bit comparator equal for signal <last_transfer_comb> created at line 704
    Found 5-bit comparator greater for signal <dword_cnt[4]_PWR_95_o_LessThan_111_o> created at line 915
    Found 5-bit comparator equal for signal <dword_cnt[4]_GND_131_o_equal_129_o> created at line 1001
    Found 5-bit comparator equal for signal <read_dword_cnt_dly[4]_GND_131_o_equal_133_o> created at line 1056
    Found 5-bit comparator equal for signal <dword_cnt[4]_data_num[5]_equal_153_o> created at line 1271
    Found 5-bit comparator lessequal for signal <dword_cnt[4]_data_num[5]_LessThan_155_o> created at line 1277
    Found 5-bit comparator equal for signal <dword_cnt[4]_word_address[5]_equal_161_o> created at line 1312
    Found 5-bit comparator greater for signal <dword_cnt[4]_word_address[5]_LessThan_163_o> created at line 1318
    Found 5-bit comparator equal for signal <read_dword_cnt_dly[4]_read_data_num[5]_equal_177_o> created at line 1413
    Found 5-bit comparator greater for signal <read_dword_cnt_dly[4]_read_data_num[5]_LessThan_179_o> created at line 1419
    Found 5-bit comparator equal for signal <read_dword_cnt_dly[4]_read_word_address[5]_equal_183_o> created at line 1447
    Found 5-bit comparator greater for signal <read_dword_cnt_dly[4]_read_word_address[5]_LessThan_185_o> created at line 1453
    WARNING:Xst:2404 -  FFs/Latches <stage_burst_int_reg<0:0>> (without init value) have a constant value of 0 in block <vfbc_burst_control>.
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred 419 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred  66 Multiplexer(s).
Unit <vfbc_burst_control> synthesized.

Synthesizing Unit <vfbc_onehot>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_onehot.vhd".
        WIDTH = 1
    Summary:
	no macro.
Unit <vfbc_onehot> synthesized.

Synthesizing Unit <synch_fifo_1>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd".
        input_reg = 1
        dwidth = 16
        depth = 8
        aempty_count = 1
        afull_count = 2
        mem_type = "select_ram"
    Set property "syn_ramstyle = select_ram" for signal <mem>.
WARNING:Xst - Value "select_ram" of property "ram_style" is not applicable. List of valid values is "auto, block, block_power1, block_power2, distributed, pipe_block, pipe_distributed" 
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" line 769: Output port <qa> of the instance <mem1> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <write_ptr>.
    Found 4-bit register for signal <word_count>.
    Found 1-bit register for signal <depth_match>.
    Found 1-bit register for signal <empty_match>.
    Found 3-bit register for signal <read_ptr>.
    Found 3-bit adder for signal <read_ptr[2]_GND_133_o_add_8_OUT> created at line 665.
    Found 3-bit adder for signal <write_ptr[2]_GND_133_o_add_12_OUT> created at line 679.
    Found 4-bit adder for signal <word_count[3]_GND_133_o_add_16_OUT> created at line 692.
    Found 4-bit subtractor for signal <GND_133_o_GND_133_o_sub_18_OUT<3:0>> created at line 694.
    Found 4-bit comparator lessequal for signal <n0050> created at line 740
    Found 4-bit comparator lessequal for signal <n0052> created at line 746
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <synch_fifo_1> synthesized.

Synthesizing Unit <dp_ram_1>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd".
        input_reg = 0
        dwidth = 16
        mem_size = 8
        mem_type = "select_ram"
        write_mode_a = "WRITE_FIRST"
        write_mode_b = "WRITE_FIRST"
    Set property "syn_ramstyle = select_ram" for signal <mem>.
WARNING:Xst - Value "select_ram" of property "ram_style" is not applicable. List of valid values is "auto, block, block_power1, block_power2, distributed, pipe_block, pipe_distributed" 
    Found 8x16-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 16-bit register for signal <t_qa>.
    Found 16-bit register for signal <t_qb>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dp_ram_1> synthesized.

Synthesizing Unit <ObjFifoAsyncDiffW_2>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd".
        FAMILY = "S3"
        DATA_BITS_PROD = 16
        DATA_BITS_CONS = 32
        NO_OBJS = 16
        OBJ_SIZE_PROD = 64
        OBJ_SIZE_CONS = 32
        ASYNC_CLOCK = true
        AEMPTY_COUNT = 2
        AFULL_COUNT = 3
        AUTO_PRODUCER = true
        AUTO_CONSUMER = true
        MEM_TYPE = "no_rw_check, area"
    Set property "syn_keep = true" for signal <ConsObjPtr>.
    Set property "MAXDELAY = 2" for signal <ConsObjPtr>.
    Set property "syn_keep = true" for signal <ProdObjPtr>.
    Set property "MAXDELAY = 2" for signal <ProdObjPtr>.
    Set property "syn_preserve = true" for signal <ConsObjPtr_sync2prod<1>>.
    Set property "KEEP = TRUE" for signal <ConsObjPtr_sync2prod<1>>.
    Set property "syn_preserve = true" for signal <ConsObjPtr_sync2prod<0>>.
    Set property "KEEP = TRUE" for signal <ConsObjPtr_sync2prod<0>>.
    Set property "syn_preserve = true" for signal <ProdObjPtr_sync2cons<1>>.
    Set property "KEEP = TRUE" for signal <ProdObjPtr_sync2cons<1>>.
    Set property "syn_preserve = true" for signal <ProdObjPtr_sync2cons<0>>.
    Set property "KEEP = TRUE" for signal <ProdObjPtr_sync2cons<0>>.
    Set property "syn_preserve = true" for signal <prod_sclr_d>.
    Set property "KEEP = TRUE" for signal <prod_sclr_d>.
    Set property "syn_preserve = true" for signal <cons_sclr_d>.
    Set property "KEEP = TRUE" for signal <cons_sclr_d>.
    Set property "MAXDELAY = 2" for signal <sclr>.
WARNING:Xst:647 - Input <Prod_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Cons_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <ConsObjPtr_sync2prod<0>>.
    Found 5-bit register for signal <ProdObjPtr_sync2cons<1>>.
    Found 5-bit register for signal <ProdObjPtr_sync2cons<0>>.
    Found 6-bit register for signal <prod_a_int>.
    Found 2-bit register for signal <cons_sclr_d>.
    Found 2-bit register for signal <prod_sclr_d>.
    Found 5-bit register for signal <cons_a_int>.
    Found 5-bit register for signal <ConsObjPtr_sync2prod<1>>.
    Found 6-bit adder for signal <prod_a_int[5]_GND_152_o_add_19_OUT> created at line 825.
    Found 5-bit adder for signal <cons_a_int[4]_GND_152_o_add_28_OUT> created at line 886.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <ObjFifoAsyncDiffW_2> synthesized.

Synthesizing Unit <dp_ram_async_diffw_2>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/PrimXLib_arch.vhd".
        FAMILY = "S3"
        input_reg = 0
        dwidtha = 16
        dwidthb = 32
        mem_sizea = 1024
        mem_sizeb = 512
        mem_type = "no_rw_check, area"
        WRITEMODEA = "WRITE_FIRST"
        WRITEMODEB = "WRITE_FIRST"
WARNING:Xst:653 - Signal <t_ramb_q_narrow<0><31:16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dp_ram_async_diffw_2> synthesized.

Synthesizing Unit <ObjFifo_prod_ctl_async_2>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd".
        ASYNC_CLOCK = true
        OBJ_SIZE = 64
        AFULL_COUNT = 3
        NO_OBJS = 16
    Set property "syn_preserve = true" for signal <NumOfObjAvail>.
    Set property "KEEP = TRUE" for signal <NumOfObjAvail>.
    Set property "syn_preserve = true" for signal <GrayObjPtr>.
    Set property "KEEP = TRUE" for signal <GrayObjPtr>.
    Set property "MAXDELAY = 2" for signal <GrayObjPtr>.
    Set property "syn_preserve = true" for signal <BinConsObjPtr>.
    Set property "KEEP = TRUE" for signal <BinConsObjPtr>.
    Set property "syn_preserve = true" for signal <AlmostFull>.
    Set property "KEEP = TRUE" for signal <AlmostFull>.
    Found 5-bit register for signal <GrayObjPtr>.
    Found 5-bit register for signal <ObjPtr_e>.
    Found 5-bit register for signal <BinConsObjPtr>.
    Found 5-bit register for signal <NumOfObjAvail>.
    Found 1-bit register for signal <AlmostFull>.
    Found 5-bit register for signal <ObjPtr>.
    Found 5-bit adder for signal <ObjPtr_e[4]_GND_162_o_add_1_OUT> created at line 376.
    Found 5-bit subtractor for signal <GND_162_o_GND_162_o_sub_19_OUT<4:0>> created at line 490.
    Found 5-bit subtractor for signal <ObjCount> created at line 337.
    Found 4x2-bit Read Only RAM for signal <RamMode>
    Found 4-bit comparator lessequal for signal <n0000> created at line 372
    Found 5-bit comparator not equal for signal <GrayObjPtr[4]_full_ptr_val[4]_equal_14_o> created at line 415
    Found 4-bit comparator lessequal for signal <n0040> created at line 514
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ObjFifo_prod_ctl_async_2> synthesized.

Synthesizing Unit <ObjFifo_cons_ctl_async_2>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd".
        ASYNC_CLOCK = true
        OBJ_SIZE = 32
        AEMPTY_COUNT = 2
        NO_OBJS = 16
    Set property "syn_preserve = true" for signal <ObjPtr_e>.
    Set property "KEEP = TRUE" for signal <ObjPtr_e>.
    Set property "syn_preserve = true" for signal <GrayObjPtr>.
    Set property "KEEP = TRUE" for signal <GrayObjPtr>.
    Set property "syn_preserve = true" for signal <BinProdObjPtr>.
    Set property "KEEP = TRUE" for signal <BinProdObjPtr>.
    Set property "syn_preserve = true" for signal <AlmostEmpty>.
    Set property "KEEP = TRUE" for signal <AlmostEmpty>.
    Found 5-bit register for signal <GrayObjPtr>.
    Found 5-bit register for signal <ObjPtr_e>.
    Found 5-bit register for signal <BinProdObjPtr>.
    Found 5-bit register for signal <NumOfObjFilled>.
    Found 1-bit register for signal <AlmostEmpty>.
    Found 5-bit register for signal <ObjPtr>.
    Found 5-bit adder for signal <ObjPtr_e[4]_GND_163_o_add_1_OUT> created at line 155.
    Found 5-bit subtractor for signal <ObjCount> created at line 119.
    Found 4x2-bit Read Only RAM for signal <RamMode>
    Found 4-bit comparator lessequal for signal <n0000> created at line 151
    Found 5-bit comparator not equal for signal <GrayObjPtr[4]_ProdObjPtrIn[4]_equal_14_o> created at line 183
    Found 5-bit comparator lessequal for signal <n0033> created at line 255
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ObjFifo_cons_ctl_async_2> synthesized.

Synthesizing Unit <ObjFifoAsyncDiffW_3>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd".
        FAMILY = "S3"
        DATA_BITS_PROD = 32
        DATA_BITS_CONS = 16
        NO_OBJS = 16
        OBJ_SIZE_PROD = 32
        OBJ_SIZE_CONS = 64
        ASYNC_CLOCK = true
        AEMPTY_COUNT = 3
        AFULL_COUNT = 6
        AUTO_PRODUCER = true
        AUTO_CONSUMER = true
        MEM_TYPE = "no_rw_check, area"
    Set property "syn_keep = true" for signal <ConsObjPtr>.
    Set property "MAXDELAY = 2" for signal <ConsObjPtr>.
    Set property "syn_keep = true" for signal <ProdObjPtr>.
    Set property "MAXDELAY = 2" for signal <ProdObjPtr>.
    Set property "syn_preserve = true" for signal <ConsObjPtr_sync2prod<1>>.
    Set property "KEEP = TRUE" for signal <ConsObjPtr_sync2prod<1>>.
    Set property "syn_preserve = true" for signal <ConsObjPtr_sync2prod<0>>.
    Set property "KEEP = TRUE" for signal <ConsObjPtr_sync2prod<0>>.
    Set property "syn_preserve = true" for signal <ProdObjPtr_sync2cons<1>>.
    Set property "KEEP = TRUE" for signal <ProdObjPtr_sync2cons<1>>.
    Set property "syn_preserve = true" for signal <ProdObjPtr_sync2cons<0>>.
    Set property "KEEP = TRUE" for signal <ProdObjPtr_sync2cons<0>>.
    Set property "syn_preserve = true" for signal <prod_sclr_d>.
    Set property "KEEP = TRUE" for signal <prod_sclr_d>.
    Set property "syn_preserve = true" for signal <cons_sclr_d>.
    Set property "KEEP = TRUE" for signal <cons_sclr_d>.
    Set property "MAXDELAY = 2" for signal <sclr>.
WARNING:Xst:647 - Input <Prod_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Cons_A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <ConsObjPtr_sync2prod<0>>.
    Found 5-bit register for signal <ProdObjPtr_sync2cons<1>>.
    Found 5-bit register for signal <ProdObjPtr_sync2cons<0>>.
    Found 5-bit register for signal <prod_a_int>.
    Found 2-bit register for signal <cons_sclr_d>.
    Found 2-bit register for signal <prod_sclr_d>.
    Found 6-bit register for signal <cons_a_int>.
    Found 5-bit register for signal <ConsObjPtr_sync2prod<1>>.
    Found 5-bit adder for signal <prod_a_int[4]_GND_203_o_add_19_OUT> created at line 825.
    Found 6-bit adder for signal <cons_a_int[5]_GND_203_o_add_28_OUT> created at line 886.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <ObjFifoAsyncDiffW_3> synthesized.

Synthesizing Unit <dp_ram_async_diffw_3>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/PrimXLib_arch.vhd".
        FAMILY = "S3"
        input_reg = 0
        dwidtha = 32
        dwidthb = 16
        mem_sizea = 512
        mem_sizeb = 1024
        mem_type = "no_rw_check, area"
        WRITEMODEA = "WRITE_FIRST"
        WRITEMODEB = "WRITE_FIRST"
WARNING:Xst:653 - Signal <t_ramb_q_narrow<0><31:16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <dp_ram_async_diffw_3> synthesized.

Synthesizing Unit <ObjFifo_prod_ctl_async_3>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd".
        ASYNC_CLOCK = true
        OBJ_SIZE = 32
        AFULL_COUNT = 6
        NO_OBJS = 16
    Set property "syn_preserve = true" for signal <NumOfObjAvail>.
    Set property "KEEP = TRUE" for signal <NumOfObjAvail>.
    Set property "syn_preserve = true" for signal <GrayObjPtr>.
    Set property "KEEP = TRUE" for signal <GrayObjPtr>.
    Set property "MAXDELAY = 2" for signal <GrayObjPtr>.
    Set property "syn_preserve = true" for signal <BinConsObjPtr>.
    Set property "KEEP = TRUE" for signal <BinConsObjPtr>.
    Set property "syn_preserve = true" for signal <AlmostFull>.
    Set property "KEEP = TRUE" for signal <AlmostFull>.
    Found 5-bit register for signal <GrayObjPtr>.
    Found 5-bit register for signal <ObjPtr_e>.
    Found 5-bit register for signal <BinConsObjPtr>.
    Found 5-bit register for signal <NumOfObjAvail>.
    Found 1-bit register for signal <AlmostFull>.
    Found 5-bit register for signal <ObjPtr>.
    Found 5-bit adder for signal <ObjPtr_e[4]_GND_213_o_add_1_OUT> created at line 376.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_19_OUT<4:0>> created at line 490.
    Found 5-bit subtractor for signal <ObjCount> created at line 337.
    Found 4x2-bit Read Only RAM for signal <RamMode>
    Found 4-bit comparator lessequal for signal <n0000> created at line 372
    Found 5-bit comparator not equal for signal <GrayObjPtr[4]_full_ptr_val[4]_equal_14_o> created at line 415
    Found 4-bit comparator lessequal for signal <n0040> created at line 514
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ObjFifo_prod_ctl_async_3> synthesized.

Synthesizing Unit <ObjFifo_cons_ctl_async_3>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd".
        ASYNC_CLOCK = true
        OBJ_SIZE = 64
        AEMPTY_COUNT = 3
        NO_OBJS = 16
    Set property "syn_preserve = true" for signal <ObjPtr_e>.
    Set property "KEEP = TRUE" for signal <ObjPtr_e>.
    Set property "syn_preserve = true" for signal <GrayObjPtr>.
    Set property "KEEP = TRUE" for signal <GrayObjPtr>.
    Set property "syn_preserve = true" for signal <BinProdObjPtr>.
    Set property "KEEP = TRUE" for signal <BinProdObjPtr>.
    Set property "syn_preserve = true" for signal <AlmostEmpty>.
    Set property "KEEP = TRUE" for signal <AlmostEmpty>.
    Found 5-bit register for signal <GrayObjPtr>.
    Found 5-bit register for signal <ObjPtr_e>.
    Found 5-bit register for signal <BinProdObjPtr>.
    Found 5-bit register for signal <NumOfObjFilled>.
    Found 1-bit register for signal <AlmostEmpty>.
    Found 5-bit register for signal <ObjPtr>.
    Found 5-bit adder for signal <ObjPtr_e[4]_GND_214_o_add_1_OUT> created at line 155.
    Found 5-bit subtractor for signal <ObjCount> created at line 119.
    Found 4x2-bit Read Only RAM for signal <RamMode>
    Found 4-bit comparator lessequal for signal <n0000> created at line 151
    Found 5-bit comparator not equal for signal <GrayObjPtr[4]_ProdObjPtrIn[4]_equal_14_o> created at line 183
    Found 5-bit comparator lessequal for signal <n0033> created at line 255
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ObjFifo_cons_ctl_async_3> synthesized.

Synthesizing Unit <vfbc_backend_control>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_backend_control.vhd".
        VFBC_NPI_WIDTH = 32
        VFBC_BURST_LENGTH = 64
        NUM_DATA_PORTS = 2
WARNING:Xst:647 - Input <App_Af_addr<35:33>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <npi_rdfifo_word_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wd_flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_backend_control.vhd" line 211: Output port <count> of the instance <Address_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_backend_control.vhd" line 211: Output port <full> of the instance <Address_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_backend_control.vhd" line 211: Output port <aempty> of the instance <Address_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_backend_control.vhd" line 331: Output port <count> of the instance <wrdata_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_backend_control.vhd" line 331: Output port <full> of the instance <wrdata_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/vfbc_backend_control.vhd" line 331: Output port <aempty> of the instance <wrdata_fifo0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <afifo_re>.
    Found 1-bit register for signal <npi_wrfifo_push>.
    Found 1-bit register for signal <wrdata_fifo_afull_d>.
    Found 1-bit register for signal <vfbc_read_fifo_afull>.
    Found 1-bit register for signal <Read_data_valid_d1>.
    Found 1-bit register for signal <Read_data_valid_d2>.
    Found 31-bit register for signal <req_pipe>.
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <vfbc_backend_control> synthesized.

Synthesizing Unit <synch_fifo_2>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd".
        input_reg = 1
        dwidth = 33
        depth = 8
        aempty_count = 1
        afull_count = 6
        mem_type = "select_ram"
    Set property "syn_ramstyle = select_ram" for signal <mem>.
WARNING:Xst - Value "select_ram" of property "ram_style" is not applicable. List of valid values is "auto, block, block_power1, block_power2, distributed, pipe_block, pipe_distributed" 
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" line 769: Output port <qa> of the instance <mem1> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <write_ptr>.
    Found 4-bit register for signal <word_count>.
    Found 1-bit register for signal <depth_match>.
    Found 1-bit register for signal <empty_match>.
    Found 3-bit register for signal <read_ptr>.
    Found 3-bit adder for signal <read_ptr[2]_GND_239_o_add_8_OUT> created at line 665.
    Found 3-bit adder for signal <write_ptr[2]_GND_239_o_add_12_OUT> created at line 679.
    Found 4-bit adder for signal <word_count[3]_GND_239_o_add_16_OUT> created at line 692.
    Found 4-bit subtractor for signal <GND_239_o_GND_239_o_sub_18_OUT<3:0>> created at line 694.
    Found 4-bit comparator lessequal for signal <n0051> created at line 740
    Found 4-bit comparator lessequal for signal <n0053> created at line 746
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <synch_fifo_2> synthesized.

Synthesizing Unit <dp_ram_2>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd".
        input_reg = 0
        dwidth = 33
        mem_size = 8
        mem_type = "select_ram"
        write_mode_a = "WRITE_FIRST"
        write_mode_b = "WRITE_FIRST"
    Set property "syn_ramstyle = select_ram" for signal <mem>.
WARNING:Xst - Value "select_ram" of property "ram_style" is not applicable. List of valid values is "auto, block, block_power1, block_power2, distributed, pipe_block, pipe_distributed" 
    Found 8x33-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 33-bit register for signal <t_qa>.
    Found 33-bit register for signal <t_qb>.
    Summary:
	inferred   1 RAM(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dp_ram_2> synthesized.

Synthesizing Unit <synch_fifo_3>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd".
        input_reg = 0
        dwidth = 36
        depth = 128
        aempty_count = 1
        afull_count = 97
        mem_type = "select_ram"
    Set property "syn_ramstyle = select_ram" for signal <mem>.
WARNING:Xst - Value "select_ram" of property "ram_style" is not applicable. List of valid values is "auto, block, block_power1, block_power2, distributed, pipe_block, pipe_distributed" 
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd" line 769: Output port <qa> of the instance <mem1> is unconnected or connected to loadless signal.
    Found 7-bit register for signal <write_ptr>.
    Found 8-bit register for signal <word_count>.
    Found 1-bit register for signal <depth_match>.
    Found 1-bit register for signal <empty_match>.
    Found 7-bit register for signal <read_ptr>.
    Found 7-bit adder for signal <write_ptr[6]_GND_275_o_add_12_OUT> created at line 679.
    Found 8-bit adder for signal <word_count[7]_GND_275_o_add_16_OUT> created at line 692.
    Found 7-bit adder for signal <read_ptr[6]_GND_275_o_add_28_OUT> created at line 758.
    Found 8-bit subtractor for signal <GND_275_o_GND_275_o_sub_18_OUT<7:0>> created at line 694.
    Found 8-bit comparator lessequal for signal <n0049> created at line 740
    Found 8-bit comparator lessequal for signal <n0051> created at line 746
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <synch_fifo_3> synthesized.

Synthesizing Unit <dp_ram_3>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/hdl/vhdl/MemXLib_arch.vhd".
        input_reg = 0
        dwidth = 36
        mem_size = 128
        mem_type = "select_ram"
        write_mode_a = "WRITE_FIRST"
        write_mode_b = "WRITE_FIRST"
    Set property "syn_ramstyle = select_ram" for signal <mem>.
WARNING:Xst - Value "select_ram" of property "ram_style" is not applicable. List of valid values is "auto, block, block_power1, block_power2, distributed, pipe_block, pipe_distributed" 
    Found 128x36-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 36-bit register for signal <t_qa>.
    Found 36-bit register for signal <t_qb>.
    Summary:
	inferred   1 RAM(s).
	inferred  72 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dp_ram_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 29
 128x36-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 4x2-bit single-port Read Only RAM                     : 12
 4x33-bit dual-port RAM                                : 2
 4x33-bit single-port RAM                              : 2
 8x13-bit single-port Read Only RAM                    : 1
 8x16-bit dual-port RAM                                : 2
 8x33-bit dual-port RAM                                : 2
 8x4-bit single-port Read Only RAM                     : 4
# Adders/Subtractors                                   : 179
 1-bit adder                                           : 3
 10-bit adder                                          : 5
 11-bit adder                                          : 5
 12-bit adder                                          : 3
 13-bit adder                                          : 5
 14-bit adder                                          : 1
 15-bit adder                                          : 2
 15-bit subtractor                                     : 2
 16-bit adder                                          : 1
 18-bit subtractor                                     : 2
 2-bit adder                                           : 11
 2-bit addsub                                          : 1
 2-bit subtractor                                      : 2
 25-bit adder                                          : 4
 29-bit adder                                          : 2
 3-bit adder                                           : 16
 4-bit adder                                           : 8
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 12
 5-bit adder                                           : 26
 5-bit addsub                                          : 3
 5-bit subtractor                                      : 17
 6-bit adder                                           : 13
 6-bit subtractor                                      : 3
 7-bit adder                                           : 10
 7-bit subtractor                                      : 3
 8-bit adder                                           : 4
 8-bit addsub                                          : 3
 8-bit subtractor                                      : 3
 9-bit adder                                           : 5
# Registers                                            : 610
 1-bit register                                        : 247
 10-bit register                                       : 3
 11-bit register                                       : 3
 12-bit register                                       : 1
 128-bit register                                      : 4
 15-bit register                                       : 8
 16-bit register                                       : 7
 2-bit register                                        : 71
 24-bit register                                       : 10
 3-bit register                                        : 19
 30-bit register                                       : 1
 31-bit register                                       : 6
 32-bit register                                       : 24
 33-bit register                                       : 6
 36-bit register                                       : 6
 4-bit register                                        : 50
 5-bit register                                        : 84
 6-bit register                                        : 14
 7-bit register                                        : 24
 8-bit register                                        : 22
# Comparators                                          : 109
 10-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 12
 4-bit comparator lessequal                            : 22
 4-bit comparator not equal                            : 4
 5-bit comparator equal                                : 15
 5-bit comparator greater                              : 14
 5-bit comparator lessequal                            : 8
 5-bit comparator not equal                            : 8
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 4
 7-bit comparator lessequal                            : 3
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 396
 1-bit 2-to-1 multiplexer                              : 199
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 6
 15-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 32
 24-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 12
 3-bit 4-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 13
 33-bit 2-to-1 multiplexer                             : 2
 36-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 13
 5-bit 2-to-1 multiplexer                              : 43
 6-bit 2-to-1 multiplexer                              : 11
 7-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 28
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 4
# Xors                                                 : 85
 1-bit xor2                                            : 73
 4-bit xor2                                            : 4
 5-bit xor2                                            : 8

=========================================================================
WARNING:Xst:638 - in unit vfbc Conflict on KEEP property on signal wrfifo_reset<0> and rdfifo_reset<1> rdfifo_reset<1> signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <lutaddr_baseaddr_i2<6:4>> (without init value) have a constant value of 0 in block <mpmc_npi2mcb_1>.
WARNING:Xst:2404 -  FFs/Latches <lutaddr_baseaddr_i2<6:4>> (without init value) have a constant value of 0 in block <mpmc_npi2mcb_2>.
WARNING:Xst:2404 -  FFs/Latches <remaining_x_count<23:15>> (without init value) have a constant value of 0 in block <vfbc_burst_control>.
WARNING:Xst:2404 -  FFs/Latches <mc_af_addr<35:35>> (without init value) have a constant value of 0 in block <vfbc_burst_control>.

Synthesizing (advanced) Unit <ObjFifoAsyncDiffW_1>.
The following registers are absorbed into counter <prod_a_int>: 1 register on signal <prod_a_int>.
Unit <ObjFifoAsyncDiffW_1> synthesized (advanced).

Synthesizing (advanced) Unit <ObjFifoAsyncDiffW_2>.
The following registers are absorbed into counter <prod_a_int>: 1 register on signal <prod_a_int>.
The following registers are absorbed into counter <cons_a_int>: 1 register on signal <cons_a_int>.
Unit <ObjFifoAsyncDiffW_2> synthesized (advanced).

Synthesizing (advanced) Unit <ObjFifoAsyncDiffW_3>.
The following registers are absorbed into counter <prod_a_int>: 1 register on signal <prod_a_int>.
The following registers are absorbed into counter <cons_a_int>: 1 register on signal <cons_a_int>.
Unit <ObjFifoAsyncDiffW_3> synthesized (advanced).

Synthesizing (advanced) Unit <ObjFifo_cons_ctl_async_1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RamMode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ModeVal<1:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <RamMode>       |          |
    -----------------------------------------------------------------------
Unit <ObjFifo_cons_ctl_async_1> synthesized (advanced).

Synthesizing (advanced) Unit <ObjFifo_cons_ctl_async_2>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RamMode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ModeVal<1:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <RamMode>       |          |
    -----------------------------------------------------------------------
Unit <ObjFifo_cons_ctl_async_2> synthesized (advanced).

Synthesizing (advanced) Unit <ObjFifo_cons_ctl_async_3>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RamMode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ModeVal<1:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <RamMode>       |          |
    -----------------------------------------------------------------------
Unit <ObjFifo_cons_ctl_async_3> synthesized (advanced).

Synthesizing (advanced) Unit <ObjFifo_prod_ctl_async_1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RamMode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ModeVal<1:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <RamMode>       |          |
    -----------------------------------------------------------------------
Unit <ObjFifo_prod_ctl_async_1> synthesized (advanced).

Synthesizing (advanced) Unit <ObjFifo_prod_ctl_async_2>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RamMode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ModeVal<1:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <RamMode>       |          |
    -----------------------------------------------------------------------
Unit <ObjFifo_prod_ctl_async_2> synthesized (advanced).

Synthesizing (advanced) Unit <ObjFifo_prod_ctl_async_3>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RamMode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ModeVal<1:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <RamMode>       |          |
    -----------------------------------------------------------------------
Unit <ObjFifo_prod_ctl_async_3> synthesized (advanced).

Synthesizing (advanced) Unit <dp_ram_1>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_mem>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <da>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dp_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <dp_ram_2>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_mem>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 33-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <da>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 33-bit                     |          |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dp_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <dp_ram_3>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_mem>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 36-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <da>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 36-bit                   |          |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dp_ram_3> synthesized (advanced).

Synthesizing (advanced) Unit <dp_ram_async>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <t_qa> <t_qb>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <da>            |          |
    |     doA            | connected to signal <t_qa>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clkb>          | rise     |
    |     weB            | connected to signal <web>           | high     |
    |     addrB          | connected to signal <addrb>         |          |
    |     diB            | connected to signal <db>            |          |
    |     doB            | connected to signal <t_qb>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dp_ram_async> synthesized (advanced).

Synthesizing (advanced) Unit <dpram>.
INFO:Xst:3231 - The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 33-bit                     |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <DI>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 33-bit                     |          |
    |     addrB          | connected to signal <DPRA>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 33-bit                     |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <DI>            |          |
    |     doA            | connected to signal <SPO>           |          |
    -----------------------------------------------------------------------
Unit <dpram> synthesized (advanced).

Synthesizing (advanced) Unit <dualxcl_access_data_path_2>.
The following registers are absorbed into counter <DXCL.line_cnt>: 1 register on signal <DXCL.line_cnt>.
INFO:Xst:3231 - The small RAM <Mram_pi_wrfifo_be_i> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(n0057<32>,n0056<1:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pi_wrfifo_be_i> |          |
    -----------------------------------------------------------------------
Unit <dualxcl_access_data_path_2> synthesized (advanced).

Synthesizing (advanced) Unit <dualxcl_fsm>.
The following registers are absorbed into counter <push_count>: 1 register on signal <push_count>.
Unit <dualxcl_fsm> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <pre_sysrst_cnt>: 1 register on signal <pre_sysrst_cnt>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <RstCounter>: 1 register on signal <RstCounter>.
The following registers are absorbed into counter <WaitTimer>: 1 register on signal <WaitTimer>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
	The following adders/subtractors are grouped into adder tree <Madd_n0474_Madd1> :
 	<Madd_n0719[10:0]_Madd> in block <mcb_soft_calibration>, 	<Madd_n0722[11:0]_Madd> in block <mcb_soft_calibration>, 	<Madd__n0889_Madd> in block <mcb_soft_calibration>.
	The following adders/subtractors are grouped into adder tree <Madd_n0748[9:0]1> :
 	<Madd_n0742[7:0]> in block <mcb_soft_calibration>, 	<Madd_n0745[8:0]> in block <mcb_soft_calibration>, 	<Madd_n0748[9:0]> in block <mcb_soft_calibration>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_npi2mcb_1>.
The following registers are absorbed into counter <lutaddr>: 1 register on signal <lutaddr>.
The following registers are absorbed into counter <num_xfers_in_fifo>: 1 register on signal <num_xfers_in_fifo>.
INFO:Xst:3231 - The small RAM <Mram__n0201> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lutaddr<2:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0234> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 13-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PI_Size<2:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mpmc_npi2mcb_1> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_npi2mcb_2>.
The following registers are absorbed into counter <lutaddr>: 1 register on signal <lutaddr>.
The following registers are absorbed into counter <num_xfers_in_fifo>: 1 register on signal <num_xfers_in_fifo>.
INFO:Xst:3231 - The small RAM <Mram__n0192> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lutaddr<2:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mpmc_npi2mcb_2> synthesized (advanced).

Synthesizing (advanced) Unit <mpmc_sample_cycle>.
The following registers are absorbed into counter <new_count>: 1 register on signal <new_count>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <mpmc_sample_cycle> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_1>.
The following registers are absorbed into counter <cnt_read_0>: 1 register on signal <cnt_read_0>.
Unit <srl16e_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_2>.
The following registers are absorbed into counter <cnt_read_0>: 1 register on signal <cnt_read_0>.
Unit <srl16e_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_protect>.
The following registers are absorbed into counter <cnt_read>: 1 register on signal <cnt_read>.
Unit <srl16e_fifo_protect> synthesized (advanced).

Synthesizing (advanced) Unit <synch_fifo_1>.
The following registers are absorbed into counter <word_count>: 1 register on signal <word_count>.
The following registers are absorbed into counter <write_ptr>: 1 register on signal <write_ptr>.
The following registers are absorbed into counter <read_ptr>: 1 register on signal <read_ptr>.
Unit <synch_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <synch_fifo_2>.
The following registers are absorbed into counter <word_count>: 1 register on signal <word_count>.
The following registers are absorbed into counter <write_ptr>: 1 register on signal <write_ptr>.
The following registers are absorbed into counter <read_ptr>: 1 register on signal <read_ptr>.
Unit <synch_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <synch_fifo_3>.
The following registers are absorbed into counter <read_ptr>: 1 register on signal <read_ptr>.
The following registers are absorbed into counter <write_ptr>: 1 register on signal <write_ptr>.
The following registers are absorbed into counter <word_count>: 1 register on signal <word_count>.
Unit <synch_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <vfbc_burst_control>.
The following registers are absorbed into counter <read_dword_cnt>: 1 register on signal <read_dword_cnt>.
The following registers are absorbed into counter <read_dword_cnt_dly>: 1 register on signal <read_dword_cnt_dly>.
The following registers are absorbed into counter <dword_cnt>: 1 register on signal <dword_cnt>.
Unit <vfbc_burst_control> synthesized (advanced).

Synthesizing (advanced) Unit <vfbc_cmd_fetch>.
The following registers are absorbed into counter <CycleCounter>: 1 register on signal <CycleCounter>.
Unit <vfbc_cmd_fetch> synthesized (advanced).

Synthesizing (advanced) Unit <xcl_read_data_1>.
The following registers are absorbed into counter <rd_cnt>: 1 register on signal <rd_cnt>.
The following registers are absorbed into counter <REORDER.wr_cnt>: 1 register on signal <REORDER.wr_cnt>.
The following registers are absorbed into counter <pop_count>: 1 register on signal <pop_count>.
Unit <xcl_read_data_1> synthesized (advanced).

Synthesizing (advanced) Unit <xcl_read_data_2>.
The following registers are absorbed into counter <rd_cnt>: 1 register on signal <rd_cnt>.
The following registers are absorbed into counter <REORDER.wr_cnt>: 1 register on signal <REORDER.wr_cnt>.
The following registers are absorbed into counter <pop_count>: 1 register on signal <pop_count>.
Unit <xcl_read_data_2> synthesized (advanced).

Synthesizing (advanced) Unit <srl16e_fifo_protect>.
	Found 4-bit dynamic shift register for signal <DOUT<0>>.
	Found 4-bit dynamic shift register for signal <DOUT<1>>.
	Found 4-bit dynamic shift register for signal <DOUT<2>>.
Unit <srl16e_fifo_protect> synthesized (advanced).
WARNING:Xst:2677 - Node <newcmd_data_dly_0> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_1> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_2> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_3> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_4> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_5> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_6> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_7> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_8> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_9> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_10> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_11> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_12> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_13> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_14> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_15> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_16> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_17> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_18> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_19> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_20> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_21> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_22> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_23> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_25> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_26> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_27> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_28> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_29> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_30> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <newcmd_data_dly_31> of sequential type is unconnected in block <vfbc_cmd_fetch>.
WARNING:Xst:2677 - Node <arb_granted_dly_0_0> of sequential type is unconnected in block <vfbc_cmd_fetch>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 29
 128x36-bit dual-port distributed RAM                  : 2
 32x32-bit dual-port block RAM                         : 2
 4x2-bit single-port distributed Read Only RAM         : 12
 4x33-bit dual-port distributed RAM                    : 2
 4x33-bit single-port distributed RAM                  : 2
 8x13-bit single-port distributed Read Only RAM        : 1
 8x16-bit dual-port distributed RAM                    : 2
 8x33-bit dual-port distributed RAM                    : 2
 8x4-bit single-port distributed Read Only RAM         : 4
# Adders/Subtractors                                   : 96
 1-bit subtractor                                      : 6
 10-bit adder                                          : 7
 11-bit adder                                          : 3
 12-bit adder                                          : 1
 15-bit subtractor                                     : 2
 18-bit subtractor                                     : 2
 2-bit adder                                           : 2
 25-bit adder carry in                                 : 2
 29-bit adder                                          : 2
 3-bit adder                                           : 4
 3-bit adder carry in                                  : 2
 4-bit adder                                           : 6
 4-bit subtractor                                      : 2
 4-bit subtractor borrow in                            : 2
 5-bit adder                                           : 12
 5-bit subtractor                                      : 9
 5-bit subtractor borrow in                            : 4
 6-bit adder                                           : 4
 6-bit adder carry in                                  : 2
 6-bit subtractor                                      : 3
 7-bit adder                                           : 5
 7-bit subtractor                                      : 3
 8-bit subtractor                                      : 3
 9-bit adder                                           : 8
# Adder Trees                                          : 2
 10-bit / 4-inputs adder tree                          : 1
 8-bit / 5-inputs adder tree                           : 1
# Counters                                             : 66
 1-bit up counter                                      : 3
 10-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit down counter                                    : 2
 2-bit up counter                                      : 7
 2-bit updown counter                                  : 1
 3-bit up counter                                      : 10
 4-bit up counter                                      : 2
 4-bit updown counter                                  : 4
 5-bit up counter                                      : 14
 5-bit updown counter                                  : 3
 6-bit up counter                                      : 5
 7-bit up counter                                      : 7
 8-bit up counter                                      : 3
 8-bit updown counter                                  : 3
# Registers                                            : 3403
 Flip-Flops                                            : 3403
# Shift Registers                                      : 3
 4-bit dynamic shift register                          : 3
# Comparators                                          : 109
 10-bit comparator greater                             : 1
 3-bit comparator lessequal                            : 12
 4-bit comparator lessequal                            : 22
 4-bit comparator not equal                            : 4
 5-bit comparator equal                                : 15
 5-bit comparator greater                              : 14
 5-bit comparator lessequal                            : 8
 5-bit comparator not equal                            : 8
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 7-bit comparator equal                                : 4
 7-bit comparator lessequal                            : 3
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 8
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 1343
 1-bit 2-to-1 multiplexer                              : 1193
 1-bit 3-to-1 multiplexer                              : 1
 15-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 30
 3-bit 2-to-1 multiplexer                              : 12
 31-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 9
 33-bit 2-to-1 multiplexer                             : 2
 36-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 13
 5-bit 2-to-1 multiplexer                              : 34
 6-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 23
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 85
 1-bit xor2                                            : 73
 4-bit xor2                                            : 4
 5-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <XCL_DELAY_CMD.modified_pi_addr_q_0> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XCL_DELAY_CMD.modified_pi_addr_q_1> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_0> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_1> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_2> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lutaddr_baseaddr_i2_0> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_1> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_2> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mc_af_addr_29> (without init value) has a constant value of 0 in block <vfbc_burst_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc_af_addr_30> (without init value) has a constant value of 0 in block <vfbc_burst_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mc_af_addr_31> (without init value) has a constant value of 0 in block <vfbc_burst_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x_size_lower_next_0> (without init value) has a constant value of 0 in block <vfbc_burst_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x_size_lower_next_1> (without init value) has a constant value of 0 in block <vfbc_burst_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x_size_lower_next_2> (without init value) has a constant value of 0 in block <vfbc_burst_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x_size_lower_next_3> (without init value) has a constant value of 0 in block <vfbc_burst_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x_size_lower_next_4> (without init value) has a constant value of 0 in block <vfbc_burst_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x_size_lower_next_5> (without init value) has a constant value of 0 in block <vfbc_burst_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x_size_lower_next_6> (without init value) has a constant value of 0 in block <vfbc_burst_control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mc_wd_mask_data_pre1_0> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <mc_wd_mask_data_pre1_1> 
INFO:Xst:2261 - The FF/Latch <mc_wd_mask_data_pre1_2> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <mc_wd_mask_data_pre1_3> 
INFO:Xst:2261 - The FF/Latch <byte_mask_in_2> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <byte_mask_in_3> 
INFO:Xst:2261 - The FF/Latch <byte_mask_in_0> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <byte_mask_in_1> 
INFO:Xst:2261 - The FF/Latch <mc_wd_mask_data_0> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <mc_wd_mask_data_1> 
INFO:Xst:2261 - The FF/Latch <rd_byte_mask_6> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <rd_byte_mask_7> 
INFO:Xst:2261 - The FF/Latch <mc_wd_mask_data_2> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <mc_wd_mask_data_3> 
INFO:Xst:2261 - The FF/Latch <rd_byte_mask_4> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <rd_byte_mask_5> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
WARNING:Xst:2677 - Node <Rst_tocore_tmp> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_0> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_1> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_2> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_3> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_4> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_5> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_6> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_8> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_9> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_10> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst270> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst90> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_31> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_30> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_29> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_28> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.addr_reg/memory_0_27> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:1710 - FF/Latch <SELFREFRESH_REQ_R1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_MCB_REQ> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <WarmEnough> (without init value) has a constant value of 1 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SELFREFRESH_REQ_R3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <WAIT_SELFREFRESH_EXIT_DQS_CAL> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <WaitCountEnable> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <SELFREFRESH_MCB_MODE_R3> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:2677 - Node <START_DYN_CAL_STATE_R1> of sequential type is unconnected in block <mcb_soft_calibration>.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/FSM_3> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 01111 | 000
 01110 | 001
 00000 | 010
 00001 | unreached
 00010 | unreached
 00011 | unreached
 00101 | unreached
 10000 | 011
 10001 | 100
 10010 | 101
 10011 | 110
 10101 | 111
 01101 | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_0> on signal <STATE[1:58]> with one-hot encoding.
----------------------------------------------------------------------
 State  | Encoding
----------------------------------------------------------------------
 000000 | 0000000000000000000000000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000000000000000000000000010000
 000101 | 0000000000000000000000000000000000000000000000000000100000
 000110 | 0000000000000000000000000000000000000000000000000001000000
 000111 | 0000000000000000000000000000000000000000000000000010000000
 001000 | 0000000000000000000000000000000000000000000000000100000000
 001001 | 0000000000000000000000000000000000000000000000001000000000
 001010 | 0000000000000000000000000000000000000000000000010000000000
 001011 | 0000000000000000000000000000000000000000000000100000000000
 001100 | 0000000000000000000000000000000000000000000001000000000000
 001101 | 0000000000000000000000000000000000000000000010000000000000
 100010 | 0000000000000000000000000000000000000000000100000000000000
 010000 | 0000000000000000000000000000000000000000001000000000000000
 001110 | 0000000000000000000000000000000000000000010000000000000000
 001111 | 0000000000000000000000000000000000000000100000000000000000
 010001 | 0000000000000000000000000000000000000001000000000000000000
 010010 | 0000000000000000000000000000000000000010000000000000000000
 010011 | 0000000000000000000000000000000000000100000000000000000000
 010100 | 0000000000000000000000000000000000001000000000000000000000
 010101 | 0000000000000000000000000000000000010000000000000000000000
 010110 | 0000000000000000000000000000000000100000000000000000000000
 010111 | 0000000000000000000000000000000001000000000000000000000000
 011000 | 0000000000000000000000000000000010000000000000000000000000
 011001 | 0000000000000000000000000000000100000000000000000000000000
 011010 | 0000000000000000000000000000001000000000000000000000000000
 011011 | 0000000000000000000000000000010000000000000000000000000000
 011100 | 0000000000000000000000000000100000000000000000000000000000
 011101 | 0000000000000000000000000001000000000000000000000000000000
 011110 | 0000000000000000000000000010000000000000000000000000000000
 011111 | 0000000000000000000000000100000000000000000000000000000000
 100000 | 0000000000000000000000001000000000000000000000000000000000
 100001 | 0000000000000000000000010000000000000000000000000000000000
 100011 | 0000000000000000000000100000000000000000000000000000000000
 100100 | 0000000000000000000001000000000000000000000000000000000000
 100101 | 0000000000000000000010000000000000000000000000000000000000
 110010 | 0000000000000000000100000000000000000000000000000000000000
 110001 | 0000000000000000001000000000000000000000000000000000000000
 100111 | 0000000000000000010000000000000000000000000000000000000000
 100110 | 0000000000000000100000000000000000000000000000000000000000
 101000 | 0000000000000001000000000000000000000000000000000000000000
 101001 | 0000000000000010000000000000000000000000000000000000000000
 101010 | 0000000000000100000000000000000000000000000000000000000000
 101011 | 0000000000001000000000000000000000000000000000000000000000
 101100 | 0000000000010000000000000000000000000000000000000000000000
 101101 | 0000000000100000000000000000000000000000000000000000000000
 101110 | 0000000001000000000000000000000000000000000000000000000000
 101111 | 0000000010000000000000000000000000000000000000000000000000
 110000 | 0000000100000000000000000000000000000000000000000000000000
 110011 | 0000001000000000000000000000000000000000000000000000000000
 110100 | 0000010000000000000000000000000000000000000000000000000000
 110101 | 0000100000000000000000000000000000000000000000000000000000
 110110 | 0001000000000000000000000000000000000000000000000000000000
 111000 | 0010000000000000000000000000000000000000000000000000000000
 111001 | 0100000000000000000000000000000000000000000000000000000000
 110111 | 1000000000000000000000000000000000000000000000000000000000
 111010 | unreached
----------------------------------------------------------------------
Optimizing FSM <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/FSM_1> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Optimizing FSM <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/FSM_2> on signal <state[1:4]> with GRAY encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0111  | 0110
 0100  | 0111
 0101  | 0101
 0110  | 0100
 1000  | 1100
 1001  | 1101
-------------------
WARNING:Xst:1710 - FF/Latch <PI_RdFIFO_RdWdAddr_3> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PI_RdFIFO_RdWdAddr_3> (without init value) has a constant value of 0 in block <mpmc_npi2mcb_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DXCL.line_cnt_2> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:2677 - Node <DXCL.line_cnt_3> of sequential type is unconnected in block <dualxcl_access_data_path_2>.
WARNING:Xst:1710 - FF/Latch <XFF_intGrantedPortID_0> (without init value) has a constant value of 0 in block <vfbc_arbitrator_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mc_af_addr_33> (without init value) has a constant value of 0 in block <vfbc_burst_control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance memory0/GEN_DIFFERENT_WIDTH.gen_ram_ibit[0].GEN_SPARTAN3_RAM.GEN_S18_S36_RAM.S3_BRAM_INST in unit ObjFifoAsyncDiffW_2 of type RAMB16_S18_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance memory0/GEN_DIFFERENT_WIDTH.gen_ram_ibit[0].GEN_SPARTAN3_RAM.GEN_S18_S36_RAM.S3_BRAM_INST in unit ObjFifoAsyncDiffW_3 of type RAMB16_S18_S36 has been replaced by RAMB16BWER
INFO:Xst:2261 - The FF/Latch <lutaddr_highaddr_i2_0> in Unit <mpmc_npi2mcb_1> is equivalent to the following FF/Latch, which will be removed : <lutaddr_highaddr_i2_1> 
INFO:Xst:2261 - The FF/Latch <XCL_DELAY_CMD.cmd_bl_q_0> in Unit <mpmc_npi2mcb_1> is equivalent to the following FF/Latch, which will be removed : <XCL_DELAY_CMD.cmd_bl_q_1> 
INFO:Xst:2261 - The FF/Latch <lutaddr_highaddr_i2_0> in Unit <mpmc_npi2mcb_2> is equivalent to the following FF/Latch, which will be removed : <lutaddr_highaddr_i2_1> 
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_2> in Unit <mcb_soft_calibration> is equivalent to the following 2 FFs/Latches, which will be removed : <MCB_UIADDR_3> <MCB_UIADDR_4> 
INFO:Xst:2261 - The FF/Latch <rd_byte_mask_0> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <rd_byte_mask_1> 
INFO:Xst:2261 - The FF/Latch <x_offset_lower_next_4> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <x_offset_stage1_5> 
INFO:Xst:2261 - The FF/Latch <o_carry> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <x_offset_stage1_0> 
INFO:Xst:2261 - The FF/Latch <x_offset_lower_next_5> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <x_offset_stage1_6> 
INFO:Xst:2261 - The FF/Latch <x_offset_lower_next_0> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <x_offset_stage1_1> 
INFO:Xst:2261 - The FF/Latch <x_offset_lower_next_1> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <x_offset_stage1_2> 
INFO:Xst:2261 - The FF/Latch <rd_byte_mask_2> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <rd_byte_mask_3> 
INFO:Xst:2261 - The FF/Latch <x_offset_lower_next_2> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <x_offset_stage1_3> 
INFO:Xst:2261 - The FF/Latch <x_offset_lower_next_3> in Unit <vfbc_burst_control> is equivalent to the following FF/Latch, which will be removed : <x_offset_stage1_4> 

Optimizing unit <system_mcb_ddr2_wrapper> ...

Optimizing unit <dualxcl> ...

Optimizing unit <dualxcl_access> ...

Optimizing unit <srl16e_fifo_1> ...

Optimizing unit <dualxcl_access_data_path_2> ...

Optimizing unit <dualxcl_read> ...

Optimizing unit <xcl_read_data_1> ...

Optimizing unit <xcl_read_data_2> ...

Optimizing unit <srl16e_fifo_protect> ...

Optimizing unit <fifo_pipeline> ...

Optimizing unit <mpmc_sample_cycle> ...

Optimizing unit <dualxcl_fsm> ...
WARNING:Xst:2677 - Node <fsmfake3_0> of sequential type is unconnected in block <dualxcl_fsm>.

Optimizing unit <mpmc_npi2mcb_1> ...

Optimizing unit <mpmc_rdcntr> ...

Optimizing unit <mpmc_npi2mcb_2> ...

Optimizing unit <mcb_soft_calibration_top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <vfbc1_pim> ...

Optimizing unit <vfbc> ...

Optimizing unit <ObjFifoAsyncDiffW_1> ...

Optimizing unit <ObjFifo_prod_ctl_async_1> ...

Optimizing unit <ObjFifo_cons_ctl_async_1> ...

Optimizing unit <vfbc_newcmd> ...

Optimizing unit <vfbc_cmd_fetch> ...

Optimizing unit <vfbc_arbitrator_2> ...
INFO:Xst:2261 - The FF/Latch <XFF_intGrantedPortID_0> in Unit <vfbc_arbitrator_2> is equivalent to the following FF/Latch, which will be removed : <XFF_intGranted_1> 

Optimizing unit <vfbc_cmd_buffer> ...

Optimizing unit <vfbc_burst_control> ...

Optimizing unit <synch_fifo_1> ...

Optimizing unit <dp_ram_1> ...

Optimizing unit <ObjFifoAsyncDiffW_2> ...

Optimizing unit <ObjFifo_prod_ctl_async_2> ...

Optimizing unit <ObjFifo_cons_ctl_async_2> ...

Optimizing unit <ObjFifoAsyncDiffW_3> ...

Optimizing unit <ObjFifo_prod_ctl_async_3> ...

Optimizing unit <ObjFifo_cons_ctl_async_3> ...

Optimizing unit <vfbc_backend_control> ...

Optimizing unit <synch_fifo_2> ...

Optimizing unit <dp_ram_2> ...

Optimizing unit <synch_fifo_3> ...

Optimizing unit <dp_ram_3> ...
WARNING:Xst:1710 - FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_2.mpmc_npi2mcb_2/lutaddr_highaddr_i2_0> (without init value) has a constant value of 1 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_2.mpmc_npi2mcb_2/lutaddr_highaddr_i2_2> (without init value) has a constant value of 1 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_2.mpmc_npi2mcb_2/lutaddr_highaddr_i2_3> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_2.mpmc_npi2mcb_2/lutaddr_highaddr_i2_4> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_2.mpmc_npi2mcb_2/lutaddr_highaddr_i2_5> (without init value) has a constant value of 1 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_2.mpmc_npi2mcb_2/lutaddr_highaddr_i2_6> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/lutaddr_highaddr_i2_0> (without init value) has a constant value of 1 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/lutaddr_highaddr_i2_2> (without init value) has a constant value of 1 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/lutaddr_highaddr_i2_3> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/lutaddr_highaddr_i2_4> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/lutaddr_highaddr_i2_5> (without init value) has a constant value of 1 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/lutaddr_highaddr_i2_6> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_2> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_4> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_5> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_6> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.cmd_bl_q_2> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.cmd_bl_q_3> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.cmd_bl_q_4> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.cmd_bl_q_5> (without init value) has a constant value of 0 in block <system_mcb_ddr2_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_31> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_28> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_27> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_RdWdAddr_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.modified_pi_addr_q_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.modified_pi_addr_q_28> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XCL_DELAY_CMD.modified_pi_addr_q_27> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/XFER_FIFO_ADDR/raddr_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/PI_RdFIFO_RdWdAddr_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/PI_RdFIFO_RdWdAddr_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/PI_RdFIFO_RdWdAddr_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_2.mpmc_npi2mcb_2/XFER_FIFO_ADDR/raddr_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_2.mpmc_npi2mcb_2/PI_RdFIFO_RdWdAddr_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_2.mpmc_npi2mcb_2/PI_RdFIFO_RdWdAddr_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_2.mpmc_npi2mcb_2/PI_RdFIFO_RdWdAddr_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_7> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_6> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_5> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/read_data_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_almost_empty_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/wrfifo_almost_full_11> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/wrfifo_almost_full_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/rdfifo_almost_empty_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/wrfifo_almost_full_11> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/wrfifo_almost_full_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/newcmd_data_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/newcmd_data_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/newcmd_data_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/newcmd_data_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UArbitrator/cmd_grant> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UArbitrator/cmd_grant> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_126> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_125> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_94> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_93> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_62> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_61> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_31> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_23> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_22> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_21> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_20> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_19> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_18> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_17> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_16> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_15> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_126> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_125> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_94> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_93> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_62> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_61> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_31> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_23> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_22> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_21> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_20> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_19> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_18> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_17> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_16> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_15> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_126> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_125> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_94> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_93> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_62> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_61> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_31> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_23> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_22> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_21> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_20> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_19> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_18> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_17> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_16> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem0_15> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_126> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_125> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_94> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_93> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_62> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_61> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_31> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_23> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_22> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_21> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_20> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_19> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_18> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_17> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_16> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_15> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/rd_byte_mask_6> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/rd_byte_mask_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/rd_byte_mask_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/rd_byte_mask_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/rd_commit_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_14> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_13> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_12> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_11> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_10> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_9> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_8> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_7> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_6> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_5> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/address_out_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/address_out_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/wr_release_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_af_addr_34> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_af_addr_28> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_af_addr_27> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_af_addr_26> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_af_addr_25> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_wd_mask_data_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_wd_mask_data_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/byte_mask_in_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/byte_mask_in_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_wd_mask_data_pre1_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_wd_mask_data_pre1_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/address_stage1_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/address_stage1_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/rd_byte_mask_6> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/rd_byte_mask_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/rd_byte_mask_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/rd_byte_mask_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/rd_commit_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_14> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_13> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_12> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_11> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_10> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_9> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_8> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_7> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_6> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_5> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/remaining_x_count_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/address_out_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/address_out_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/wr_release_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_af_addr_34> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_af_addr_28> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_af_addr_27> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_af_addr_26> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_af_addr_25> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_wd_mask_data_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_wd_mask_data_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/byte_mask_in_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/byte_mask_in_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_wd_mask_data_pre1_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_wd_mask_data_pre1_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/address_stage1_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/address_stage1_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_15> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_14> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_13> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_12> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_11> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_10> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_9> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_8> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_7> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_6> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_5> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_15> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_14> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_13> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_12> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_11> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_10> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_9> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_8> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_7> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_6> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_5> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/READPORT_SEL_FIFO0/mem1/t_qa_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/NumOfObjFilled_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem32> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem31> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem28> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem27> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem26> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_32> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_31> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_28> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_27> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_26> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_25> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_24> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_23> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_22> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_21> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_20> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_19> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_18> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_17> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_16> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_15> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_14> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_13> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_12> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_11> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_10> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_9> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_8> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_7> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_6> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_5> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_31> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_28> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_27> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_26> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_25> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem32> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem31> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem28> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem27> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/Mram_mem26> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_32> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_31> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_28> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_27> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_26> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_25> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_24> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_23> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_22> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_21> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_20> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_19> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_18> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_17> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_16> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_15> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_14> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_13> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_12> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_11> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_10> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_9> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_8> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_7> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_6> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_5> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qa_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_31> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_28> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_27> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_26> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem1/t_qb_25> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/Mram_mem36> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/Mram_mem35> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/Mram_mem34> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/Mram_mem33> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_35> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_34> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_33> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_32> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_31> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_28> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_27> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_26> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_25> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_24> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_23> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_22> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_21> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_20> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_19> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_18> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_17> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_16> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_15> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_14> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_13> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_12> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_11> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_10> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_9> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_8> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_7> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_6> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_5> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qb_35> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qb_34> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qb_33> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qb_32> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/Mram_mem36> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/Mram_mem35> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/Mram_mem34> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/Mram_mem33> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_35> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_34> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_33> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_32> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_31> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_30> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_29> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_28> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_27> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_26> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_25> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_24> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_23> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_22> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_21> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_20> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_19> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_18> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_17> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_16> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_15> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_14> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_13> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_12> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_11> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_10> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_9> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_8> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_7> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_6> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_5> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_4> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_3> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_2> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qa_0> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qb_35> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qb_34> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qb_33> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/wrdata_fifo0/mem1/t_qb_32> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/pi_wrfifo_push_a> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Read_data_valid_d1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
WARNING:Xst:2677 - Node <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Read_data_valid_d1> of sequential type is unconnected in block <system_mcb_ddr2_wrapper>.
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly3_0> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly3_0> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly3_1> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly3_1> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/mpmc_core_0/InitDone> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/uo_done_cal_d1> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/vfbc_read_fifo_afull> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/vfbc_read_fifo_afull> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/arb_clk_en> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/arb_clk_en> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/CycleCounter_0> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/CycleCounter_0> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/CycleCounter_1> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/CycleCounter_1> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/CycleCounter_2> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/CycleCounter_2> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/CycleCounter_3> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/CycleCounter_3> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/CycleCounter_4> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/CycleCounter_4> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_4> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_4> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_4> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_4> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_0> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_1> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_4> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_4> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_4> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_4> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/int_cmd_in_clken> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/int_cmd_in_clken> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly_0> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly_0> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly_1> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly_1> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_3> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_cons_ctl_comp/ObjPtr_3> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly2_0> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly2_0> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly2_1> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly2_1> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/lutaddr_baseaddr_i2_3> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_2.mpmc_npi2mcb_2/lutaddr_baseaddr_i2_3> 
INFO:Xst:3203 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_3> in Unit <system_mcb_ddr2_wrapper> is the opposite to the following FF/Latch, which will be removed : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_0> 
INFO:Xst:3203 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_2.mpmc_npi2mcb_2/XFER_FIFO_ADDR/raddr_0> in Unit <system_mcb_ddr2_wrapper> is the opposite to the following FF/Latch, which will be removed : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_2.mpmc_npi2mcb_2/num_xfers_in_fifo_0> 
INFO:Xst:3203 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/XFER_FIFO_ADDR/raddr_0> in Unit <system_mcb_ddr2_wrapper> is the opposite to the following FF/Latch, which will be removed : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/num_xfers_in_fifo_0> 
INFO:Xst:3203 - The FF/Latch <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/num_xfers_in_fifo_0> in Unit <system_mcb_ddr2_wrapper> is the opposite to the following FF/Latch, which will be removed : <MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/UCmdArbiter/XFF_intGranted_0> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/UCmdArbiter/cmd_grant> 
INFO:Xst:2261 - The FF/Latch <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/UCmdArbiter/XFF_intGranted_0> in Unit <system_mcb_ddr2_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/UCmdArbiter/cmd_grant> 
Found area constraint ratio of 100 (+ 0) on block system_mcb_ddr2_wrapper, actual ratio is 18.
FlipFlop MCB_DDR2/Rst_tocore_7 has been replicated 2 time(s)
FlipFlop MCB_DDR2/Rst_topim_0 has been replicated 1 time(s)
FlipFlop MCB_DDR2/Rst_topim_1 has been replicated 34 time(s)
FlipFlop MCB_DDR2/Rst_topim_2 has been replicated 35 time(s)
FlipFlop MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UArbitrator/XFF_intGrantedPortID_0 has been replicated 1 time(s)
FlipFlop MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UArbitrator/XFF_intGrantedPortID_0 has been replicated 2 time(s)
FlipFlop MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 has been replicated 1 time(s)
FlipFlop MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1 has been replicated 1 time(s)
FlipFlop MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST has been replicated 2 time(s)
FlipFlop MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <system_mcb_ddr2_wrapper> :
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><31>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><30>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><29>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><28>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><27>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><26>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><25>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><24>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><23>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><22>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><21>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><20>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><19>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><18>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><17>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><16>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><15>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><14>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><13>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><12>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><11>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><10>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><9>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><8>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><7>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><6>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><5>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><4>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><3>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><2>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><1>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><0>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><31>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><30>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><29>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><28>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><27>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><26>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><25>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><24>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><23>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><22>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><21>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><20>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><19>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><18>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><17>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><16>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><15>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><14>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><13>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><12>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><11>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><10>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><9>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><8>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><7>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><6>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><5>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><4>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><3>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><2>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><1>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/memif_data_in_dly<0><0>>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly3_1>.
	Found 2-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UNewCmd/FourCycleCounter_dly3_0>.
	Found 3-bit shift register for signal <MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/write_swap_words_2>.
	Found 3-bit shift register for signal <MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/write_swap_words_2>.
Unit <system_mcb_ddr2_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3137
 Flip-Flops                                            : 3137
# Shift Registers                                      : 68
 2-bit shift register                                  : 66
 3-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_mcb_ddr2_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3606
#      GND                         : 1
#      INV                         : 90
#      LUT1                        : 63
#      LUT2                        : 472
#      LUT3                        : 658
#      LUT4                        : 696
#      LUT5                        : 535
#      LUT6                        : 601
#      MULT_AND                    : 7
#      MUXCY                       : 218
#      MUXF7                       : 28
#      VCC                         : 1
#      XORCY                       : 236
# FlipFlops/Latches                : 3142
#      FD                          : 957
#      FDC                         : 13
#      FDCE                        : 25
#      FDE                         : 225
#      FDP                         : 4
#      FDR                         : 438
#      FDRE                        : 1419
#      FDS                         : 35
#      FDSE                        : 25
#      LDC                         : 1
# RAMS                             : 170
#      RAM128X1D                   : 64
#      RAM16X1D                    : 90
#      RAM32M                      : 10
#      RAMB16BWER                  : 6
# Shift Registers                  : 113
#      SRL16E                      : 42
#      SRLC16E                     : 71
# IO Buffers                       : 44
#      IOBUF                       : 18
#      IOBUFDS                     : 2
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# Others                           : 74
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 44
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3142  out of  54576     5%  
 Number of Slice LUTs:                 3704  out of  27288    13%  
    Number used as Logic:              3115  out of  27288    11%  
    Number used as Memory:              589  out of   6408     9%  
       Number used as RAM:              476
       Number used as SRL:              113

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4559
   Number with an unused Flip Flop:    1417  out of   4559    31%  
   Number with an unused LUT:           855  out of   4559    18%  
   Number of fully used LUT-FF pairs:  2287  out of   4559    50%  
   Number of unique control sets:       275

IO Utilization: 
 Number of IOs:                       12933
 Number of bonded IOBs:                  47  out of    218    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of    116     5%  
    Number using Block RAM only:          6

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                          | Load  |
-----------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
MPMC_Clk0                          | NONE(MCB_DDR2/mpmc_core_0/InitDone)                                                                            | 3042  |
FSL0_M_Clk                         | NONE(MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/dualxcl_access_data_path_a/IXCL.access_fifo/memory_0_26)| 128   |
VFBC2_Rd_Clk                       | NONE(MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/npi_init_done_rd_dly_2)                                            | 43    |
VFBC2_Wd_Clk                       | NONE(MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/npi_init_done_wd_dly_2)                                            | 48    |
VFBC2_Cmd_Clk                      | NONE(MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/npi_init_done_cmd_dly_2)                                           | 39    |
VFBC1_Rd_Clk                       | NONE(MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/npi_init_done_rd_dly_2)                                            | 43    |
VFBC1_Wd_Clk                       | NONE(MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/npi_init_done_wd_dly_2)                                            | 48    |
VFBC1_Cmd_Clk                      | NONE(MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/npi_init_done_cmd_dly_2)                                           | 39    |
DDR3_DQS_n<0>                      | NONE(MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/arb_clk_en_LDC)       | 1     |
-----------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.305ns (Maximum Frequency: 120.409MHz)
   Minimum input arrival time before clock: 5.358ns
   Maximum output required time after clock: 4.519ns
   Maximum combinational path delay: 3.890ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPMC_Clk0'
  Clock period: 8.305ns (frequency: 120.409MHz)
  Total number of paths / destination ports: 56293 / 7599
-------------------------------------------------------------------------
Delay:               8.305ns (Levels of Logic = 9)
  Source:            MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_33 (FF)
  Destination:       MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/x_carry (FF)
  Source Clock:      MPMC_Clk0 rising
  Destination Clock: MPMC_Clk0 rising

  Data Path: MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_33 to MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/x_carry
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.525   1.296  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_33 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdBuf/cmd_mem1_33)
     LUT6:I0->O            1   0.254   0.000  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_extra_bursts_cy<0>42_G (N507)
     MUXF7:I1->O           1   0.175   1.137  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_extra_bursts_cy<0>42 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_extra_bursts_cy<0>41)
     LUT6:I0->O            1   0.254   0.000  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_extra_bursts_cy<0>46_G (N523)
     MUXF7:I1->O           2   0.175   0.726  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_extra_bursts_cy<0>46 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_extra_bursts_cy<0>3)
     LUT6:I5->O            1   0.254   0.000  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_extra_bursts_cy<0>65_G (N384)
     MUXF7:I1->O           5   0.175   0.841  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_extra_bursts_cy<0>65 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_extra_bursts_cy<0>5)
     LUT4:I3->O            1   0.254   0.910  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_extra_bursts_xor<0>811 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_extra_bursts_xor<0>81)
     LUT6:I3->O            3   0.235   0.766  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_x_with_carry<10:7>_lut<1>5 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_x_with_carry<10:7>_lut<1>)
     LUT5:I4->O            1   0.254   0.000  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_x_with_carry<10:7>_xor<2>11 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/x_with_carry<9>)
     FDRE:D                    0.074          MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/x_size_lower_next_9
    ----------------------------------------
    Total                      8.305ns (2.629ns logic, 5.676ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'FSL0_M_Clk'
  Clock period: 6.637ns (frequency: 150.670MHz)
  Total number of paths / destination ports: 854 / 138
-------------------------------------------------------------------------
Delay:               6.637ns (Levels of Logic = 5)
  Source:            MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/XCL_B.dualxcl_access_data_path_b/DXCL.addr_reg/cnt_read_0 (FF)
  Destination:       MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/pi_wrfifo_push_b (FF)
  Source Clock:      FSL0_M_Clk rising
  Destination Clock: FSL0_M_Clk rising

  Data Path: MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/XCL_B.dualxcl_access_data_path_b/DXCL.addr_reg/cnt_read_0 to MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/pi_wrfifo_push_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             10   0.525   1.438  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/XCL_B.dualxcl_access_data_path_b/DXCL.addr_reg/cnt_read_0 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/XCL_B.dualxcl_access_data_path_b/DXCL.addr_reg/cnt_read_0)
     LUT5:I0->O            6   0.254   0.876  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/Addr_Exists_B_Addr_Read_B_OR_155_o1 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/Addr_Exists_B_Addr_Read_B_OR_155_o)
     LUT6:I5->O            2   0.254   0.726  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/Mmux_PWR_60_o_GND_59_o_mux_10_OUT21 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/PWR_60_o_GND_59_o_mux_10_OUT<1>)
     LUT6:I5->O            2   0.254   0.726  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<2>1 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<2>1)
     LUT6:I5->O            2   0.254   1.002  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<2>3 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<2>)
     LUT4:I0->O            1   0.254   0.000  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_196_o1 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_196_o)
     FD:D                      0.074          MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/pi_wrfifo_push_b
    ----------------------------------------
    Total                      6.637ns (1.869ns logic, 4.768ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VFBC2_Rd_Clk'
  Clock period: 6.573ns (frequency: 152.138MHz)
  Total number of paths / destination ports: 479 / 82
-------------------------------------------------------------------------
Delay:               6.573ns (Levels of Logic = 4)
  Source:            MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 (FF)
  Destination:       MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_4 (FF)
  Source Clock:      VFBC2_Rd_Clk rising
  Destination Clock: VFBC2_Rd_Clk rising

  Data Path: MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 to MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<2>)
     LUT6:I0->O            2   0.254   0.726  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/enable_SW0 (N230)
     LUT5:I4->O            8   0.254   0.944  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/enable (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Cons_Enable)
     LUT6:I5->O           11   0.254   1.039  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Mmux_Cons_M21 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Cons_M<2>)
     LUT2:I1->O            5   0.254   0.840  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/_n0089_inv1 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/_n0089_inv)
     FDE:CE                    0.302          MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_0
    ----------------------------------------
    Total                      6.573ns (1.843ns logic, 4.730ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VFBC2_Wd_Clk'
  Clock period: 6.628ns (frequency: 150.875MHz)
  Total number of paths / destination ports: 564 / 91
-------------------------------------------------------------------------
Delay:               6.628ns (Levels of Logic = 4)
  Source:            MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 (FF)
  Destination:       MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_4 (FF)
  Source Clock:      VFBC2_Wd_Clk rising
  Destination Clock: VFBC2_Wd_Clk rising

  Data Path: MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 to MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod<1><1>)
     LUT6:I1->O            3   0.254   0.766  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/enable_SW0 (N200)
     LUT5:I4->O            8   0.254   0.944  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/enable (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Prod_Enable)
     LUT6:I5->O           11   0.254   1.039  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Mmux_Prod_M21 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Prod_M<2>)
     LUT2:I1->O            5   0.254   0.840  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/_n0100_inv1 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/_n0100_inv)
     FDE:CE                    0.302          MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_0
    ----------------------------------------
    Total                      6.628ns (1.843ns logic, 4.785ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VFBC2_Cmd_Clk'
  Clock period: 5.828ns (frequency: 171.585MHz)
  Total number of paths / destination ports: 283 / 64
-------------------------------------------------------------------------
Delay:               5.828ns (Levels of Logic = 3)
  Source:            MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_3 (FF)
  Destination:       MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3 (FF)
  Source Clock:      VFBC2_Cmd_Clk rising
  Destination Clock: VFBC2_Cmd_Clk rising

  Data Path: MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_3 to MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.069  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_3 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<1><3>)
     LUT4:I1->O            3   0.235   0.994  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/enable_SW0 (N120)
     LUT5:I2->O            5   0.235   1.271  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/enable (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/Prod_Enable)
     LUT5:I0->O            8   0.254   0.943  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/Mmux_Prod_M21 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/Prod_M<2>)
     FDRE:CE                   0.302          MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_0
    ----------------------------------------
    Total                      5.828ns (1.551ns logic, 4.277ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VFBC1_Rd_Clk'
  Clock period: 6.573ns (frequency: 152.138MHz)
  Total number of paths / destination ports: 479 / 82
-------------------------------------------------------------------------
Delay:               6.573ns (Levels of Logic = 4)
  Source:            MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 (FF)
  Destination:       MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_4 (FF)
  Source Clock:      VFBC1_Rd_Clk rising
  Destination Clock: VFBC1_Rd_Clk rising

  Data Path: MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 to MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<2>)
     LUT6:I0->O            2   0.254   0.726  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/enable_SW0 (N228)
     LUT5:I4->O            8   0.254   0.944  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/enable (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Cons_Enable)
     LUT6:I5->O           11   0.254   1.039  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Mmux_Cons_M21 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Cons_M<2>)
     LUT2:I1->O            5   0.254   0.840  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/_n0089_inv1 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/_n0089_inv)
     FDE:CE                    0.302          MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_0
    ----------------------------------------
    Total                      6.573ns (1.843ns logic, 4.730ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VFBC1_Wd_Clk'
  Clock period: 6.628ns (frequency: 150.875MHz)
  Total number of paths / destination ports: 564 / 91
-------------------------------------------------------------------------
Delay:               6.628ns (Levels of Logic = 4)
  Source:            MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 (FF)
  Destination:       MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_4 (FF)
  Source Clock:      VFBC1_Wd_Clk rising
  Destination Clock: VFBC1_Wd_Clk rising

  Data Path: MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 to MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod<1><1>)
     LUT6:I1->O            3   0.254   0.766  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/enable_SW0 (N198)
     LUT5:I4->O            8   0.254   0.944  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/enable (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Prod_Enable)
     LUT6:I5->O           11   0.254   1.039  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Mmux_Prod_M21 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Prod_M<2>)
     LUT2:I1->O            5   0.254   0.840  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/_n0100_inv1 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/_n0100_inv)
     FDE:CE                    0.302          MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_0
    ----------------------------------------
    Total                      6.628ns (1.843ns logic, 4.785ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VFBC1_Cmd_Clk'
  Clock period: 5.828ns (frequency: 171.585MHz)
  Total number of paths / destination ports: 279 / 64
-------------------------------------------------------------------------
Delay:               5.828ns (Levels of Logic = 3)
  Source:            MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_3 (FF)
  Destination:       MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3 (FF)
  Source Clock:      VFBC1_Cmd_Clk rising
  Destination Clock: VFBC1_Cmd_Clk rising

  Data Path: MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_3 to MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/GrayObjPtr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.069  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_3 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<1><3>)
     LUT4:I1->O            3   0.235   0.994  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/enable_SW0 (N118)
     LUT5:I2->O            5   0.235   1.271  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/enable (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/Prod_Enable)
     LUT5:I0->O            8   0.254   0.943  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/Mmux_Prod_M21 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/Prod_M<2>)
     FDRE:CE                   0.302          MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/ObjPtr_0
    ----------------------------------------
    Total                      5.828ns (1.551ns logic, 4.277ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPMC_Clk0'
  Total number of paths / destination ports: 2094 / 1317
-------------------------------------------------------------------------
Offset:              5.240ns (Levels of Logic = 5)
  Source:            DDR3_DQS_n<0> (PAD)
  Destination:       MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6 (FF)
  Destination Clock: MPMC_Clk0 rising

  Data Path: DDR3_DQS_n<0> to MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     XORCY:CI->O           3   0.206   0.994  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0772[11:0]_xor<1> (MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0772[11:0]<1>)
     LUT6:I3->O            8   0.235   1.172  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0778[13:0]_Madd_cy<0>521 (MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0778[13:0]_Madd_cy<0>52)
     LUT5:I2->O            5   0.235   0.841  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0778[13:0]_Madd_xor<0>81 (MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0778[13:0]_Madd_xor<0>81)
     LUT3:I2->O            3   0.254   0.994  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0778[13:0]_Madd_xor<0>82 (MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0778[13:0]<7>)
     LUT6:I3->O            1   0.235   0.000  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0484_Madd_xor<0>101 (MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0484<9>)
     FDRE:D                    0.074          MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6
    ----------------------------------------
    Total                      5.240ns (1.239ns logic, 4.001ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FSL0_M_Clk'
  Total number of paths / destination ports: 269 / 218
-------------------------------------------------------------------------
Offset:              5.358ns (Levels of Logic = 4)
  Source:            MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0CMDFULL (PAD)
  Destination:       MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/fsmfake3_1 (FF)
  Destination Clock: FSL0_M_Clk rising

  Data Path: MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0CMDFULL to MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/fsmfake3_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:P0CMDFULL          7   0.000   1.340  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0 (MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/p0_cmd_full_i)
     LUT5:I0->O           32   0.254   1.520  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_AddrAck1 (MCB_DDR2/NPI_AddrAck<0>)
     LUT6:I5->O            1   0.254   0.682  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>2 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>2)
     LUT6:I5->O            2   0.254   0.726  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>5 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state<1>)
     LUT4:I3->O            1   0.254   0.000  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_196_o1 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/next_state[4]_next_state[4]_OR_196_o)
     FD:D                      0.074          MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/pi_wrfifo_push_b
    ----------------------------------------
    Total                      5.358ns (1.090ns logic, 4.268ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VFBC2_Cmd_Clk'
  Total number of paths / destination ports: 76 / 62
-------------------------------------------------------------------------
Offset:              1.843ns (Levels of Logic = 1)
  Source:            VFBC2_Cmd_Write (PAD)
  Destination:       MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/memory0/GEN_SAME_WIDTH.mem0/Mram_mem (RAM)
  Destination Clock: VFBC2_Cmd_Clk rising

  Data Path: VFBC2_Cmd_Write to MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/memory0/GEN_SAME_WIDTH.mem0/Mram_mem
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            4   0.254   0.803  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/Mmux_Prod_M11 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_ram_M1<1>)
     RAMB16BWER:WEA0           0.330          MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/memory0/GEN_SAME_WIDTH.mem0/Mram_mem
    ----------------------------------------
    Total                      1.843ns (1.040ns logic, 0.803ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VFBC1_Cmd_Clk'
  Total number of paths / destination ports: 76 / 62
-------------------------------------------------------------------------
Offset:              1.843ns (Levels of Logic = 1)
  Source:            VFBC1_Cmd_Write (PAD)
  Destination:       MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/memory0/GEN_SAME_WIDTH.mem0/Mram_mem (RAM)
  Destination Clock: VFBC1_Cmd_Clk rising

  Data Path: VFBC1_Cmd_Write to MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/memory0/GEN_SAME_WIDTH.mem0/Mram_mem
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            4   0.254   0.803  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/Mmux_Prod_M11 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_ram_M1<1>)
     RAMB16BWER:WEA0           0.330          MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/memory0/GEN_SAME_WIDTH.mem0/Mram_mem
    ----------------------------------------
    Total                      1.843ns (1.040ns logic, 0.803ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VFBC2_Wd_Clk'
  Total number of paths / destination ports: 71 / 50
-------------------------------------------------------------------------
Offset:              3.145ns (Levels of Logic = 2)
  Source:            VFBC2_Wd_End_Burst (PAD)
  Destination:       MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_4 (FF)
  Destination Clock: VFBC2_Wd_Clk rising

  Data Path: VFBC2_Wd_End_Burst to MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           11   0.254   1.039  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Mmux_Prod_M21 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Prod_M<2>)
     LUT2:I1->O            5   0.254   0.840  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/_n0100_inv1 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/_n0100_inv)
     FDE:CE                    0.302          MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_0
    ----------------------------------------
    Total                      3.145ns (1.266ns logic, 1.879ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VFBC1_Wd_Clk'
  Total number of paths / destination ports: 71 / 50
-------------------------------------------------------------------------
Offset:              3.145ns (Levels of Logic = 2)
  Source:            VFBC1_Wd_End_Burst (PAD)
  Destination:       MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_4 (FF)
  Destination Clock: VFBC1_Wd_Clk rising

  Data Path: VFBC1_Wd_End_Burst to MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           11   0.254   1.039  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Mmux_Prod_M21 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/Prod_M<2>)
     LUT2:I1->O            5   0.254   0.840  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/_n0100_inv1 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/_n0100_inv)
     FDE:CE                    0.302          MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/ObjPtr_e_0
    ----------------------------------------
    Total                      3.145ns (1.266ns logic, 1.879ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VFBC2_Rd_Clk'
  Total number of paths / destination ports: 71 / 50
-------------------------------------------------------------------------
Offset:              3.145ns (Levels of Logic = 2)
  Source:            VFBC2_Rd_End_Burst (PAD)
  Destination:       MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_4 (FF)
  Destination Clock: VFBC2_Rd_Clk rising

  Data Path: VFBC2_Rd_End_Burst to MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           11   0.254   1.039  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Mmux_Cons_M21 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Cons_M<2>)
     LUT2:I1->O            5   0.254   0.840  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/_n0089_inv1 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/_n0089_inv)
     FDE:CE                    0.302          MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_0
    ----------------------------------------
    Total                      3.145ns (1.266ns logic, 1.879ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'VFBC1_Rd_Clk'
  Total number of paths / destination ports: 71 / 50
-------------------------------------------------------------------------
Offset:              3.145ns (Levels of Logic = 2)
  Source:            VFBC1_Rd_End_Burst (PAD)
  Destination:       MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_4 (FF)
  Destination Clock: VFBC1_Rd_Clk rising

  Data Path: VFBC1_Rd_End_Burst to MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O           11   0.254   1.039  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Mmux_Cons_M21 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/Cons_M<2>)
     LUT2:I1->O            5   0.254   0.840  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/_n0089_inv1 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/_n0089_inv)
     FDE:CE                    0.302          MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/ObjPtr_e_0
    ----------------------------------------
    Total                      3.145ns (1.266ns logic, 1.879ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_DQS_n<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.459ns (Levels of Logic = 0)
  Source:            DDR3_DQS_n<0> (PAD)
  Destination:       MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/arb_clk_en_LDC (LATCH)
  Destination Clock: DDR3_DQS_n<0> falling

  Data Path: DDR3_DQS_n<0> to MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/arb_clk_en_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:CLR                   0.459          MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.UCmdFetch/arb_clk_en_LDC
    ----------------------------------------
    Total                      0.459ns (0.459ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPMC_Clk0'
  Total number of paths / destination ports: 407 / 292
-------------------------------------------------------------------------
Offset:              4.519ns (Levels of Logic = 2)
  Source:            MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/req_pipe_30 (FF)
  Destination:       MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P1CMDEN (PAD)
  Source Clock:      MPMC_Clk0 rising

  Data Path: MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/req_pipe_30 to MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P1CMDEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.790  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/req_pipe_30 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/req_pipe_30)
     LUT2:I0->O            2   0.250   1.181  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/Mmux_PI_AddrAck1_SW0 (N10)
     LUT6:I0->O           32   0.254   1.519  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/Mmux_PI_AddrAck1 (MCB_DDR2/NPI_AddrAck<1>)
    MCB:P1CMDEN                0.000          MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0
    ----------------------------------------
    Total                      4.519ns (1.029ns logic, 3.490ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FSL0_M_Clk'
  Total number of paths / destination ports: 73 / 47
-------------------------------------------------------------------------
Offset:              3.932ns (Levels of Logic = 2)
  Source:            MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 (FF)
  Destination:       FSL0_B_M_Full (PAD)
  Source Clock:      FSL0_M_Clk rising

  Data Path: MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 to FSL0_B_M_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             55   0.525   2.088  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/state_FSM_FFd1)
     LUT6:I3->O            2   0.235   0.834  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_fsm_0/Data_Read_B1 (MCB_DDR2/DUALXCL0_INST.dualxcl_0/data_read_b)
     LUT6:I4->O            0   0.250   0.000  MCB_DDR2/DUALXCL0_INST.dualxcl_0/dualxcl_access_0/XCL_B.dualxcl_access_data_path_b/fsl_m_full_i1 (FSL0_B_M_Full)
    ----------------------------------------
    Total                      3.932ns (1.010ns logic, 2.922ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VFBC1_Rd_Clk'
  Total number of paths / destination ports: 29 / 18
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 (FF)
  Destination:       VFBC1_Rd_Empty (PAD)
  Source Clock:      VFBC1_Rd_Clk rising

  Data Path: MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 to VFBC1_Rd_Empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<2>)
     LUT6:I0->O            2   0.254   1.181  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/enable_SW0 (N228)
     LUT6:I0->O            0   0.254   0.000  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/rd0_empty1 (VFBC1_Rd_Empty)
    ----------------------------------------
    Total                      3.395ns (1.033ns logic, 2.362ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VFBC2_Rd_Clk'
  Total number of paths / destination ports: 29 / 18
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 (FF)
  Destination:       VFBC2_Rd_Empty (PAD)
  Source Clock:      VFBC2_Rd_Clk rising

  Data Path: MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 to VFBC2_Rd_Empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr_2 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/GrayObjPtr<2>)
     LUT6:I0->O            2   0.254   1.181  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA_PORT_ENABLE.URdDataFifo/ObjFifo_cons_ctl_comp/enable_SW0 (N230)
     LUT6:I0->O            0   0.254   0.000  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/rd0_empty1 (VFBC2_Rd_Empty)
    ----------------------------------------
    Total                      3.395ns (1.033ns logic, 2.362ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VFBC1_Cmd_Clk'
  Total number of paths / destination ports: 12 / 3
-------------------------------------------------------------------------
Offset:              3.304ns (Levels of Logic = 2)
  Source:            MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_3 (FF)
  Destination:       VFBC1_Cmd_Full (PAD)
  Source Clock:      VFBC1_Cmd_Clk rising

  Data Path: MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_3 to VFBC1_Cmd_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.069  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_3 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<1><3>)
     LUT4:I1->O            3   0.235   1.221  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/enable_SW0 (N118)
     LUT6:I0->O            0   0.254   0.000  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/cmd0_full1 (VFBC1_Cmd_Full)
    ----------------------------------------
    Total                      3.304ns (1.014ns logic, 2.290ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VFBC1_Wd_Clk'
  Total number of paths / destination ports: 13 / 2
-------------------------------------------------------------------------
Offset:              3.271ns (Levels of Logic = 2)
  Source:            MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 (FF)
  Destination:       VFBC1_Wd_Full (PAD)
  Source Clock:      VFBC1_Wd_Clk rising

  Data Path: MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 to VFBC1_Wd_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 (MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod<1><1>)
     LUT6:I1->O            3   0.254   1.042  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/enable_SW0 (N198)
     LUT6:I2->O            0   0.254   0.000  MCB_DDR2/VFBC1_INST.vfbc/VFBC1_PIM_NGC/wd0_full1 (VFBC1_Wd_Full)
    ----------------------------------------
    Total                      3.271ns (1.033ns logic, 2.238ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VFBC2_Cmd_Clk'
  Total number of paths / destination ports: 12 / 3
-------------------------------------------------------------------------
Offset:              3.304ns (Levels of Logic = 2)
  Source:            MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_3 (FF)
  Destination:       VFBC2_Cmd_Full (PAD)
  Source Clock:      VFBC2_Cmd_Clk rising

  Data Path: MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_3 to VFBC2_Cmd_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.069  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod_1_3 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ConsObjPtr_sync2prod<1><3>)
     LUT4:I1->O            3   0.235   1.221  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_CMD_FIFOS[0].UCmdFifo/ObjFifo_prod_ctl_comp/enable_SW0 (N120)
     LUT6:I0->O            0   0.254   0.000  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/cmd0_full1 (VFBC2_Cmd_Full)
    ----------------------------------------
    Total                      3.304ns (1.014ns logic, 2.290ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VFBC2_Wd_Clk'
  Total number of paths / destination ports: 13 / 2
-------------------------------------------------------------------------
Offset:              3.271ns (Levels of Logic = 2)
  Source:            MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 (FF)
  Destination:       VFBC2_Wd_Full (PAD)
  Source Clock:      VFBC2_Wd_Clk rising

  Data Path: MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 to VFBC2_Wd_Full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod_1_1 (MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ConsObjPtr_sync2prod<1><1>)
     LUT6:I1->O            3   0.254   1.042  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA_PORT_ENABLE.UWrDataFifo/ObjFifo_prod_ctl_comp/enable_SW0 (N200)
     LUT6:I2->O            0   0.254   0.000  MCB_DDR2/VFBC2_INST.vfbc/VFBC1_PIM_NGC/wd0_full1 (VFBC2_Wd_Full)
    ----------------------------------------
    Total                      3.271ns (1.033ns logic, 2.238ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2076 / 1949
-------------------------------------------------------------------------
Delay:               3.890ns (Levels of Logic = 2)
  Source:            MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P1CMDFULL (PAD)
  Destination:       MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P1CMDEN (PAD)

  Data Path: MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P1CMDFULL to MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P1CMDEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:P1CMDFULL          1   0.000   0.682  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0 (MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/p1_cmd_full_i)
     LUT2:I1->O            2   0.254   1.181  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/Mmux_PI_AddrAck1_SW0 (N10)
     LUT6:I0->O           32   0.254   1.519  MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_1.mpmc_npi2mcb_1/Mmux_PI_AddrAck1 (MCB_DDR2/NPI_AddrAck<1>)
    MCB:P1CMDEN                0.000          MCB_DDR2/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0
    ----------------------------------------
    Total                      3.890ns (0.508ns logic, 3.382ns route)
                                       (13.1% logic, 86.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock FSL0_M_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FSL0_M_Clk     |    6.637|         |         |         |
MPMC_Clk0      |    6.057|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MPMC_Clk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDR3_DQS_n<0>  |         |    8.492|         |         |
FSL0_M_Clk     |    5.128|         |         |         |
MPMC_Clk0      |    8.305|         |         |         |
VFBC1_Cmd_Clk  |    1.402|         |         |         |
VFBC1_Rd_Clk   |    1.364|         |         |         |
VFBC1_Wd_Clk   |    1.402|         |         |         |
VFBC2_Cmd_Clk  |    1.402|         |         |         |
VFBC2_Rd_Clk   |    1.364|         |         |         |
VFBC2_Wd_Clk   |    1.402|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VFBC1_Cmd_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPMC_Clk0      |    1.696|         |         |         |
VFBC1_Cmd_Clk  |    5.828|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VFBC1_Rd_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPMC_Clk0      |    1.696|         |         |         |
VFBC1_Rd_Clk   |    6.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VFBC1_Wd_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPMC_Clk0      |    1.696|         |         |         |
VFBC1_Wd_Clk   |    6.628|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VFBC2_Cmd_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPMC_Clk0      |    1.696|         |         |         |
VFBC2_Cmd_Clk  |    5.828|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VFBC2_Rd_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPMC_Clk0      |    1.696|         |         |         |
VFBC2_Rd_Clk   |    6.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VFBC2_Wd_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MPMC_Clk0      |    1.696|         |         |         |
VFBC2_Wd_Clk   |    6.628|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 41.00 secs
Total CPU time to Xst completion: 40.43 secs
 
--> 

Total memory usage is 404756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1830 (   0 filtered)
Number of infos    :  196 (   0 filtered)

