#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 26 21:46:35 2024
# Process ID: 31104
# Current directory: F:/Desktop/Vivado_prj/8/axi_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33168 F:\Desktop\Vivado_prj\8\axi_test\axi_test.xpr
# Log file: F:/Desktop/Vivado_prj/8/axi_test/vivado.log
# Journal file: F:/Desktop/Vivado_prj/8/axi_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desktop/Vivado_prj/8/axi_test/axi_test.xpr
INFO: [Project 1-313] Project file moved from 'F:/Desktop/Vivado_prj/7/axi_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/8/axi_test/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 995.344 ; gain = 291.848
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:user:axi_r_w:1.0 - axi_r_w_0
Successfully read diagram <design_1> from BD file <F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /axi_r_w_0]
WARNING: [BD 41-2028] Locking axi_r_w to version 1.0. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
upgrade_ip -vlnv xilinx.com:user:axi_r_w:2.0 [get_ips  design_1_axi_r_w_0_0] -log ip_upgrade.log
INFO: [Coretcl 2-1622] IP 'design_1_axi_r_w_0_0' is locked by user. Skipping IP upgrade.
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
export_ip_user_files -of_objects [get_ips design_1_axi_r_w_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_nets axi_r_w_0_m_axi_txn_done] [get_bd_nets axi_r_w_0_m_axi_error] [get_bd_intf_nets axi_r_w_0_M_AXI] [get_bd_cells axi_r_w_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi_r_w:2.0 axi_r_w_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_r_w_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_r_w_0/M_AXI]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_r_w_0/M_AXI> at <0x00000000 [ 1G ]>
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_r_w_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_r_w_0/M_AXI]'
set_property location {4 1134 446} [get_bd_cells axi_r_w_0]
connect_bd_net [get_bd_ports m_axi_error_0] [get_bd_pins axi_r_w_0/m_axi_error]
connect_bd_net [get_bd_ports m_axi_txn_done_0] [get_bd_pins axi_r_w_0/m_axi_txn_done]
connect_bd_net [get_bd_pins axi_r_w_0/m_axi_init_axi_txn] [get_bd_pins util_vector_logic_0/Res]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_r_w_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_r_w_0/M_AXI]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_r_w_0/M_AXI> at <0x00000000 [ 1G ]>
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_M_AXI_BURST_LEN {32} CONFIG.C_M_AXI_AWUSER_WIDTH {0} CONFIG.C_M_AXI_ARUSER_WIDTH {0} CONFIG.C_M_AXI_WUSER_WIDTH {0} CONFIG.C_M_AXI_RUSER_WIDTH {0} CONFIG.C_M_AXI_BUSER_WIDTH {0} CONFIG.C_M_AXI_CACHE_DEPTH {1024} CONFIG.C_M_AXI_WRITE_PTR_LENTH {10}] [get_bd_cells axi_r_w_0]
endgroup
startgroup
endgroup
report_ip_status -name ip_status 
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.C_M_AXI_TARGET_SLAVE_BASE_ADDR {0x00000000}] [get_bd_cells axi_r_w_0]
endgroup
save_bd_design
Wrote  : <F:\Desktop\Vivado_prj\8\axi_test\axi_test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_ILA_CLK_FREQ(50000000) on '/ila_lib' with propagated value(5e+07). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_ILA_CLK_FREQ(50000000) on '/ila_lib' with propagated value(5e+07). Command ignored
validate_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1414.598 ; gain = 21.461
save_bd_design
Wrote  : <F:\Desktop\Vivado_prj\8\axi_test\axi_test.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file f:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file f:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_r_w_0 .
Exporting to file F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
[Fri Apr 26 21:57:09 2024] Launched design_1_axi_r_w_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_axi_r_w_0_1_synth_1: F:/Desktop/Vivado_prj/8/axi_test/axi_test.runs/design_1_axi_r_w_0_1_synth_1/runme.log
synth_1: F:/Desktop/Vivado_prj/8/axi_test/axi_test.runs/synth_1/runme.log
[Fri Apr 26 21:57:09 2024] Launched impl_1...
Run output will be captured here: F:/Desktop/Vivado_prj/8/axi_test/axi_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1604.297 ; gain = 141.910
reset_run synth_1
reset_run design_1_axi_r_w_0_1_synth_1
make_wrapper -files [get_files F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
report_ip_status -name ip_status 
generate_target all [get_files  F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'design_1' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all design_1_axi_r_w_0_1] }
export_ip_user_files -of_objects [get_files F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 16 design_1_axi_r_w_0_1_synth_1
[Fri Apr 26 21:57:56 2024] Launched design_1_axi_r_w_0_1_synth_1...
Run output will be captured here: F:/Desktop/Vivado_prj/8/axi_test/axi_test.runs/design_1_axi_r_w_0_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/Desktop/Vivado_prj/8/axi_test/axi_test.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/Vivado_prj/6/axi_test/axi_test.ip_user_files -ipstatic_source_dir F:/Desktop/Vivado_prj/8/axi_test/axi_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/Vivado_prj/8/axi_test/axi_test.cache/compile_simlib/modelsim} {questa=F:/Desktop/Vivado_prj/8/axi_test/axi_test.cache/compile_simlib/questa} {riviera=F:/Desktop/Vivado_prj/8/axi_test/axi_test.cache/compile_simlib/riviera} {activehdl=F:/Desktop/Vivado_prj/8/axi_test/axi_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Apr 26 22:03:42 2024] Launched synth_1...
Run output will be captured here: F:/Desktop/Vivado_prj/8/axi_test/axi_test.runs/synth_1/runme.log
[Fri Apr 26 22:03:42 2024] Launched impl_1...
Run output will be captured here: F:/Desktop/Vivado_prj/8/axi_test/axi_test.runs/impl_1/runme.log
file mkdir F:/Desktop/Vivado_prj/8/axi_test/axi_test.sdk
file copy -force F:/Desktop/Vivado_prj/8/axi_test/axi_test.runs/impl_1/design_1_wrapper.sysdef F:/Desktop/Vivado_prj/8/axi_test/axi_test.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/Desktop/Vivado_prj/8/axi_test/axi_test.sdk -hwspec F:/Desktop/Vivado_prj/8/axi_test/axi_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/Desktop/Vivado_prj/8/axi_test/axi_test.sdk -hwspec F:/Desktop/Vivado_prj/8/axi_test/axi_test.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 22:20:23 2024...
