--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13772 paths analyzed, 1322 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.410ns.
--------------------------------------------------------------------------------
Slack:                  11.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_28_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.364ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_28_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.BQ      Tcko                  0.430   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_28_1
    SLICE_X8Y42.B3       net (fanout=5)        1.549   dm/M_tmr_q_28_1
    SLICE_X8Y42.B        Tilo                  0.254   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X10Y41.B1      net (fanout=4)        1.002   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      8.364ns (1.551ns logic, 6.813ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  11.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_26_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.249ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_26_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.525   dm/M_tmr_q_26_1
                                                       dm/M_tmr_q_26_1
    SLICE_X7Y42.C2       net (fanout=4)        1.061   dm/M_tmr_q_26_1
    SLICE_X7Y42.C        Tilo                  0.259   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q[30]_GND_10_o_equal_353_o<30>1
    SLICE_X10Y41.B2      net (fanout=3)        1.275   dm/M_tmr_q[30]_GND_10_o_equal_353_o
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      8.249ns (1.651ns logic, 6.598ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  11.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_27_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.982ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_27_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AQ      Tcko                  0.430   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_27_1
    SLICE_X7Y42.C3       net (fanout=6)        0.889   dm/M_tmr_q_27_1
    SLICE_X7Y42.C        Tilo                  0.259   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q[30]_GND_10_o_equal_353_o<30>1
    SLICE_X10Y41.B2      net (fanout=3)        1.275   dm/M_tmr_q[30]_GND_10_o_equal_353_o
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.982ns (1.556ns logic, 6.426ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  12.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_28 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.956ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_28 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.476   M_dm_value[3]
                                                       dm/M_tmr_q_28
    SLICE_X7Y42.C5       net (fanout=30)       0.817   M_dm_value[2]
    SLICE_X7Y42.C        Tilo                  0.259   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q[30]_GND_10_o_equal_353_o<30>1
    SLICE_X10Y41.B2      net (fanout=3)        1.275   dm/M_tmr_q[30]_GND_10_o_equal_353_o
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.956ns (1.602ns logic, 6.354ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  12.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_29_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.824ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.313 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_29_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.525   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q_29_1
    SLICE_X7Y42.C4       net (fanout=4)        0.636   dm/M_tmr_q_29_1
    SLICE_X7Y42.C        Tilo                  0.259   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q[30]_GND_10_o_equal_353_o<30>1
    SLICE_X10Y41.B2      net (fanout=3)        1.275   dm/M_tmr_q[30]_GND_10_o_equal_353_o
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (1.651ns logic, 6.173ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  12.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_30_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.763ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.313 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_30_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.DQ       Tcko                  0.430   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q_30_1
    SLICE_X11Y41.D5      net (fanout=4)        1.339   dm/M_tmr_q_30_1
    SLICE_X11Y41.D       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10111
    SLICE_X10Y41.B6      net (fanout=2)        0.606   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1011
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.763ns (1.556ns logic, 6.207ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  12.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_27_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.752ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_27_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AQ      Tcko                  0.430   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_27_1
    SLICE_X8Y42.B2       net (fanout=6)        0.937   dm/M_tmr_q_27_1
    SLICE_X8Y42.B        Tilo                  0.254   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X10Y41.B1      net (fanout=4)        1.002   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.752ns (1.551ns logic, 6.201ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  12.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_28_1 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.749ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_28_1 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.BQ      Tcko                  0.430   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_28_1
    SLICE_X8Y42.B3       net (fanout=5)        1.549   dm/M_tmr_q_28_1
    SLICE_X8Y42.B        Tilo                  0.254   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X10Y41.B1      net (fanout=4)        1.002   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.B2      net (fanout=14)       1.682   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.B       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X10Y41.CX      net (fanout=1)        0.643   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      7.749ns (1.551ns logic, 6.198ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  12.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_30_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.313 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_30_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.DQ       Tcko                  0.430   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q_30_1
    SLICE_X7Y42.C1       net (fanout=4)        0.548   dm/M_tmr_q_30_1
    SLICE_X7Y42.C        Tilo                  0.259   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q[30]_GND_10_o_equal_353_o<30>1
    SLICE_X10Y41.B2      net (fanout=3)        1.275   dm/M_tmr_q[30]_GND_10_o_equal_353_o
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (1.556ns logic, 6.085ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  12.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_26_1 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.634ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_26_1 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.525   dm/M_tmr_q_26_1
                                                       dm/M_tmr_q_26_1
    SLICE_X7Y42.C2       net (fanout=4)        1.061   dm/M_tmr_q_26_1
    SLICE_X7Y42.C        Tilo                  0.259   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q[30]_GND_10_o_equal_353_o<30>1
    SLICE_X10Y41.B2      net (fanout=3)        1.275   dm/M_tmr_q[30]_GND_10_o_equal_353_o
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.B2      net (fanout=14)       1.682   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.B       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X10Y41.CX      net (fanout=1)        0.643   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (1.651ns logic, 5.983ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  12.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_30 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.452ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.313 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_30 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.CQ       Tcko                  0.430   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q_30
    SLICE_X8Y42.B4       net (fanout=24)       0.637   dm/M_tmr_q[30]
    SLICE_X8Y42.B        Tilo                  0.254   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X10Y41.B1      net (fanout=4)        1.002   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.452ns (1.551ns logic, 5.901ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  12.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.359ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.313 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   read_data_0_1
                                                       question/read_data_0_1
    SLICE_X8Y41.B1       net (fanout=4)        1.356   read_data_0_1
    SLICE_X8Y41.B        Tilo                  0.254   dm/N124
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT101613_SW0
    SLICE_X8Y41.A3       net (fanout=2)        0.492   dm/N124
    SLICE_X8Y41.A        Tilo                  0.254   dm/N124
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT101613
    SLICE_X11Y41.C4      net (fanout=4)        0.906   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10161
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.359ns (1.665ns logic, 5.694ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  12.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_27_1 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.367ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_27_1 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AQ      Tcko                  0.430   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_27_1
    SLICE_X7Y42.C3       net (fanout=6)        0.889   dm/M_tmr_q_27_1
    SLICE_X7Y42.C        Tilo                  0.259   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q[30]_GND_10_o_equal_353_o<30>1
    SLICE_X10Y41.B2      net (fanout=3)        1.275   dm/M_tmr_q[30]_GND_10_o_equal_353_o
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.B2      net (fanout=14)       1.682   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.B       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X10Y41.CX      net (fanout=1)        0.643   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      7.367ns (1.556ns logic, 5.811ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  12.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_28 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.341ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_28 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.476   M_dm_value[3]
                                                       dm/M_tmr_q_28
    SLICE_X7Y42.C5       net (fanout=30)       0.817   M_dm_value[2]
    SLICE_X7Y42.C        Tilo                  0.259   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q[30]_GND_10_o_equal_353_o<30>1
    SLICE_X10Y41.B2      net (fanout=3)        1.275   dm/M_tmr_q[30]_GND_10_o_equal_353_o
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.B2      net (fanout=14)       1.682   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.B       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X10Y41.CX      net (fanout=1)        0.643   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      7.341ns (1.602ns logic, 5.739ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  12.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_26 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.306ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_26 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.476   M_dm_value[3]
                                                       dm/M_tmr_q_26
    SLICE_X8Y42.B6       net (fanout=32)       0.445   M_dm_value[0]
    SLICE_X8Y42.B        Tilo                  0.254   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X10Y41.B1      net (fanout=4)        1.002   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (1.597ns logic, 5.709ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  12.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_29_1 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.209ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.313 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_29_1 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.525   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q_29_1
    SLICE_X7Y42.C4       net (fanout=4)        0.636   dm/M_tmr_q_29_1
    SLICE_X7Y42.C        Tilo                  0.259   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q[30]_GND_10_o_equal_353_o<30>1
    SLICE_X10Y41.B2      net (fanout=3)        1.275   dm/M_tmr_q[30]_GND_10_o_equal_353_o
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.B2      net (fanout=14)       1.682   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.B       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X10Y41.CX      net (fanout=1)        0.643   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      7.209ns (1.651ns logic, 5.558ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  12.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_28_1 (FF)
  Destination:          dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.189ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_28_1 to dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.BQ      Tcko                  0.430   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_28_1
    SLICE_X8Y42.B3       net (fanout=5)        1.549   dm/M_tmr_q_28_1
    SLICE_X8Y42.B        Tilo                  0.254   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X10Y41.B1      net (fanout=4)        1.002   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X8Y42.A3       net (fanout=14)       1.122   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X8Y42.A        Tilo                  0.254   dm/M_tmr_q_29_2
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1101
    SLICE_X10Y41.DX      net (fanout=2)        0.648   dm/data[4]_GND_10_o_wide_mux_369_OUT[29]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      7.189ns (1.546ns logic, 5.643ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  12.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_27_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.184ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_27_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AQ      Tcko                  0.430   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_27_1
    SLICE_X11Y41.D2      net (fanout=6)        0.760   dm/M_tmr_q_27_1
    SLICE_X11Y41.D       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10111
    SLICE_X10Y41.B6      net (fanout=2)        0.606   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1011
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.184ns (1.556ns logic, 5.628ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  12.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_29_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.171ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.313 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_29_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.525   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q_29_1
    SLICE_X11Y41.D3      net (fanout=4)        0.652   dm/M_tmr_q_29_1
    SLICE_X11Y41.D       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10111
    SLICE_X10Y41.B6      net (fanout=2)        0.606   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1011
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.171ns (1.651ns logic, 5.520ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  12.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_29_2 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.169ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.313 - 0.334)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_29_2 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.525   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q_29_2
    SLICE_X8Y42.B5       net (fanout=9)        0.259   dm/M_tmr_q_29_2
    SLICE_X8Y42.B        Tilo                  0.254   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X10Y41.B1      net (fanout=4)        1.002   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.169ns (1.646ns logic, 5.523ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  12.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_30_1 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.148ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.313 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_30_1 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.DQ       Tcko                  0.430   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q_30_1
    SLICE_X11Y41.D5      net (fanout=4)        1.339   dm/M_tmr_q_30_1
    SLICE_X11Y41.D       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10111
    SLICE_X10Y41.B6      net (fanout=2)        0.606   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1011
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.B2      net (fanout=14)       1.682   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.B       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X10Y41.CX      net (fanout=1)        0.643   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      7.148ns (1.556ns logic, 5.592ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  12.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_30_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.138ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.313 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_30_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.DQ       Tcko                  0.430   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q_30_1
    SLICE_X11Y41.D5      net (fanout=4)        1.339   dm/M_tmr_q_30_1
    SLICE_X11Y41.D       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10111
    SLICE_X9Y40.B1       net (fanout=2)        0.997   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1011
    SLICE_X9Y40.B        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y39.A5       net (fanout=2)        0.744   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018
    SLICE_X7Y39.A        Tilo                  0.259   dm/M_tmr_q[11]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X11Y41.A5      net (fanout=14)       1.036   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.138ns (1.580ns logic, 5.558ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  12.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_27_1 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.137ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_27_1 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AQ      Tcko                  0.430   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_27_1
    SLICE_X8Y42.B2       net (fanout=6)        0.937   dm/M_tmr_q_27_1
    SLICE_X8Y42.B        Tilo                  0.254   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X10Y41.B1      net (fanout=4)        1.002   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.B2      net (fanout=14)       1.682   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.B       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X10Y41.CX      net (fanout=1)        0.643   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      7.137ns (1.551ns logic, 5.586ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  12.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_30 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.100ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.313 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_30 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.CQ       Tcko                  0.430   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q_30
    SLICE_X9Y42.C1       net (fanout=24)       1.482   dm/M_tmr_q[30]
    SLICE_X9Y42.C        Tilo                  0.259   dm/_n0604_inv10
                                                       dm/M_tmr_q[30]_PWR_11_o_equal_133_o<30>11
    SLICE_X9Y42.B4       net (fanout=3)        0.367   dm/M_tmr_q[30]_PWR_11_o_equal_133_o<30>1
    SLICE_X9Y42.B        Tilo                  0.259   dm/_n0604_inv10
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1011
    SLICE_X11Y41.C1      net (fanout=2)        0.731   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1012
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.100ns (1.580ns logic, 5.520ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_28_1 (FF)
  Destination:          dm/M_tmr_q_28_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.106ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_28_1 to dm/M_tmr_q_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.BQ      Tcko                  0.430   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_28_1
    SLICE_X8Y42.B3       net (fanout=5)        1.549   dm/M_tmr_q_28_1
    SLICE_X8Y42.B        Tilo                  0.254   dm/M_tmr_q_29_2
                                                       dm/M_tmr_q[30]_PWR_11_o_Select_344_o321
    SLICE_X10Y41.B1      net (fanout=4)        1.002   dm/M_tmr_q[30]_PWR_11_o_Select_344_o32
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.B2      net (fanout=14)       1.682   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.CLK     Tas                   0.373   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
                                                       dm/M_tmr_q_28_1
    -------------------------------------------------  ---------------------------
    Total                                      7.106ns (1.551ns logic, 5.555ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  12.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.066ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.313 - 0.339)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   read_data_0_1
                                                       question/read_data_0_1
    SLICE_X8Y41.B1       net (fanout=4)        1.356   read_data_0_1
    SLICE_X8Y41.B        Tilo                  0.254   dm/N124
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT101613_SW0
    SLICE_X8Y41.A3       net (fanout=2)        0.492   dm/N124
    SLICE_X8Y41.A        Tilo                  0.254   dm/N124
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT101613
    SLICE_X7Y39.A3       net (fanout=4)        1.075   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10161
    SLICE_X7Y39.A        Tilo                  0.259   dm/M_tmr_q[11]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X11Y41.A5      net (fanout=14)       1.036   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.066ns (1.665ns logic, 5.401ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  12.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_26_1 (FF)
  Destination:          dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.074ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_26_1 to dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.525   dm/M_tmr_q_26_1
                                                       dm/M_tmr_q_26_1
    SLICE_X7Y42.C2       net (fanout=4)        1.061   dm/M_tmr_q_26_1
    SLICE_X7Y42.C        Tilo                  0.259   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q[30]_GND_10_o_equal_353_o<30>1
    SLICE_X10Y41.B2      net (fanout=3)        1.275   dm/M_tmr_q[30]_GND_10_o_equal_353_o
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X8Y42.A3       net (fanout=14)       1.122   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X8Y42.A        Tilo                  0.254   dm/M_tmr_q_29_2
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1101
    SLICE_X10Y41.DX      net (fanout=2)        0.648   dm/data[4]_GND_10_o_wide_mux_369_OUT[29]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      7.074ns (1.646ns logic, 5.428ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  12.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_26_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.065ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.313 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_26_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AQ       Tcko                  0.525   dm/M_tmr_q_26_1
                                                       dm/M_tmr_q_26_1
    SLICE_X11Y41.D6      net (fanout=4)        0.546   dm/M_tmr_q_26_1
    SLICE_X11Y41.D       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10111
    SLICE_X10Y41.B6      net (fanout=2)        0.606   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1011
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.A3      net (fanout=14)       1.498   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.065ns (1.651ns logic, 5.414ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  12.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_27_1 (FF)
  Destination:          dm/M_tmr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.061ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.185 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_27_1 to dm/M_tmr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.AQ      Tcko                  0.430   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_27_1
    SLICE_X9Y40.A1       net (fanout=6)        1.331   dm/M_tmr_q_27_1
    SLICE_X9Y40.A        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018
                                                       dm/M_tmr_q[30]_GND_10_o_equal_337_o<30>1
    SLICE_X9Y40.B2       net (fanout=2)        0.928   dm/M_tmr_q[30]_GND_10_o_equal_337_o
    SLICE_X9Y40.B        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y39.A5       net (fanout=2)        0.744   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018
    SLICE_X7Y39.A        Tilo                  0.259   dm/M_tmr_q[11]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X11Y41.A5      net (fanout=14)       1.036   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X11Y41.A       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1001
    SLICE_X10Y41.BX      net (fanout=1)        1.442   dm/data[4]_GND_10_o_wide_mux_369_OUT[27]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.061ns (1.580ns logic, 5.481ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_30_1 (FF)
  Destination:          dm/M_tmr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.026ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.313 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_30_1 to dm/M_tmr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y42.DQ       Tcko                  0.430   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q_30_1
    SLICE_X7Y42.C1       net (fanout=4)        0.548   dm/M_tmr_q_30_1
    SLICE_X7Y42.C        Tilo                  0.259   dm/M_tmr_q_30_1
                                                       dm/M_tmr_q[30]_GND_10_o_equal_353_o<30>1
    SLICE_X10Y41.B2      net (fanout=3)        1.275   dm/M_tmr_q[30]_GND_10_o_equal_353_o
    SLICE_X10Y41.B       Tilo                  0.235   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1014
    SLICE_X11Y41.C5      net (fanout=2)        1.322   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015
    SLICE_X11Y41.C       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X11Y41.B2      net (fanout=14)       1.682   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X11Y41.B       Tilo                  0.259   dm/M_tmr_q_28_1
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1051
    SLICE_X10Y41.CX      net (fanout=1)        0.643   dm/data[4]_GND_10_o_wide_mux_369_OUT[28]
    SLICE_X10Y41.CLK     Tdick                 0.114   M_dm_value[3]
                                                       dm/M_tmr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      7.026ns (1.556ns logic, 5.470ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: question/_n0008[0]/CLK
  Logical resource: question/Mram_ram5/CLK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: question/_n0008[0]/CLK
  Logical resource: question/Mram_ram4/CLK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: question/_n0008[0]/CLK
  Logical resource: question/Mram_ram2/CLK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: question/_n0008[0]/CLK
  Logical resource: question/Mram_ram3/CLK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: question/_n0008[0]/CLK
  Logical resource: question/Mram_ram1/CLK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram5/CLK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram3/CLK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram1/CLK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram2/CLK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram4/CLK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: settings/M_speed_q[0]/CLK
  Logical resource: settings/M_speed_q_0/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[3]/CLK
  Logical resource: check/M_timer_q_0/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[3]/CLK
  Logical resource: check/M_timer_q_1/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[3]/CLK
  Logical resource: check/M_timer_q_2/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[3]/CLK
  Logical resource: check/M_timer_q_3/CK
  Location pin: SLICE_X4Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[7]/CLK
  Logical resource: check/M_timer_q_4/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[7]/CLK
  Logical resource: check/M_timer_q_5/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[7]/CLK
  Logical resource: check/M_timer_q_6/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[7]/CLK
  Logical resource: check/M_timer_q_7/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[11]/CLK
  Logical resource: check/M_timer_q_8/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[11]/CLK
  Logical resource: check/M_timer_q_9/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[11]/CLK
  Logical resource: check/M_timer_q_10/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[11]/CLK
  Logical resource: check/M_timer_q_11/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[15]/CLK
  Logical resource: check/M_timer_q_12/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[15]/CLK
  Logical resource: check/M_timer_q_13/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[15]/CLK
  Logical resource: check/M_timer_q_14/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[15]/CLK
  Logical resource: check/M_timer_q_15/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[19]/CLK
  Logical resource: check/M_timer_q_16/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: check/M_timer_q[19]/CLK
  Logical resource: check/M_timer_q_17/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.410|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13772 paths, 0 nets, and 1827 connections

Design statistics:
   Minimum period:   8.410ns{1}   (Maximum frequency: 118.906MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 07 01:54:20 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



