Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Apr 11 17:03:56 2023
| Host         : HALALSUCCESOR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.634        0.000                      0                 5780        0.018        0.000                      0                 5780        4.020        0.000                       0                  4416  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.634        0.000                      0                 5780        0.018        0.000                      0                 5780        4.020        0.000                       0                  4416  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 4.888ns (52.812%)  route 4.367ns (47.188%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.627     2.921    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X51Y80         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/Q
                         net (fo=1, routed)           0.815     4.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/tmp_p[32]
    SLICE_X53Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=31, routed)          0.721     5.037    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0_n_0
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.118     5.155 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[2].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=17, routed)          1.248     6.403    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[2]
    SLICE_X58Y77         LUT6 (Prop_lut6_I2_O)        0.326     6.729 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7/O
                         net (fo=2, routed)           0.340     7.070    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_6[1]
    SLICE_X59Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.194 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__1/O
                         net (fo=1, routed)           0.000     7.194    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/S[0]
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.200    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b1_i_2/O[1]
                         net (fo=2, routed)           0.511     9.045    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[15]
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.303     9.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3/O
                         net (fo=1, routed)           0.000     9.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.749 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.197 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.732    10.928    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__0[9]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.614 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.614    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.728 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.728    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.842    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.176 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.176    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_0[1]
    SLICE_X53Y86         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.461    12.640    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X53Y86         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[21]/C
                         clock pessimism              0.263    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)        0.062    12.811    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 4.867ns (52.705%)  route 4.367ns (47.295%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.627     2.921    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X51Y80         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/Q
                         net (fo=1, routed)           0.815     4.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/tmp_p[32]
    SLICE_X53Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=31, routed)          0.721     5.037    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0_n_0
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.118     5.155 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[2].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=17, routed)          1.248     6.403    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[2]
    SLICE_X58Y77         LUT6 (Prop_lut6_I2_O)        0.326     6.729 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7/O
                         net (fo=2, routed)           0.340     7.070    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_6[1]
    SLICE_X59Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.194 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__1/O
                         net (fo=1, routed)           0.000     7.194    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/S[0]
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.200    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b1_i_2/O[1]
                         net (fo=2, routed)           0.511     9.045    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[15]
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.303     9.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3/O
                         net (fo=1, routed)           0.000     9.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.749 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.197 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.732    10.928    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__0[9]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.614 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.614    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.728 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.728    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.842    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.155 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.155    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_0[3]
    SLICE_X53Y86         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.461    12.640    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X53Y86         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]/C
                         clock pessimism              0.263    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)        0.062    12.811    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 4.793ns (52.323%)  route 4.367ns (47.677%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.627     2.921    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X51Y80         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/Q
                         net (fo=1, routed)           0.815     4.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/tmp_p[32]
    SLICE_X53Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=31, routed)          0.721     5.037    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0_n_0
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.118     5.155 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[2].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=17, routed)          1.248     6.403    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[2]
    SLICE_X58Y77         LUT6 (Prop_lut6_I2_O)        0.326     6.729 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7/O
                         net (fo=2, routed)           0.340     7.070    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_6[1]
    SLICE_X59Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.194 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__1/O
                         net (fo=1, routed)           0.000     7.194    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/S[0]
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.200    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b1_i_2/O[1]
                         net (fo=2, routed)           0.511     9.045    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[15]
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.303     9.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3/O
                         net (fo=1, routed)           0.000     9.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.749 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.197 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.732    10.928    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__0[9]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.614 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.614    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.728 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.728    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.842    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.081 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.081    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_0[2]
    SLICE_X53Y86         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.461    12.640    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X53Y86         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[22]/C
                         clock pessimism              0.263    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)        0.062    12.811    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 4.777ns (52.240%)  route 4.367ns (47.760%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.627     2.921    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X51Y80         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/Q
                         net (fo=1, routed)           0.815     4.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/tmp_p[32]
    SLICE_X53Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=31, routed)          0.721     5.037    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0_n_0
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.118     5.155 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[2].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=17, routed)          1.248     6.403    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[2]
    SLICE_X58Y77         LUT6 (Prop_lut6_I2_O)        0.326     6.729 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7/O
                         net (fo=2, routed)           0.340     7.070    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_6[1]
    SLICE_X59Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.194 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__1/O
                         net (fo=1, routed)           0.000     7.194    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/S[0]
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.200    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b1_i_2/O[1]
                         net (fo=2, routed)           0.511     9.045    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[15]
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.303     9.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3/O
                         net (fo=1, routed)           0.000     9.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.749 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.197 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.732    10.928    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__0[9]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.614 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.614    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.728 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.728    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.842 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.842    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.065 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.065    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[23]_0[0]
    SLICE_X53Y86         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.461    12.640    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X53Y86         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[20]/C
                         clock pessimism              0.263    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)        0.062    12.811    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[20]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 4.774ns (52.224%)  route 4.367ns (47.776%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.627     2.921    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X51Y80         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/Q
                         net (fo=1, routed)           0.815     4.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/tmp_p[32]
    SLICE_X53Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=31, routed)          0.721     5.037    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0_n_0
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.118     5.155 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[2].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=17, routed)          1.248     6.403    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[2]
    SLICE_X58Y77         LUT6 (Prop_lut6_I2_O)        0.326     6.729 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7/O
                         net (fo=2, routed)           0.340     7.070    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_6[1]
    SLICE_X59Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.194 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__1/O
                         net (fo=1, routed)           0.000     7.194    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/S[0]
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.200    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b1_i_2/O[1]
                         net (fo=2, routed)           0.511     9.045    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[15]
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.303     9.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3/O
                         net (fo=1, routed)           0.000     9.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.749 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.197 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.732    10.928    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__0[9]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.614 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.614    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.728 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.728    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.062 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.062    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1_n_6
    SLICE_X53Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.461    12.640    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X53Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[17]/C
                         clock pessimism              0.263    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X53Y85         FDRE (Setup_fdre_C_D)        0.062    12.811    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 4.753ns (52.114%)  route 4.367ns (47.886%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.627     2.921    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X51Y80         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/Q
                         net (fo=1, routed)           0.815     4.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/tmp_p[32]
    SLICE_X53Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=31, routed)          0.721     5.037    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0_n_0
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.118     5.155 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[2].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=17, routed)          1.248     6.403    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[2]
    SLICE_X58Y77         LUT6 (Prop_lut6_I2_O)        0.326     6.729 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7/O
                         net (fo=2, routed)           0.340     7.070    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_6[1]
    SLICE_X59Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.194 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__1/O
                         net (fo=1, routed)           0.000     7.194    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/S[0]
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.200    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b1_i_2/O[1]
                         net (fo=2, routed)           0.511     9.045    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[15]
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.303     9.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3/O
                         net (fo=1, routed)           0.000     9.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.749 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.197 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.732    10.928    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__0[9]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.614 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.614    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.728 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.728    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.041 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.041    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1_n_4
    SLICE_X53Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.461    12.640    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X53Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]/C
                         clock pessimism              0.263    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X53Y85         FDRE (Setup_fdre_C_D)        0.062    12.811    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 4.679ns (51.722%)  route 4.367ns (48.278%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.627     2.921    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X51Y80         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/Q
                         net (fo=1, routed)           0.815     4.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/tmp_p[32]
    SLICE_X53Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=31, routed)          0.721     5.037    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0_n_0
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.118     5.155 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[2].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=17, routed)          1.248     6.403    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[2]
    SLICE_X58Y77         LUT6 (Prop_lut6_I2_O)        0.326     6.729 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7/O
                         net (fo=2, routed)           0.340     7.070    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_6[1]
    SLICE_X59Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.194 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__1/O
                         net (fo=1, routed)           0.000     7.194    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/S[0]
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.200    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b1_i_2/O[1]
                         net (fo=2, routed)           0.511     9.045    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[15]
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.303     9.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3/O
                         net (fo=1, routed)           0.000     9.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.749 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.197 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.732    10.928    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__0[9]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.614 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.614    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.728 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.728    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.967 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.967    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1_n_5
    SLICE_X53Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.461    12.640    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X53Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[18]/C
                         clock pessimism              0.263    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X53Y85         FDRE (Setup_fdre_C_D)        0.062    12.811    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -11.967    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 4.663ns (51.637%)  route 4.367ns (48.363%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 12.640 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.627     2.921    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X51Y80         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/Q
                         net (fo=1, routed)           0.815     4.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/tmp_p[32]
    SLICE_X53Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=31, routed)          0.721     5.037    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0_n_0
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.118     5.155 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[2].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=17, routed)          1.248     6.403    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[2]
    SLICE_X58Y77         LUT6 (Prop_lut6_I2_O)        0.326     6.729 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7/O
                         net (fo=2, routed)           0.340     7.070    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_6[1]
    SLICE_X59Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.194 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__1/O
                         net (fo=1, routed)           0.000     7.194    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/S[0]
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.200    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b1_i_2/O[1]
                         net (fo=2, routed)           0.511     9.045    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[15]
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.303     9.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3/O
                         net (fo=1, routed)           0.000     9.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.749 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.197 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.732    10.928    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__0[9]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.614 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.614    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.728 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.728    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.951 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.951    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[19]_i_1_n_7
    SLICE_X53Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.461    12.640    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X53Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[16]/C
                         clock pessimism              0.263    12.903    
                         clock uncertainty           -0.154    12.749    
    SLICE_X53Y85         FDRE (Setup_fdre_C_D)        0.062    12.811    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 4.660ns (51.621%)  route 4.367ns (48.379%))
  Logic Levels:           16  (CARRY4=11 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.627     2.921    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X51Y80         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/Q
                         net (fo=1, routed)           0.815     4.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/tmp_p[32]
    SLICE_X53Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=31, routed)          0.721     5.037    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0_n_0
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.118     5.155 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[2].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=17, routed)          1.248     6.403    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[2]
    SLICE_X58Y77         LUT6 (Prop_lut6_I2_O)        0.326     6.729 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7/O
                         net (fo=2, routed)           0.340     7.070    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_6[1]
    SLICE_X59Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.194 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__1/O
                         net (fo=1, routed)           0.000     7.194    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/S[0]
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.200    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b1_i_2/O[1]
                         net (fo=2, routed)           0.511     9.045    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[15]
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.303     9.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3/O
                         net (fo=1, routed)           0.000     9.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.749 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.197 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.732    10.928    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__0[9]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.614 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.614    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.948 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.948    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1_n_6
    SLICE_X53Y84         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.460    12.639    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X53Y84         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[13]/C
                         clock pessimism              0.263    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X53Y84         FDRE (Setup_fdre_C_D)        0.062    12.810    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 4.639ns (51.508%)  route 4.367ns (48.492%))
  Logic Levels:           16  (CARRY4=11 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.627     2.921    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X51Y80         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/comp4.core_instance4/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[7]/Q
                         net (fo=1, routed)           0.815     4.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/tmp_p[32]
    SLICE_X53Y80         LUT6 (Prop_lut6_I2_O)        0.124     4.316 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0/O
                         net (fo=31, routed)          0.721     5.037    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[0].bit_is_0.fdre_comp_i_2__0_n_0
    SLICE_X55Y79         LUT3 (Prop_lut3_I1_O)        0.118     5.155 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/cmult1/fd_prim_array[2].bit_is_0.fdre_comp_i_1__0/O
                         net (fo=17, routed)          1.248     6.403    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/A[2]
    SLICE_X58Y77         LUT6 (Prop_lut6_I2_O)        0.326     6.729 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b7/O
                         net (fo=2, routed)           0.340     7.070    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_6[1]
    SLICE_X59Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.194 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/g0_b1__1/O
                         net (fo=1, routed)           0.000     7.194    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/S[0]
    SLICE_X59Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.744 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[9]_i_1_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[11]_i_1_n_0
    SLICE_X59Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.972    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b2_i_1_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.086 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.086    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_3_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.200 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.200    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/rwg0.O_reg[23]_i_2_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.534 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1/g0_b1_i_2/O[1]
                         net (fo=2, routed)           0.511     9.045    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/s_i[15]
    SLICE_X56Y81         LUT2 (Prop_lut2_I0_O)        0.303     9.348 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3/O
                         net (fo=1, routed)           0.000     9.348    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_3_n_0
    SLICE_X56Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.749 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1/g0_b1_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.749    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/CO[0]
    SLICE_X56Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.863    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/g0_b4_i_1_n_0
    SLICE_X56Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.197 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1/a1g[1].has_reg.o_tmp_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.732    10.928    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/s_i__0[9]
    SLICE_X53Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686    11.614 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.614    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[11]_i_1_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.927 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.927    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]_i_1_n_4
    SLICE_X53Y84         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        1.460    12.639    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X53Y84         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]/C
                         clock pessimism              0.263    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X53Y84         FDRE (Setup_fdre_C_D)        0.062    12.810    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                  0.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.552     0.888    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y96         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=1, routed)           0.156     1.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[14]
    SLICE_X49Y94         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.824     1.190    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X49Y94         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.019     1.174    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.331%)  route 0.158ns (51.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.634     0.970    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y104        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.148     1.118 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/Q
                         net (fo=1, routed)           0.158     1.276    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[31]
    SLICE_X49Y104        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.910     1.276    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X49Y104        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y104        FDRE (Hold_fdre_C_D)         0.017     1.254    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/slv_reg_array_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.652%)  route 0.127ns (47.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.641     0.977    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/clk
    SLICE_X33Y100        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/slv_reg_array_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_axi_lite_interface/inst/slv_reg_array_reg[1][31]/Q
                         net (fo=3, routed)           0.127     1.245    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp_0[31]
    SLICE_X34Y99         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.826     1.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X34Y99         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.060     1.217    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.212%)  route 0.207ns (55.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.552     0.888    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X50Y96         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/Q
                         net (fo=1, routed)           0.207     1.259    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[11]
    SLICE_X49Y94         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.824     1.190    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X49Y94         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/subsystem3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.352ns (71.644%)  route 0.139ns (28.356%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.557     0.893    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y99         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register9/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.139     1.159    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[26]
    SLICE_X40Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.170     1.329 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.330    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.384 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.384    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[28]
    SLICE_X40Y100        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.911     1.277    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y100        FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.032%)  route 0.230ns (61.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.556     0.892    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y96         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/addsub4/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=1, routed)           0.230     1.262    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[15]
    SLICE_X51Y96         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.820     1.186    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X51Y96         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.546     0.882    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X41Y78         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.100     1.123    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/o[31]
    SLICE_X42Y77         SRL16E                                       r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.811     1.177    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X42Y77         SRL16E                                       r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/CLK
                         clock pessimism             -0.282     0.895    
    SLICE_X42Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.078    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.755%)  route 0.168ns (40.245%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.548     0.884    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X53Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[18]/Q
                         net (fo=1, routed)           0.168     1.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[19]
    SLICE_X48Y85         LUT2 (Prop_lut2_I0_O)        0.045     1.237 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.237    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux_i_1_n_0
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.300 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.300    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[19]
    SLICE_X48Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.819     1.185    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y85         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.105     1.255    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.755%)  route 0.168ns (40.245%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.548     0.884    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/CLK
    SLICE_X53Y84         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/cmult1/comp0.core_instance0/U0/i_mult/gCCM.iCCM/use_ccm_core.ccm_core/b0g2.b1g4.exg1.exg[0].sa2/a1g[1].has_reg.o_tmp_reg[14]/Q
                         net (fo=1, routed)           0.168     1.192    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[15]
    SLICE_X48Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.237 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.237    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux_i_1_n_0
    SLICE_X48Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.300 r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.300    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
    SLICE_X48Y84         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4416, routed)        0.818     1.184    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y84         FDRE                                         r  design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X48Y84         FDRE (Hold_fdre_C_D)         0.105     1.254    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/addsub2/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y36     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y28     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y24     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y35     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y39     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y27     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y31     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y33     design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y71    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y71    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y71    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y71    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y71    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y71    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y71    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y71    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y103   design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y103   design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y77    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y77    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[25].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y77    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y77    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[27].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y77    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[28].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y77    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[29].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y77    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[30].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y77    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[31].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y72    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y72    design_1_i/lorenz_hardware_0/inst/lorenz_hardware_struct/lorenz_derivatives2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1/CLK



