# Auto-generated by Edalize

SIM := {{sim}}
PYTHONPATH := {{python_path}}
MODULE := {{module}}
TOPLEVEL := {{toplevel}}
TOPLEVEL_LANG := {{toplevel_lang}}
{% if verilog_sources != "" %}
VERILOG_SOURCES := {{verilog_sources}}
{% endif %}
{% if vhdl_sources != "" %}
VHDL_SOURCES := {{vhdl_sources}}
{% endif %}

include $(shell cocotb-config --makefiles)/Makefile.inc
include $(shell cocotb-config --makefiles)/Makefile.sim
