Agarwal, A. 1999. The Oxygen project---Raw computation. Scientific American, 44--47.
Aneesh Aggarwal , Manoj Franklin, Hierarchical Interconnects for On-Chip Clustering, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.173, April 15-19, 2002
Tapani Ahonen , David A. Sigüenza-Tortosa , Hong Bin , Jari Nurmi, Topology optimization for application-specific networks-on-chip, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France[doi>10.1145/966747.966758]
K. M. Al-Tawil , M. Abd-El-Barr , F. Ashraf, A survey and comparison of wormhole routing techniques in a mesh networks, IEEE Network: The Magazine of Global Internetworking, v.11 n.2, p.38-45, March 1997[doi>10.1109/65.580917]
Amde, M., Felicijan, T., Edwards, A. E. D., and Lavagno, L. 2005. Asynchronous on-chip networks. IEE Proceedings of Computers and Digital Techniques 152, 273--283.
Andreasson, D. and Kumar, S. 2004. On improving best-effort throughput by better utilization of guaranteed-throughput channels in an on-chip communication system. In Proceeding of 22th IEEE Norchip Conference.
Andreasson, D. and Kumar, S. 2005. Slack-time aware routing in NoC systems. In International Symposium on Circuits and Systems (ISCAS). IEEE, 2353--2356.
Adrijean Andriahantenaina , Alain Greiner, Micro-Network for SoC: Implementation of a 32-Port SPIN network, Proceedings of the conference on Design, Automation and Test in Europe, p.11128, March 03-07, 2003
ARM. 2004. AMBA Advanced eXtensible Interface (AXI) Protocol Specification, Version 1.0. http://www.arm.com.
Arteris. 2005. A comparison of network-on-chip and busses. White paper. http://www.arteris. com/noc_whitepaper.pdf.
Bailey, D., Barszcz, E., Barton, J., Browning, D., Carter, R., Dagum, L., Fatoohi, R., Fineberg, S., Frederickson, P., Lasinski, T., Schreiber, R., Simon, H., Venkatakrishnan, V., and Weeratunga, S. 1994. RNR Tech. rep. RNR-94-007. NASA Ames Research Center.
John Bainbridge , Steve Furber, Chain: A Delay-Insensitive Chip Area Interconnect, IEEE Micro, v.22 n.5, p.16-23, September 2002[doi>10.1109/MM.2002.1044296]
W. J. Bainbridge , S. B. Furber, Delay Insensitive System-on-Chip Interconnect using 1-of-4 Data Encoding, Proceedings of the 7th International Symposium on Asynchronous Circuits and Systems, p.118, March 11-14, 2001
Nilanjan Banerjee , Praveen Vellanki , Karam S. Chatha, A Power and Performance Model for Network-on-Chip Architectures, Proceedings of the conference on Design, automation and test in Europe, p.21250, February 16-20, 2004
E. Beigne , F. Clermidy , P. Vivet , A. Clouard , M. Renaudin, An Asynchronous NOC Architecture Providing Low Latency Service and Its Multi-Level Design Framework, Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, p.54-63, March 14-16, 2005[doi>10.1109/ASYNC.2005.10]
Luca Benini , Giovanni De Micheli, Powering networks on chips: energy-efficient and reliable interconnect design for SoCs, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500009]
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Davide Bertozzi , Antoine Jalabert , Srinivasan Murali , Rutuparna Tamhankar , Stergios Stergiou , Luca Benini , Giovanni De Micheli, NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip, IEEE Transactions on Parallel and Distributed Systems, v.16 n.2, p.113-129, February 2005[doi>10.1109/TPDS.2005.22]
Praveen Bhojwani , Rabi Mahapatra, Interfacing Cores with On-chip Packet-Switched Networks, Proceedings of the 16th International Conference on VLSI Design, p.382, January 04-08, 2003
Bjerregaard, T. 2005. The MANGO clockless network-on-chip: Concepts and implementation. Ph.D. thesis, Informatics and Mathematical Modeling, Technical University of Denmark, Lyngby, Denmark.
Bjerregaard, T., Mahadevan, S., Olsen, R. G., and Sparsø, J. 2005. An OCP compliant network adapter for gals-based soc design using the MANGO network-on-chip. In Proceedings of International Symposium on System-on-Chip (ISSoC). IEEE.
Bjerregaard, T., Mahadevan, S., and Sparsø, J. 2004. A channel library for asynchronous circuit design supporting mixed-mode modeling. In Proceedings of the 14th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS). Springer, 301--310.
Tobias Bjerregaard , Jens Sparso, A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.1226-1231, March 07-11, 2005[doi>10.1109/DATE.2005.36]
Tobias Bjerregaard , Jens Sparso, A Scheduling Discipline for Latency and Bandwidth Guarantees in Asynchronous Network-on-Chip, Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, p.34-43, March 14-16, 2005[doi>10.1109/ASYNC.2005.7]
Alessandro Bogliolo, Encodings for high-performance for energy-efficient signaling, Proceedings of the 2001 international symposium on Low power electronics and design, p.170-175, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383126]
Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.105-128, February 2004[doi>10.1016/j.sysarc.2003.07.004]
Francky Catthoor , Andrea Cuomo , Grant Martin , Patrick Groeneveld , Lauwereins Rudy , Karen Maex , Patrick van de Steeg , Ron Wilson, How Can System-Level Design Solve the Interconnect Technology Scaling Problem?, Proceedings of the conference on Design, automation and test in Europe, p.10332, February 16-20, 2004
Daniel Marcos Chapiro, Globally-asynchronous locally-synchronous systems (performance, reliability, digital), Stanford University, Stanford, CA, 1985
Tiberiu Chelcea , Steven M. Nowick, Robust interfaces for mixed-timing systems with application to latency-insensitive protocols, Proceedings of the 38th annual Design Automation Conference, p.21-26, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378256]
Ge-Ming Chiu, The Odd-Even Turn Model for Adaptive Routing, IEEE Transactions on Parallel and Distributed Systems, v.11 n.7, p.729-738, July 2000[doi>10.1109/71.877831]
Richard J. Cole , Bruce M. Maggs , Ramesh K. Sitaraman, On the benefit of supporting virtual channels in wormhole routers, Journal of Computer and System Sciences, v.62 n.1, p.152-177, Feb. 1, 2001[doi>10.1006/jcss.2000.1701]
David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
William J. Dally, Performance Analysis of k-ary n-cube Interconnection Networks, IEEE Transactions on Computers, v.39 n.6, p.775-785, June 1990[doi>10.1109/12.53599]
W. J. Dally, Virtual-Channel Flow Control, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.194-205, March 1992[doi>10.1109/71.127260]
W. J. Dally , H. Aoki, Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels, IEEE Transactions on Parallel and Distributed Systems, v.4 n.4, p.466-475, April 1993[doi>10.1109/71.219761]
W. J. Dally , C. L. Seitz, Deadlock-Free Message Routing in Multiprocessor Interconnection Networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987[doi>10.1109/TC.1987.1676939]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
de Mello, A. V., Ost, L. C., Moraes, F. G., and Calazans, N. L. V. 2004. Evaluation of routing algorithms on mesh based nocs. Tech. rep., Faculdade de Informatica PUCRS---Brazil.
Dick, R. 2002. Embedded system synthesis benchmarks suite. http://www.ece.northwestern.edu/dickrp/e3s/.
Dielissen, J., Radulescu, A., Goossens, K., and Rijpkema, E. 2003. Concepts and implementation of the phillips network-on-chip. In Proceedings of the IP based SOC (IPSOC). IFIP.
Dobbelaere, I., Horowitz, M., and Gamal, A. E. 1995. Regenerative feedback repeaters for programmable interconnections. IEEE J. Solid-State Circuits 30, 11 (Nov.) 1246--1253.
Dobkin, R., Ginosaur, R., and Sotiriou, C. P. 2004. Data synchronization issues in GALS SoCs. In Proceedings of the 10th IEEE International Symposium on Asynchronous Circuits and Systems. IEEE, 170--179.
José Duato, A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, v.4 n.12, p.1320-1331, December 1993[doi>10.1109/71.250114]
José Duato, A Necessary and Sufficient Condition for Deadlock-Free Adaptive Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, v.6 n.10, p.1055-1067, October 1995[doi>10.1109/71.473515]
José Duato, A Necessary and Sufficient Condition for Deadlock-Free Routing in Cut-Through and Store-and-Forward Networks, IEEE Transactions on Parallel and Distributed Systems, v.7 n.8, p.841-854, August 1996[doi>10.1109/71.532115]
J. Duato , T. M. Pinkston, A General Theory for Deadlock-Free Adaptive Routing Using a Mixed Set of Resources, IEEE Transactions on Parallel and Distributed Systems, v.12 n.12, p.1219-1235, December 2001[doi>10.1109/71.970556]
Jose Duato , Sudhakar Yalamanchili , Ni Lionel, Interconnection Networks: An Engineering Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2002
Felicijan, T., Bainbridge, J., and Furber, S. 2003. An asynchronous low latency arbiter for quality of service (QoS) applications. In Proceedings of the 15th International Conference on Microelectronics (ICM). IEEE, 123--126.
Felicijan, T. and Furber, S. B. 2004. An asynchronous on-chip network router with quality-of-service (QoS) support. In Proceedings IEEE International SOC Conference. IEEE, 274--277.
Tom Fitzpatrick, System Verilog for VHDL Users, Proceedings of the conference on Design, automation and test in Europe, p.21334, February 16-20, 2004
Martti Forsell, A Scalable High-Performance Computing Solution for Networks on Chips, IEEE Micro, v.22 n.5, p.46-55, September 2002[doi>10.1109/MM.2002.1044299]
Patrick T. Gaughan , Binh V. Dao , Sudhakar Yalamanchili , David E. Schimmel, Distributed, Deadlock-Free Routing in Faulty, Pipelined, Direct Interconnection Networks, IEEE Transactions on Computers, v.45 n.6, p.651-665, June 1996[doi>10.1109/12.506422]
Genko, N., Atienza, D., De Micheli, G., Benini, L., Mendias, J., Hermida, R., and Catthoor, F. 2005. A novel approach for network on chip emulation. In International Symposium on Circuits and Systems (ISCAS). IEEE, 2365--2368.
Gerstlauer, A. 2003. Communication abstractions for system-level design and synthesis. Tech. Rep. TR-03-30, Center for Embedded Computer Systems, University of California, Irvine, CA.
Ran Ginosar, Fourteen Ways to Fool Your Synchronizer, Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, p.89, May 12-15, 2003
Christopher J. Glass , Lionel M. Ni, The turn model for adaptive routing, Journal of the ACM (JACM), v.41 n.5, p.874-902, Sept. 1994[doi>10.1145/185675.185682]
Kees Goossens , John Dielissen , Om Prakash Gangwal , Santiago Gonzalez Pestana , Andrei Radulescu , Edwin Rijpkema, A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification, Proceedings of the conference on Design, Automation and Test in Europe, p.1182-1187, March 07-11, 2005[doi>10.1109/DATE.2005.11]
Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
K. Goossens , P. Wielage , A. Peeters , J. Van Meerbergen, Networks on Silicon: Combining Best-Effort and Guaranteed Services, Proceedings of the conference on Design, automation and test in Europe, p.423, March 04-08, 2002
Pierre Guerrier , Alain Greiner, A generic architecture for on-chip packet-switched interconnections, Proceedings of the conference on Design, automation and test in Europe, p.250-256, March 27-30, 2000, Paris, France[doi>10.1145/343647.343776]
Minyi Guo , Ikuo Nakata , Yoshiyuki Yamashita, Contention-free communication scheduling for array redistribution, Parallel Computing, v.26 n.10, p.1325-1343, Sept. 2000[doi>10.1016/S0167-8191(00)00027-2]
Andreas Hansson , Kees Goossens , Andrei Rǎdulescu, A unified approach to constrained mapping and routing on network-on-chip architectures, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084857]
Harmanci, M., Escudero, N., Leblebici, Y., and Ienne, P. 2005. Quantitative modeling and comparison of communication schemes to guarantee quality-of-service in networks-on-chip. In International Symposium on Circuits and Systems (ISCAS). IEEE, 1782--1785.
Hauck, S. 1995. Asynchronous design methodologies: an overview. Proceedings of the IEEE 83, 1 (Jan.) 69--93.
Havemann, R. H. and Hutchby, J. A. 2001. High-performance interconnects: An integration overview. Proceedings of the IEEE 89, 5 (May) 586--601.
Haverinen, A., Leclercq, M., Weyrich, N., and Wingard, D. 2002. SystemC based SoC communication modeling for the OCP protocol. White paper. http://www.ocpip.org.
Heiliger, H.-M., Nagel, M., Roskos, H. G., and Kurz, H. 1997. Thin-film microstrip lines for mm and sub-mm-wave on-chip interconnects. In IEEE MTT-S Int. Microwave Symp. Digest. Vol. 2. 421--424.
Ho, R., Mai, K., and Horowitz, M. 2003. Efficient on-chip global interconnects. In Symposium on VLSI Circuits. Digest of Technical Papers. IEEE, 271--274.
Ho, R., Mai, K. W., and Horowitz, M. A. 2001. The future of wires. Proceedings of the IEEE 89, 4 (April) 490--504.
Jingcao Hu , R. Marculescu, Application-specific buffer space allocation for networks-on-chip router design, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.354-361, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382601]
Jingcao Hu , Radu Marculescu, Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints, Proceedings of the conference on Design, automation and test in Europe, p.10234, February 16-20, 2004
ITRS. 2001. International technology roadmap for semiconductors. Tech. rep., International Technology Roadmap for Semiconductors.
ITRS. 2003. International technology roadmap for semiconductors. Tech. rep., International Technology Roadmap for Semiconductors.
Antoine Jalabert , Srinivasan Murali , Luca Benini , Giovanni De Micheli, ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20884, February 16-20, 2004
Axel Jantsch , Hannu Tenhunen, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
Axel Jantsch , Hannu Tenhunen, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
Jantsch, A. and Vitkowski, R. L. A. 2005. Power analysis of link level and end-to-end data protection in networks-on-chip. In International Symposium on Circuits and Systems (ISCAS). IEEE, 1770--1773.
Ben H. H. Juurlink , Harry A. G. Wijshoff, A quantitative comparison of parallel computation models, ACM Transactions on Computer Systems (TOCS), v.16 n.3, p.271-318, Aug. 1998[doi>10.1145/290409.290412]
Kapur, P. and Saraswat, K. C. 2003. Optical interconnects for future high performance intergrated circuits. Physica E 16, 3--4, 620--627.
Faraydon Karim , Anh Nguyen , Sujit Dey, An Interconnect Architecture for Networking Systems on Chips, IEEE Micro, v.22 n.5, p.36-45, September 2002[doi>10.1109/MM.2002.1044298]
Faraydon Karim , Anh Nguyen , Sujit Dey , Ramesh Rao, On-chip communication architecture for OC-768 network processors, Proceedings of the 38th annual Design Automation Conference, p.678-683, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379047]
Kim, D., Lee, K., joong Lee, S., and Yoo, H.-J. 2005. A reconfigurable crossbar switch with adaptive bandwidth control for networks-on-chip. In International Symposium on Circuits and Systems (ISCAS). IEEE, 2369--2372.
Kim, K., Lee, S.-J., Lee, K., and Yoo, H.-J. 2005. An arbitration look-ahead scheme for reducing end-to-end latency in networks-on-chip. In International Symposium on Circuits and Systems (ISCAS). IEEE, 2357--2360.
A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002
Kurd, N., Barkatullah, J., Dizon, R., Fletcher, T., and Madland, P. 2001. Multi-GHz clocking scheme for Intel pentium 4 microprocessor. In Digest of Technical Papers. International Solid-State Circuits Conference (ISSCC). IEEE, 404--405.
Kanishka Lahiri , Sujit Dey , Anand Raghunathan, Evaluation of the Traffic-Performance Characteristics of System-on-Chip Communication Architectures, Proceedings of the The 14th International Conference on VLSI Design (VLSID '01), p.29, January 03-07, 2001
Kanishka Lahiri , Anand Raghunathan , Ganesh Lakshminarayana , Sujit Dey, Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips, Proceedings of the 37th Annual Design Automation Conference, p.513-518, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337561]
Lee, K. 1998. On-chip interconnects---gigahertz and beyond. Solid State Technol. 41, 9 (Sept.) 85--89.
Charles E. Leiserson, Fat-trees:  universal networks for hardware-efficient supercomputing, IEEE Transactions on Computers, v.34 n.10, p.892-901, Oct. 1985
A. Leroy , P. Marchal , A. Shickova , F. Catthoor , F. Robert , D. Verkest, Spatial division multiplexing: a novel approach for guaranteed throughput on NoCs, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084858]
Jian Liang , Andrew Laffely , Sriram Srinivasan , Russell Tessier, An architecture and compiler for scalable on-chip communication, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.7, p.711-726, July 2004[doi>10.1109/TVLSI.2004.830919]
Jian Liang , Sriram Swaminathan , Russell Tessier, aSOC: A Scalable, Single-Chip Communications Architecture, Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p.37, October 15-19, 2000
Jian Liu , Li-Rong Zheng , Hannu Tenhunen, Interconnect intellectual property for network-on-chip (NoC), Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.65-79, February 2004[doi>10.1016/j.sysarc.2003.07.003]
Mirko Loghi , Federico Angiolini , Davide Bertozzi , Luca Benini , Roberto Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, Proceedings of the conference on Design, automation and test in Europe, p.20752, February 16-20, 2004
Jan Madsen , Shankar Mahadevan , Kashif Virk , Mercury Gonzalez, Network-on-Chip Modeling for System-Level Multiprocessor Simulation, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.265, December 03-05, 2003
Shankar Mahadevan , Michael Storgaard , Jan Madsen , Kashif Virk, ARTS: A System-Level Framework for Modeling MPSoC Components and Analysis of their Causality, Proceedings of the 13th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, p.480-483, September 27-29, 2005[doi>10.1109/MASCOT.2005.16]
Ken Mai , Tim Paaske , Nuwan Jayasena , Ron Ho , William J. Dally , Mark Horowitz, Smart Memories: a modular reconfigurable architecture, Proceedings of the 27th annual international symposium on Computer architecture, p.161-171, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339673]
Meincke, T., Hemani, A., Kumar, S., Ellervee, P., Oberg, J., Olsson, T., Nilsson, P., Lindqvist, D., and Tenhunen, H. 1999. Globally asynchronous locally synchronous architecture for large high-performance ASICs. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). Vol. 2. 512--515.
Mikael Millberg , Erland Nilsson , Rikard Thid , Axel Jantsch, Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20890, February 16-20, 2004
Mizuno, M., Dally, W. J., and Onishi, H. 2001. Elastic interconnects: Repeater-inserted long wiring capable of compressing and decompressign data. In Proceedings of the International Solid-State Circuits Conference. IEEE, 346--347, 464.
Fernando Moraes , Ney Calazans , Aline Mello , Leandro Möller , Luciano Ost, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, v.38 n.1, p.69-93, October 2004[doi>10.1016/j.vlsi.2004.03.003]
Robert Mullins , Andrew West , Simon Moore, Low-Latency Virtual-Channel Routers for On-Chip Networks, Proceedings of the 31st annual international symposium on Computer architecture, p.188, June 19-23, 2004, München, Germany
Srinivasan Murali , Giovanni De Micheli, Bandwidth-Constrained Mapping of Cores onto NoC Architectures, Proceedings of the conference on Design, automation and test in Europe, p.20896, February 16-20, 2004
Srinivasan Murali , Giovanni De Micheli, SUNMAP: a tool for automatic topology selection and generation for NoCs, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996809]
Jens Muttersbach , Thomas Villiger , Wolfgang Fichtner, Practical Design of Globally-Asynchronous Locally-Synchronous Systems, Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.52, April 02-06, 2000
Nakamura, K. and Horowitz, M. A. 1996. A 50&percnt; noise reduction interface using low-weight coding. In Symposium on VLSI Circuits Digest of Technical Papers. IEEE, 144--145.
Nedovic, N., Oklobdzija, V. G., and Walker, W. W. 2003. A clock skew absorbing flip-flop. In Proceedings of the International Solid-State Circuits Conference. IEEE, 342--497.
Neeb, C., Thul, M., Wehn, N., Neeb, C., Thul, M., and Wehn, N. 2005. Network-on-chip-centric approach to interleaving in high throughput channel decoders. In International Symposium on Circuits and Systems (ISCAS). IEEE, 1766--1769.
Nielsen, S. F. and Sparsø, J. 2001. Analysis of low-power SoC interconnection networks. In Proceedings of Nordchip 2001. 77--86.
Johnny Öberg, Clocking strategies for networks-on-chip, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
OCPIP. 2003a. The importance of sockets in SoC design. White paper. http://www.ocpip.org.
OCPIP. 2003b. Open Core Protocol (OCP) Specification, Release 2.0. http://www.ocpip.org.
Vojin G. Oklobdzija , Jens Sparsø, Future directions in clocking multi-ghz systems, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566462]
Matteo Dall'Osso , Gianluca Biccari , Luca Giovannini , Davide Bertozzi , Luca Benini, xpipes: a Latency Insensitive Parameterized Network-on-chip Architecture For Multi-Processor SoCs, Proceedings of the 21st International Conference on Computer Design, p.536, October 13-15, 2003
Luciano Ost , Aline Mello , José Palma , Fernando Moraes , Ney Calazans, MAIA: a framework for networks on chip generation and verification, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120741]
Pande, P., Grecu, C., Jones, M., Ivanov, A., and Saleh, R. 2005. Effect of traffic localization on energy dissipation in NoC-based interconnect. In International Symposium on Circuits and Systems (ISCAS). IEEE, 1774--1777.
Pande, P. P., Grecu, C., Ivanov, A., and Saleh, R. 2003. Design of a switch for network-on-chip applications. IEEE International Symposium on Circuits and Systems (ISCAS) 5, 217--220.
Peh, L.-S. and Dally, W. J. 1999. Flit-reservation flow control. In Proceedings of the 6th International Symposium on High-Performance Computer Architecutre (HPCA). IEEE Computer Society, 73--84.
Li-Shiuan Peh , William J. Dally, A Delay Model for Router Microarchitectures, IEEE Micro, v.21 n.1, p.26-34, January 2001[doi>10.1109/40.903059]
Santiago Gonzalez Pestana , Edwin Rijpkema , Andrei Rdulescu , Kees Goossens , Om Prakash Gangwal, Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach, Proceedings of the conference on Design, automation and test in Europe, p.20764, February 16-20, 2004
Philips Semiconductors. 2002. Device Transaction Level (DTL) Protocol Specification, Version 2.2.
Christian Piguet , Jacques Gautier , Christoph Heer , Ian O'Connor , U. Schlichtmann, Extremely Low-Power Logic, Proceedings of the conference on Design, automation and test in Europe, p.10656, February 16-20, 2004
Pirretti, M., Link, G., Brooks, R. R., Vijaykrishnan, N., Kandemir, M., and Irwin, M. 2004. Fault tolerant algorithms for network-on-chip interconnect. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI. 46--51.
Andrei Rdulescu , John Dielissen , Kees Goossens , Edwin Rijpkema , Paul Wielage, An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration, Proceedings of the conference on Design, automation and test in Europe, p.20878, February 16-20, 2004
Rijpkema, E., Goossens, K., and Wielage, P. 2001. A router architecture for networks on silicon. In Proceeding of the 2nd Workshop on Embedded Systems. 181--188.
E. Rijpkema , K. G.  W. Goossens , A. Radulescu , J. Dielissen , J. van Meerbergen , P. Wielage , E. Waterlander, Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip, Proceedings of the conference on Design, Automation and Test in Europe, p.10350, March 03-07, 2003
Scott Rixner , William J. Dally , Ujval J. Kapasi , Brucek Khailany , Abelardo López-Lagunas , Peter R. Mattson , John D. Owens, A bandwidth-efficient architecture for media processing, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.3-13, November 1998, Dallas, Texas, USA
Dobkin (Reuven) Rostislav , Victoria Vishnyakov , Eyal Friedman , Ran Ginosar, An Asynchronous Router for Multiple Service Levels Networks on Chip, Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, p.44-53, March 14-16, 2005[doi>10.1109/ASYNC.2005.11]
Sathe, S., Wiklund, D., and Liu, D. 2003. Design of a switching node (router) for on-chip networks. In Proceedings of the 5th International Conference on ASIC. IEEE, 75--78.
SIA. 1997. National technology roadmap for semiconductors 1997. Tech. rep., Semiconductor Industry Association.
David Sigüenza-Tortosa , Tapani Ahonen , Jari Nurmi, Issues in the development of a practical NoC: the Proteo concept, Integration, the VLSI Journal, v.38 n.1, p.95-105, October 2004[doi>10.1016/j.vlsi.2004.07.015]
T. Simunic , S. Boyd, Managing Power Consumption in Networks on Chip, Proceedings of the conference on Design, automation and test in Europe, p.110, March 04-08, 2002
Montek Singh , Steven M. Nowick, High-Throughput Asynchronous Pipelines for Fine-Grain Dynamic Datapaths, Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.198, April 02-06, 2000
Jens Spars , Steve Furber, Principles of Asynchronous Circuit Design: A Systems Perspective, Springer Publishing Company, Incorporated, 2010
Stergios Stergiou , Federico Angiolini , Salvatore Carta , Luigi Raffo , Davide Bertozzi , Giovanni De Micheli, ×pipes Lite: A Synthesis Oriented Design Library For Networks on Chips, Proceedings of the conference on Design, Automation and Test in Europe, p.1188-1193, March 07-11, 2005[doi>10.1109/DATE.2005.1]
Svensson, C. 2001. Optimum voltage swing on on-chip and off-chip interconect. Manuscript available at http://www.ek.isy.liu.se/christer/ManuscriptSwing.pdf.
D. Sylvester , K. Keutzer, A global wiring paradigm for deep submicron design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.2, p.242-252, November 2006[doi>10.1109/43.828553]
SystemC. 2002. The SystemC Version 2.0.1. Web Forum (www.systemc.org).
Y. Tamir , G. L. Frazier, High-performance multi-queue buffers for VLSI communications switches, Proceedings of the 15th Annual International Symposium on Computer architecture, p.343-354, May 30-June 02, 1988, Honolulu, Hawaii, USA
Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]
Tortosa, D. A. and Nurmi, J. 2004. Packet scheduling in proteo network-on-chip. Parall. Distrib. Comput. Netw. IASTED/ACTA Press, 116--121.
Aniruddha S. Vaidya , Anand Sivasubramaniam , Chita R. Das, Impact of Virtual Channels and Adaptive Routing on Application Performance, IEEE Transactions on Parallel and Distributed Systems, v.12 n.2, p.223-237, February 2001[doi>10.1109/71.910875]
Girish Varatkar , Radu Marculescu, Traffic analysis for on-chip networks design of multimedia applications, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514116]
VSI Alliance. 2000. Virtual component interface standard Version 2. VSI Alliance www.vsi.org.
Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Wolf-Dietrich Weber , Joe Chou , Ian Swarbrick , Drew Wingard, A Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips, Proceedings of the conference on Design, Automation and Test in Europe, p.1232-1237, March 07-11, 2005[doi>10.1109/DATE.2005.33]
Andreas Wieferink , Tim Kogel , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun , Achim Nohl, A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platforms, Proceedings of the conference on Design, automation and test in Europe, p.21256, February 16-20, 2004
Paul Wielage , Kees Goossens, Networks on Silicon: Blessing or Nightmare?, Proceedings of the Euromicro Symposium on Digital Systems Design, p.196, September 04-06, 2002
Worm, F., Thiran, P., Micheli, G. D., and Ienne, P. 2005. Self-calibrating networks-on-chip. In International Symposium on Circuits and Systems (ISCAS). IEEE, 2361--2364.
Xanthopoulos, T., Bailey, D., Gangwar, A., Gowan, M., Jain, A., and Prewitt, B. 2001. The design and analysis of the clock distribution network for a 1.2 GHz alpha microprocessor. In Digest of Technical Papers, IEEE International Solid-State Circuits Conference, ISSCC. IEEE, 402--403.
Xu, J., Wolf, W., Henkel, J., and Chakradhar, S. 2005. A methodology for design, modeling, and analysis of networks-on-chip. In International Symposium on Circuits and Systems (ISCAS). IEEE, 1778--1781.
Jiang Xu , Wayne Wolf , Joerg Henkel , Srimat Chakradhar , Tiehan Lv, A Case Study in Networks-on-Chip Design for Embedded Video, Proceedings of the conference on Design, automation and test in Europe, p.20770, February 16-20, 2004
Hui Zhang , Varghese George , Jan M. Rabaey, Low-string on-chip signaling techniques: effectiveness and robustness, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.264-272, June 2000[doi>10.1109/92.845893]
Zhang, H., Prabhu, V., George, V., Wan, M., Benes, M., Abnous, A., and Rabaey, J. M. 2000. A 1 V heterogeneous reconfigurable processor IC for baseband wireless applications. In International Solid-State Circuits Conference. Digest of Technical Papers (ISSCC). IEEE, 68--69.
Heiko Zimmer , Axel Jantsch, A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944694]
