// Seed: 1509119928
module module_0 (
    input wand id_0,
    output wire id_1,
    input supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    output tri0 id_6,
    input supply1 id_7,
    output uwire id_8,
    output uwire id_9,
    input tri id_10,
    output tri id_11,
    output wire module_0
);
  uwire id_14 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output logic id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    input wand id_6,
    output wand id_7,
    input wire id_8,
    input wire id_9,
    input supply1 id_10,
    output tri0 id_11,
    output uwire id_12,
    input wire id_13,
    input supply0 id_14,
    input tri1 id_15,
    output supply0 id_16,
    output wor id_17
);
  always @(posedge id_9) begin : LABEL_0
    id_2 = -1;
    deassign id_1;
  end
  assign {-1 == -1, -1'h0, id_6} = {(id_14), id_6} == id_10;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_6,
      id_3,
      id_13,
      id_13,
      id_4,
      id_10,
      id_11,
      id_17,
      id_5,
      id_4,
      id_16
  );
  assign modCall_1.id_9 = 0;
endmodule
