INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripplecarry_adder_better_gstl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
