// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_70 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_5_val,
        x_10_val,
        x_11_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_5_val;
input  [17:0] x_10_val;
input  [17:0] x_11_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_308_p2;
reg   [0:0] icmp_ln86_reg_1284;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1284_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1284_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1284_pp0_iter3_reg;
wire   [0:0] icmp_ln86_855_fu_314_p2;
reg   [0:0] icmp_ln86_855_reg_1295;
wire   [0:0] icmp_ln86_856_fu_320_p2;
reg   [0:0] icmp_ln86_856_reg_1300;
reg   [0:0] icmp_ln86_856_reg_1300_pp0_iter1_reg;
reg   [0:0] icmp_ln86_856_reg_1300_pp0_iter2_reg;
wire   [0:0] icmp_ln86_857_fu_326_p2;
reg   [0:0] icmp_ln86_857_reg_1306;
wire   [0:0] icmp_ln86_858_fu_332_p2;
reg   [0:0] icmp_ln86_858_reg_1312;
reg   [0:0] icmp_ln86_858_reg_1312_pp0_iter1_reg;
wire   [0:0] icmp_ln86_859_fu_338_p2;
reg   [0:0] icmp_ln86_859_reg_1318;
reg   [0:0] icmp_ln86_859_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_859_reg_1318_pp0_iter2_reg;
reg   [0:0] icmp_ln86_859_reg_1318_pp0_iter3_reg;
wire   [0:0] icmp_ln86_860_fu_344_p2;
reg   [0:0] icmp_ln86_860_reg_1324;
reg   [0:0] icmp_ln86_860_reg_1324_pp0_iter1_reg;
reg   [0:0] icmp_ln86_860_reg_1324_pp0_iter2_reg;
reg   [0:0] icmp_ln86_860_reg_1324_pp0_iter3_reg;
wire   [0:0] icmp_ln86_861_fu_350_p2;
reg   [0:0] icmp_ln86_861_reg_1330;
wire   [0:0] icmp_ln86_862_fu_356_p2;
reg   [0:0] icmp_ln86_862_reg_1336;
reg   [0:0] icmp_ln86_862_reg_1336_pp0_iter1_reg;
wire   [0:0] icmp_ln86_863_fu_362_p2;
reg   [0:0] icmp_ln86_863_reg_1343;
reg   [0:0] icmp_ln86_863_reg_1343_pp0_iter1_reg;
reg   [0:0] icmp_ln86_863_reg_1343_pp0_iter2_reg;
wire   [0:0] icmp_ln86_864_fu_368_p2;
reg   [0:0] icmp_ln86_864_reg_1349;
reg   [0:0] icmp_ln86_864_reg_1349_pp0_iter1_reg;
reg   [0:0] icmp_ln86_864_reg_1349_pp0_iter2_reg;
reg   [0:0] icmp_ln86_864_reg_1349_pp0_iter3_reg;
wire   [0:0] icmp_ln86_865_fu_374_p2;
reg   [0:0] icmp_ln86_865_reg_1355;
reg   [0:0] icmp_ln86_865_reg_1355_pp0_iter1_reg;
reg   [0:0] icmp_ln86_865_reg_1355_pp0_iter2_reg;
reg   [0:0] icmp_ln86_865_reg_1355_pp0_iter3_reg;
wire   [0:0] icmp_ln86_866_fu_380_p2;
reg   [0:0] icmp_ln86_866_reg_1361;
reg   [0:0] icmp_ln86_866_reg_1361_pp0_iter1_reg;
reg   [0:0] icmp_ln86_866_reg_1361_pp0_iter2_reg;
reg   [0:0] icmp_ln86_866_reg_1361_pp0_iter3_reg;
reg   [0:0] icmp_ln86_866_reg_1361_pp0_iter4_reg;
wire   [0:0] icmp_ln86_867_fu_386_p2;
reg   [0:0] icmp_ln86_867_reg_1367;
reg   [0:0] icmp_ln86_867_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_867_reg_1367_pp0_iter2_reg;
reg   [0:0] icmp_ln86_867_reg_1367_pp0_iter3_reg;
reg   [0:0] icmp_ln86_867_reg_1367_pp0_iter4_reg;
reg   [0:0] icmp_ln86_867_reg_1367_pp0_iter5_reg;
wire   [0:0] icmp_ln86_868_fu_392_p2;
reg   [0:0] icmp_ln86_868_reg_1373;
reg   [0:0] icmp_ln86_868_reg_1373_pp0_iter1_reg;
reg   [0:0] icmp_ln86_868_reg_1373_pp0_iter2_reg;
reg   [0:0] icmp_ln86_868_reg_1373_pp0_iter3_reg;
reg   [0:0] icmp_ln86_868_reg_1373_pp0_iter4_reg;
reg   [0:0] icmp_ln86_868_reg_1373_pp0_iter5_reg;
reg   [0:0] icmp_ln86_868_reg_1373_pp0_iter6_reg;
wire   [0:0] icmp_ln86_869_fu_398_p2;
reg   [0:0] icmp_ln86_869_reg_1380;
wire   [0:0] icmp_ln86_870_fu_404_p2;
reg   [0:0] icmp_ln86_870_reg_1385;
reg   [0:0] icmp_ln86_870_reg_1385_pp0_iter1_reg;
wire   [0:0] icmp_ln86_871_fu_410_p2;
reg   [0:0] icmp_ln86_871_reg_1390;
reg   [0:0] icmp_ln86_871_reg_1390_pp0_iter1_reg;
wire   [0:0] icmp_ln86_872_fu_416_p2;
reg   [0:0] icmp_ln86_872_reg_1395;
reg   [0:0] icmp_ln86_872_reg_1395_pp0_iter1_reg;
reg   [0:0] icmp_ln86_872_reg_1395_pp0_iter2_reg;
wire   [0:0] icmp_ln86_873_fu_422_p2;
reg   [0:0] icmp_ln86_873_reg_1400;
reg   [0:0] icmp_ln86_873_reg_1400_pp0_iter1_reg;
reg   [0:0] icmp_ln86_873_reg_1400_pp0_iter2_reg;
wire   [0:0] icmp_ln86_874_fu_428_p2;
reg   [0:0] icmp_ln86_874_reg_1405;
reg   [0:0] icmp_ln86_874_reg_1405_pp0_iter1_reg;
reg   [0:0] icmp_ln86_874_reg_1405_pp0_iter2_reg;
reg   [0:0] icmp_ln86_874_reg_1405_pp0_iter3_reg;
wire   [0:0] icmp_ln86_875_fu_434_p2;
reg   [0:0] icmp_ln86_875_reg_1410;
reg   [0:0] icmp_ln86_875_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_875_reg_1410_pp0_iter2_reg;
reg   [0:0] icmp_ln86_875_reg_1410_pp0_iter3_reg;
wire   [0:0] icmp_ln86_876_fu_440_p2;
reg   [0:0] icmp_ln86_876_reg_1415;
reg   [0:0] icmp_ln86_876_reg_1415_pp0_iter1_reg;
reg   [0:0] icmp_ln86_876_reg_1415_pp0_iter2_reg;
reg   [0:0] icmp_ln86_876_reg_1415_pp0_iter3_reg;
wire   [0:0] icmp_ln86_877_fu_446_p2;
reg   [0:0] icmp_ln86_877_reg_1420;
reg   [0:0] icmp_ln86_877_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_877_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_877_reg_1420_pp0_iter3_reg;
reg   [0:0] icmp_ln86_877_reg_1420_pp0_iter4_reg;
wire   [0:0] icmp_ln86_878_fu_452_p2;
reg   [0:0] icmp_ln86_878_reg_1425;
reg   [0:0] icmp_ln86_878_reg_1425_pp0_iter1_reg;
reg   [0:0] icmp_ln86_878_reg_1425_pp0_iter2_reg;
reg   [0:0] icmp_ln86_878_reg_1425_pp0_iter3_reg;
reg   [0:0] icmp_ln86_878_reg_1425_pp0_iter4_reg;
wire   [0:0] icmp_ln86_879_fu_458_p2;
reg   [0:0] icmp_ln86_879_reg_1430;
reg   [0:0] icmp_ln86_879_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_879_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_879_reg_1430_pp0_iter3_reg;
reg   [0:0] icmp_ln86_879_reg_1430_pp0_iter4_reg;
wire   [0:0] icmp_ln86_880_fu_464_p2;
reg   [0:0] icmp_ln86_880_reg_1435;
reg   [0:0] icmp_ln86_880_reg_1435_pp0_iter1_reg;
reg   [0:0] icmp_ln86_880_reg_1435_pp0_iter2_reg;
reg   [0:0] icmp_ln86_880_reg_1435_pp0_iter3_reg;
reg   [0:0] icmp_ln86_880_reg_1435_pp0_iter4_reg;
reg   [0:0] icmp_ln86_880_reg_1435_pp0_iter5_reg;
wire   [0:0] icmp_ln86_881_fu_470_p2;
reg   [0:0] icmp_ln86_881_reg_1440;
reg   [0:0] icmp_ln86_881_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_881_reg_1440_pp0_iter2_reg;
reg   [0:0] icmp_ln86_881_reg_1440_pp0_iter3_reg;
reg   [0:0] icmp_ln86_881_reg_1440_pp0_iter4_reg;
reg   [0:0] icmp_ln86_881_reg_1440_pp0_iter5_reg;
wire   [0:0] icmp_ln86_882_fu_476_p2;
reg   [0:0] icmp_ln86_882_reg_1445;
reg   [0:0] icmp_ln86_882_reg_1445_pp0_iter1_reg;
reg   [0:0] icmp_ln86_882_reg_1445_pp0_iter2_reg;
reg   [0:0] icmp_ln86_882_reg_1445_pp0_iter3_reg;
reg   [0:0] icmp_ln86_882_reg_1445_pp0_iter4_reg;
reg   [0:0] icmp_ln86_882_reg_1445_pp0_iter5_reg;
reg   [0:0] icmp_ln86_882_reg_1445_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_482_p2;
reg   [0:0] and_ln102_reg_1450;
reg   [0:0] and_ln102_reg_1450_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1450_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_493_p2;
reg   [0:0] and_ln104_reg_1460;
wire   [0:0] and_ln102_1059_fu_498_p2;
reg   [0:0] and_ln102_1059_reg_1466;
wire   [0:0] and_ln104_156_fu_507_p2;
reg   [0:0] and_ln104_156_reg_1473;
wire   [0:0] and_ln102_1063_fu_512_p2;
reg   [0:0] and_ln102_1063_reg_1478;
wire   [0:0] and_ln102_1064_fu_522_p2;
reg   [0:0] and_ln102_1064_reg_1484;
wire   [0:0] or_ln117_fu_538_p2;
reg   [0:0] or_ln117_reg_1490;
wire   [0:0] xor_ln104_fu_544_p2;
reg   [0:0] xor_ln104_reg_1495;
wire   [0:0] and_ln102_1060_fu_549_p2;
reg   [0:0] and_ln102_1060_reg_1501;
wire   [0:0] and_ln104_157_fu_558_p2;
reg   [0:0] and_ln104_157_reg_1507;
reg   [0:0] and_ln104_157_reg_1507_pp0_iter3_reg;
wire   [0:0] and_ln102_1065_fu_568_p2;
reg   [0:0] and_ln102_1065_reg_1513;
wire   [3:0] select_ln117_839_fu_669_p3;
reg   [3:0] select_ln117_839_reg_1518;
wire   [0:0] or_ln117_756_fu_676_p2;
reg   [0:0] or_ln117_756_reg_1523;
wire   [0:0] and_ln102_1058_fu_681_p2;
reg   [0:0] and_ln102_1058_reg_1529;
wire   [0:0] and_ln104_155_fu_690_p2;
reg   [0:0] and_ln104_155_reg_1535;
wire   [0:0] and_ln102_1061_fu_695_p2;
reg   [0:0] and_ln102_1061_reg_1541;
wire   [0:0] and_ln102_1067_fu_709_p2;
reg   [0:0] and_ln102_1067_reg_1547;
wire   [0:0] or_ln117_760_fu_783_p2;
reg   [0:0] or_ln117_760_reg_1553;
wire   [3:0] select_ln117_845_fu_797_p3;
reg   [3:0] select_ln117_845_reg_1558;
wire   [0:0] and_ln104_158_fu_810_p2;
reg   [0:0] and_ln104_158_reg_1563;
wire   [0:0] and_ln102_1062_fu_815_p2;
reg   [0:0] and_ln102_1062_reg_1568;
reg   [0:0] and_ln102_1062_reg_1568_pp0_iter5_reg;
wire   [0:0] and_ln104_159_fu_824_p2;
reg   [0:0] and_ln104_159_reg_1575;
reg   [0:0] and_ln104_159_reg_1575_pp0_iter5_reg;
reg   [0:0] and_ln104_159_reg_1575_pp0_iter6_reg;
wire   [0:0] and_ln102_1068_fu_839_p2;
reg   [0:0] and_ln102_1068_reg_1581;
wire   [0:0] or_ln117_765_fu_922_p2;
reg   [0:0] or_ln117_765_reg_1586;
wire   [4:0] select_ln117_851_fu_934_p3;
reg   [4:0] select_ln117_851_reg_1591;
wire   [0:0] or_ln117_767_fu_942_p2;
reg   [0:0] or_ln117_767_reg_1596;
wire   [0:0] or_ln117_769_fu_948_p2;
reg   [0:0] or_ln117_769_reg_1602;
reg   [0:0] or_ln117_769_reg_1602_pp0_iter5_reg;
wire   [0:0] or_ln117_771_fu_1024_p2;
reg   [0:0] or_ln117_771_reg_1610;
wire   [4:0] select_ln117_857_fu_1037_p3;
reg   [4:0] select_ln117_857_reg_1615;
wire   [0:0] or_ln117_775_fu_1099_p2;
reg   [0:0] or_ln117_775_reg_1620;
wire   [4:0] select_ln117_861_fu_1113_p3;
reg   [4:0] select_ln117_861_reg_1625;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_403_fu_488_p2;
wire   [0:0] xor_ln104_405_fu_502_p2;
wire   [0:0] xor_ln104_409_fu_517_p2;
wire   [0:0] and_ln102_1072_fu_527_p2;
wire   [0:0] and_ln102_1073_fu_532_p2;
wire   [0:0] xor_ln104_406_fu_553_p2;
wire   [0:0] xor_ln104_410_fu_563_p2;
wire   [0:0] and_ln102_1075_fu_581_p2;
wire   [0:0] and_ln102_1071_fu_573_p2;
wire   [0:0] xor_ln117_fu_591_p2;
wire   [1:0] zext_ln117_fu_597_p1;
wire   [1:0] select_ln117_fu_601_p3;
wire   [1:0] select_ln117_834_fu_608_p3;
wire   [0:0] and_ln102_1074_fu_577_p2;
wire   [2:0] zext_ln117_88_fu_615_p1;
wire   [0:0] or_ln117_752_fu_619_p2;
wire   [2:0] select_ln117_835_fu_624_p3;
wire   [0:0] or_ln117_753_fu_631_p2;
wire   [0:0] and_ln102_1076_fu_586_p2;
wire   [2:0] select_ln117_836_fu_635_p3;
wire   [0:0] or_ln117_754_fu_643_p2;
wire   [2:0] select_ln117_837_fu_649_p3;
wire   [2:0] select_ln117_838_fu_657_p3;
wire   [3:0] zext_ln117_89_fu_665_p1;
wire   [0:0] xor_ln104_404_fu_685_p2;
wire   [0:0] xor_ln104_411_fu_700_p2;
wire   [0:0] and_ln102_1078_fu_718_p2;
wire   [0:0] and_ln102_1066_fu_705_p2;
wire   [0:0] and_ln102_1077_fu_714_p2;
wire   [0:0] or_ln117_755_fu_733_p2;
wire   [0:0] and_ln102_1079_fu_723_p2;
wire   [3:0] select_ln117_840_fu_738_p3;
wire   [0:0] or_ln117_757_fu_745_p2;
wire   [3:0] select_ln117_841_fu_750_p3;
wire   [0:0] or_ln117_758_fu_757_p2;
wire   [0:0] and_ln102_1080_fu_728_p2;
wire   [3:0] select_ln117_842_fu_761_p3;
wire   [0:0] or_ln117_759_fu_769_p2;
wire   [3:0] select_ln117_843_fu_775_p3;
wire   [3:0] select_ln117_844_fu_789_p3;
wire   [0:0] xor_ln104_407_fu_805_p2;
wire   [0:0] xor_ln104_408_fu_819_p2;
wire   [0:0] xor_ln104_412_fu_829_p2;
wire   [0:0] and_ln102_1081_fu_844_p2;
wire   [0:0] xor_ln104_413_fu_834_p2;
wire   [0:0] and_ln102_1084_fu_858_p2;
wire   [0:0] and_ln102_1082_fu_849_p2;
wire   [0:0] or_ln117_761_fu_868_p2;
wire   [3:0] select_ln117_846_fu_873_p3;
wire   [0:0] and_ln102_1083_fu_854_p2;
wire   [4:0] zext_ln117_90_fu_880_p1;
wire   [0:0] or_ln117_762_fu_884_p2;
wire   [4:0] select_ln117_847_fu_889_p3;
wire   [0:0] or_ln117_763_fu_896_p2;
wire   [0:0] and_ln102_1085_fu_863_p2;
wire   [4:0] select_ln117_848_fu_900_p3;
wire   [0:0] or_ln117_764_fu_908_p2;
wire   [4:0] select_ln117_849_fu_914_p3;
wire   [4:0] select_ln117_850_fu_926_p3;
wire   [0:0] xor_ln104_414_fu_952_p2;
wire   [0:0] and_ln102_1087_fu_965_p2;
wire   [0:0] and_ln102_1069_fu_957_p2;
wire   [0:0] and_ln102_1086_fu_961_p2;
wire   [0:0] or_ln117_766_fu_980_p2;
wire   [0:0] and_ln102_1088_fu_970_p2;
wire   [4:0] select_ln117_852_fu_985_p3;
wire   [0:0] or_ln117_768_fu_992_p2;
wire   [4:0] select_ln117_853_fu_997_p3;
wire   [0:0] and_ln102_1089_fu_975_p2;
wire   [4:0] select_ln117_854_fu_1004_p3;
wire   [0:0] or_ln117_770_fu_1012_p2;
wire   [4:0] select_ln117_855_fu_1017_p3;
wire   [4:0] select_ln117_856_fu_1029_p3;
wire   [0:0] xor_ln104_415_fu_1045_p2;
wire   [0:0] and_ln102_1090_fu_1054_p2;
wire   [0:0] and_ln102_1070_fu_1050_p2;
wire   [0:0] and_ln102_1091_fu_1059_p2;
wire   [0:0] or_ln117_772_fu_1069_p2;
wire   [0:0] or_ln117_773_fu_1074_p2;
wire   [0:0] and_ln102_1092_fu_1064_p2;
wire   [4:0] select_ln117_858_fu_1078_p3;
wire   [0:0] or_ln117_774_fu_1085_p2;
wire   [4:0] select_ln117_859_fu_1091_p3;
wire   [4:0] select_ln117_860_fu_1105_p3;
wire   [0:0] xor_ln104_416_fu_1121_p2;
wire   [0:0] and_ln102_1093_fu_1126_p2;
wire   [0:0] and_ln102_1094_fu_1131_p2;
wire   [0:0] or_ln117_776_fu_1136_p2;
wire   [11:0] agg_result_fu_1148_p65;
wire   [4:0] agg_result_fu_1148_p66;
wire   [11:0] agg_result_fu_1148_p67;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1148_p1;
wire   [4:0] agg_result_fu_1148_p3;
wire   [4:0] agg_result_fu_1148_p5;
wire   [4:0] agg_result_fu_1148_p7;
wire   [4:0] agg_result_fu_1148_p9;
wire   [4:0] agg_result_fu_1148_p11;
wire   [4:0] agg_result_fu_1148_p13;
wire   [4:0] agg_result_fu_1148_p15;
wire   [4:0] agg_result_fu_1148_p17;
wire   [4:0] agg_result_fu_1148_p19;
wire   [4:0] agg_result_fu_1148_p21;
wire   [4:0] agg_result_fu_1148_p23;
wire   [4:0] agg_result_fu_1148_p25;
wire   [4:0] agg_result_fu_1148_p27;
wire   [4:0] agg_result_fu_1148_p29;
wire   [4:0] agg_result_fu_1148_p31;
wire  signed [4:0] agg_result_fu_1148_p33;
wire  signed [4:0] agg_result_fu_1148_p35;
wire  signed [4:0] agg_result_fu_1148_p37;
wire  signed [4:0] agg_result_fu_1148_p39;
wire  signed [4:0] agg_result_fu_1148_p41;
wire  signed [4:0] agg_result_fu_1148_p43;
wire  signed [4:0] agg_result_fu_1148_p45;
wire  signed [4:0] agg_result_fu_1148_p47;
wire  signed [4:0] agg_result_fu_1148_p49;
wire  signed [4:0] agg_result_fu_1148_p51;
wire  signed [4:0] agg_result_fu_1148_p53;
wire  signed [4:0] agg_result_fu_1148_p55;
wire  signed [4:0] agg_result_fu_1148_p57;
wire  signed [4:0] agg_result_fu_1148_p59;
wire  signed [4:0] agg_result_fu_1148_p61;
wire  signed [4:0] agg_result_fu_1148_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_12_1_1_x10 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x10_U401(
    .din0(12'd3982),
    .din1(12'd521),
    .din2(12'd3943),
    .din3(12'd3579),
    .din4(12'd4065),
    .din5(12'd257),
    .din6(12'd79),
    .din7(12'd3968),
    .din8(12'd590),
    .din9(12'd3929),
    .din10(12'd3942),
    .din11(12'd3644),
    .din12(12'd119),
    .din13(12'd658),
    .din14(12'd158),
    .din15(12'd3754),
    .din16(12'd114),
    .din17(12'd3982),
    .din18(12'd151),
    .din19(12'd804),
    .din20(12'd211),
    .din21(12'd488),
    .din22(12'd185),
    .din23(12'd476),
    .din24(12'd3864),
    .din25(12'd4008),
    .din26(12'd1107),
    .din27(12'd130),
    .din28(12'd60),
    .din29(12'd383),
    .din30(12'd30),
    .din31(12'd4080),
    .def(agg_result_fu_1148_p65),
    .sel(agg_result_fu_1148_p66),
    .dout(agg_result_fu_1148_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1058_reg_1529 <= and_ln102_1058_fu_681_p2;
        and_ln102_1059_reg_1466 <= and_ln102_1059_fu_498_p2;
        and_ln102_1060_reg_1501 <= and_ln102_1060_fu_549_p2;
        and_ln102_1061_reg_1541 <= and_ln102_1061_fu_695_p2;
        and_ln102_1062_reg_1568 <= and_ln102_1062_fu_815_p2;
        and_ln102_1062_reg_1568_pp0_iter5_reg <= and_ln102_1062_reg_1568;
        and_ln102_1063_reg_1478 <= and_ln102_1063_fu_512_p2;
        and_ln102_1064_reg_1484 <= and_ln102_1064_fu_522_p2;
        and_ln102_1065_reg_1513 <= and_ln102_1065_fu_568_p2;
        and_ln102_1067_reg_1547 <= and_ln102_1067_fu_709_p2;
        and_ln102_1068_reg_1581 <= and_ln102_1068_fu_839_p2;
        and_ln102_reg_1450 <= and_ln102_fu_482_p2;
        and_ln102_reg_1450_pp0_iter1_reg <= and_ln102_reg_1450;
        and_ln102_reg_1450_pp0_iter2_reg <= and_ln102_reg_1450_pp0_iter1_reg;
        and_ln104_155_reg_1535 <= and_ln104_155_fu_690_p2;
        and_ln104_156_reg_1473 <= and_ln104_156_fu_507_p2;
        and_ln104_157_reg_1507 <= and_ln104_157_fu_558_p2;
        and_ln104_157_reg_1507_pp0_iter3_reg <= and_ln104_157_reg_1507;
        and_ln104_158_reg_1563 <= and_ln104_158_fu_810_p2;
        and_ln104_159_reg_1575 <= and_ln104_159_fu_824_p2;
        and_ln104_159_reg_1575_pp0_iter5_reg <= and_ln104_159_reg_1575;
        and_ln104_159_reg_1575_pp0_iter6_reg <= and_ln104_159_reg_1575_pp0_iter5_reg;
        and_ln104_reg_1460 <= and_ln104_fu_493_p2;
        icmp_ln86_855_reg_1295 <= icmp_ln86_855_fu_314_p2;
        icmp_ln86_856_reg_1300 <= icmp_ln86_856_fu_320_p2;
        icmp_ln86_856_reg_1300_pp0_iter1_reg <= icmp_ln86_856_reg_1300;
        icmp_ln86_856_reg_1300_pp0_iter2_reg <= icmp_ln86_856_reg_1300_pp0_iter1_reg;
        icmp_ln86_857_reg_1306 <= icmp_ln86_857_fu_326_p2;
        icmp_ln86_858_reg_1312 <= icmp_ln86_858_fu_332_p2;
        icmp_ln86_858_reg_1312_pp0_iter1_reg <= icmp_ln86_858_reg_1312;
        icmp_ln86_859_reg_1318 <= icmp_ln86_859_fu_338_p2;
        icmp_ln86_859_reg_1318_pp0_iter1_reg <= icmp_ln86_859_reg_1318;
        icmp_ln86_859_reg_1318_pp0_iter2_reg <= icmp_ln86_859_reg_1318_pp0_iter1_reg;
        icmp_ln86_859_reg_1318_pp0_iter3_reg <= icmp_ln86_859_reg_1318_pp0_iter2_reg;
        icmp_ln86_860_reg_1324 <= icmp_ln86_860_fu_344_p2;
        icmp_ln86_860_reg_1324_pp0_iter1_reg <= icmp_ln86_860_reg_1324;
        icmp_ln86_860_reg_1324_pp0_iter2_reg <= icmp_ln86_860_reg_1324_pp0_iter1_reg;
        icmp_ln86_860_reg_1324_pp0_iter3_reg <= icmp_ln86_860_reg_1324_pp0_iter2_reg;
        icmp_ln86_861_reg_1330 <= icmp_ln86_861_fu_350_p2;
        icmp_ln86_862_reg_1336 <= icmp_ln86_862_fu_356_p2;
        icmp_ln86_862_reg_1336_pp0_iter1_reg <= icmp_ln86_862_reg_1336;
        icmp_ln86_863_reg_1343 <= icmp_ln86_863_fu_362_p2;
        icmp_ln86_863_reg_1343_pp0_iter1_reg <= icmp_ln86_863_reg_1343;
        icmp_ln86_863_reg_1343_pp0_iter2_reg <= icmp_ln86_863_reg_1343_pp0_iter1_reg;
        icmp_ln86_864_reg_1349 <= icmp_ln86_864_fu_368_p2;
        icmp_ln86_864_reg_1349_pp0_iter1_reg <= icmp_ln86_864_reg_1349;
        icmp_ln86_864_reg_1349_pp0_iter2_reg <= icmp_ln86_864_reg_1349_pp0_iter1_reg;
        icmp_ln86_864_reg_1349_pp0_iter3_reg <= icmp_ln86_864_reg_1349_pp0_iter2_reg;
        icmp_ln86_865_reg_1355 <= icmp_ln86_865_fu_374_p2;
        icmp_ln86_865_reg_1355_pp0_iter1_reg <= icmp_ln86_865_reg_1355;
        icmp_ln86_865_reg_1355_pp0_iter2_reg <= icmp_ln86_865_reg_1355_pp0_iter1_reg;
        icmp_ln86_865_reg_1355_pp0_iter3_reg <= icmp_ln86_865_reg_1355_pp0_iter2_reg;
        icmp_ln86_866_reg_1361 <= icmp_ln86_866_fu_380_p2;
        icmp_ln86_866_reg_1361_pp0_iter1_reg <= icmp_ln86_866_reg_1361;
        icmp_ln86_866_reg_1361_pp0_iter2_reg <= icmp_ln86_866_reg_1361_pp0_iter1_reg;
        icmp_ln86_866_reg_1361_pp0_iter3_reg <= icmp_ln86_866_reg_1361_pp0_iter2_reg;
        icmp_ln86_866_reg_1361_pp0_iter4_reg <= icmp_ln86_866_reg_1361_pp0_iter3_reg;
        icmp_ln86_867_reg_1367 <= icmp_ln86_867_fu_386_p2;
        icmp_ln86_867_reg_1367_pp0_iter1_reg <= icmp_ln86_867_reg_1367;
        icmp_ln86_867_reg_1367_pp0_iter2_reg <= icmp_ln86_867_reg_1367_pp0_iter1_reg;
        icmp_ln86_867_reg_1367_pp0_iter3_reg <= icmp_ln86_867_reg_1367_pp0_iter2_reg;
        icmp_ln86_867_reg_1367_pp0_iter4_reg <= icmp_ln86_867_reg_1367_pp0_iter3_reg;
        icmp_ln86_867_reg_1367_pp0_iter5_reg <= icmp_ln86_867_reg_1367_pp0_iter4_reg;
        icmp_ln86_868_reg_1373 <= icmp_ln86_868_fu_392_p2;
        icmp_ln86_868_reg_1373_pp0_iter1_reg <= icmp_ln86_868_reg_1373;
        icmp_ln86_868_reg_1373_pp0_iter2_reg <= icmp_ln86_868_reg_1373_pp0_iter1_reg;
        icmp_ln86_868_reg_1373_pp0_iter3_reg <= icmp_ln86_868_reg_1373_pp0_iter2_reg;
        icmp_ln86_868_reg_1373_pp0_iter4_reg <= icmp_ln86_868_reg_1373_pp0_iter3_reg;
        icmp_ln86_868_reg_1373_pp0_iter5_reg <= icmp_ln86_868_reg_1373_pp0_iter4_reg;
        icmp_ln86_868_reg_1373_pp0_iter6_reg <= icmp_ln86_868_reg_1373_pp0_iter5_reg;
        icmp_ln86_869_reg_1380 <= icmp_ln86_869_fu_398_p2;
        icmp_ln86_870_reg_1385 <= icmp_ln86_870_fu_404_p2;
        icmp_ln86_870_reg_1385_pp0_iter1_reg <= icmp_ln86_870_reg_1385;
        icmp_ln86_871_reg_1390 <= icmp_ln86_871_fu_410_p2;
        icmp_ln86_871_reg_1390_pp0_iter1_reg <= icmp_ln86_871_reg_1390;
        icmp_ln86_872_reg_1395 <= icmp_ln86_872_fu_416_p2;
        icmp_ln86_872_reg_1395_pp0_iter1_reg <= icmp_ln86_872_reg_1395;
        icmp_ln86_872_reg_1395_pp0_iter2_reg <= icmp_ln86_872_reg_1395_pp0_iter1_reg;
        icmp_ln86_873_reg_1400 <= icmp_ln86_873_fu_422_p2;
        icmp_ln86_873_reg_1400_pp0_iter1_reg <= icmp_ln86_873_reg_1400;
        icmp_ln86_873_reg_1400_pp0_iter2_reg <= icmp_ln86_873_reg_1400_pp0_iter1_reg;
        icmp_ln86_874_reg_1405 <= icmp_ln86_874_fu_428_p2;
        icmp_ln86_874_reg_1405_pp0_iter1_reg <= icmp_ln86_874_reg_1405;
        icmp_ln86_874_reg_1405_pp0_iter2_reg <= icmp_ln86_874_reg_1405_pp0_iter1_reg;
        icmp_ln86_874_reg_1405_pp0_iter3_reg <= icmp_ln86_874_reg_1405_pp0_iter2_reg;
        icmp_ln86_875_reg_1410 <= icmp_ln86_875_fu_434_p2;
        icmp_ln86_875_reg_1410_pp0_iter1_reg <= icmp_ln86_875_reg_1410;
        icmp_ln86_875_reg_1410_pp0_iter2_reg <= icmp_ln86_875_reg_1410_pp0_iter1_reg;
        icmp_ln86_875_reg_1410_pp0_iter3_reg <= icmp_ln86_875_reg_1410_pp0_iter2_reg;
        icmp_ln86_876_reg_1415 <= icmp_ln86_876_fu_440_p2;
        icmp_ln86_876_reg_1415_pp0_iter1_reg <= icmp_ln86_876_reg_1415;
        icmp_ln86_876_reg_1415_pp0_iter2_reg <= icmp_ln86_876_reg_1415_pp0_iter1_reg;
        icmp_ln86_876_reg_1415_pp0_iter3_reg <= icmp_ln86_876_reg_1415_pp0_iter2_reg;
        icmp_ln86_877_reg_1420 <= icmp_ln86_877_fu_446_p2;
        icmp_ln86_877_reg_1420_pp0_iter1_reg <= icmp_ln86_877_reg_1420;
        icmp_ln86_877_reg_1420_pp0_iter2_reg <= icmp_ln86_877_reg_1420_pp0_iter1_reg;
        icmp_ln86_877_reg_1420_pp0_iter3_reg <= icmp_ln86_877_reg_1420_pp0_iter2_reg;
        icmp_ln86_877_reg_1420_pp0_iter4_reg <= icmp_ln86_877_reg_1420_pp0_iter3_reg;
        icmp_ln86_878_reg_1425 <= icmp_ln86_878_fu_452_p2;
        icmp_ln86_878_reg_1425_pp0_iter1_reg <= icmp_ln86_878_reg_1425;
        icmp_ln86_878_reg_1425_pp0_iter2_reg <= icmp_ln86_878_reg_1425_pp0_iter1_reg;
        icmp_ln86_878_reg_1425_pp0_iter3_reg <= icmp_ln86_878_reg_1425_pp0_iter2_reg;
        icmp_ln86_878_reg_1425_pp0_iter4_reg <= icmp_ln86_878_reg_1425_pp0_iter3_reg;
        icmp_ln86_879_reg_1430 <= icmp_ln86_879_fu_458_p2;
        icmp_ln86_879_reg_1430_pp0_iter1_reg <= icmp_ln86_879_reg_1430;
        icmp_ln86_879_reg_1430_pp0_iter2_reg <= icmp_ln86_879_reg_1430_pp0_iter1_reg;
        icmp_ln86_879_reg_1430_pp0_iter3_reg <= icmp_ln86_879_reg_1430_pp0_iter2_reg;
        icmp_ln86_879_reg_1430_pp0_iter4_reg <= icmp_ln86_879_reg_1430_pp0_iter3_reg;
        icmp_ln86_880_reg_1435 <= icmp_ln86_880_fu_464_p2;
        icmp_ln86_880_reg_1435_pp0_iter1_reg <= icmp_ln86_880_reg_1435;
        icmp_ln86_880_reg_1435_pp0_iter2_reg <= icmp_ln86_880_reg_1435_pp0_iter1_reg;
        icmp_ln86_880_reg_1435_pp0_iter3_reg <= icmp_ln86_880_reg_1435_pp0_iter2_reg;
        icmp_ln86_880_reg_1435_pp0_iter4_reg <= icmp_ln86_880_reg_1435_pp0_iter3_reg;
        icmp_ln86_880_reg_1435_pp0_iter5_reg <= icmp_ln86_880_reg_1435_pp0_iter4_reg;
        icmp_ln86_881_reg_1440 <= icmp_ln86_881_fu_470_p2;
        icmp_ln86_881_reg_1440_pp0_iter1_reg <= icmp_ln86_881_reg_1440;
        icmp_ln86_881_reg_1440_pp0_iter2_reg <= icmp_ln86_881_reg_1440_pp0_iter1_reg;
        icmp_ln86_881_reg_1440_pp0_iter3_reg <= icmp_ln86_881_reg_1440_pp0_iter2_reg;
        icmp_ln86_881_reg_1440_pp0_iter4_reg <= icmp_ln86_881_reg_1440_pp0_iter3_reg;
        icmp_ln86_881_reg_1440_pp0_iter5_reg <= icmp_ln86_881_reg_1440_pp0_iter4_reg;
        icmp_ln86_882_reg_1445 <= icmp_ln86_882_fu_476_p2;
        icmp_ln86_882_reg_1445_pp0_iter1_reg <= icmp_ln86_882_reg_1445;
        icmp_ln86_882_reg_1445_pp0_iter2_reg <= icmp_ln86_882_reg_1445_pp0_iter1_reg;
        icmp_ln86_882_reg_1445_pp0_iter3_reg <= icmp_ln86_882_reg_1445_pp0_iter2_reg;
        icmp_ln86_882_reg_1445_pp0_iter4_reg <= icmp_ln86_882_reg_1445_pp0_iter3_reg;
        icmp_ln86_882_reg_1445_pp0_iter5_reg <= icmp_ln86_882_reg_1445_pp0_iter4_reg;
        icmp_ln86_882_reg_1445_pp0_iter6_reg <= icmp_ln86_882_reg_1445_pp0_iter5_reg;
        icmp_ln86_reg_1284 <= icmp_ln86_fu_308_p2;
        icmp_ln86_reg_1284_pp0_iter1_reg <= icmp_ln86_reg_1284;
        icmp_ln86_reg_1284_pp0_iter2_reg <= icmp_ln86_reg_1284_pp0_iter1_reg;
        icmp_ln86_reg_1284_pp0_iter3_reg <= icmp_ln86_reg_1284_pp0_iter2_reg;
        or_ln117_756_reg_1523 <= or_ln117_756_fu_676_p2;
        or_ln117_760_reg_1553 <= or_ln117_760_fu_783_p2;
        or_ln117_765_reg_1586 <= or_ln117_765_fu_922_p2;
        or_ln117_767_reg_1596 <= or_ln117_767_fu_942_p2;
        or_ln117_769_reg_1602 <= or_ln117_769_fu_948_p2;
        or_ln117_769_reg_1602_pp0_iter5_reg <= or_ln117_769_reg_1602;
        or_ln117_771_reg_1610 <= or_ln117_771_fu_1024_p2;
        or_ln117_775_reg_1620 <= or_ln117_775_fu_1099_p2;
        or_ln117_reg_1490 <= or_ln117_fu_538_p2;
        select_ln117_839_reg_1518 <= select_ln117_839_fu_669_p3;
        select_ln117_845_reg_1558 <= select_ln117_845_fu_797_p3;
        select_ln117_851_reg_1591 <= select_ln117_851_fu_934_p3;
        select_ln117_857_reg_1615 <= select_ln117_857_fu_1037_p3;
        select_ln117_861_reg_1625 <= select_ln117_861_fu_1113_p3;
        xor_ln104_reg_1495 <= xor_ln104_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_10_val_int_reg <= x_10_val;
        x_11_val_int_reg <= x_11_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_5_val_int_reg <= x_5_val;
    end
end

assign agg_result_fu_1148_p65 = 'bx;

assign agg_result_fu_1148_p66 = ((or_ln117_776_fu_1136_p2[0:0] == 1'b1) ? select_ln117_861_reg_1625 : 5'd31);

assign and_ln102_1058_fu_681_p2 = (xor_ln104_reg_1495 & icmp_ln86_856_reg_1300_pp0_iter2_reg);

assign and_ln102_1059_fu_498_p2 = (icmp_ln86_857_reg_1306 & and_ln102_reg_1450);

assign and_ln102_1060_fu_549_p2 = (icmp_ln86_858_reg_1312_pp0_iter1_reg & and_ln104_reg_1460);

assign and_ln102_1061_fu_695_p2 = (icmp_ln86_859_reg_1318_pp0_iter2_reg & and_ln102_1058_fu_681_p2);

assign and_ln102_1062_fu_815_p2 = (icmp_ln86_860_reg_1324_pp0_iter3_reg & and_ln104_155_reg_1535);

assign and_ln102_1063_fu_512_p2 = (icmp_ln86_861_reg_1330 & and_ln102_1059_fu_498_p2);

assign and_ln102_1064_fu_522_p2 = (icmp_ln86_862_reg_1336 & and_ln104_156_fu_507_p2);

assign and_ln102_1065_fu_568_p2 = (icmp_ln86_863_reg_1343_pp0_iter1_reg & and_ln102_1060_fu_549_p2);

assign and_ln102_1066_fu_705_p2 = (icmp_ln86_864_reg_1349_pp0_iter2_reg & and_ln104_157_reg_1507);

assign and_ln102_1067_fu_709_p2 = (icmp_ln86_865_reg_1355_pp0_iter2_reg & and_ln102_1061_fu_695_p2);

assign and_ln102_1068_fu_839_p2 = (icmp_ln86_866_reg_1361_pp0_iter3_reg & and_ln104_158_fu_810_p2);

assign and_ln102_1069_fu_957_p2 = (icmp_ln86_867_reg_1367_pp0_iter4_reg & and_ln102_1062_reg_1568);

assign and_ln102_1070_fu_1050_p2 = (icmp_ln86_868_reg_1373_pp0_iter5_reg & and_ln104_159_reg_1575_pp0_iter5_reg);

assign and_ln102_1071_fu_573_p2 = (icmp_ln86_862_reg_1336_pp0_iter1_reg & and_ln102_1063_reg_1478);

assign and_ln102_1072_fu_527_p2 = (xor_ln104_409_fu_517_p2 & icmp_ln86_869_reg_1380);

assign and_ln102_1073_fu_532_p2 = (and_ln102_1072_fu_527_p2 & and_ln102_1059_fu_498_p2);

assign and_ln102_1074_fu_577_p2 = (icmp_ln86_870_reg_1385_pp0_iter1_reg & and_ln102_1064_reg_1484);

assign and_ln102_1075_fu_581_p2 = (xor_ln104_410_fu_563_p2 & icmp_ln86_871_reg_1390_pp0_iter1_reg);

assign and_ln102_1076_fu_586_p2 = (and_ln104_156_reg_1473 & and_ln102_1075_fu_581_p2);

assign and_ln102_1077_fu_714_p2 = (icmp_ln86_872_reg_1395_pp0_iter2_reg & and_ln102_1065_reg_1513);

assign and_ln102_1078_fu_718_p2 = (xor_ln104_411_fu_700_p2 & icmp_ln86_873_reg_1400_pp0_iter2_reg);

assign and_ln102_1079_fu_723_p2 = (and_ln102_1078_fu_718_p2 & and_ln102_1060_reg_1501);

assign and_ln102_1080_fu_728_p2 = (icmp_ln86_868_reg_1373_pp0_iter2_reg & and_ln102_1066_fu_705_p2);

assign and_ln102_1081_fu_844_p2 = (xor_ln104_412_fu_829_p2 & icmp_ln86_874_reg_1405_pp0_iter3_reg);

assign and_ln102_1082_fu_849_p2 = (and_ln104_157_reg_1507_pp0_iter3_reg & and_ln102_1081_fu_844_p2);

assign and_ln102_1083_fu_854_p2 = (icmp_ln86_875_reg_1410_pp0_iter3_reg & and_ln102_1067_reg_1547);

assign and_ln102_1084_fu_858_p2 = (xor_ln104_413_fu_834_p2 & icmp_ln86_876_reg_1415_pp0_iter3_reg);

assign and_ln102_1085_fu_863_p2 = (and_ln102_1084_fu_858_p2 & and_ln102_1061_reg_1541);

assign and_ln102_1086_fu_961_p2 = (icmp_ln86_877_reg_1420_pp0_iter4_reg & and_ln102_1068_reg_1581);

assign and_ln102_1087_fu_965_p2 = (xor_ln104_414_fu_952_p2 & icmp_ln86_878_reg_1425_pp0_iter4_reg);

assign and_ln102_1088_fu_970_p2 = (and_ln104_158_reg_1563 & and_ln102_1087_fu_965_p2);

assign and_ln102_1089_fu_975_p2 = (icmp_ln86_879_reg_1430_pp0_iter4_reg & and_ln102_1069_fu_957_p2);

assign and_ln102_1090_fu_1054_p2 = (xor_ln104_415_fu_1045_p2 & icmp_ln86_880_reg_1435_pp0_iter5_reg);

assign and_ln102_1091_fu_1059_p2 = (and_ln102_1090_fu_1054_p2 & and_ln102_1062_reg_1568_pp0_iter5_reg);

assign and_ln102_1092_fu_1064_p2 = (icmp_ln86_881_reg_1440_pp0_iter5_reg & and_ln102_1070_fu_1050_p2);

assign and_ln102_1093_fu_1126_p2 = (xor_ln104_416_fu_1121_p2 & icmp_ln86_882_reg_1445_pp0_iter6_reg);

assign and_ln102_1094_fu_1131_p2 = (and_ln104_159_reg_1575_pp0_iter6_reg & and_ln102_1093_fu_1126_p2);

assign and_ln102_fu_482_p2 = (icmp_ln86_fu_308_p2 & icmp_ln86_855_fu_314_p2);

assign and_ln104_155_fu_690_p2 = (xor_ln104_reg_1495 & xor_ln104_404_fu_685_p2);

assign and_ln104_156_fu_507_p2 = (xor_ln104_405_fu_502_p2 & and_ln102_reg_1450);

assign and_ln104_157_fu_558_p2 = (xor_ln104_406_fu_553_p2 & and_ln104_reg_1460);

assign and_ln104_158_fu_810_p2 = (xor_ln104_407_fu_805_p2 & and_ln102_1058_reg_1529);

assign and_ln104_159_fu_824_p2 = (xor_ln104_408_fu_819_p2 & and_ln104_155_reg_1535);

assign and_ln104_fu_493_p2 = (xor_ln104_403_fu_488_p2 & icmp_ln86_reg_1284);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1148_p67;

assign icmp_ln86_855_fu_314_p2 = (($signed(x_4_val_int_reg) < $signed(18'd261047)) ? 1'b1 : 1'b0);

assign icmp_ln86_856_fu_320_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261277)) ? 1'b1 : 1'b0);

assign icmp_ln86_857_fu_326_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260816)) ? 1'b1 : 1'b0);

assign icmp_ln86_858_fu_332_p2 = (($signed(x_2_val_int_reg) < $signed(18'd260954)) ? 1'b1 : 1'b0);

assign icmp_ln86_859_fu_338_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261322)) ? 1'b1 : 1'b0);

assign icmp_ln86_860_fu_344_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260882)) ? 1'b1 : 1'b0);

assign icmp_ln86_861_fu_350_p2 = (($signed(x_15_val_int_reg) < $signed(18'd359)) ? 1'b1 : 1'b0);

assign icmp_ln86_862_fu_356_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261275)) ? 1'b1 : 1'b0);

assign icmp_ln86_863_fu_362_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261510)) ? 1'b1 : 1'b0);

assign icmp_ln86_864_fu_368_p2 = (($signed(x_15_val_int_reg) < $signed(18'd29)) ? 1'b1 : 1'b0);

assign icmp_ln86_865_fu_374_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260875)) ? 1'b1 : 1'b0);

assign icmp_ln86_866_fu_380_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261507)) ? 1'b1 : 1'b0);

assign icmp_ln86_867_fu_386_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261282)) ? 1'b1 : 1'b0);

assign icmp_ln86_868_fu_392_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261279)) ? 1'b1 : 1'b0);

assign icmp_ln86_869_fu_398_p2 = (($signed(x_1_val_int_reg) < $signed(18'd260289)) ? 1'b1 : 1'b0);

assign icmp_ln86_870_fu_404_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261086)) ? 1'b1 : 1'b0);

assign icmp_ln86_871_fu_410_p2 = (($signed(x_0_val_int_reg) < $signed(18'd560)) ? 1'b1 : 1'b0);

assign icmp_ln86_872_fu_416_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260819)) ? 1'b1 : 1'b0);

assign icmp_ln86_873_fu_422_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261700)) ? 1'b1 : 1'b0);

assign icmp_ln86_874_fu_428_p2 = (($signed(x_2_val_int_reg) < $signed(18'd260962)) ? 1'b1 : 1'b0);

assign icmp_ln86_875_fu_434_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261276)) ? 1'b1 : 1'b0);

assign icmp_ln86_876_fu_440_p2 = (($signed(x_10_val_int_reg) < $signed(18'd1822)) ? 1'b1 : 1'b0);

assign icmp_ln86_877_fu_446_p2 = (($signed(x_10_val_int_reg) < $signed(18'd261961)) ? 1'b1 : 1'b0);

assign icmp_ln86_878_fu_452_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260891)) ? 1'b1 : 1'b0);

assign icmp_ln86_879_fu_458_p2 = (($signed(x_11_val_int_reg) < $signed(18'd1243)) ? 1'b1 : 1'b0);

assign icmp_ln86_880_fu_464_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261889)) ? 1'b1 : 1'b0);

assign icmp_ln86_881_fu_470_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260890)) ? 1'b1 : 1'b0);

assign icmp_ln86_882_fu_476_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261815)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_308_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260860)) ? 1'b1 : 1'b0);

assign or_ln117_752_fu_619_p2 = (and_ln102_1074_fu_577_p2 | and_ln102_1059_reg_1466);

assign or_ln117_753_fu_631_p2 = (and_ln102_1064_reg_1484 | and_ln102_1059_reg_1466);

assign or_ln117_754_fu_643_p2 = (or_ln117_753_fu_631_p2 | and_ln102_1076_fu_586_p2);

assign or_ln117_755_fu_733_p2 = (and_ln102_reg_1450_pp0_iter2_reg | and_ln102_1077_fu_714_p2);

assign or_ln117_756_fu_676_p2 = (and_ln102_reg_1450_pp0_iter1_reg | and_ln102_1065_fu_568_p2);

assign or_ln117_757_fu_745_p2 = (or_ln117_756_reg_1523 | and_ln102_1079_fu_723_p2);

assign or_ln117_758_fu_757_p2 = (and_ln102_reg_1450_pp0_iter2_reg | and_ln102_1060_reg_1501);

assign or_ln117_759_fu_769_p2 = (or_ln117_758_fu_757_p2 | and_ln102_1080_fu_728_p2);

assign or_ln117_760_fu_783_p2 = (or_ln117_758_fu_757_p2 | and_ln102_1066_fu_705_p2);

assign or_ln117_761_fu_868_p2 = (or_ln117_760_reg_1553 | and_ln102_1082_fu_849_p2);

assign or_ln117_762_fu_884_p2 = (icmp_ln86_reg_1284_pp0_iter3_reg | and_ln102_1083_fu_854_p2);

assign or_ln117_763_fu_896_p2 = (icmp_ln86_reg_1284_pp0_iter3_reg | and_ln102_1067_reg_1547);

assign or_ln117_764_fu_908_p2 = (or_ln117_763_fu_896_p2 | and_ln102_1085_fu_863_p2);

assign or_ln117_765_fu_922_p2 = (icmp_ln86_reg_1284_pp0_iter3_reg | and_ln102_1061_reg_1541);

assign or_ln117_766_fu_980_p2 = (or_ln117_765_reg_1586 | and_ln102_1086_fu_961_p2);

assign or_ln117_767_fu_942_p2 = (or_ln117_765_fu_922_p2 | and_ln102_1068_fu_839_p2);

assign or_ln117_768_fu_992_p2 = (or_ln117_767_reg_1596 | and_ln102_1088_fu_970_p2);

assign or_ln117_769_fu_948_p2 = (icmp_ln86_reg_1284_pp0_iter3_reg | and_ln102_1058_reg_1529);

assign or_ln117_770_fu_1012_p2 = (or_ln117_769_reg_1602 | and_ln102_1089_fu_975_p2);

assign or_ln117_771_fu_1024_p2 = (or_ln117_769_reg_1602 | and_ln102_1069_fu_957_p2);

assign or_ln117_772_fu_1069_p2 = (or_ln117_771_reg_1610 | and_ln102_1091_fu_1059_p2);

assign or_ln117_773_fu_1074_p2 = (or_ln117_769_reg_1602_pp0_iter5_reg | and_ln102_1062_reg_1568_pp0_iter5_reg);

assign or_ln117_774_fu_1085_p2 = (or_ln117_773_fu_1074_p2 | and_ln102_1092_fu_1064_p2);

assign or_ln117_775_fu_1099_p2 = (or_ln117_773_fu_1074_p2 | and_ln102_1070_fu_1050_p2);

assign or_ln117_776_fu_1136_p2 = (or_ln117_775_reg_1620 | and_ln102_1094_fu_1131_p2);

assign or_ln117_fu_538_p2 = (and_ln102_1073_fu_532_p2 | and_ln102_1063_fu_512_p2);

assign select_ln117_834_fu_608_p3 = ((or_ln117_reg_1490[0:0] == 1'b1) ? select_ln117_fu_601_p3 : 2'd3);

assign select_ln117_835_fu_624_p3 = ((and_ln102_1059_reg_1466[0:0] == 1'b1) ? zext_ln117_88_fu_615_p1 : 3'd4);

assign select_ln117_836_fu_635_p3 = ((or_ln117_752_fu_619_p2[0:0] == 1'b1) ? select_ln117_835_fu_624_p3 : 3'd5);

assign select_ln117_837_fu_649_p3 = ((or_ln117_753_fu_631_p2[0:0] == 1'b1) ? select_ln117_836_fu_635_p3 : 3'd6);

assign select_ln117_838_fu_657_p3 = ((or_ln117_754_fu_643_p2[0:0] == 1'b1) ? select_ln117_837_fu_649_p3 : 3'd7);

assign select_ln117_839_fu_669_p3 = ((and_ln102_reg_1450_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_89_fu_665_p1 : 4'd8);

assign select_ln117_840_fu_738_p3 = ((or_ln117_755_fu_733_p2[0:0] == 1'b1) ? select_ln117_839_reg_1518 : 4'd9);

assign select_ln117_841_fu_750_p3 = ((or_ln117_756_reg_1523[0:0] == 1'b1) ? select_ln117_840_fu_738_p3 : 4'd10);

assign select_ln117_842_fu_761_p3 = ((or_ln117_757_fu_745_p2[0:0] == 1'b1) ? select_ln117_841_fu_750_p3 : 4'd11);

assign select_ln117_843_fu_775_p3 = ((or_ln117_758_fu_757_p2[0:0] == 1'b1) ? select_ln117_842_fu_761_p3 : 4'd12);

assign select_ln117_844_fu_789_p3 = ((or_ln117_759_fu_769_p2[0:0] == 1'b1) ? select_ln117_843_fu_775_p3 : 4'd13);

assign select_ln117_845_fu_797_p3 = ((or_ln117_760_fu_783_p2[0:0] == 1'b1) ? select_ln117_844_fu_789_p3 : 4'd14);

assign select_ln117_846_fu_873_p3 = ((or_ln117_761_fu_868_p2[0:0] == 1'b1) ? select_ln117_845_reg_1558 : 4'd15);

assign select_ln117_847_fu_889_p3 = ((icmp_ln86_reg_1284_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_90_fu_880_p1 : 5'd16);

assign select_ln117_848_fu_900_p3 = ((or_ln117_762_fu_884_p2[0:0] == 1'b1) ? select_ln117_847_fu_889_p3 : 5'd17);

assign select_ln117_849_fu_914_p3 = ((or_ln117_763_fu_896_p2[0:0] == 1'b1) ? select_ln117_848_fu_900_p3 : 5'd18);

assign select_ln117_850_fu_926_p3 = ((or_ln117_764_fu_908_p2[0:0] == 1'b1) ? select_ln117_849_fu_914_p3 : 5'd19);

assign select_ln117_851_fu_934_p3 = ((or_ln117_765_fu_922_p2[0:0] == 1'b1) ? select_ln117_850_fu_926_p3 : 5'd20);

assign select_ln117_852_fu_985_p3 = ((or_ln117_766_fu_980_p2[0:0] == 1'b1) ? select_ln117_851_reg_1591 : 5'd21);

assign select_ln117_853_fu_997_p3 = ((or_ln117_767_reg_1596[0:0] == 1'b1) ? select_ln117_852_fu_985_p3 : 5'd22);

assign select_ln117_854_fu_1004_p3 = ((or_ln117_768_fu_992_p2[0:0] == 1'b1) ? select_ln117_853_fu_997_p3 : 5'd23);

assign select_ln117_855_fu_1017_p3 = ((or_ln117_769_reg_1602[0:0] == 1'b1) ? select_ln117_854_fu_1004_p3 : 5'd24);

assign select_ln117_856_fu_1029_p3 = ((or_ln117_770_fu_1012_p2[0:0] == 1'b1) ? select_ln117_855_fu_1017_p3 : 5'd25);

assign select_ln117_857_fu_1037_p3 = ((or_ln117_771_fu_1024_p2[0:0] == 1'b1) ? select_ln117_856_fu_1029_p3 : 5'd26);

assign select_ln117_858_fu_1078_p3 = ((or_ln117_772_fu_1069_p2[0:0] == 1'b1) ? select_ln117_857_reg_1615 : 5'd27);

assign select_ln117_859_fu_1091_p3 = ((or_ln117_773_fu_1074_p2[0:0] == 1'b1) ? select_ln117_858_fu_1078_p3 : 5'd28);

assign select_ln117_860_fu_1105_p3 = ((or_ln117_774_fu_1085_p2[0:0] == 1'b1) ? select_ln117_859_fu_1091_p3 : 5'd29);

assign select_ln117_861_fu_1113_p3 = ((or_ln117_775_fu_1099_p2[0:0] == 1'b1) ? select_ln117_860_fu_1105_p3 : 5'd30);

assign select_ln117_fu_601_p3 = ((and_ln102_1063_reg_1478[0:0] == 1'b1) ? zext_ln117_fu_597_p1 : 2'd2);

assign xor_ln104_403_fu_488_p2 = (icmp_ln86_855_reg_1295 ^ 1'd1);

assign xor_ln104_404_fu_685_p2 = (icmp_ln86_856_reg_1300_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_405_fu_502_p2 = (icmp_ln86_857_reg_1306 ^ 1'd1);

assign xor_ln104_406_fu_553_p2 = (icmp_ln86_858_reg_1312_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_407_fu_805_p2 = (icmp_ln86_859_reg_1318_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_408_fu_819_p2 = (icmp_ln86_860_reg_1324_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_409_fu_517_p2 = (icmp_ln86_861_reg_1330 ^ 1'd1);

assign xor_ln104_410_fu_563_p2 = (icmp_ln86_862_reg_1336_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_411_fu_700_p2 = (icmp_ln86_863_reg_1343_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_412_fu_829_p2 = (icmp_ln86_864_reg_1349_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_413_fu_834_p2 = (icmp_ln86_865_reg_1355_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_414_fu_952_p2 = (icmp_ln86_866_reg_1361_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_415_fu_1045_p2 = (icmp_ln86_867_reg_1367_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_416_fu_1121_p2 = (icmp_ln86_868_reg_1373_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_544_p2 = (icmp_ln86_reg_1284_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_591_p2 = (1'd1 ^ and_ln102_1071_fu_573_p2);

assign zext_ln117_88_fu_615_p1 = select_ln117_834_fu_608_p3;

assign zext_ln117_89_fu_665_p1 = select_ln117_838_fu_657_p3;

assign zext_ln117_90_fu_880_p1 = select_ln117_846_fu_873_p3;

assign zext_ln117_fu_597_p1 = xor_ln117_fu_591_p2;

endmodule //my_prj_decision_function_70
