Reading OpenROAD database at '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-44-52/41-openroad-repairantennas/1-diodeinsertion/freq_psc.odb'…
Reading library file at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   freq_psc
Die area:                 ( 0 0 ) ( 72390 83110 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     318
Number of terminals:      21
Number of snets:          2
Number of nets:           243

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 119.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 8036.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 920.
[INFO DRT-0033] via shape region query size = 115.
[INFO DRT-0033] met2 shape region query size = 81.
[INFO DRT-0033] via2 shape region query size = 92.
[INFO DRT-0033] met3 shape region query size = 76.
[INFO DRT-0033] via3 shape region query size = 92.
[INFO DRT-0033] met4 shape region query size = 27.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 419 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 113 unique inst patterns.
[INFO DRT-0084]   Complete 125 groups.
#scanned instances     = 318
#unique  instances     = 119
#stdCellGenAp          = 3272
#stdCellValidPlanarAp  = 28
#stdCellValidViaAp     = 2454
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 774
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:02, memory = 140.66 (MB), peak = 140.66 (MB)

[INFO DRT-0157] Number of guides:     1529

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 12 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 567.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 404.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 190.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 10.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 757 vertical wires in 1 frboxes and 414 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 64 vertical wires in 1 frboxes and 111 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 143.70 (MB), peak = 143.70 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 143.70 (MB), peak = 143.70 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 153.01 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:03, memory = 168.08 (MB).
    Completing 30% with 52 violations.
    elapsed time = 00:00:03, memory = 168.08 (MB).
    Completing 40% with 87 violations.
    elapsed time = 00:00:04, memory = 168.08 (MB).
[INFO DRT-0199]   Number of violations = 102.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        1     20     19      1
Recheck              0      7      5      0
Short                0     43      6      0
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:04, memory = 530.52 (MB), peak = 530.52 (MB)
Total wire length = 3986 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1976 um.
Total wire length on LAYER met2 = 1913 um.
Total wire length on LAYER met3 = 95 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1530.
Up-via summary (total 1530):

-----------------------
 FR_MASTERSLICE       0
            li1     758
           met1     757
           met2      15
           met3       0
           met4       0
-----------------------
                   1530


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 102 violations.
    elapsed time = 00:00:00, memory = 546.50 (MB).
    Completing 20% with 98 violations.
    elapsed time = 00:00:01, memory = 553.98 (MB).
    Completing 30% with 89 violations.
    elapsed time = 00:00:01, memory = 553.98 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:02, memory = 556.04 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1   met2
Metal Spacing        2      2
Short               19      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:02, memory = 557.08 (MB), peak = 557.08 (MB)
Total wire length = 3914 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1917 um.
Total wire length on LAYER met2 = 1902 um.
Total wire length on LAYER met3 = 94 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1519.
Up-via summary (total 1519):

-----------------------
 FR_MASTERSLICE       0
            li1     757
           met1     749
           met2      13
           met3       0
           met4       0
-----------------------
                   1519


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 557.08 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 557.08 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 557.08 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:00, memory = 557.08 (MB).
    Completing 50% with 23 violations.
    elapsed time = 00:00:00, memory = 557.08 (MB).
    Completing 60% with 23 violations.
    elapsed time = 00:00:00, memory = 560.69 (MB).
    Completing 70% with 22 violations.
    elapsed time = 00:00:00, memory = 560.69 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:00, memory = 569.45 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:02, memory = 585.28 (MB).
    Completing 100% with 25 violations.
    elapsed time = 00:00:02, memory = 585.28 (MB).
[INFO DRT-0199]   Number of violations = 25.
Viol/Layer        met1   met2
Metal Spacing        7      2
Short               15      1
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:02, memory = 585.54 (MB), peak = 616.62 (MB)
Total wire length = 3910 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1922 um.
Total wire length on LAYER met2 = 1877 um.
Total wire length on LAYER met3 = 109 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1521.
Up-via summary (total 1521):

-----------------------
 FR_MASTERSLICE       0
            li1     757
           met1     745
           met2      19
           met3       0
           met4       0
-----------------------
                   1521


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 25 violations.
    elapsed time = 00:00:00, memory = 618.83 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:01, memory = 618.83 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:01, memory = 618.83 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:01, memory = 618.83 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:01, memory = 618.83 (MB), peak = 618.83 (MB)
Total wire length = 3924 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1866 um.
Total wire length on LAYER met2 = 1888 um.
Total wire length on LAYER met3 = 169 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1543.
Up-via summary (total 1543):

-----------------------
 FR_MASTERSLICE       0
            li1     757
           met1     753
           met2      33
           met3       0
           met4       0
-----------------------
                   1543


[INFO DRT-0198] Complete detail routing.
Total wire length = 3924 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1866 um.
Total wire length on LAYER met2 = 1888 um.
Total wire length on LAYER met3 = 169 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1543.
Up-via summary (total 1543):

-----------------------
 FR_MASTERSLICE       0
            li1     757
           met1     753
           met2      33
           met3       0
           met4       0
-----------------------
                   1543


[INFO DRT-0267] cpu time = 00:00:54, elapsed time = 00:00:10, memory = 618.83 (MB), peak = 618.83 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                44     165.16
  Tap cell                                 48      60.06
  Clock buffer                              3      75.07
  Timing Repair Buffer                     29     200.19
  Inverter                                 31     116.36
  Clock inverter                            1       5.00
  Sequential cell                          17     444.18
  Multi-Input combinational cell          145    1082.29
  Total                                   318    2148.31
Writing OpenROAD database to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-44-52/43-openroad-detailedrouting/freq_psc.odb'…
Writing netlist to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-44-52/43-openroad-detailedrouting/freq_psc.nl.v'…
Writing powered netlist to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-44-52/43-openroad-detailedrouting/freq_psc.pnl.v'…
Writing layout to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-44-52/43-openroad-detailedrouting/freq_psc.def'…
Writing timing constraints to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-44-52/43-openroad-detailedrouting/freq_psc.sdc'…
