<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>Ux2FPGA</design>
	<target_verilog>C:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA.vm</target_verilog>
</SynplifyOutput>
