# Processor

A 32-bit, 5 stage, pipelined processor with full bypassing and exception handling.

This processor is written entirely in structural Verilog.

To use the processor, load a program into instruction memory (imem) and blast it onto an FPGA.
