# 18-341 Synopsys DC Script
# Project 4
# 10/25/2012
# Brian Osbun <bosbun@andrew.cmu.edu>
#
# Script borrowed for 18-447
#

# ================================ SETUP =================================
# Basic synthesis dc flow
reset_design
set PWD [pwd]
lappend search_path /media/Storage1/library/libs/SAED32_EDK/lib/stdcell_lvt/db_nldm /media/Storage1/library/libs/SAED32_EDK/lib/stdcell_hvt/db_nldm /media/Storage1/library/libs/SAED32_EDK/lib/sram_lp/db_nldm /media/Storage1/library/libs/SAED32_EDK/tech/milkyway /media/Storage1/library/libs/SAED32_EDK/lib/stdcell_lvt/milkyway /media/Storage1/library/libs/SAED32_EDK/lib/stdcell_hvt/milkyway /media/Storage1/library/libs/SAED32_EDK/lib/sram_lp/milkyway $PWD/bin $PWD/design_scripts $PWD/inputs $PWD/logs $PWD/outputs $PWD/reports $PWD/work
set link_library "* saed32lvt_ss0p75vn40c.db saed32lvt_ss0p95vn40c.db saed32lvt_ulvl_ss0p95vn40c_i0p75v.db saed32lvt_dlvl_ss0p75vn40c_i0p95v.db saed32hvt_ss0p75vn40c.db saed32hvt_ss0p95vn40c.db saed32hvt_ulvl_ss0p95vn40c_i0p75v.db saed32hvt_dlvl_ss0p75vn40c_i0p95v.db saed32lvt_ff0p95vn40c.db saed32lvt_ff1p16vn40c.db saed32lvt_ulvl_ff1p16vn40c_i0p95v.db saed32lvt_dlvl_ff0p95vn40c_i1p16v.db saed32hvt_ff0p95vn40c.db saed32hvt_ff1p16vn40c.db saed32hvt_ulvl_ff1p16vn40c_i0p95v.db saed32hvt_dlvl_ff0p95vn40c_i1p16v.db saed32lvt_ff0p95v125c.db saed32lvt_ff1p16v125c.db saed32lvt_ulvl_ff1p16v125c_i0p95v.db saed32lvt_dlvl_ff0p95v125c_i1p16v.db saed32hvt_ff0p95v125c.db saed32hvt_ff1p16v125c.db saed32hvt_ulvl_ff1p16v125c_i0p95v.db saed32hvt_dlvl_ff0p95v125c_i1p16v.db saed32lvt_ss0p75v125c.db saed32lvt_ss0p95v125c.db saed32lvt_ulvl_ss0p95v125c_i0p75v.db saed32lvt_dlvl_ss0p75v125c_i0p95v.db saed32hvt_ss0p75v125c.db saed32hvt_ss0p95v125c.db saed32hvt_ulvl_ss0p95v125c_i0p75v.db saed32hvt_dlvl_ss0p75v125c_i0p95v.db saed32sramlp_ss0p75vn40c_i0p75v.db saed32sramlp_ss0p95vn40c_i0p95v.db saed32sramlp_ff0p95vn40c_i0p95v.db saed32sramlp_ff1p16vn40c_i1p16v.db saed32sramlp_ff0p95v125c_i0p95v.db saed32sramlp_ff1p16v125c_i1p16v.db saed32sramlp_ss0p75v125c_i0p75v.db saed32sramlp_ss0p95v125c_i0p95v.db"
set target_library "saed32lvt_ss0p75v125c.db"
read_db $target_library

#set target_library /afs/ece/class/ece341/setup/Artisan/typical.db
#set link_library /afs/ece/class/ece341/setup/Artisan/typical.db
#set search_path [concat $search_path ./447src ./src]

# TODO: Add sources files here. Dependencies should be listed first
set src [list ./447src/regfile.v ./src/mips_decode.sv ./src/mips_core.sv]

# Set top module
set top_module mips_core

define_design_lib WORK -path "./work"

analyze -format sverilog -lib WORK $src
elaborate $top_module -lib WORK -update
current_design $top_module

link
uniquify

# =============================== CLOCKING ===============================

create_clock -period 10.0 clk

set real_inputs [remove_from_collection [remove_from_collection [all_inputs] clk] e]

set_input_delay -clock clk -max 0 $real_inputs
set_output_delay -clock clk -max 0 [all_outputs]

set_max_delay 25.0 [all_outputs]

# =============================== REPORTS ================================

check_design
compile -area_effort high

report_area > area_mips_core.rpt
report_timing > timing_mips_core.rpt
report_power > power_mips_core.rpt
write -format verilog -output netlist_mips_core.sv

exit
