--------------------
Cycle:1 96  LW    R1, 128(R0)

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:2 100 ADDI  R1, R1, #-8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:3 104 SW    R1, 128(R0)

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:4 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:5 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:6 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:7 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:8 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:9 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:10 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:11 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:12 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:13 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:14 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:15 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:16 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:17 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:18 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:19 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:20 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:21 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:22 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:23 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:24 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:25 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:26 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:27 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:28 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:29 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:30 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:31 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:32 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:33 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:34 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:35 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:36 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:37 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:38 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:39 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:40 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:41 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:42 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:43 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:44 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:45 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:46 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:47 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:48 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:49 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:50 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

--------------------
Cycle:51 108 BLTZ  R1, #8

Pre-Issue Buffer: 
	Entry 0: 
	Entry 1: 
	Entry 2: 
	Entry 3: 
Pre_ALU Queue: 
	Entry 0: 
	Entry 1: 
Post_ALU Queue: 
	Entry 0: 
Pre_MEM Queue: 
	Entry 0: 
	Entry 1: 
Post_MEM Queue: 
	Entry 0: 

Registers: 
R00:	0	-4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Cache
Set 0: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 1: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 2: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
Set 3: LRU=0
	Entry0:[(0,0,0)<00000000000000000000000000000000,00000000000000000000000000000000>]
	Entry1:[(0,0,0)<00000000000000000000000000000000,00000000011000111111010000010100>]

Data: 
128: 	4	16	0	0	0	0	0	0	

