Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 12:38:16 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 120 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.692        0.000                      0                 3374        0.042        0.000                      0                 3374        3.225        0.000                       0                  1430  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.692        0.000                      0                 3374        0.042        0.000                      0                 3374        3.225        0.000                       0                  1430  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_2/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 1.290ns (30.070%)  route 3.000ns (69.930%))
  Logic Levels:           10  (CARRY8=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.036     0.036    fsm14/clk
    SLICE_X47Y72         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm14/out_reg[1]/Q
                         net (fo=18, routed)          0.462     0.594    fsm14/fsm14_out[1]
    SLICE_X45Y72         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.789 f  fsm14/out[0]_i_2__12/O
                         net (fo=9, routed)           0.192     0.981    fsm13/out_reg[0]_20
    SLICE_X44Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.158 f  fsm13/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.200     1.358    fsm11/out_reg[0]_4
    SLICE_X42Y72         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.506 r  fsm11/out[1]_i_3__1/O
                         net (fo=8, routed)           0.314     1.820    fsm10/out_reg[0]_2
    SLICE_X40Y68         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.085     1.905 r  fsm10/out[31]_i_3__3/O
                         net (fo=98, routed)          0.862     2.767    w_3/out_reg[0]_1
    SLICE_X45Y57         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     2.829 r  w_3/out[7]_i_23/O
                         net (fo=2, routed)           0.395     3.224    w_3/out_reg[3]_0
    SLICE_X44Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     3.287 r  w_3/out[7]_i_15/O
                         net (fo=1, routed)           0.010     3.297    fsm3/S[3]
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.492 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.520    fsm3/out_reg[7]_i_2_n_1
    SLICE_X44Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.543 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.571    fsm3/out_reg[15]_i_2_n_1
    SLICE_X44Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.717 r  fsm3/out_reg[23]_i_2/O[7]
                         net (fo=4, routed)           0.441     4.158    w_2/out[23]
    SLICE_X43Y63         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.258 r  w_2/out[23]_i_1__1/O
                         net (fo=1, routed)           0.068     4.326    w_2/w_2_in[23]
    SLICE_X43Y63         FDRE                                         r  w_2/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    w_2/clk
    SLICE_X43Y63         FDRE                                         r  w_2/out_reg[23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y63         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    w_2/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_3/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 1.312ns (30.755%)  route 2.954ns (69.245%))
  Logic Levels:           11  (CARRY8=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.036     0.036    fsm14/clk
    SLICE_X47Y72         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm14/out_reg[1]/Q
                         net (fo=18, routed)          0.462     0.594    fsm14/fsm14_out[1]
    SLICE_X45Y72         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.789 f  fsm14/out[0]_i_2__12/O
                         net (fo=9, routed)           0.192     0.981    fsm13/out_reg[0]_20
    SLICE_X44Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.158 f  fsm13/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.200     1.358    fsm11/out_reg[0]_4
    SLICE_X42Y72         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.506 r  fsm11/out[1]_i_3__1/O
                         net (fo=8, routed)           0.314     1.820    fsm10/out_reg[0]_2
    SLICE_X40Y68         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.085     1.905 r  fsm10/out[31]_i_3__3/O
                         net (fo=98, routed)          0.862     2.767    w_3/out_reg[0]_1
    SLICE_X45Y57         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     2.829 r  w_3/out[7]_i_23/O
                         net (fo=2, routed)           0.395     3.224    w_3/out_reg[3]_0
    SLICE_X44Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     3.287 r  w_3/out[7]_i_15/O
                         net (fo=1, routed)           0.010     3.297    fsm3/S[3]
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.492 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.520    fsm3/out_reg[7]_i_2_n_1
    SLICE_X44Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.543 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.571    fsm3/out_reg[15]_i_2_n_1
    SLICE_X44Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.594 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.622    fsm3/out_reg[23]_i_2_n_1
    SLICE_X44Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.767 r  fsm3/out_reg[31]_i_4/O[5]
                         net (fo=4, routed)           0.367     4.134    w_3/out[29]
    SLICE_X43Y64         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.234 r  w_3/out[29]_i_1__2/O
                         net (fo=1, routed)           0.068     4.302    w_3/w_3_in[29]
    SLICE_X43Y64         FDRE                                         r  w_3/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    w_3/clk
    SLICE_X43Y64         FDRE                                         r  w_3/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y64         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    w_3/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.248ns (29.316%)  route 3.009ns (70.684%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.036     0.036    fsm14/clk
    SLICE_X47Y72         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm14/out_reg[1]/Q
                         net (fo=18, routed)          0.462     0.594    fsm14/fsm14_out[1]
    SLICE_X45Y72         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.789 f  fsm14/out[0]_i_2__12/O
                         net (fo=9, routed)           0.192     0.981    fsm13/out_reg[0]_20
    SLICE_X44Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.158 f  fsm13/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.200     1.358    fsm11/out_reg[0]_4
    SLICE_X42Y72         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.506 r  fsm11/out[1]_i_3__1/O
                         net (fo=8, routed)           0.314     1.820    fsm10/out_reg[0]_2
    SLICE_X40Y68         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.085     1.905 r  fsm10/out[31]_i_3__3/O
                         net (fo=98, routed)          0.862     2.767    w_3/out_reg[0]_1
    SLICE_X45Y57         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     2.829 r  w_3/out[7]_i_23/O
                         net (fo=2, routed)           0.395     3.224    w_3/out_reg[3]_0
    SLICE_X44Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     3.287 r  w_3/out[7]_i_15/O
                         net (fo=1, routed)           0.010     3.297    fsm3/S[3]
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.492 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.520    fsm3/out_reg[7]_i_2_n_1
    SLICE_X44Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.543 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.571    fsm3/out_reg[15]_i_2_n_1
    SLICE_X44Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.675 r  fsm3/out_reg[23]_i_2/O[3]
                         net (fo=4, routed)           0.458     4.133    fsm/out[19]
    SLICE_X41Y58         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     4.233 r  fsm/out[19]_i_1/O
                         net (fo=1, routed)           0.060     4.293    w_0/D[19]
    SLICE_X41Y58         FDRE                                         r  w_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.025     7.025    w_0/clk
    SLICE_X41Y58         FDRE                                         r  w_0/out_reg[19]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X41Y58         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    w_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_3/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.355ns (32.071%)  route 2.870ns (67.929%))
  Logic Levels:           10  (CARRY8=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.036     0.036    fsm14/clk
    SLICE_X47Y72         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm14/out_reg[1]/Q
                         net (fo=18, routed)          0.462     0.594    fsm14/fsm14_out[1]
    SLICE_X45Y72         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.789 f  fsm14/out[0]_i_2__12/O
                         net (fo=9, routed)           0.192     0.981    fsm13/out_reg[0]_20
    SLICE_X44Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.158 f  fsm13/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.200     1.358    fsm11/out_reg[0]_4
    SLICE_X42Y72         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.506 r  fsm11/out[1]_i_3__1/O
                         net (fo=8, routed)           0.314     1.820    fsm10/out_reg[0]_2
    SLICE_X40Y68         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.085     1.905 r  fsm10/out[31]_i_3__3/O
                         net (fo=98, routed)          0.862     2.767    w_3/out_reg[0]_1
    SLICE_X45Y57         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     2.829 r  w_3/out[7]_i_23/O
                         net (fo=2, routed)           0.395     3.224    w_3/out_reg[3]_0
    SLICE_X44Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     3.287 r  w_3/out[7]_i_15/O
                         net (fo=1, routed)           0.010     3.297    fsm3/S[3]
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.492 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.520    fsm3/out_reg[7]_i_2_n_1
    SLICE_X44Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.543 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.571    fsm3/out_reg[15]_i_2_n_1
    SLICE_X44Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.700 r  fsm3/out_reg[23]_i_2/O[6]
                         net (fo=4, routed)           0.311     4.011    w_3/out[22]
    SLICE_X43Y62         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     4.193 r  w_3/out[22]_i_1__2/O
                         net (fo=1, routed)           0.068     4.261    w_3/w_3_in[22]
    SLICE_X43Y62         FDRE                                         r  w_3/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    w_3/clk
    SLICE_X43Y62         FDRE                                         r  w_3/out_reg[22]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y62         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    w_3/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 1.325ns (31.473%)  route 2.885ns (68.527%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.036     0.036    fsm14/clk
    SLICE_X47Y72         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm14/out_reg[1]/Q
                         net (fo=18, routed)          0.462     0.594    fsm14/fsm14_out[1]
    SLICE_X45Y72         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.789 f  fsm14/out[0]_i_2__12/O
                         net (fo=9, routed)           0.192     0.981    fsm13/out_reg[0]_20
    SLICE_X44Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.158 f  fsm13/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.200     1.358    fsm11/out_reg[0]_4
    SLICE_X42Y72         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.506 r  fsm11/out[1]_i_3__1/O
                         net (fo=8, routed)           0.314     1.820    fsm10/out_reg[0]_2
    SLICE_X40Y68         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.085     1.905 r  fsm10/out[31]_i_3__3/O
                         net (fo=98, routed)          0.862     2.767    w_3/out_reg[0]_1
    SLICE_X45Y57         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     2.829 r  w_3/out[7]_i_23/O
                         net (fo=2, routed)           0.395     3.224    w_3/out_reg[3]_0
    SLICE_X44Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     3.287 r  w_3/out[7]_i_15/O
                         net (fo=1, routed)           0.010     3.297    fsm3/S[3]
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.492 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.520    fsm3/out_reg[7]_i_2_n_1
    SLICE_X44Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.543 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.571    fsm3/out_reg[15]_i_2_n_1
    SLICE_X44Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.594 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.622    fsm3/out_reg[23]_i_2_n_1
    SLICE_X44Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.767 r  fsm3/out_reg[31]_i_4/O[5]
                         net (fo=4, routed)           0.307     4.074    fsm/out[29]
    SLICE_X41Y60         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.113     4.187 r  fsm/out[29]_i_1/O
                         net (fo=1, routed)           0.059     4.246    w_0/D[29]
    SLICE_X41Y60         FDRE                                         r  w_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.024     7.024    w_0/clk
    SLICE_X41Y60         FDRE                                         r  w_0/out_reg[29]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X41Y60         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    w_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_3/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.252ns (29.767%)  route 2.954ns (70.233%))
  Logic Levels:           10  (CARRY8=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.036     0.036    fsm14/clk
    SLICE_X47Y72         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm14/out_reg[1]/Q
                         net (fo=18, routed)          0.462     0.594    fsm14/fsm14_out[1]
    SLICE_X45Y72         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.789 f  fsm14/out[0]_i_2__12/O
                         net (fo=9, routed)           0.192     0.981    fsm13/out_reg[0]_20
    SLICE_X44Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.158 f  fsm13/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.200     1.358    fsm11/out_reg[0]_4
    SLICE_X42Y72         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.506 r  fsm11/out[1]_i_3__1/O
                         net (fo=8, routed)           0.314     1.820    fsm10/out_reg[0]_2
    SLICE_X40Y68         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.085     1.905 r  fsm10/out[31]_i_3__3/O
                         net (fo=98, routed)          0.862     2.767    w_3/out_reg[0]_1
    SLICE_X45Y57         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     2.829 r  w_3/out[7]_i_23/O
                         net (fo=2, routed)           0.395     3.224    w_3/out_reg[3]_0
    SLICE_X44Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     3.287 r  w_3/out[7]_i_15/O
                         net (fo=1, routed)           0.010     3.297    fsm3/S[3]
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.492 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.520    fsm3/out_reg[7]_i_2_n_1
    SLICE_X44Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.543 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.571    fsm3/out_reg[15]_i_2_n_1
    SLICE_X44Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.717 r  fsm3/out_reg[23]_i_2/O[7]
                         net (fo=4, routed)           0.381     4.098    w_3/out[23]
    SLICE_X43Y63         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     4.160 r  w_3/out[23]_i_1__2/O
                         net (fo=1, routed)           0.082     4.242    w_3/w_3_in[23]
    SLICE_X43Y63         FDRE                                         r  w_3/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    w_3/clk
    SLICE_X43Y63         FDRE                                         r  w_3/out_reg[23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X43Y63         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    w_3/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.242    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_2/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.279ns (30.445%)  route 2.922ns (69.555%))
  Logic Levels:           11  (CARRY8=4 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.036     0.036    fsm14/clk
    SLICE_X47Y72         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm14/out_reg[1]/Q
                         net (fo=18, routed)          0.462     0.594    fsm14/fsm14_out[1]
    SLICE_X45Y72         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.789 f  fsm14/out[0]_i_2__12/O
                         net (fo=9, routed)           0.192     0.981    fsm13/out_reg[0]_20
    SLICE_X44Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.158 f  fsm13/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.200     1.358    fsm11/out_reg[0]_4
    SLICE_X42Y72         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.506 r  fsm11/out[1]_i_3__1/O
                         net (fo=8, routed)           0.314     1.820    fsm10/out_reg[0]_2
    SLICE_X40Y68         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.085     1.905 r  fsm10/out[31]_i_3__3/O
                         net (fo=98, routed)          0.862     2.767    w_3/out_reg[0]_1
    SLICE_X45Y57         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     2.829 r  w_3/out[7]_i_23/O
                         net (fo=2, routed)           0.395     3.224    w_3/out_reg[3]_0
    SLICE_X44Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     3.287 r  w_3/out[7]_i_15/O
                         net (fo=1, routed)           0.010     3.297    fsm3/S[3]
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.492 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.520    fsm3/out_reg[7]_i_2_n_1
    SLICE_X44Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.543 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.571    fsm3/out_reg[15]_i_2_n_1
    SLICE_X44Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.594 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.622    fsm3/out_reg[23]_i_2_n_1
    SLICE_X44Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.768 r  fsm3/out_reg[31]_i_4/O[7]
                         net (fo=4, routed)           0.335     4.103    w_2/out[31]
    SLICE_X45Y61         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     4.169 r  w_2/out[31]_i_2__5/O
                         net (fo=1, routed)           0.068     4.237    w_2/w_2_in[31]
    SLICE_X45Y61         FDRE                                         r  w_2/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    w_2/clk
    SLICE_X45Y61         FDRE                                         r  w_2/out_reg[31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y61         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    w_2/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_1/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.324ns (31.539%)  route 2.874ns (68.461%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.036     0.036    fsm14/clk
    SLICE_X47Y72         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm14/out_reg[1]/Q
                         net (fo=18, routed)          0.462     0.594    fsm14/fsm14_out[1]
    SLICE_X45Y72         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.789 f  fsm14/out[0]_i_2__12/O
                         net (fo=9, routed)           0.192     0.981    fsm13/out_reg[0]_20
    SLICE_X44Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.158 f  fsm13/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.200     1.358    fsm11/out_reg[0]_4
    SLICE_X42Y72         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.506 r  fsm11/out[1]_i_3__1/O
                         net (fo=8, routed)           0.314     1.820    fsm10/out_reg[0]_2
    SLICE_X40Y68         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.085     1.905 r  fsm10/out[31]_i_3__3/O
                         net (fo=98, routed)          0.862     2.767    w_3/out_reg[0]_1
    SLICE_X45Y57         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     2.829 r  w_3/out[7]_i_23/O
                         net (fo=2, routed)           0.395     3.224    w_3/out_reg[3]_0
    SLICE_X44Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     3.287 r  w_3/out[7]_i_15/O
                         net (fo=1, routed)           0.010     3.297    fsm3/S[3]
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.492 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.520    fsm3/out_reg[7]_i_2_n_1
    SLICE_X44Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.543 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.571    fsm3/out_reg[15]_i_2_n_1
    SLICE_X44Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.594 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.622    fsm3/out_reg[23]_i_2_n_1
    SLICE_X44Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.731 r  fsm3/out_reg[31]_i_4/O[4]
                         net (fo=4, routed)           0.296     4.027    fsm3/out[28]
    SLICE_X41Y58         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.148     4.175 r  fsm3/out[28]_i_1__0/O
                         net (fo=1, routed)           0.059     4.234    w_1/D[28]
    SLICE_X41Y58         FDRE                                         r  w_1/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.024     7.024    w_1/clk
    SLICE_X41Y58         FDRE                                         r  w_1/out_reg[28]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X41Y58         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    w_1/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_1/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 1.296ns (30.879%)  route 2.901ns (69.121%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.036     0.036    fsm14/clk
    SLICE_X47Y72         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm14/out_reg[1]/Q
                         net (fo=18, routed)          0.462     0.594    fsm14/fsm14_out[1]
    SLICE_X45Y72         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.789 f  fsm14/out[0]_i_2__12/O
                         net (fo=9, routed)           0.192     0.981    fsm13/out_reg[0]_20
    SLICE_X44Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.158 f  fsm13/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.200     1.358    fsm11/out_reg[0]_4
    SLICE_X42Y72         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.506 r  fsm11/out[1]_i_3__1/O
                         net (fo=8, routed)           0.314     1.820    fsm10/out_reg[0]_2
    SLICE_X40Y68         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.085     1.905 r  fsm10/out[31]_i_3__3/O
                         net (fo=98, routed)          0.862     2.767    w_3/out_reg[0]_1
    SLICE_X45Y57         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     2.829 r  w_3/out[7]_i_23/O
                         net (fo=2, routed)           0.395     3.224    w_3/out_reg[3]_0
    SLICE_X44Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     3.287 r  w_3/out[7]_i_15/O
                         net (fo=1, routed)           0.010     3.297    fsm3/S[3]
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.492 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.520    fsm3/out_reg[7]_i_2_n_1
    SLICE_X44Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.543 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.571    fsm3/out_reg[15]_i_2_n_1
    SLICE_X44Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.594 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.622    fsm3/out_reg[23]_i_2_n_1
    SLICE_X44Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.751 r  fsm3/out_reg[31]_i_4/O[6]
                         net (fo=4, routed)           0.312     4.063    fsm3/out[30]
    SLICE_X45Y56         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.163 r  fsm3/out[30]_i_1__0/O
                         net (fo=1, routed)           0.070     4.233    w_1/D[30]
    SLICE_X45Y56         FDRE                                         r  w_1/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.026     7.026    w_1/clk
    SLICE_X45Y56         FDRE                                         r  w_1/out_reg[30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y56         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    w_1/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 fsm14/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 1.323ns (31.545%)  route 2.871ns (68.455%))
  Logic Levels:           11  (CARRY8=4 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.036     0.036    fsm14/clk
    SLICE_X47Y72         FDRE                                         r  fsm14/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm14/out_reg[1]/Q
                         net (fo=18, routed)          0.462     0.594    fsm14/fsm14_out[1]
    SLICE_X45Y72         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.195     0.789 f  fsm14/out[0]_i_2__12/O
                         net (fo=9, routed)           0.192     0.981    fsm13/out_reg[0]_20
    SLICE_X44Y72         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     1.158 f  fsm13/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=7, routed)           0.200     1.358    fsm11/out_reg[0]_4
    SLICE_X42Y72         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.506 r  fsm11/out[1]_i_3__1/O
                         net (fo=8, routed)           0.314     1.820    fsm10/out_reg[0]_2
    SLICE_X40Y68         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.085     1.905 r  fsm10/out[31]_i_3__3/O
                         net (fo=98, routed)          0.862     2.767    w_3/out_reg[0]_1
    SLICE_X45Y57         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.062     2.829 r  w_3/out[7]_i_23/O
                         net (fo=2, routed)           0.395     3.224    w_3/out_reg[3]_0
    SLICE_X44Y55         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     3.287 r  w_3/out[7]_i_15/O
                         net (fo=1, routed)           0.010     3.297    fsm3/S[3]
    SLICE_X44Y55         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.492 r  fsm3/out_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.520    fsm3/out_reg[7]_i_2_n_1
    SLICE_X44Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.543 r  fsm3/out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.571    fsm3/out_reg[15]_i_2_n_1
    SLICE_X44Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.594 r  fsm3/out_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.622    fsm3/out_reg[23]_i_2_n_1
    SLICE_X44Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.731 r  fsm3/out_reg[31]_i_4/O[4]
                         net (fo=4, routed)           0.294     4.025    fsm/out[28]
    SLICE_X41Y60         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.172 r  fsm/out[28]_i_1/O
                         net (fo=1, routed)           0.058     4.230    w_0/D[28]
    SLICE_X41Y60         FDRE                                         r  w_0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1493, unset)         0.024     7.024    w_0/clk
    SLICE_X41Y60         FDRE                                         r  w_0/out_reg[28]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X41Y60         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    w_0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                  2.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X38Y57         FDRE                                         r  div_pipe0/quotient_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[19]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[19]
    SLICE_X38Y57         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[19]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[19]_i_1_n_1
    SLICE_X38Y57         FDRE                                         r  div_pipe0/quotient_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X38Y57         FDRE                                         r  div_pipe0/quotient_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y57         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X41Y114        FDRE                                         r  div_pipe1/quotient_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[25]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[25]
    SLICE_X41Y114        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe1/quotient[25]_i_1__0/O
                         net (fo=1, routed)           0.015     0.106    div_pipe1/quotient[25]_i_1__0_n_1
    SLICE_X41Y114        FDRE                                         r  div_pipe1/quotient_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X41Y114        FDRE                                         r  div_pipe1/quotient_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y114        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X38Y58         FDRE                                         r  div_pipe0/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[16]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[16]
    SLICE_X38Y58         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[16]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[16]_i_1_n_1
    SLICE_X38Y58         FDRE                                         r  div_pipe0/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X38Y58         FDRE                                         r  div_pipe0/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y58         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X38Y58         FDRE                                         r  div_pipe0/quotient_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[17]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[17]
    SLICE_X38Y58         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[17]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[17]_i_1_n_1
    SLICE_X38Y58         FDRE                                         r  div_pipe0/quotient_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X38Y58         FDRE                                         r  div_pipe0/quotient_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y58         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X38Y57         FDRE                                         r  div_pipe0/quotient_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[27]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[27]
    SLICE_X38Y57         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[27]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[27]_i_1_n_1
    SLICE_X38Y57         FDRE                                         r  div_pipe0/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X38Y57         FDRE                                         r  div_pipe0/quotient_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y57         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X41Y56         FDRE                                         r  div_pipe0/quotient_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[4]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[4]
    SLICE_X41Y56         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[4]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[4]_i_1_n_1
    SLICE_X41Y56         FDRE                                         r  div_pipe0/quotient_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X41Y56         FDRE                                         r  div_pipe0/quotient_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y56         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X38Y57         FDRE                                         r  div_pipe0/quotient_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[25]/Q
                         net (fo=2, routed)           0.028     0.079    div_pipe0/quotient[25]
    SLICE_X38Y57         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  div_pipe0/quotient[25]_i_1/O
                         net (fo=1, routed)           0.017     0.110    div_pipe0/quotient[25]_i_1_n_1
    SLICE_X38Y57         FDRE                                         r  div_pipe0/quotient_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X38Y57         FDRE                                         r  div_pipe0/quotient_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y57         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X41Y114        FDRE                                         r  div_pipe1/quotient_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[24]/Q
                         net (fo=2, routed)           0.028     0.079    div_pipe1/quotient[24]
    SLICE_X41Y114        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  div_pipe1/quotient[24]_i_1__0/O
                         net (fo=1, routed)           0.017     0.110    div_pipe1/quotient[24]_i_1__0_n_1
    SLICE_X41Y114        FDRE                                         r  div_pipe1/quotient_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X41Y114        FDRE                                         r  div_pipe1/quotient_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y114        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X41Y56         FDRE                                         r  div_pipe0/quotient_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[30]/Q
                         net (fo=2, routed)           0.062     0.113    div_pipe0/quotient[30]
    SLICE_X41Y55         FDRE                                         r  div_pipe0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.019     0.019    div_pipe0/clk
    SLICE_X41Y55         FDRE                                         r  div_pipe0/out_reg[30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y55         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    div_pipe0/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.013     0.013    div_pipe0/clk
    SLICE_X39Y58         FDRE                                         r  div_pipe0/quotient_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  div_pipe0/quotient_reg[24]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[24]
    SLICE_X39Y58         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[24]_i_1/O
                         net (fo=1, routed)           0.021     0.113    div_pipe0/quotient[24]_i_1_n_1
    SLICE_X39Y58         FDRE                                         r  div_pipe0/quotient_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1493, unset)         0.019     0.019    div_pipe0/clk
    SLICE_X39Y58         FDRE                                         r  div_pipe0/quotient_reg[24]/C
                         clock pessimism              0.000     0.019    
    SLICE_X39Y58         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    div_pipe0/quotient_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y21  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y23  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y24  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y26  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y18  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y20  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y20  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y22  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X46Y65   A_i_k_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X43Y53   A_i_k_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X46Y65   A_i_k_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X46Y65   A_i_k_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y53   A_i_k_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y53   A_i_k_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y54   A_i_k_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y55   A_i_k_0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y54   A_i_k_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y54   A_i_k_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y55   A_i_k_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y55   A_i_k_0/out_reg[15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X46Y65   A_i_k_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X46Y65   A_i_k_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y53   A_i_k_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y53   A_i_k_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y53   A_i_k_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y53   A_i_k_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y54   A_i_k_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y54   A_i_k_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y55   A_i_k_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y55   A_i_k_0/out_reg[12]/C



