<stg><name>StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %xp = alloca i32 1

]]></Node>
<StgValue><ssdm name="xp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %inter5, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i4 0, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:4 %store_ln75 = store i3 0, i3 %xp

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %VITIS_LOOP_78_5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_78_5.i:0 %indvar_flatten_load = load i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_78_5.i:1 %icmp_ln74 = icmp_eq  i4 %indvar_flatten_load, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_78_5.i:2 %add_ln74 = add i4 %indvar_flatten_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_78_5.i:3 %br_ln74 = br i1 %icmp_ln74, void %for.inc27.i, void %for.inc39.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc27.i:0 %xp_load = load i3 %xp

]]></Node>
<StgValue><ssdm name="xp_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc27.i:3 %icmp_ln75 = icmp_eq  i3 %xp_load, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc27.i:4 %select_ln74 = select i1 %icmp_ln75, i3 0, i3 %xp_load

]]></Node>
<StgValue><ssdm name="select_ln74"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="3">
<![CDATA[
for.inc27.i:5 %zext_ln75 = zext i3 %select_ln74

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.i:9 %buf_addr = getelementptr i128 %buf_r, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="128" op_0_bw="3">
<![CDATA[
for.inc27.i:10 %buf_load = load i3 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc27.i:14 %add_ln75 = add i3 %select_ln74, i3 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27.i:15 %store_ln74 = store i4 %add_ln74, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27.i:16 %store_ln75 = store i3 %add_ln75, i3 %xp

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
for.inc39.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc27.i:7 %acc = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %inter5

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="128" op_0_bw="3">
<![CDATA[
for.inc27.i:10 %buf_load = load i3 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc27.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_3_VITIS_LOOP_75_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc27.i:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc27.i:6 %specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln76"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.inc27.i:8 %inter5_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %inter5

]]></Node>
<StgValue><ssdm name="inter5_read"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc27.i:11 %or_ln82_2 = or i128 %acc, i128 %buf_load

]]></Node>
<StgValue><ssdm name="or_ln82_2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc27.i:12 %or_ln82 = or i128 %or_ln82_2, i128 %inter5_read

]]></Node>
<StgValue><ssdm name="or_ln82"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="128" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc27.i:13 %store_ln82 = store i128 %or_ln82, i3 %buf_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
for.inc27.i:17 %br_ln75 = br void %VITIS_LOOP_78_5.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="47" name="inter5" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="inter5"/></StgValue>
</port>
<port id="48" name="buf_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="xp" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_49" to="indvar_flatten" fromId="49" toId="7">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="54" from="inter5" to="specinterface_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="56" from="empty_11" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="59" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="61" from="empty_22" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="62" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="63" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="64" from="empty_22" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="65" from="empty_22" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="66" from="empty_22" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="71" from="empty_22" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="72" from="empty_22" to="specinterface_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_57" to="specinterface_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_76" to="store_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="78" from="indvar_flatten" to="store_ln0" fromId="7" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_79" to="store_ln75" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="xp" to="store_ln75" fromId="6" toId="10">
</dataflow>
<dataflow id="82" from="indvar_flatten" to="indvar_flatten_load" fromId="7" toId="12">
</dataflow>
<dataflow id="83" from="indvar_flatten_load" to="icmp_ln74" fromId="12" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_84" to="icmp_ln74" fromId="84" toId="13">
</dataflow>
<dataflow id="86" from="indvar_flatten_load" to="add_ln74" fromId="12" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_87" to="add_ln74" fromId="87" toId="14">
</dataflow>
<dataflow id="89" from="icmp_ln74" to="br_ln74" fromId="13" toId="15">
</dataflow>
<dataflow id="90" from="xp" to="xp_load" fromId="6" toId="16">
</dataflow>
<dataflow id="91" from="xp_load" to="icmp_ln75" fromId="16" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_92" to="icmp_ln75" fromId="92" toId="17">
</dataflow>
<dataflow id="94" from="icmp_ln75" to="select_ln74" fromId="17" toId="18">
</dataflow>
<dataflow id="95" from="StgValue_79" to="select_ln74" fromId="79" toId="18">
</dataflow>
<dataflow id="96" from="xp_load" to="select_ln74" fromId="16" toId="18">
</dataflow>
<dataflow id="97" from="select_ln74" to="zext_ln75" fromId="18" toId="19">
</dataflow>
<dataflow id="98" from="buf_r" to="buf_addr" fromId="48" toId="20">
</dataflow>
<dataflow id="100" from="StgValue_99" to="buf_addr" fromId="99" toId="20">
</dataflow>
<dataflow id="101" from="zext_ln75" to="buf_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="102" from="buf_addr" to="buf_load" fromId="20" toId="21">
</dataflow>
<dataflow id="103" from="select_ln74" to="add_ln75" fromId="18" toId="22">
</dataflow>
<dataflow id="105" from="StgValue_104" to="add_ln75" fromId="104" toId="22">
</dataflow>
<dataflow id="106" from="add_ln74" to="store_ln74" fromId="14" toId="23">
</dataflow>
<dataflow id="107" from="indvar_flatten" to="store_ln74" fromId="7" toId="23">
</dataflow>
<dataflow id="108" from="add_ln75" to="store_ln75" fromId="22" toId="24">
</dataflow>
<dataflow id="109" from="xp" to="store_ln75" fromId="6" toId="24">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_fifo.volatile.i128P0A" to="acc" fromId="110" toId="25">
</dataflow>
<dataflow id="112" from="inter5" to="acc" fromId="47" toId="25">
</dataflow>
<dataflow id="113" from="buf_addr" to="buf_load" fromId="20" toId="26">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="114" toId="27">
</dataflow>
<dataflow id="117" from="VITIS_LOOP_74_3_VITIS_LOOP_75_4_str" to="specloopname_ln0" fromId="116" toId="27">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="118" toId="28">
</dataflow>
<dataflow id="121" from="StgValue_120" to="speclooptripcount_ln0" fromId="120" toId="28">
</dataflow>
<dataflow id="122" from="StgValue_120" to="speclooptripcount_ln0" fromId="120" toId="28">
</dataflow>
<dataflow id="123" from="StgValue_120" to="speclooptripcount_ln0" fromId="120" toId="28">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecPipeline" to="specpipeline_ln76" fromId="124" toId="29">
</dataflow>
<dataflow id="126" from="StgValue_49" to="specpipeline_ln76" fromId="49" toId="29">
</dataflow>
<dataflow id="127" from="StgValue_57" to="specpipeline_ln76" fromId="57" toId="29">
</dataflow>
<dataflow id="128" from="StgValue_57" to="specpipeline_ln76" fromId="57" toId="29">
</dataflow>
<dataflow id="129" from="StgValue_57" to="specpipeline_ln76" fromId="57" toId="29">
</dataflow>
<dataflow id="130" from="empty_22" to="specpipeline_ln76" fromId="60" toId="29">
</dataflow>
<dataflow id="131" from="_ssdm_op_Read.ap_fifo.volatile.i128P0A" to="inter5_read" fromId="110" toId="30">
</dataflow>
<dataflow id="132" from="inter5" to="inter5_read" fromId="47" toId="30">
</dataflow>
<dataflow id="133" from="acc" to="or_ln82_2" fromId="25" toId="31">
</dataflow>
<dataflow id="134" from="buf_load" to="or_ln82_2" fromId="26" toId="31">
</dataflow>
<dataflow id="135" from="or_ln82_2" to="or_ln82" fromId="31" toId="32">
</dataflow>
<dataflow id="136" from="inter5_read" to="or_ln82" fromId="30" toId="32">
</dataflow>
<dataflow id="137" from="or_ln82" to="store_ln82" fromId="32" toId="33">
</dataflow>
<dataflow id="138" from="buf_addr" to="store_ln82" fromId="20" toId="33">
</dataflow>
<dataflow id="139" from="icmp_ln74" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="140" from="icmp_ln74" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
