/*#******************************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn16ffcll1prf_2013.12.00.120a 								*/
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) HKMG                                                             */
/*# Memory Type    : TSMC 16nm FFC One Port Register File with d0907 bit cell                                        	     */
/*# Library Name   : ts5n16ffcllsvta8x128m1sw (user specify : TS5N16FFCLLSVTA8X128M1SW)				*/
/*# Library Version: 120a													*/
/*# Generated Time : 2025/06/23, 09:41:36										  	*/
/*#******************************************************************************************************************************/
/*#														    		*/
/*# STATEMENT OF USE												    		*/
/*#														    		*/
/*# This information contains confidential and proprietary information of TSMC.                                   		*/
/*# No part of this information may be reproduced, transmitted, transcribed,					     		*/
/*# stored in a retrieval system, or translated into any human or computer					    		*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,					    		*/
/*# optical, chemical, manual, or otherwise, without the prior written permission                                  		*/
/*# of TSMC. This information was prepared for informational purpose and is for				      			*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the				      		*/
/*# information at any time and without notice.								      			*/
/*#														 		*/
/*#******************************************************************************************************************************/
/* Template Version : S_03_43401                                               */
/****************************************************************************** */

library (  ts5n16ffcllsvta8x128m1sw_tt1vm10c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 09:41:36" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -10.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1vm10c" ) {
        process : 1 ;
        temperature : -10 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1vm10c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_2_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from : 2 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_127_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS5N16FFCLLSVTA8X128M1SW ) {
    memory () {
        type : ram ;
        address_width : 3 ;
        word_width : 128 ;
    }
    functional_peak_current : 46906.600000;
    area : 1243.322976 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001355 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.361632, 0.379692, 0.403422, 0.542500, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.361632, 0.379692, 0.403422, 0.542500, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.325469, 0.341723, 0.363080, 0.488250, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.325469, 0.341723, 0.363080, 0.488250, 0.983250" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.047720" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.054582" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001355 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.361632, 0.379692, 0.403422, 0.542500, 1.092500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.361632, 0.379692, 0.403422, 0.542500, 1.092500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.325469, 0.341723, 0.363080, 0.488250, 0.983250" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.325469, 0.341723, 0.363080, 0.488250, 0.983250" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.047720" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.054582" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_127_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.012749, 0.012749, 0.012749, 0.012749, 0.012749" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.012749, 0.012749, 0.012749, 0.012749, 0.012749" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.140551, 0.156641, 0.172641, 0.202441, 0.256941",\
              "0.148011, 0.164101, 0.180101, 0.209901, 0.264401",\
              "0.156381, 0.172471, 0.188471, 0.218271, 0.272771",\
              "0.167181, 0.183271, 0.199271, 0.229071, 0.283571",\
              "0.178241, 0.194331, 0.210331, 0.240131, 0.294631"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.140551, 0.156641, 0.172641, 0.202441, 0.256941",\
              "0.148011, 0.164101, 0.180101, 0.209901, 0.264401",\
              "0.156381, 0.172471, 0.188471, 0.218271, 0.272771",\
              "0.167181, 0.183271, 0.199271, 0.229071, 0.283571",\
              "0.178241, 0.194331, 0.210331, 0.240131, 0.294631"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010825, 0.039184, 0.074126, 0.123990, 0.246808",\
              "0.010825, 0.039184, 0.074126, 0.123990, 0.246808",\
              "0.010825, 0.039184, 0.074126, 0.123990, 0.246808",\
              "0.010825, 0.039184, 0.074126, 0.123990, 0.246808",\
              "0.010825, 0.039184, 0.074126, 0.123990, 0.246808"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.010825, 0.039184, 0.074126, 0.123990, 0.246808",\
              "0.010825, 0.039184, 0.074126, 0.123990, 0.246808",\
              "0.010825, 0.039184, 0.074126, 0.123990, 0.246808",\
              "0.010825, 0.039184, 0.074126, 0.123990, 0.246808",\
              "0.010825, 0.039184, 0.074126, 0.123990, 0.246808"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.173540, 0.188030, 0.202730, 0.232550, 0.297650",\
              "0.182150, 0.196640, 0.211340, 0.241160, 0.306260",\
              "0.191600, 0.206090, 0.220790, 0.250610, 0.315710",\
              "0.203465, 0.217955, 0.232655, 0.262475, 0.327575",\
              "0.216170, 0.230660, 0.245360, 0.275180, 0.340280"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.008338, 0.032710, 0.062691, 0.145235, 0.290480",\
              "0.008338, 0.032710, 0.062691, 0.145235, 0.290480",\
              "0.008338, 0.032710, 0.062691, 0.145235, 0.290480",\
              "0.008338, 0.032710, 0.062691, 0.145235, 0.290480",\
              "0.008338, 0.032710, 0.062691, 0.145235, 0.290480"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.173540, 0.188030, 0.202730, 0.232550, 0.297650",\
              "0.182150, 0.196640, 0.211340, 0.241160, 0.306260",\
              "0.191600, 0.206090, 0.220790, 0.250610, 0.315710",\
              "0.203465, 0.217955, 0.232655, 0.262475, 0.327575",\
              "0.216170, 0.230660, 0.245360, 0.275180, 0.340280"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.008338, 0.032710, 0.062691, 0.145235, 0.290480",\
              "0.008338, 0.032710, 0.062691, 0.145235, 0.290480",\
              "0.008338, 0.032710, 0.062691, 0.145235, 0.290480",\
              "0.008338, 0.032710, 0.062691, 0.145235, 0.290480",\
              "0.008338, 0.032710, 0.062691, 0.145235, 0.290480"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.032927 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.157310, 0.165166, 0.175489, 0.235987, 0.475237" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.157310, 0.165166, 0.175489, 0.235987, 0.475237" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.361632, 0.379692, 0.403422, 0.542500, 1.092500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.361632, 0.379692, 0.403422, 0.542500, 1.092500" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.830320" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.109214" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.188070" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.122925" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.312520" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.122948" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.750290" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.122936" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.082648" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001326 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.034805" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.044317" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.097724, 0.101964, 0.109702, 0.127086, 0.161112",\
              "0.101752, 0.105992, 0.113730, 0.131114, 0.165140",\
              "0.108854, 0.113094, 0.120832, 0.138216, 0.172242",\
              "0.122634, 0.126874, 0.134612, 0.151996, 0.186022",\
              "0.150088, 0.154328, 0.162066, 0.179450, 0.213476"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.097724, 0.101964, 0.109702, 0.127086, 0.161112",\
              "0.101752, 0.105992, 0.113730, 0.131114, 0.165140",\
              "0.108854, 0.113094, 0.120832, 0.138216, 0.172242",\
              "0.122634, 0.126874, 0.134612, 0.151996, 0.186022",\
              "0.150088, 0.154328, 0.162066, 0.179450, 0.213476"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.073711, 0.073711, 0.073601, 0.073381, 0.072941",\
              "0.090761, 0.090761, 0.090651, 0.090431, 0.089991",\
              "0.110891, 0.110891, 0.110781, 0.110561, 0.110121",\
              "0.144441, 0.144441, 0.144331, 0.144111, 0.143671",\
              "0.199661, 0.199661, 0.199551, 0.199331, 0.198891"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.073711, 0.073711, 0.073601, 0.073381, 0.072941",\
              "0.090761, 0.090761, 0.090651, 0.090431, 0.089991",\
              "0.110891, 0.110891, 0.110781, 0.110561, 0.110121",\
              "0.144441, 0.144441, 0.144331, 0.144111, 0.143671",\
              "0.199661, 0.199661, 0.199551, 0.199331, 0.198891"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001355 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.047720" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.054582" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092626, 0.096442, 0.102060, 0.117430, 0.153470",\
              "0.101850, 0.105666, 0.111284, 0.126654, 0.162694",\
              "0.115930, 0.119746, 0.125364, 0.140734, 0.176774",\
              "0.145786, 0.149602, 0.155220, 0.170590, 0.206630",\
              "0.206664, 0.210480, 0.216098, 0.231468, 0.267508"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092626, 0.096442, 0.102060, 0.117430, 0.153470",\
              "0.101850, 0.105666, 0.111284, 0.126654, 0.162694",\
              "0.115930, 0.119746, 0.125364, 0.140734, 0.176774",\
              "0.145786, 0.149602, 0.155220, 0.170590, 0.206630",\
              "0.206664, 0.210480, 0.216098, 0.231468, 0.267508"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090651, 0.090651, 0.090651, 0.090651, 0.090651",\
              "0.107701, 0.107701, 0.107701, 0.107701, 0.107701",\
              "0.127831, 0.127831, 0.127831, 0.127831, 0.127831",\
              "0.161381, 0.161381, 0.161381, 0.161381, 0.161381",\
              "0.216491, 0.216491, 0.216491, 0.216491, 0.216491"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090651, 0.090651, 0.090651, 0.090651, 0.090651",\
              "0.107701, 0.107701, 0.107701, 0.107701, 0.107701",\
              "0.127831, 0.127831, 0.127831, 0.127831, 0.127831",\
              "0.161381, 0.161381, 0.161381, 0.161381, 0.161381",\
              "0.216491, 0.216491, 0.216491, 0.216491, 0.216491"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_2_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001325 ;
        pin (A[2:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.033462" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.034747" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.084986, 0.089226, 0.096116, 0.112652, 0.144346",\
              "0.088696, 0.092936, 0.099826, 0.116362, 0.148056",\
              "0.099402, 0.103642, 0.110532, 0.127068, 0.158762",\
              "0.126856, 0.131096, 0.137986, 0.154522, 0.186216",\
              "0.190986, 0.195226, 0.202116, 0.218652, 0.250346"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.084986, 0.089226, 0.096116, 0.112652, 0.144346",\
              "0.088696, 0.092936, 0.099826, 0.116362, 0.148056",\
              "0.099402, 0.103642, 0.110532, 0.127068, 0.158762",\
              "0.126856, 0.131096, 0.137986, 0.154522, 0.186216",\
              "0.190986, 0.195226, 0.202116, 0.218652, 0.250346"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090275, 0.090275, 0.090385, 0.090495, 0.090715",\
              "0.107105, 0.107105, 0.107215, 0.107325, 0.107545",\
              "0.126685, 0.126685, 0.126795, 0.126905, 0.127125",\
              "0.159355, 0.159355, 0.159465, 0.159575, 0.159795",\
              "0.214575, 0.214575, 0.214685, 0.214795, 0.215015"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090275, 0.090275, 0.090385, 0.090495, 0.090715",\
              "0.107105, 0.107105, 0.107215, 0.107325, 0.107545",\
              "0.126685, 0.126685, 0.126795, 0.126905, 0.127125",\
              "0.159355, 0.159355, 0.159465, 0.159575, 0.159795",\
              "0.214575, 0.214575, 0.214685, 0.214795, 0.215015"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001174 ;
        pin ( BWEB[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.000908" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000940" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.027132, 0.035453, 0.046530, 0.069214, 0.114900",\
              "0.026390, 0.034711, 0.045788, 0.068472, 0.114158",\
              "0.031160, 0.039481, 0.050558, 0.073242, 0.118928",\
              "0.048862, 0.057183, 0.068260, 0.090944, 0.136630",\
              "0.094760, 0.103081, 0.114158, 0.136842, 0.182528"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.027132, 0.035453, 0.046530, 0.069214, 0.114900",\
              "0.026390, 0.034711, 0.045788, 0.068472, 0.114158",\
              "0.031160, 0.039481, 0.050558, 0.073242, 0.118928",\
              "0.048862, 0.057183, 0.068260, 0.090944, 0.136630",\
              "0.094760, 0.103081, 0.114158, 0.136842, 0.182528"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.131907, 0.131907, 0.131907, 0.131792, 0.131792",\
              "0.156072, 0.156072, 0.156072, 0.155957, 0.155957",\
              "0.181207, 0.181207, 0.181207, 0.181092, 0.181092",\
              "0.221472, 0.221472, 0.221472, 0.221357, 0.221357",\
              "0.288547, 0.288547, 0.288547, 0.288432, 0.288432"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.131907, 0.131907, 0.131907, 0.131792, 0.131792",\
              "0.156072, 0.156072, 0.156072, 0.155957, 0.155957",\
              "0.181207, 0.181207, 0.181207, 0.181092, 0.181092",\
              "0.221472, 0.221472, 0.221472, 0.221357, 0.221357",\
              "0.288547, 0.288547, 0.288547, 0.288432, 0.288432"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001051 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.000863" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000816" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.027132, 0.035453, 0.046530, 0.069214, 0.114900",\
              "0.026390, 0.034711, 0.045788, 0.068472, 0.114158",\
              "0.031160, 0.039481, 0.050558, 0.073242, 0.118928",\
              "0.048862, 0.057183, 0.068260, 0.090944, 0.136630",\
              "0.094760, 0.103081, 0.114158, 0.136842, 0.182528"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.027132, 0.035453, 0.046530, 0.069214, 0.114900",\
              "0.026390, 0.034711, 0.045788, 0.068472, 0.114158",\
              "0.031160, 0.039481, 0.050558, 0.073242, 0.118928",\
              "0.048862, 0.057183, 0.068260, 0.090944, 0.136630",\
              "0.094760, 0.103081, 0.114158, 0.136842, 0.182528"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.131907, 0.131907, 0.131907, 0.131792, 0.131792",\
              "0.156072, 0.156072, 0.156072, 0.155957, 0.155957",\
              "0.181207, 0.181207, 0.181207, 0.181092, 0.181092",\
              "0.221472, 0.221472, 0.221472, 0.221357, 0.221357",\
              "0.288547, 0.288547, 0.288547, 0.288432, 0.288432"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.131907, 0.131907, 0.131907, 0.131792, 0.131792",\
              "0.156072, 0.156072, 0.156072, 0.155957, 0.155957",\
              "0.181207, 0.181207, 0.181207, 0.181092, 0.181092",\
              "0.221472, 0.221472, 0.221472, 0.221357, 0.221357",\
              "0.288547, 0.288547, 0.288547, 0.288432, 0.288432"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.414030 ;
    }
}
}
