Quartus Prime Archive log --	J:/ece385/lab8/Lab8_provided/lab8_tmp_archive.qarlog

Archive:	J:/ece385/lab8/Lab8_provided/lab8_tmp_archive.qar
Date:		Thu Oct 25 11:48:55 2018
Quartus Prime		18.0.0 Build 614 04/24/2018 SJ Lite Edition

	=========== Files Selected: ===========
J:/ece385/lab8/Lab8_provided/Color_Mapper.sv
J:/ece385/lab8/Lab8_provided/HexDriver.sv
J:/ece385/lab8/Lab8_provided/PLLJ_PLLSPE_INFO.txt
J:/ece385/lab8/Lab8_provided/VGA_controller.sv
J:/ece385/lab8/Lab8_provided/ball.sv
J:/ece385/lab8/Lab8_provided/hpi_io_intf.sv
J:/ece385/lab8/Lab8_provided/lab7_usb.qsf
J:/ece385/lab8/Lab8_provided/lab8.qpf
J:/ece385/lab8/Lab8_provided/lab8.qsf
J:/ece385/lab8/Lab8_provided/lab8.sv
J:/ece385/lab8/Lab8_provided/lab8_assignment_defaults.qdf
J:/ece385/lab8/Lab8_provided/vga_clk.ppf
J:/ece385/lab8/Lab8_provided/vga_clk.qip
J:/ece385/lab8/Lab8_provided/vga_clk.v
J:/ece385/lab8/lab8_soc.qsys
J:/ece385/lab8/lab8_soc.sopcinfo
J:/ece385/lab8/lab8_soc/lab8_soc.cmp
J:/ece385/lab8/lab8_soc/synthesis/lab8_soc.debuginfo
J:/ece385/lab8/lab8_soc/synthesis/lab8_soc.qip
J:/ece385/lab8/lab8_soc/synthesis/lab8_soc.regmap
J:/ece385/lab8/lab8_soc/synthesis/lab8_soc.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_default_burst_converter.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_incr_burst_converter.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_merlin_address_alignment.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_merlin_width_adapter.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_reset_controller.sdc
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_reset_controller.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/altera_wrap_burst_converter.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_keycode.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_007.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.sdc
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_ociram_default_contents.mif
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_rf_ram_a.mif
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_rf_ram_b.mif
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.hex
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_sdram.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v
J:/ece385/lab8/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v
c:/intelfpga_lite/18.0/quartus/bin64/assignment_defaults.qdf
	======= Total: 86 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Thu Oct 25 11:49:13 2018
Source archive file:	J:/ece385/lab8/Lab8_provided/lab8_tmp_archive.qar
Archive was extracted into	K:/rsurti2_bmchand2/
		 - successfully.
