
c:\MCU\hc32mini\miniProjects\L110_LPrun\EIDE\Project\LPrunTest.elf:     file format elf32-littlearm


Disassembly of section .text:

000000c0 <delay>:
		delay(0x4000);
        M0P_GPIO->P3OUT_f.P34 = 1;           //  out 0
	}
}	

void delay(uint32_t nTime)  {
  c0:	b082      	sub	sp, #8
	volatile uint32_t count;

	count = nTime;
  c2:	9001      	str	r0, [sp, #4]
	while (count--);
  c4:	9b01      	ldr	r3, [sp, #4]
  c6:	1e5a      	subs	r2, r3, #1
  c8:	9201      	str	r2, [sp, #4]
  ca:	2b00      	cmp	r3, #0
  cc:	d1fa      	bne.n	c4 <delay+0x4>
}
  ce:	b002      	add	sp, #8
  d0:	4770      	bx	lr

000000d2 <LPTIM_IRQHandler>:
		Change_HCLK_PRS(5);
	}
}

void LPTIM_IRQHandler(void) {
	if (M0P_LPTIMER->IFR_f.TF == 1) {
  d2:	4a05      	ldr	r2, [pc, #20]	@ (e8 <LPTIM_IRQHandler+0x16>)
  d4:	6f13      	ldr	r3, [r2, #112]	@ 0x70
  d6:	07db      	lsls	r3, r3, #31
  d8:	0fd9      	lsrs	r1, r3, #31
  da:	2b00      	cmp	r3, #0
  dc:	d002      	beq.n	e4 <LPTIM_IRQHandler+0x12>
		// clear interrupt flag
		M0P_LPTIMER->ICLR_f.TFC = 0;
  de:	6f53      	ldr	r3, [r2, #116]	@ 0x74
  e0:	438b      	bics	r3, r1
  e2:	6753      	str	r3, [r2, #116]	@ 0x74
	}
}
  e4:	4770      	bx	lr
  e6:	46c0      	nop			@ (mov r8, r8)
  e8:	40000c00 	.word	0x40000c00

000000ec <SystemInit>:
    //hcr 4MHz manual trim.
    //Clk_SetRCHFreq(ClkFreq4Mhz);
    //Clk_Enable(ClkRCH, TRUE);

	// set RCH = 4MHz
    M0P_CLOCK->RCH_CR_f.TRIM = (*((volatile uint16_t*) (0x00100C08ul)));
  ec:	4b08      	ldr	r3, [pc, #32]	@ (110 <_Min_Heap_Size+0x10>)
  ee:	4909      	ldr	r1, [pc, #36]	@ (114 <_Min_Heap_Size+0x14>)
  f0:	881a      	ldrh	r2, [r3, #0]
  f2:	68cb      	ldr	r3, [r1, #12]
  f4:	0552      	lsls	r2, r2, #21
  f6:	0adb      	lsrs	r3, r3, #11
  f8:	0d52      	lsrs	r2, r2, #21
  fa:	02db      	lsls	r3, r3, #11
  fc:	4313      	orrs	r3, r2
  fe:	60cb      	str	r3, [r1, #12]
    //M0P_CLOCK->RCH_CR_f.TRIM = 1;
    while (!M0P_CLOCK->RCH_CR_f.STABLE);
 100:	68cb      	ldr	r3, [r1, #12]
 102:	051b      	lsls	r3, r3, #20
 104:	d5fc      	bpl.n	100 <_Min_Heap_Size>
	SystemCoreClock = 4000000;
 106:	4b04      	ldr	r3, [pc, #16]	@ (118 <_Min_Heap_Size+0x18>)
 108:	4a04      	ldr	r2, [pc, #16]	@ (11c <_Min_Heap_Size+0x1c>)
 10a:	601a      	str	r2, [r3, #0]

    //DDL_ZERO_STRUCT(stcCfg);
    //stcCfg.bNoRef = TRUE;
    //stcCfg.u32LoadVal = 0xFFFFFF;
    //Clk_SysTickConfig(&stcCfg);
}
 10c:	4770      	bx	lr
 10e:	46c0      	nop			@ (mov r8, r8)
 110:	00100c08 	.word	0x00100c08
 114:	40002000 	.word	0x40002000
 118:	20000000 	.word	0x20000000
 11c:	003d0900 	.word	0x003d0900

00000120 <deregister_tm_clones>:
 120:	4804      	ldr	r0, [pc, #16]	@ (134 <deregister_tm_clones+0x14>)
 122:	4b05      	ldr	r3, [pc, #20]	@ (138 <deregister_tm_clones+0x18>)
 124:	b510      	push	{r4, lr}
 126:	4283      	cmp	r3, r0
 128:	d003      	beq.n	132 <deregister_tm_clones+0x12>
 12a:	4b04      	ldr	r3, [pc, #16]	@ (13c <deregister_tm_clones+0x1c>)
 12c:	2b00      	cmp	r3, #0
 12e:	d000      	beq.n	132 <deregister_tm_clones+0x12>
 130:	4798      	blx	r3
 132:	bd10      	pop	{r4, pc}
 134:	20000004 	.word	0x20000004
 138:	20000004 	.word	0x20000004
 13c:	00000000 	.word	0x00000000

00000140 <register_tm_clones>:
 140:	4806      	ldr	r0, [pc, #24]	@ (15c <register_tm_clones+0x1c>)
 142:	4907      	ldr	r1, [pc, #28]	@ (160 <register_tm_clones+0x20>)
 144:	1a09      	subs	r1, r1, r0
 146:	108b      	asrs	r3, r1, #2
 148:	0fc9      	lsrs	r1, r1, #31
 14a:	18c9      	adds	r1, r1, r3
 14c:	b510      	push	{r4, lr}
 14e:	1049      	asrs	r1, r1, #1
 150:	d003      	beq.n	15a <register_tm_clones+0x1a>
 152:	4b04      	ldr	r3, [pc, #16]	@ (164 <register_tm_clones+0x24>)
 154:	2b00      	cmp	r3, #0
 156:	d000      	beq.n	15a <register_tm_clones+0x1a>
 158:	4798      	blx	r3
 15a:	bd10      	pop	{r4, pc}
 15c:	20000004 	.word	0x20000004
 160:	20000004 	.word	0x20000004
 164:	00000000 	.word	0x00000000

00000168 <__do_global_dtors_aux>:
 168:	b510      	push	{r4, lr}
 16a:	4c07      	ldr	r4, [pc, #28]	@ (188 <__do_global_dtors_aux+0x20>)
 16c:	7823      	ldrb	r3, [r4, #0]
 16e:	2b00      	cmp	r3, #0
 170:	d109      	bne.n	186 <__do_global_dtors_aux+0x1e>
 172:	f7ff ffd5 	bl	120 <deregister_tm_clones>
 176:	4b05      	ldr	r3, [pc, #20]	@ (18c <__do_global_dtors_aux+0x24>)
 178:	2b00      	cmp	r3, #0
 17a:	d002      	beq.n	182 <__do_global_dtors_aux+0x1a>
 17c:	4804      	ldr	r0, [pc, #16]	@ (190 <__do_global_dtors_aux+0x28>)
 17e:	e000      	b.n	182 <__do_global_dtors_aux+0x1a>
 180:	bf00      	nop
 182:	2301      	movs	r3, #1
 184:	7023      	strb	r3, [r4, #0]
 186:	bd10      	pop	{r4, pc}
 188:	20000004 	.word	0x20000004
 18c:	00000000 	.word	0x00000000
 190:	00000474 	.word	0x00000474

00000194 <frame_dummy>:
 194:	4b05      	ldr	r3, [pc, #20]	@ (1ac <frame_dummy+0x18>)
 196:	b510      	push	{r4, lr}
 198:	2b00      	cmp	r3, #0
 19a:	d003      	beq.n	1a4 <frame_dummy+0x10>
 19c:	4904      	ldr	r1, [pc, #16]	@ (1b0 <frame_dummy+0x1c>)
 19e:	4805      	ldr	r0, [pc, #20]	@ (1b4 <frame_dummy+0x20>)
 1a0:	e000      	b.n	1a4 <frame_dummy+0x10>
 1a2:	bf00      	nop
 1a4:	f7ff ffcc 	bl	140 <register_tm_clones>
 1a8:	bd10      	pop	{r4, pc}
 1aa:	46c0      	nop			@ (mov r8, r8)
 1ac:	00000000 	.word	0x00000000
 1b0:	20000008 	.word	0x20000008
 1b4:	00000474 	.word	0x00000474

000001b8 <main>:
int main(void) {
 1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO
 1ba:	2380      	movs	r3, #128	@ 0x80
 1bc:	4c7e      	ldr	r4, [pc, #504]	@ (3b8 <main.c.037c0908+0x18b>)
    M0P_GPIO->P2ADS = 0x00;
 1be:	20c6      	movs	r0, #198	@ 0xc6
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO
 1c0:	6a22      	ldr	r2, [r4, #32]
 1c2:	055b      	lsls	r3, r3, #21
 1c4:	4313      	orrs	r3, r2
    M0P_GPIO->P0ADS = 0x00;
 1c6:	2200      	movs	r2, #0
	M0P_GPIO->P2DR  = 0xFF;
 1c8:	25ce      	movs	r5, #206	@ 0xce
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO
 1ca:	6223      	str	r3, [r4, #32]
    M0P_GPIO->P0ADS = 0x00;
 1cc:	497b      	ldr	r1, [pc, #492]	@ (3bc <main.c.037c0908+0x18f>)
 1ce:	4b7c      	ldr	r3, [pc, #496]	@ (3c0 <main.c.037c0908+0x193>)
    M0P_GPIO->P2ADS = 0x00;
 1d0:	0040      	lsls	r0, r0, #1
    M0P_GPIO->P0ADS = 0x00;
 1d2:	610a      	str	r2, [r1, #16]
    M0P_GPIO->P1ADS = 0x00;
 1d4:	650a      	str	r2, [r1, #80]	@ 0x50
    M0P_GPIO->P2ADS = 0x00;
 1d6:	501a      	str	r2, [r3, r0]
	M0P_GPIO->P3ADS = 0x00;
 1d8:	3040      	adds	r0, #64	@ 0x40
 1da:	501a      	str	r2, [r3, r0]
    M0P_GPIO->P2DIR	= 0x00;
 1dc:	384c      	subs	r0, #76	@ 0x4c
    M0P_GPIO->P0DIR	= 0x00;
 1de:	604a      	str	r2, [r1, #4]
    M0P_GPIO->P1DIR	= 0x00;
 1e0:	644a      	str	r2, [r1, #68]	@ 0x44
    M0P_GPIO->P2DIR	= 0x00;
 1e2:	501a      	str	r2, [r3, r0]
    M0P_GPIO->P3DIR	= 0x00;
 1e4:	3040      	adds	r0, #64	@ 0x40
 1e6:	501a      	str	r2, [r3, r0]
	M0P_GPIO->P2OD  = 0x00;
 1e8:	3814      	subs	r0, #20
	M0P_GPIO->P0OD  = 0x00;
 1ea:	630a      	str	r2, [r1, #48]	@ 0x30
	M0P_GPIO->P1OD  = 0x00;
 1ec:	670a      	str	r2, [r1, #112]	@ 0x70
	M0P_GPIO->P2OD  = 0x00;
 1ee:	501a      	str	r2, [r3, r0]
	M0P_GPIO->P3OD  = 0x00;
 1f0:	3040      	adds	r0, #64	@ 0x40
 1f2:	501a      	str	r2, [r3, r0]
	M0P_GPIO->P2PU  = 0x00;
 1f4:	384c      	subs	r0, #76	@ 0x4c
	M0P_GPIO->P0PU  = 0x00;
 1f6:	624a      	str	r2, [r1, #36]	@ 0x24
	M0P_GPIO->P1PU  = 0x00;
 1f8:	664a      	str	r2, [r1, #100]	@ 0x64
	M0P_GPIO->P2PU  = 0x00;
 1fa:	501a      	str	r2, [r3, r0]
	M0P_GPIO->P3PU  = 0x00;
 1fc:	3040      	adds	r0, #64	@ 0x40
 1fe:	501a      	str	r2, [r3, r0]
	M0P_GPIO->P2PD  = 0x00;
 200:	383c      	subs	r0, #60	@ 0x3c
	M0P_GPIO->P0PD  = 0x00;
 202:	628a      	str	r2, [r1, #40]	@ 0x28
	M0P_GPIO->P1PD  = 0x00;
 204:	668a      	str	r2, [r1, #104]	@ 0x68
	M0P_GPIO->P2PD  = 0x00;
 206:	501a      	str	r2, [r3, r0]
	M0P_GPIO->P3PD  = 0x00;
 208:	3040      	adds	r0, #64	@ 0x40
 20a:	501a      	str	r2, [r3, r0]
	M0P_GPIO->P2DR  = 0xFF;
 20c:	006d      	lsls	r5, r5, #1
	M0P_GPIO->P0DR  = 0xFF;
 20e:	38e5      	subs	r0, #229	@ 0xe5
 210:	6208      	str	r0, [r1, #32]
	M0P_GPIO->P1DR  = 0xFF;
 212:	6608      	str	r0, [r1, #96]	@ 0x60
	M0P_GPIO->P2DR  = 0xFF;
 214:	5158      	str	r0, [r3, r5]
	M0P_GPIO->P3DR  = 0xFF;
 216:	3540      	adds	r5, #64	@ 0x40
 218:	5158      	str	r0, [r3, r5]
	M0P_GPIO->P0OUT  = 0x00;
 21a:	60ca      	str	r2, [r1, #12]
	M0P_GPIO->P1OUT  = 0x00;
 21c:	64ca      	str	r2, [r1, #76]	@ 0x4c
	M0P_GPIO->P2OUT  = 0x00;
 21e:	21c4      	movs	r1, #196	@ 0xc4
 220:	0049      	lsls	r1, r1, #1
 222:	505a      	str	r2, [r3, r1]
	M0P_GPIO->P3OUT  = 0x00;
 224:	3140      	adds	r1, #64	@ 0x40
 226:	505a      	str	r2, [r3, r1]
	M0P_CLOCK->PERI_CLKEN_f.GPIO = 0;    //  disable CLK to GPIO
 228:	6a22      	ldr	r2, [r4, #32]
 22a:	4966      	ldr	r1, [pc, #408]	@ (3c4 <main.c.037c0908+0x197>)
	M0P_CLOCK->RCL_CR_f.STARTUP = 1;  // 16 cycles
 22c:	4866      	ldr	r0, [pc, #408]	@ (3c8 <main.c.037c0908+0x19b>)
	M0P_CLOCK->PERI_CLKEN_f.GPIO = 0;    //  disable CLK to GPIO
 22e:	400a      	ands	r2, r1
	M0P_CLOCK->RCL_CR_f.TRIM = 1;
 230:	2101      	movs	r1, #1
	M0P_CLOCK->PERI_CLKEN_f.GPIO = 0;    //  disable CLK to GPIO
 232:	6222      	str	r2, [r4, #32]
	M0P_CLOCK->RCL_CR_f.TRIM = 1;
 234:	6962      	ldr	r2, [r4, #20]
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
 236:	4f65      	ldr	r7, [pc, #404]	@ (3cc <main.c.037c0908+0x19f>)
	M0P_CLOCK->RCL_CR_f.TRIM = 1;
 238:	0a92      	lsrs	r2, r2, #10
 23a:	0292      	lsls	r2, r2, #10
 23c:	430a      	orrs	r2, r1
 23e:	6162      	str	r2, [r4, #20]
	M0P_CLOCK->RCL_CR_f.STARTUP = 1;  // 16 cycles
 240:	2280      	movs	r2, #128	@ 0x80
 242:	6961      	ldr	r1, [r4, #20]
 244:	00d2      	lsls	r2, r2, #3
 246:	4001      	ands	r1, r0
 248:	430a      	orrs	r2, r1
 24a:	6162      	str	r2, [r4, #20]
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 24c:	4a60      	ldr	r2, [pc, #384]	@ (3d0 <main.c.037c0908+0x1a3>)
 24e:	60a2      	str	r2, [r4, #8]
	M0P_CLOCK->SYSCTRL0_f.RCL_EN = 1;
 250:	2204      	movs	r2, #4
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
 252:	60a7      	str	r7, [r4, #8]
	M0P_CLOCK->SYSCTRL0_f.RCL_EN = 1;
 254:	6821      	ldr	r1, [r4, #0]
 256:	430a      	orrs	r2, r1
 258:	6022      	str	r2, [r4, #0]
	while (M0P_CLOCK->RCL_CR_f.STABLE == 0);
 25a:	6962      	ldr	r2, [r4, #20]
 25c:	04d2      	lsls	r2, r2, #19
 25e:	d5fc      	bpl.n	25a <main.c.037c0908+0x2d>
	M0P_CLOCK->SYSCTRL0_f.CLK_SW4_SEL = 2;
 260:	2230      	movs	r2, #48	@ 0x30
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 262:	4d5b      	ldr	r5, [pc, #364]	@ (3d0 <main.c.037c0908+0x1a3>)
    M0P_GPIO->P2OD_f.P24 = 0;            //  PushPull ( not open drain )
 264:	26d6      	movs	r6, #214	@ 0xd6
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 266:	60a5      	str	r5, [r4, #8]
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
 268:	60a7      	str	r7, [r4, #8]
	M0P_CLOCK->SYSCTRL0_f.CLK_SW4_SEL = 2;
 26a:	6821      	ldr	r1, [r4, #0]
    M0P_GPIO->P2OD_f.P24 = 0;            //  PushPull ( not open drain )
 26c:	0076      	lsls	r6, r6, #1
	M0P_CLOCK->SYSCTRL0_f.CLK_SW4_SEL = 2;
 26e:	4391      	bics	r1, r2
 270:	3a10      	subs	r2, #16
 272:	430a      	orrs	r2, r1
	M0P_CLOCK->SYSCTRL0_f.RCH_EN = 0;
 274:	2101      	movs	r1, #1
	M0P_CLOCK->SYSCTRL0_f.CLK_SW4_SEL = 2;
 276:	6022      	str	r2, [r4, #0]
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 278:	60a5      	str	r5, [r4, #8]
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
 27a:	60a7      	str	r7, [r4, #8]
	M0P_CLOCK->SYSCTRL0_f.RCH_EN = 0;
 27c:	6822      	ldr	r2, [r4, #0]
    M0P_GPIO->P2ADS_f.P24 = 0;           //  not analog
 27e:	25c6      	movs	r5, #198	@ 0xc6
	M0P_CLOCK->SYSCTRL0_f.RCH_EN = 0;
 280:	438a      	bics	r2, r1
 282:	6022      	str	r2, [r4, #0]
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO
 284:	2280      	movs	r2, #128	@ 0x80
 286:	6a21      	ldr	r1, [r4, #32]
 288:	0552      	lsls	r2, r2, #21
 28a:	430a      	orrs	r2, r1
 28c:	6222      	str	r2, [r4, #32]
    M0P_GPIO->P2ADS_f.P24 = 0;           //  not analog
 28e:	2210      	movs	r2, #16
 290:	006d      	lsls	r5, r5, #1
 292:	5959      	ldr	r1, [r3, r5]
 294:	4391      	bics	r1, r2
 296:	5159      	str	r1, [r3, r5]
    M0P_GPIO->P24_SEL = 3;               //  alternate HCLK_out
 298:	494e      	ldr	r1, [pc, #312]	@ (3d4 <main.c.037c0908+0x1a7>)
 29a:	3d8a      	subs	r5, #138	@ 0x8a
 29c:	3dff      	subs	r5, #255	@ 0xff
 29e:	600d      	str	r5, [r1, #0]
    M0P_GPIO->P2DIR_f.P24 = 0;           //  output
 2a0:	357e      	adds	r5, #126	@ 0x7e
 2a2:	35ff      	adds	r5, #255	@ 0xff
 2a4:	5959      	ldr	r1, [r3, r5]
 2a6:	4391      	bics	r1, r2
 2a8:	5159      	str	r1, [r3, r5]
    M0P_GPIO->P2OD_f.P24 = 0;            //  PushPull ( not open drain )
 2aa:	5999      	ldr	r1, [r3, r6]
 2ac:	4391      	bics	r1, r2
 2ae:	5199      	str	r1, [r3, r6]
    M0P_GPIO->P2PD_f.P24 = 0;            //  no Pull Down
 2b0:	3e08      	subs	r6, #8
 2b2:	5999      	ldr	r1, [r3, r6]
 2b4:	4391      	bics	r1, r2
 2b6:	5199      	str	r1, [r3, r6]
    M0P_GPIO->P2PU_f.P24 = 0;            //  no Pull Up
 2b8:	3e04      	subs	r6, #4
 2ba:	5999      	ldr	r1, [r3, r6]
 2bc:	4391      	bics	r1, r2
 2be:	5199      	str	r1, [r3, r6]
    M0P_GPIO->P2DR_f.P24 = 0;            //  High speed
 2c0:	21ce      	movs	r1, #206	@ 0xce
 2c2:	0049      	lsls	r1, r1, #1
 2c4:	585e      	ldr	r6, [r3, r1]
 2c6:	4396      	bics	r6, r2
    M0P_GPIO->CTRL1_f.HCLK_SEL = 0;
 2c8:	22c1      	movs	r2, #193	@ 0xc1
    M0P_GPIO->P2DR_f.P24 = 0;            //  High speed
 2ca:	505e      	str	r6, [r3, r1]
    M0P_GPIO->CTRL1_f.HCLK_SEL = 0;
 2cc:	0092      	lsls	r2, r2, #2
 2ce:	5899      	ldr	r1, [r3, r2]
	M0P_CLOCK->SYSCTRL0_f.HCLK_PRS = k;
 2d0:	4e41      	ldr	r6, [pc, #260]	@ (3d8 <main.c.037c0908+0x1ab>)
    M0P_GPIO->CTRL1_f.HCLK_SEL = 0;
 2d2:	4001      	ands	r1, r0
 2d4:	5099      	str	r1, [r3, r2]
    M0P_GPIO->CTRL1_f.HCLK_EN = 1;
 2d6:	2180      	movs	r1, #128	@ 0x80
 2d8:	5898      	ldr	r0, [r3, r2]
 2da:	0189      	lsls	r1, r1, #6
 2dc:	4301      	orrs	r1, r0
	delay(32000*xPrefix);
 2de:	20fa      	movs	r0, #250	@ 0xfa
    M0P_GPIO->CTRL1_f.HCLK_EN = 1;
 2e0:	5099      	str	r1, [r3, r2]
	delay(32000*xPrefix);
 2e2:	01c0      	lsls	r0, r0, #7
 2e4:	f7ff feec 	bl	c0 <delay>
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 2e8:	4b39      	ldr	r3, [pc, #228]	@ (3d0 <main.c.037c0908+0x1a3>)
	M0P_LPTIMER->CR_f.GATE_P = 0;
 2ea:	493c      	ldr	r1, [pc, #240]	@ (3dc <main.c.037c0908+0x1af>)
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 2ec:	60a3      	str	r3, [r4, #8]
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
 2ee:	60a7      	str	r7, [r4, #8]
	M0P_CLOCK->SYSCTRL0_f.HCLK_PRS = k;
 2f0:	6823      	ldr	r3, [r4, #0]
 2f2:	4033      	ands	r3, r6
 2f4:	431d      	orrs	r5, r3
	M0P_CLOCK->PERI_CLKEN_f.LPTIM = 1;
 2f6:	2380      	movs	r3, #128	@ 0x80
	M0P_CLOCK->SYSCTRL0_f.HCLK_PRS = k;
 2f8:	6025      	str	r5, [r4, #0]
	M0P_CLOCK->PERI_CLKEN_f.LPTIM = 1;
 2fa:	6a22      	ldr	r2, [r4, #32]
 2fc:	009b      	lsls	r3, r3, #2
	M0P_LPTIMER->CR_f.GATE_P = 0;
 2fe:	4d38      	ldr	r5, [pc, #224]	@ (3e0 <main.c.037c0908+0x1b3>)
	M0P_CLOCK->PERI_CLKEN_f.LPTIM = 1;
 300:	4313      	orrs	r3, r2
 302:	6223      	str	r3, [r4, #32]
	M0P_LPTIMER->CR_f.GATE_P = 0;
 304:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
	M0P_LPTIMER->CR_f.GATE = 0;
 306:	4a37      	ldr	r2, [pc, #220]	@ (3e4 <main.c.037c0908+0x1b7>)
	M0P_LPTIMER->CR_f.GATE_P = 0;
 308:	400b      	ands	r3, r1
 30a:	66eb      	str	r3, [r5, #108]	@ 0x6c
	M0P_LPTIMER->CR_f.GATE = 0;
 30c:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 30e:	4013      	ands	r3, r2
 310:	66eb      	str	r3, [r5, #108]	@ 0x6c
	M0P_LPTIMER->CR_f.TCK_SEL = 0;
 312:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 314:	3232      	adds	r2, #50	@ 0x32
 316:	32ff      	adds	r2, #255	@ 0xff
 318:	4393      	bics	r3, r2
 31a:	66eb      	str	r3, [r5, #108]	@ 0x6c
	M0P_LPTIMER->CR_f.TOG_EN = 0;
 31c:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 31e:	3a28      	subs	r2, #40	@ 0x28
 320:	4393      	bics	r3, r2
 322:	66eb      	str	r3, [r5, #108]	@ 0x6c
	M0P_LPTIMER->CR_f.CT = 0;
 324:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 326:	3a04      	subs	r2, #4
 328:	4393      	bics	r3, r2
 32a:	66eb      	str	r3, [r5, #108]	@ 0x6c
	M0P_LPTIMER->CR_f.MD = 1;
 32c:	2302      	movs	r3, #2
 32e:	6eea      	ldr	r2, [r5, #108]	@ 0x6c
 330:	4313      	orrs	r3, r2
 332:	66eb      	str	r3, [r5, #108]	@ 0x6c
	M0P_LPTIMER->CR_f.IE = 1;  //  enable Interrupt
 334:	2380      	movs	r3, #128	@ 0x80
 336:	6eea      	ldr	r2, [r5, #108]	@ 0x6c
 338:	00db      	lsls	r3, r3, #3
 33a:	4313      	orrs	r3, r2
 33c:	66eb      	str	r3, [r5, #108]	@ 0x6c
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 33e:	2280      	movs	r2, #128	@ 0x80
 340:	4b29      	ldr	r3, [pc, #164]	@ (3e8 <main.c.037c0908+0x1bb>)
 342:	0292      	lsls	r2, r2, #10
 344:	601a      	str	r2, [r3, #0]
	while (M0P_LPTIMER->CR_f.WT_FLAG == 0);
 346:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 348:	061b      	lsls	r3, r3, #24
 34a:	d5fc      	bpl.n	346 <main.c.037c0908+0x119>
	M0P_LPTIMER->ARR_f.ARR = 0xE000; //  count from 0xF800 to 0xFFFF  (2048)
 34c:	22e0      	movs	r2, #224	@ 0xe0
 34e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 350:	0212      	lsls	r2, r2, #8
 352:	0c1b      	lsrs	r3, r3, #16
 354:	041b      	lsls	r3, r3, #16
 356:	4313      	orrs	r3, r2
 358:	666b      	str	r3, [r5, #100]	@ 0x64
	M0P_LPTIMER->CNT = 0xE000;
 35a:	662a      	str	r2, [r5, #96]	@ 0x60
	SCB->SCR = 4;
 35c:	2204      	movs	r2, #4
 35e:	4b23      	ldr	r3, [pc, #140]	@ (3ec <main.c.037c0908+0x1bf>)
 360:	611a      	str	r2, [r3, #16]
	M0P_CLOCK->PERI_CLKEN_f.LPTIM = 1;
 362:	2280      	movs	r2, #128	@ 0x80
 364:	6a23      	ldr	r3, [r4, #32]
 366:	0092      	lsls	r2, r2, #2
 368:	4313      	orrs	r3, r2
	M0P_LPTIMER->CR_f.TR = 1;  //  Run
 36a:	2201      	movs	r2, #1
	M0P_CLOCK->PERI_CLKEN_f.LPTIM = 1;
 36c:	6223      	str	r3, [r4, #32]
	M0P_LPTIMER->CR_f.TR = 1;  //  Run
 36e:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 370:	4313      	orrs	r3, r2
 372:	66eb      	str	r3, [r5, #108]	@ 0x6c
		__WFI();
 374:	bf30      	wfi
	M0P_LPTIMER->CR_f.TR = 0;  //  Run
 376:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
		delay(100*xPrefix);
 378:	2064      	movs	r0, #100	@ 0x64
	M0P_LPTIMER->CR_f.TR = 0;  //  Run
 37a:	4393      	bics	r3, r2
 37c:	66eb      	str	r3, [r5, #108]	@ 0x6c
	M0P_CLOCK->PERI_CLKEN_f.LPTIM = 0;
 37e:	6a23      	ldr	r3, [r4, #32]
 380:	4a16      	ldr	r2, [pc, #88]	@ (3dc <main.c.037c0908+0x1af>)
 382:	4013      	ands	r3, r2
 384:	6223      	str	r3, [r4, #32]
		delay(100*xPrefix);
 386:	f7ff fe9b 	bl	c0 <delay>
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 38a:	4b11      	ldr	r3, [pc, #68]	@ (3d0 <main.c.037c0908+0x1a3>)
		delay(8000*xPrefix);
 38c:	20fa      	movs	r0, #250	@ 0xfa
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 38e:	60a3      	str	r3, [r4, #8]
	M0P_CLOCK->SYSCTRL0_f.HCLK_PRS = k;
 390:	2380      	movs	r3, #128	@ 0x80
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
 392:	60a7      	str	r7, [r4, #8]
	M0P_CLOCK->SYSCTRL0_f.HCLK_PRS = k;
 394:	6822      	ldr	r2, [r4, #0]
		delay(8000*xPrefix);
 396:	0140      	lsls	r0, r0, #5
	M0P_CLOCK->SYSCTRL0_f.HCLK_PRS = k;
 398:	4032      	ands	r2, r6
 39a:	4313      	orrs	r3, r2
 39c:	6023      	str	r3, [r4, #0]
		delay(8000*xPrefix);
 39e:	f7ff fe8f 	bl	c0 <delay>
	M0P_CLOCK->SYSCTRL2 = 0x5A5A;
 3a2:	4b0b      	ldr	r3, [pc, #44]	@ (3d0 <main.c.037c0908+0x1a3>)
 3a4:	60a3      	str	r3, [r4, #8]
	M0P_CLOCK->SYSCTRL0_f.HCLK_PRS = k;
 3a6:	23a0      	movs	r3, #160	@ 0xa0
	M0P_CLOCK->SYSCTRL2 = 0xA5A5;
 3a8:	60a7      	str	r7, [r4, #8]
	M0P_CLOCK->SYSCTRL0_f.HCLK_PRS = k;
 3aa:	6822      	ldr	r2, [r4, #0]
 3ac:	005b      	lsls	r3, r3, #1
 3ae:	4032      	ands	r2, r6
 3b0:	4313      	orrs	r3, r2
 3b2:	6023      	str	r3, [r4, #0]
	while(1) {
 3b4:	e7d5      	b.n	362 <main.c.037c0908+0x135>
 3b6:	46c0      	nop			@ (mov r8, r8)
 3b8:	40002000 	.word	0x40002000
 3bc:	40020cfc 	.word	0x40020cfc
 3c0:	40020c00 	.word	0x40020c00
 3c4:	efffffff 	.word	0xefffffff
 3c8:	fffff3ff 	.word	0xfffff3ff
 3cc:	0000a5a5 	.word	0x0000a5a5
 3d0:	00005a5a 	.word	0x00005a5a
 3d4:	40020c90 	.word	0x40020c90
 3d8:	fffffe3f 	.word	0xfffffe3f
 3dc:	fffffdff 	.word	0xfffffdff
 3e0:	40000c00 	.word	0x40000c00
 3e4:	fffffeff 	.word	0xfffffeff
 3e8:	e000e100 	.word	0xe000e100
 3ec:	e000ed00 	.word	0xe000ed00

000003f0 <Reset_Handler>:
                .weak       Reset_Handler
                .type       Reset_Handler, %function
                .globl      Reset_Handler
Reset_Handler:
                /* Set stack top pointer. */
                ldr         r0, =__StackTop
 3f0:	4810      	ldr	r0, [pc, #64]	@ (434 <Rom_Code+0x10>)
                mov         sp ,r0
 3f2:	4685      	mov	sp, r0

000003f4 <CopyData>:
 *
 * All addresses must be aligned to 4 bytes boundary.
 */
                /* Copy data from read only memory to RAM. */
CopyData:
                ldr         r1, =__etext
 3f4:	4910      	ldr	r1, [pc, #64]	@ (438 <Rom_Code+0x14>)
                ldr         r2, =__data_start__
 3f6:	4a11      	ldr	r2, [pc, #68]	@ (43c <Rom_Code+0x18>)
                ldr         r3, =__data_end__
 3f8:	4b11      	ldr	r3, [pc, #68]	@ (440 <Rom_Code+0x1c>)

                subs        r3, r2
 3fa:	1a9b      	subs	r3, r3, r2
                ble         CopyLoopExit
 3fc:	dd03      	ble.n	406 <ClearBss>

000003fe <CopyLoop>:
CopyLoop:
                subs        r3, #4
 3fe:	3b04      	subs	r3, #4
                ldr         r0, [r1,r3]
 400:	58c8      	ldr	r0, [r1, r3]
                str         r0, [r2,r3]
 402:	50d0      	str	r0, [r2, r3]
                bgt         CopyLoop
 404:	dcfb      	bgt.n	3fe <CopyLoop>

00000406 <ClearBss>:
 *
 * Both addresses must be aligned to 4 bytes boundary.
 */
                /* Clear BSS section. */
ClearBss:
                ldr         r1, =__bss_start__
 406:	490f      	ldr	r1, [pc, #60]	@ (444 <Rom_Code+0x20>)
                ldr         r2, =__bss_end__
 408:	4a0f      	ldr	r2, [pc, #60]	@ (448 <Rom_Code+0x24>)

                movs        r0, 0
 40a:	2000      	movs	r0, #0
                subs        r2, r1
 40c:	1a52      	subs	r2, r2, r1
                ble         ClearLoopExit
 40e:	dd02      	ble.n	416 <ClearLoopExit>

00000410 <ClearLoop>:
ClearLoop:
                subs        r2, #4
 410:	3a04      	subs	r2, #4
                str         r0, [r1, r2]
 412:	5088      	str	r0, [r1, r2]
                bgt         ClearLoop
 414:	dcfc      	bgt.n	410 <ClearLoop>

00000416 <ClearLoopExit>:
ClearLoopExit:
                /* reset NVIC if in rom debug */
                ldr         r0, =0x20000000
 416:	480d      	ldr	r0, [pc, #52]	@ (44c <Rom_Code+0x28>)
                ldr         r2, =0x0
 418:	4a0d      	ldr	r2, [pc, #52]	@ (450 <Rom_Code+0x2c>)
                movs        r1, #0
 41a:	2100      	movs	r1, #0
                add         r1, pc, #0
 41c:	a100      	add	r1, pc, #0	@ (adr r1, 420 <ClearLoopExit+0xa>)
                cmp         r1, r0
 41e:	4281      	cmp	r1, r0
                bls         Rom_Code
 420:	d900      	bls.n	424 <Rom_Code>
                /* ram code base address. */
                add         r2, r0, r2
 422:	4402      	add	r2, r0

00000424 <Rom_Code>:
Rom_Code:
                /* reset vector table address */
                ldr         r0, =0xE000ED08
 424:	480b      	ldr	r0, [pc, #44]	@ (454 <Rom_Code+0x30>)
                str         r2, [r0]
 426:	6002      	str	r2, [r0, #0]
                /* Call the clock system initialization function. */
                bl          SystemInit
 428:	f7ff fe60 	bl	ec <SystemInit>
                /* Call static constructors */
                //bl          __libc_init_array
                /* Call the application's entry point. */
                bl          main
 42c:	f7ff fec4 	bl	1b8 <main>
                bx          lr
 430:	4770      	bx	lr
 432:	0000      	.short	0x0000
                ldr         r0, =__StackTop
 434:	20000220 	.word	0x20000220
                ldr         r1, =__etext
 438:	0000047c 	.word	0x0000047c
                ldr         r2, =__data_start__
 43c:	20000000 	.word	0x20000000
                ldr         r3, =__data_end__
 440:	20000004 	.word	0x20000004
                ldr         r1, =__bss_start__
 444:	20000004 	.word	0x20000004
                ldr         r2, =__bss_end__
 448:	20000020 	.word	0x20000020
                ldr         r0, =0x20000000
 44c:	20000000 	.word	0x20000000
                ldr         r2, =0x0
 450:	00000000 	.word	0x00000000
                ldr         r0, =0xE000ED08
 454:	e000ed08 	.word	0xe000ed08

00000458 <ADC_IRQHandler>:
;<h> Default handler start.
*/
                .section    .text.Default_Handler, "ax", %progbits
                .align      2
Default_Handler:
                b           .
 458:	e7fe      	b.n	458 <ADC_IRQHandler>
 45a:	46c0      	nop			@ (mov r8, r8)

0000045c <_init>:
 45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 45e:	46c0      	nop			@ (mov r8, r8)
 460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 462:	bc08      	pop	{r3}
 464:	469e      	mov	lr, r3
 466:	4770      	bx	lr

00000468 <_fini>:
 468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 46a:	46c0      	nop			@ (mov r8, r8)
 46c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 46e:	bc08      	pop	{r3}
 470:	469e      	mov	lr, r3
 472:	4770      	bx	lr
