{"Source Block": ["hdl/library/common/ad_gt_channel_1.v@176:186@HdlIdDef", "  output  [ 7:0]  up_drp_rxrate;\n\n  // internal registers\n\n  reg     [ 3:0]  rx_user_ready = 'd0;\n  reg     [ 3:0]  tx_user_ready = 'd0;\n  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n"], "Clone Blocks": [["hdl/library/common/ad_gt_channel_1.v@179:189", "\n  reg     [ 3:0]  rx_user_ready = 'd0;\n  reg     [ 3:0]  tx_user_ready = 'd0;\n  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n  reg             up_drp_ready = 'd0;\n"], ["hdl/library/common/ad_gt_channel_1.v@181:191", "  reg     [ 3:0]  tx_user_ready = 'd0;\n  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n  reg             up_drp_ready = 'd0;\n  reg     [ 7:0]  up_drp_rxrate = 'd0;\n\n"], ["hdl/library/common/ad_gt_channel_1.v@175:185", "  input   [ 7:0]  up_drp_lanesel;\n  output  [ 7:0]  up_drp_rxrate;\n\n  // internal registers\n\n  reg     [ 3:0]  rx_user_ready = 'd0;\n  reg     [ 3:0]  tx_user_ready = 'd0;\n  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n"], ["hdl/library/common/ad_gt_channel_1.v@182:192", "  reg             rx_rst_done = 'd0;\n  reg             tx_rst_done = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg     [15:0]  up_drp_wdata_int = 'd0;\n  reg     [15:0]  up_drp_rdata = 'd0;\n  reg             up_drp_ready = 'd0;\n  reg     [ 7:0]  up_drp_rxrate = 'd0;\n\n  // internal signals\n"]], "Diff Content": {"Delete": [[181, "  reg     [ 3:0]  tx_user_ready = 'd0;\n"]], "Add": []}}