LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY Lab4 IS
PORT (U: IN STD_lOGIC;
		S0: IN STD_lOGIC;
		V: IN STD_lOGIC;
		S1: IN STD_lOGIC;
		W: IN STD_lOGIC;
		M: OUT STD_lOGIC;
		LEDR: OUT STD_lOGIC_VECTOR (4 DOWNTO 0)
		);
END Lab4;
		
ARCHITECTURE Behavior OF Lab4 IS
BEGIN

	LEDR(4) <= S1;
	LEDR(3) <= S0;
	LEDR(2) <= U;
	LEDR(1) <= V;
	LEDR(0) <= W;

	M <= (NOT S1 AND((NOT S0 AND U )OR(S0 AND V)))OR (S1 AND W);

END Behavior;
