$date
	Wed Nov 06 08:58:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_DFF $end
$var wire 1 ! t_Q $end
$var reg 1 " t_Clk $end
$var reg 1 # t_D $end
$var reg 1 $ t_rst $end
$scope module D $end
$var wire 1 " Clk $end
$var wire 1 # D $end
$var wire 1 $ rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
x#
0"
0!
$end
#2
1$
#5
x!
1"
#10
0"
1#
#15
1!
1"
#20
0"
0#
#25
0!
1"
#30
0"
#35
1"
#40
0"
1#
#45
1!
1"
#50
0"
0#
#55
0!
1"
#60
0"
1#
#65
1!
1"
#70
0"
#75
1"
#80
0"
#85
1"
#87
0!
0$
#90
0"
#92
1$
#95
1!
1"
#100
0"
0#
#105
0!
1"
#110
0"
