<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pmhal_tps65218.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_34f667cebd49ccbcf021744ef8851d49.html">pmic</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">pmhal_tps65218.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>The Power Management IC (PMIC) tps65218 specific API definition.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_tps65218_regulator_prop.html">pmhalTps65218RegulatorProp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPS65218 Regulator description structure.  <a href="structpmhal_tps65218_regulator_prop.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a84dd09d62cb2eea96fc19566237efc90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84dd09d62cb2eea96fc19566237efc90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a84dd09d62cb2eea96fc19566237efc90">PMHAL_TPS65218_CHIPID_CHIP_MASK</a>&#160;&#160;&#160;(0xF8U)</td></tr>
<tr class="memdesc:a84dd09d62cb2eea96fc19566237efc90"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65218 CHIPID Register Fields Mask Field PMHAL_TPS65218_CHIPID.CHIP 7:3 CHIP: Chip ID. <br /></td></tr>
<tr class="separator:a84dd09d62cb2eea96fc19566237efc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ba2681ac070e71a97d675e71debbe9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21ba2681ac070e71a97d675e71debbe9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a21ba2681ac070e71a97d675e71debbe9">PMHAL_TPS65218_CHIPID_CHIP_SHIFT</a>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="memdesc:a21ba2681ac070e71a97d675e71debbe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65218 CHIPID Register Fields Shift Field PMHAL_TPS65218_CHIPID.CHIP. <br /></td></tr>
<tr class="separator:a21ba2681ac070e71a97d675e71debbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc6ea617c8dc39953d5e3229ff29073"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fc6ea617c8dc39953d5e3229ff29073"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a2fc6ea617c8dc39953d5e3229ff29073">PMHAL_TPS65218_PASSWORD_PWRD_MASK</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:a2fc6ea617c8dc39953d5e3229ff29073"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65218_PASSWORD.PWRD Mask. 7:0 PWRD: Password for accessing protected registers. <br /></td></tr>
<tr class="separator:a2fc6ea617c8dc39953d5e3229ff29073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64799d90d671cd42d6a46971da7522b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64799d90d671cd42d6a46971da7522b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a64799d90d671cd42d6a46971da7522b0">PMHAL_TPS65218_PASSWORD_PWRD_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a64799d90d671cd42d6a46971da7522b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65218_PASSWORD.PWRD Shift. <br /></td></tr>
<tr class="separator:a64799d90d671cd42d6a46971da7522b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033b3a2c6485965110f7e7863054d334"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a033b3a2c6485965110f7e7863054d334"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a033b3a2c6485965110f7e7863054d334">PMHAL_TPS65218_VOLT_MASK</a>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="memdesc:a033b3a2c6485965110f7e7863054d334"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65218_DCDCx/LDOx.VOLT Mask. 5:0 VOLT: PMHAL_TPS65218 Output Voltages. <br /></td></tr>
<tr class="separator:a033b3a2c6485965110f7e7863054d334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4aafdaaf56cb28d8a65a13d5d554dd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4aafdaaf56cb28d8a65a13d5d554dd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#ab4aafdaaf56cb28d8a65a13d5d554dd9">PMHAL_TPS65218_VOLT_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ab4aafdaaf56cb28d8a65a13d5d554dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65218_DCDCx/LDOx.VOLT Shift. <br /></td></tr>
<tr class="separator:ab4aafdaaf56cb28d8a65a13d5d554dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1aefb75086697800ff3b6c1cc150cf3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1aefb75086697800ff3b6c1cc150cf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#ad1aefb75086697800ff3b6c1cc150cf3">PMHAL_TPS65218_ENABLEx_DCx_EN_MASK</a>(x)&#160;&#160;&#160;(0x1U &lt;&lt; x)</td></tr>
<tr class="memdesc:ad1aefb75086697800ff3b6c1cc150cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65218_ENABLEx.DCx_EN Mask. 1:0 ENx: PMHAL_TPS65218 Regulator x enable bit. <br /></td></tr>
<tr class="separator:ad1aefb75086697800ff3b6c1cc150cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a12b01d1b30bfac7e3a2f4942b2b237"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a12b01d1b30bfac7e3a2f4942b2b237"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a4a12b01d1b30bfac7e3a2f4942b2b237">PMHAL_TPS65218_ENABLEx_DCx_EN_SHIFT</a>(x)&#160;&#160;&#160;(x)</td></tr>
<tr class="memdesc:a4a12b01d1b30bfac7e3a2f4942b2b237"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65218_ENABLEx.DCx_EN Shift. <br /></td></tr>
<tr class="separator:a4a12b01d1b30bfac7e3a2f4942b2b237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d4e3c50ec1ef7b192fb955a8ab06cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1d4e3c50ec1ef7b192fb955a8ab06cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#ae1d4e3c50ec1ef7b192fb955a8ab06cc">PMHAL_TPS65218_ENABLEx_LDO1_EN_MASK</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="memdesc:ae1d4e3c50ec1ef7b192fb955a8ab06cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65218_ENABLEx.LDO1_EN Mask. 1:0 ENx: PMHAL_TPS65218 LDO1 Regulator enable bit. <br /></td></tr>
<tr class="separator:ae1d4e3c50ec1ef7b192fb955a8ab06cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a374b1fd55bc2f629aa7b98f5d7c49ecd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a374b1fd55bc2f629aa7b98f5d7c49ecd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a374b1fd55bc2f629aa7b98f5d7c49ecd">PMHAL_TPS65218_ENABLEx_LDO1_EN_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a374b1fd55bc2f629aa7b98f5d7c49ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65218_ENABLEx.LDO1_EN Shift. <br /></td></tr>
<tr class="separator:a374b1fd55bc2f629aa7b98f5d7c49ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad44a8db5f46bf145d5d569b27e5e866d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad44a8db5f46bf145d5d569b27e5e866d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#ad44a8db5f46bf145d5d569b27e5e866d">ENABLE_STATE_OFF</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ad44a8db5f46bf145d5d569b27e5e866d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable state macro for off. <br /></td></tr>
<tr class="separator:ad44a8db5f46bf145d5d569b27e5e866d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f31564f317ed347b8b582310925714c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f31564f317ed347b8b582310925714c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a9f31564f317ed347b8b582310925714c">ENABLE_STATE_ON</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a9f31564f317ed347b8b582310925714c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable state macro for on. <br /></td></tr>
<tr class="separator:a9f31564f317ed347b8b582310925714c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b3c68f75ae586ac78b8954a7e0c600"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3b3c68f75ae586ac78b8954a7e0c600"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#af3b3c68f75ae586ac78b8954a7e0c600">PMHAL_TPS65218_SLEW_GO_MASK</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="memdesc:af3b3c68f75ae586ac78b8954a7e0c600"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65218_SLEW.GO Mask. 7 VOLT: PMHAL_TPS65218 Slew Go bit. <br /></td></tr>
<tr class="separator:af3b3c68f75ae586ac78b8954a7e0c600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93885dddbf3363de0533907dd7e35582"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93885dddbf3363de0533907dd7e35582"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a93885dddbf3363de0533907dd7e35582">PMHAL_TPS65218_SLEW_GO_SHIFT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:a93885dddbf3363de0533907dd7e35582"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65218_SLEW.GO Shift. <br /></td></tr>
<tr class="separator:a93885dddbf3363de0533907dd7e35582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357f5dc64d453c84509168733730bebc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a357f5dc64d453c84509168733730bebc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a357f5dc64d453c84509168733730bebc">ENABLE_SLEW_GO</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a357f5dc64d453c84509168733730bebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable GO bit. <br /></td></tr>
<tr class="separator:a357f5dc64d453c84509168733730bebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a059f40576b6207b9b8dc20030d007693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a059f40576b6207b9b8dc20030d007693">PMHAL_TPS65218_SLAVE_ADDR_COUNT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a059f40576b6207b9b8dc20030d007693"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Address:  <a href="#a059f40576b6207b9b8dc20030d007693">More...</a><br /></td></tr>
<tr class="separator:a059f40576b6207b9b8dc20030d007693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f67ee155118ac152b11b4a8b22f7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a67f67ee155118ac152b11b4a8b22f7a1">PMHAL_TPS65218_SLAVE_ADDR_PAGE0</a>&#160;&#160;&#160;(0x24U)</td></tr>
<tr class="memdesc:a67f67ee155118ac152b11b4a8b22f7a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLAVE Address Page 0.  <a href="#a67f67ee155118ac152b11b4a8b22f7a1">More...</a><br /></td></tr>
<tr class="separator:a67f67ee155118ac152b11b4a8b22f7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc3128828501f4c50aef69995641ad2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7fc3128828501f4c50aef69995641ad2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a7fc3128828501f4c50aef69995641ad2">PMHAL_TPS65218_SLAVE_ADDR_INVALID</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:a7fc3128828501f4c50aef69995641ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid Page Address. <br /></td></tr>
<tr class="separator:a7fc3128828501f4c50aef69995641ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1591b004a70457cb11e39f62397fb670"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1591b004a70457cb11e39f62397fb670"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a1591b004a70457cb11e39f62397fb670">PMHAL_TPS65218_RTYPE_DCDC</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a1591b004a70457cb11e39f62397fb670"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Type for DCDC. <br /></td></tr>
<tr class="separator:a1591b004a70457cb11e39f62397fb670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9622b1abf0a7abcb1215a5fc57f056c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9622b1abf0a7abcb1215a5fc57f056c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#ac9622b1abf0a7abcb1215a5fc57f056c">PMHAL_TPS65218_RTYPE_LDO</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ac9622b1abf0a7abcb1215a5fc57f056c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Type for LDO. <br /></td></tr>
<tr class="separator:ac9622b1abf0a7abcb1215a5fc57f056c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20477a1d95ce02cbbe124306db6dcd70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20477a1d95ce02cbbe124306db6dcd70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a20477a1d95ce02cbbe124306db6dcd70">PMHAL_TPS65218_I2C_NUM_1</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:a20477a1d95ce02cbbe124306db6dcd70"><td class="mdescLeft">&#160;</td><td class="mdescRight">The I2C number to which the voltage rail is connected. <br /></td></tr>
<tr class="separator:a20477a1d95ce02cbbe124306db6dcd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a443c33bda02231783fc934360068a5c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a443c33bda02231783fc934360068a5c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a443c33bda02231783fc934360068a5c6">PMHAL_TPS65218_CHIP_ID</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:a443c33bda02231783fc934360068a5c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPS65218 Chip ID. <br /></td></tr>
<tr class="separator:a443c33bda02231783fc934360068a5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7061adec11895edfdf91819597eebe7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7061adec11895edfdf91819597eebe7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#af7061adec11895edfdf91819597eebe7">PMHAL_TPS65218_CHIP_ID_INVALID</a>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="memdesc:af7061adec11895edfdf91819597eebe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPS65218 Invalid Chip ID. <br /></td></tr>
<tr class="separator:af7061adec11895edfdf91819597eebe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce1769652a4cddc57034213ccec86e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afce1769652a4cddc57034213ccec86e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#afce1769652a4cddc57034213ccec86e3">PMHAL_TPS65218_PROTECTION_PASSWORD</a>&#160;&#160;&#160;(0x7DU)</td></tr>
<tr class="memdesc:afce1769652a4cddc57034213ccec86e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPS65218 Protection password. <br /></td></tr>
<tr class="separator:afce1769652a4cddc57034213ccec86e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a7f63b212c6e5071659bde8423adcf866"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f63b212c6e5071659bde8423adcf866"></a>
typedef enum <a class="el" href="pmhal__tps65218_8h.html#aff76694f507b79e24137df9008e2a11f">pmhalTps65218RegulatorId</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a7f63b212c6e5071659bde8423adcf866">pmhalTps65218RegulatorId_t</a></td></tr>
<tr class="memdesc:a7f63b212c6e5071659bde8423adcf866"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abstract Enumeration for the Regulators. <br /></td></tr>
<tr class="separator:a7f63b212c6e5071659bde8423adcf866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac221d0191231a4a243a7ca898dd661b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac221d0191231a4a243a7ca898dd661b3"></a>
typedef struct <a class="el" href="structpmhal_tps65218_regulator_prop.html">pmhalTps65218RegulatorProp</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#ac221d0191231a4a243a7ca898dd661b3">pmhalTps65218RegulatorProp_t</a></td></tr>
<tr class="memdesc:ac221d0191231a4a243a7ca898dd661b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPS65218 Regulator description structure. <br /></td></tr>
<tr class="separator:ac221d0191231a4a243a7ca898dd661b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4580b966c89cebd0441e7773573d4dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4580b966c89cebd0441e7773573d4dd"></a>
typedef const <a class="el" href="pmhal__tps65218_8h.html#ac221d0191231a4a243a7ca898dd661b3">pmhalTps65218RegulatorProp_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#ad4580b966c89cebd0441e7773573d4dd">pmhalTps65218RegulatorPtr_t</a></td></tr>
<tr class="memdesc:ad4580b966c89cebd0441e7773573d4dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to pmhalTps65218RegulatorProp_t structure. <br /></td></tr>
<tr class="separator:ad4580b966c89cebd0441e7773573d4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5613c2959f8f3bcd0459322ebb74a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc5613c2959f8f3bcd0459322ebb74a4"></a>
typedef pmhalTps65218RegulatorMap_t *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#afc5613c2959f8f3bcd0459322ebb74a4">pmhalTps65218RegulatorMapPtr_t</a></td></tr>
<tr class="memdesc:afc5613c2959f8f3bcd0459322ebb74a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the structure pmhalTps65218RegulatorMap_t. <br /></td></tr>
<tr class="separator:afc5613c2959f8f3bcd0459322ebb74a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:aff76694f507b79e24137df9008e2a11f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#aff76694f507b79e24137df9008e2a11f">pmhalTps65218RegulatorId</a> { <br />
&#160;&#160;<a class="el" href="pmhal__tps65218_8h.html#aff76694f507b79e24137df9008e2a11faea93c51087bd4c7f4758785b61780fbf">PMHAL_TPS65218_REGULATOR_INVALID</a> = -1, 
<a class="el" href="pmhal__tps65218_8h.html#aff76694f507b79e24137df9008e2a11fa75936f7a7a903f591aa3f67355795417">PMHAL_TPS65218_REGULATOR_MIN</a> = 0, 
<a class="el" href="pmhal__tps65218_8h.html#aff76694f507b79e24137df9008e2a11fae8e301416455b904e40d16aff5c36f30">PMHAL_TPS65218_REGULATOR_DCDC1</a> = PMHAL_PRCM_PMIC_REGULATOR_MIN, 
<a class="el" href="pmhal__tps65218_8h.html#aff76694f507b79e24137df9008e2a11fa10f86a80b76bca7b932e42fdec7e49c5">PMHAL_TPS65218_REGULATOR_DCDC2</a> = 1, 
<br />
&#160;&#160;<a class="el" href="pmhal__tps65218_8h.html#aff76694f507b79e24137df9008e2a11fac0afca2775cee682b32b9d323e303353">PMHAL_TPS65218_REGULATOR_DCDC3</a> = 2, 
<a class="el" href="pmhal__tps65218_8h.html#aff76694f507b79e24137df9008e2a11fafc1941ae11ad66c2584ccbaba456d4f3">PMHAL_TPS65218_REGULATOR_DCDC4</a> = 3, 
<a class="el" href="pmhal__tps65218_8h.html#aff76694f507b79e24137df9008e2a11fa02a56fcc94a4cfed93d32d608807f33e">PMHAL_TPS65218_REGULATOR_LDO1</a> = 4, 
<a class="el" href="pmhal__tps65218_8h.html#aff76694f507b79e24137df9008e2a11fae4dd8e19942fca4a510e28be0f204817">PMHAL_TPS65218_REGULATOR_MAX</a> = (PMHAL_TPS65218_REGULATOR_LDO1 + 1)
<br />
 }</td></tr>
<tr class="memdesc:aff76694f507b79e24137df9008e2a11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abstract Enumeration for the Regulators.  <a href="pmhal__tps65218_8h.html#aff76694f507b79e24137df9008e2a11f">More...</a><br /></td></tr>
<tr class="separator:aff76694f507b79e24137df9008e2a11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae80c2bd2bea30c6e5a86f2c3263fec0f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group___p_m___h_a_l___v_m.html#gac57178dd87d74f8dc367d5e346e1ea9d">pmhalPmicOperations_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#ae80c2bd2bea30c6e5a86f2c3263fec0f">PMHALTps65218GetPMICOps</a> (void)</td></tr>
<tr class="memdesc:ae80c2bd2bea30c6e5a86f2c3263fec0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PMIC ops structure. All the other functions are accessed via function pointers whose array is exported by this function.  <a href="#ae80c2bd2bea30c6e5a86f2c3263fec0f">More...</a><br /></td></tr>
<tr class="separator:ae80c2bd2bea30c6e5a86f2c3263fec0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aee968286059e24cbc77dab0e74d45b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65218_8h.html#a4aee968286059e24cbc77dab0e74d45b">PMHALTps65218ConfigureRegulatorMap</a> (<a class="el" href="pmhal__tps65218_8h.html#afc5613c2959f8f3bcd0459322ebb74a4">pmhalTps65218RegulatorMapPtr_t</a> regulatorMap)</td></tr>
<tr class="memdesc:a4aee968286059e24cbc77dab0e74d45b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The PMIC regulator output to the device input mapping can be different on different boards. This API can be used to provide a different mapping to the PMIC driver if the mapping does not </p><h2>match the default. Example table is shown below: </h2>
<h2>| Device voltage Rail | Ptr to Regulator | </h2>
| PMHAL_PRCM_PMIC_REGULATOR_MPU | PMHAL_TPS65037_REGULATOR_SMPS12 | | PMHAL_PRCM_PMIC_REGULATOR_CORE | PMHAL_TPS65037_REGULATOR_SMPS7 | | .... | | index (Refer | For index of the | | <a class="el" href="group___m_i_s_c.html#gaad27b65507a152c937ab53f2dcc277b8" title="The Abstract PMIC Voltage Regulator IDs used by the PMIC Interface. These abstract regulator IDs repr...">pmhalPrcmPmicRegulatorId_t</a>) | gPmhalTps65218Regulator | | | refer | </p><h2>| | <a class="el" href="pmhal__tps65218_8h.html#a7f63b212c6e5071659bde8423adcf866" title="Abstract Enumeration for the Regulators. ">pmhalTps65218RegulatorId_t</a> | </h2>
This table when translated to code is as below: pmhalTps65218RegulatorMap_t regulatorMap[ PMHAL_PRCM_PMIC_REGULATOR_COUNT] = { { &amp;gPmhalTps65218Regulator[PMHAL_TPS65218_REGULATOR_SMPS12], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, { &amp;gPmhalTps65218Regulator[PMHAL_TPS65218_REGULATOR_SMPS7], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, ...... };.  <a href="#a4aee968286059e24cbc77dab0e74d45b">More...</a><br /></td></tr>
<tr class="separator:a4aee968286059e24cbc77dab0e74d45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The Power Management IC (PMIC) tps65218 specific API definition. </p>
<p>The APIs defined here are to control the voltage of the PMIC rails and to query the status. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a059f40576b6207b9b8dc20030d007693"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMHAL_TPS65218_SLAVE_ADDR_COUNT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Address: </p>
<p>The TPS65218 PMIC uses the standard 7-bit slave I2C address to access the register address space. This PMIC has 1 internal pages each of 256 bytes. The register address is 8-bits and can address one page. Multiple pages are addressed using different slave addresses. The table below gives the slave address for the register pages as programmed in the AM335x device EVMs. </p>

</div>
</div>
<a class="anchor" id="a67f67ee155118ac152b11b4a8b22f7a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMHAL_TPS65218_SLAVE_ADDR_PAGE0&#160;&#160;&#160;(0x24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLAVE Address Page 0. </p>
<h2>Page Phy Addr Range Slave Address OTP choice Register </h2>
<p>0 0x000 - 0x0FF 0x24 0x24 All regs </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="aff76694f507b79e24137df9008e2a11f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="pmhal__tps65218_8h.html#aff76694f507b79e24137df9008e2a11f">pmhalTps65218RegulatorId</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Abstract Enumeration for the Regulators. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="aff76694f507b79e24137df9008e2a11faea93c51087bd4c7f4758785b61780fbf"></a>PMHAL_TPS65218_REGULATOR_INVALID&#160;</td><td class="fielddoc">
<p>Invalid PMIC regulator ID </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aff76694f507b79e24137df9008e2a11fa75936f7a7a903f591aa3f67355795417"></a>PMHAL_TPS65218_REGULATOR_MIN&#160;</td><td class="fielddoc">
<p>Minimum Abstracted PMIC Regulator ID </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aff76694f507b79e24137df9008e2a11fae8e301416455b904e40d16aff5c36f30"></a>PMHAL_TPS65218_REGULATOR_DCDC1&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for DCDC1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aff76694f507b79e24137df9008e2a11fa10f86a80b76bca7b932e42fdec7e49c5"></a>PMHAL_TPS65218_REGULATOR_DCDC2&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for DCDC2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aff76694f507b79e24137df9008e2a11fac0afca2775cee682b32b9d323e303353"></a>PMHAL_TPS65218_REGULATOR_DCDC3&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for DCDC3 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aff76694f507b79e24137df9008e2a11fafc1941ae11ad66c2584ccbaba456d4f3"></a>PMHAL_TPS65218_REGULATOR_DCDC4&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for DCDC4 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aff76694f507b79e24137df9008e2a11fa02a56fcc94a4cfed93d32d608807f33e"></a>PMHAL_TPS65218_REGULATOR_LDO1&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LDO1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="aff76694f507b79e24137df9008e2a11fae4dd8e19942fca4a510e28be0f204817"></a>PMHAL_TPS65218_REGULATOR_MAX&#160;</td><td class="fielddoc">
<p>Maximum Abstracted PMIC Regulator ID </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a4aee968286059e24cbc77dab0e74d45b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PMHALTps65218ConfigureRegulatorMap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="pmhal__tps65218_8h.html#afc5613c2959f8f3bcd0459322ebb74a4">pmhalTps65218RegulatorMapPtr_t</a>&#160;</td>
          <td class="paramname"><em>regulatorMap</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The PMIC regulator output to the device input mapping can be different on different boards. This API can be used to provide a different mapping to the PMIC driver if the mapping does not </p><h2>match the default. Example table is shown below: </h2>
<h2>| Device voltage Rail | Ptr to Regulator | </h2>
| PMHAL_PRCM_PMIC_REGULATOR_MPU | PMHAL_TPS65037_REGULATOR_SMPS12 | | PMHAL_PRCM_PMIC_REGULATOR_CORE | PMHAL_TPS65037_REGULATOR_SMPS7 | | .... | | index (Refer | For index of the | | <a class="el" href="group___m_i_s_c.html#gaad27b65507a152c937ab53f2dcc277b8" title="The Abstract PMIC Voltage Regulator IDs used by the PMIC Interface. These abstract regulator IDs repr...">pmhalPrcmPmicRegulatorId_t</a>) | gPmhalTps65218Regulator | | | refer | </p><h2>| | <a class="el" href="pmhal__tps65218_8h.html#a7f63b212c6e5071659bde8423adcf866" title="Abstract Enumeration for the Regulators. ">pmhalTps65218RegulatorId_t</a> | </h2>
This table when translated to code is as below: pmhalTps65218RegulatorMap_t regulatorMap[ PMHAL_PRCM_PMIC_REGULATOR_COUNT] = { { &amp;gPmhalTps65218Regulator[PMHAL_TPS65218_REGULATOR_SMPS12], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, { &amp;gPmhalTps65218Regulator[PMHAL_TPS65218_REGULATOR_SMPS7], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, ...... };. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regulatorMap</td><td>Pointer to the array of pointers which gives the mapping. The array is defined as above.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ae80c2bd2bea30c6e5a86f2c3263fec0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group___p_m___h_a_l___v_m.html#gac57178dd87d74f8dc367d5e346e1ea9d">pmhalPmicOperations_t</a>* PMHALTps65218GetPMICOps </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get PMIC ops structure. All the other functions are accessed via function pointers whose array is exported by this function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Return pointer to the PMIC ops structure. </dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
