$comment
	File created using the following command:
		vcd file Processador.msim.vcd -direction
$end
$date
	Tue Jul 31 12:01:56 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Proc_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 9 " DIN [8:0] $end
$var reg 1 # Resetn $end
$var reg 1 $ Run $end
$var wire 1 % BusWires [8] $end
$var wire 1 & BusWires [7] $end
$var wire 1 ' BusWires [6] $end
$var wire 1 ( BusWires [5] $end
$var wire 1 ) BusWires [4] $end
$var wire 1 * BusWires [3] $end
$var wire 1 + BusWires [2] $end
$var wire 1 , BusWires [1] $end
$var wire 1 - BusWires [0] $end
$var wire 1 . Done $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 6 Clock~input_o $end
$var wire 1 7 Clock~inputCLKENA0_outclk $end
$var wire 1 8 Run~input_o $end
$var wire 1 9 Resetn~input_o $end
$var wire 1 : Tstep_Q.T2~q $end
$var wire 1 ; Tstep_Q.T3~q $end
$var wire 1 < DIN[7]~input_o $end
$var wire 1 = DIN[6]~input_o $end
$var wire 1 > DIN[8]~input_o $end
$var wire 1 ? Tstep_Q~13_combout $end
$var wire 1 @ Tstep_Q.T1_1~q $end
$var wire 1 A Tstep_Q~14_combout $end
$var wire 1 B Tstep_Q.T1_2~q $end
$var wire 1 C Selector0~0_combout $end
$var wire 1 D Tstep_Q.T0~q $end
$var wire 1 E Tstep_Q~15_combout $end
$var wire 1 F Tstep_Q.T1_3~q $end
$var wire 1 G enableR[1]~0_combout $end
$var wire 1 H Selector5~0_combout $end
$var wire 1 I Done$latch~combout $end
$var wire 1 J DIN[1]~input_o $end
$var wire 1 K DIN[4]~input_o $end
$var wire 1 L Selector3~0_combout $end
$var wire 1 M DIN[0]~input_o $end
$var wire 1 N DIN[3]~input_o $end
$var wire 1 O Selector4~0_combout $end
$var wire 1 P enableDec~combout $end
$var wire 1 Q DIN[5]~input_o $end
$var wire 1 R addressRX|Decoder0~1_combout $end
$var wire 1 S enableR[1]~1_combout $end
$var wire 1 T addressRX|Decoder0~2_combout $end
$var wire 1 U addressRX|Decoder0~3_combout $end
$var wire 1 V reg_4|Out[0]~feeder_combout $end
$var wire 1 W addressRX|Decoder0~0_combout $end
$var wire 1 X multiplexer|Mux8~0_combout $end
$var wire 1 Y DIN[2]~input_o $end
$var wire 1 Z Selector2~0_combout $end
$var wire 1 [ ctrlMux~0_combout $end
$var wire 1 \ addressRX|Decoder0~5_combout $end
$var wire 1 ] addressRX|Decoder0~4_combout $end
$var wire 1 ^ addressRX|Decoder0~7_combout $end
$var wire 1 _ reg_2|Out[0]~feeder_combout $end
$var wire 1 ` addressRX|Decoder0~6_combout $end
$var wire 1 a multiplexer|Mux8~2_combout $end
$var wire 1 b multiplexer|Mux8~5_combout $end
$var wire 1 c multiplexer|Mux8~6_combout $end
$var wire 1 d multiplexer|Mux8~7_combout $end
$var wire 1 e opcodeALU[2]~0_combout $end
$var wire 1 f alu|Equal0~1_combout $end
$var wire 1 g multiplexer|Mux8~4_combout $end
$var wire 1 h enableA~combout $end
$var wire 1 i alu|Add0~38_cout $end
$var wire 1 j alu|Add0~1_sumout $end
$var wire 1 k G|Out[0]~feeder_combout $end
$var wire 1 l alu|Equal0~0_combout $end
$var wire 1 m enableG~combout $end
$var wire 1 n multiplexer|Mux8~1_combout $end
$var wire 1 o multiplexer|Mux8~3_combout $end
$var wire 1 p multiplexer|Mux7~0_combout $end
$var wire 1 q multiplexer|Mux7~4_combout $end
$var wire 1 r reg_3|Out[1]~feeder_combout $end
$var wire 1 s multiplexer|Mux7~2_combout $end
$var wire 1 t alu|Add0~2 $end
$var wire 1 u alu|Add0~5_sumout $end
$var wire 1 v G|Out[1]~feeder_combout $end
$var wire 1 w multiplexer|Mux7~1_combout $end
$var wire 1 x multiplexer|Mux7~3_combout $end
$var wire 1 y reg_0|Out[2]~feeder_combout $end
$var wire 1 z reg_3|Out[2]~feeder_combout $end
$var wire 1 { multiplexer|Mux6~2_combout $end
$var wire 1 | reg_6|Out[2]~feeder_combout $end
$var wire 1 } reg_4|Out[2]~feeder_combout $end
$var wire 1 ~ reg_5|Out[2]~feeder_combout $end
$var wire 1 !! multiplexer|Mux6~0_combout $end
$var wire 1 "! multiplexer|Mux6~4_combout $end
$var wire 1 #! alu|Add0~6 $end
$var wire 1 $! alu|Add0~9_sumout $end
$var wire 1 %! G|Out[2]~feeder_combout $end
$var wire 1 &! multiplexer|Mux6~1_combout $end
$var wire 1 '! multiplexer|Mux6~3_combout $end
$var wire 1 (! reg_4|Out[3]~feeder_combout $end
$var wire 1 )! multiplexer|Mux5~0_combout $end
$var wire 1 *! multiplexer|Mux5~4_combout $end
$var wire 1 +! reg_2|Out[3]~feeder_combout $end
$var wire 1 ,! multiplexer|Mux5~2_combout $end
$var wire 1 -! alu|Add0~10 $end
$var wire 1 .! alu|Add0~13_sumout $end
$var wire 1 /! G|Out[3]~feeder_combout $end
$var wire 1 0! multiplexer|Mux5~1_combout $end
$var wire 1 1! multiplexer|Mux5~3_combout $end
$var wire 1 2! reg_7|Out[4]~feeder_combout $end
$var wire 1 3! multiplexer|Mux4~0_combout $end
$var wire 1 4! reg_3|Out[4]~feeder_combout $end
$var wire 1 5! multiplexer|Mux4~2_combout $end
$var wire 1 6! multiplexer|Mux4~4_combout $end
$var wire 1 7! alu|Add0~14 $end
$var wire 1 8! alu|Add0~17_sumout $end
$var wire 1 9! G|Out[4]~feeder_combout $end
$var wire 1 :! multiplexer|Mux4~1_combout $end
$var wire 1 ;! multiplexer|Mux4~3_combout $end
$var wire 1 <! multiplexer|Mux3~0_combout $end
$var wire 1 =! reg_3|Out[5]~feeder_combout $end
$var wire 1 >! multiplexer|Mux3~2_combout $end
$var wire 1 ?! multiplexer|Mux3~4_combout $end
$var wire 1 @! alu|Add0~18 $end
$var wire 1 A! alu|Add0~21_sumout $end
$var wire 1 B! G|Out[5]~feeder_combout $end
$var wire 1 C! multiplexer|Mux3~1_combout $end
$var wire 1 D! multiplexer|Mux3~3_combout $end
$var wire 1 E! reg_2|Out[6]~feeder_combout $end
$var wire 1 F! multiplexer|Mux2~2_combout $end
$var wire 1 G! multiplexer|Mux2~0_combout $end
$var wire 1 H! multiplexer|Mux2~4_combout $end
$var wire 1 I! alu|Add0~22 $end
$var wire 1 J! alu|Add0~25_sumout $end
$var wire 1 K! G|Out[6]~feeder_combout $end
$var wire 1 L! multiplexer|Mux2~1_combout $end
$var wire 1 M! multiplexer|Mux2~3_combout $end
$var wire 1 N! reg_2|Out[7]~feeder_combout $end
$var wire 1 O! multiplexer|Mux1~2_combout $end
$var wire 1 P! multiplexer|Mux1~0_combout $end
$var wire 1 Q! multiplexer|Mux1~4_combout $end
$var wire 1 R! alu|Add0~26 $end
$var wire 1 S! alu|Add0~29_sumout $end
$var wire 1 T! G|Out[7]~feeder_combout $end
$var wire 1 U! multiplexer|Mux1~1_combout $end
$var wire 1 V! multiplexer|Mux1~3_combout $end
$var wire 1 W! multiplexer|Mux0~1_combout $end
$var wire 1 X! alu|Add0~30 $end
$var wire 1 Y! alu|Add0~33_sumout $end
$var wire 1 Z! G|Out[8]~feeder_combout $end
$var wire 1 [! multiplexer|Mux0~0_combout $end
$var wire 1 \! opcodeALU [2] $end
$var wire 1 ]! opcodeALU [1] $end
$var wire 1 ^! opcodeALU [0] $end
$var wire 1 _! ctrlMux [3] $end
$var wire 1 `! ctrlMux [2] $end
$var wire 1 a! ctrlMux [1] $end
$var wire 1 b! ctrlMux [0] $end
$var wire 1 c! G|Out [8] $end
$var wire 1 d! G|Out [7] $end
$var wire 1 e! G|Out [6] $end
$var wire 1 f! G|Out [5] $end
$var wire 1 g! G|Out [4] $end
$var wire 1 h! G|Out [3] $end
$var wire 1 i! G|Out [2] $end
$var wire 1 j! G|Out [1] $end
$var wire 1 k! G|Out [0] $end
$var wire 1 l! addressRX|Out [7] $end
$var wire 1 m! addressRX|Out [6] $end
$var wire 1 n! addressRX|Out [5] $end
$var wire 1 o! addressRX|Out [4] $end
$var wire 1 p! addressRX|Out [3] $end
$var wire 1 q! addressRX|Out [2] $end
$var wire 1 r! addressRX|Out [1] $end
$var wire 1 s! addressRX|Out [0] $end
$var wire 1 t! reg_4|Out [8] $end
$var wire 1 u! reg_4|Out [7] $end
$var wire 1 v! reg_4|Out [6] $end
$var wire 1 w! reg_4|Out [5] $end
$var wire 1 x! reg_4|Out [4] $end
$var wire 1 y! reg_4|Out [3] $end
$var wire 1 z! reg_4|Out [2] $end
$var wire 1 {! reg_4|Out [1] $end
$var wire 1 |! reg_4|Out [0] $end
$var wire 1 }! reg_5|Out [8] $end
$var wire 1 ~! reg_5|Out [7] $end
$var wire 1 !" reg_5|Out [6] $end
$var wire 1 "" reg_5|Out [5] $end
$var wire 1 #" reg_5|Out [4] $end
$var wire 1 $" reg_5|Out [3] $end
$var wire 1 %" reg_5|Out [2] $end
$var wire 1 &" reg_5|Out [1] $end
$var wire 1 '" reg_5|Out [0] $end
$var wire 1 (" reg_6|Out [8] $end
$var wire 1 )" reg_6|Out [7] $end
$var wire 1 *" reg_6|Out [6] $end
$var wire 1 +" reg_6|Out [5] $end
$var wire 1 ," reg_6|Out [4] $end
$var wire 1 -" reg_6|Out [3] $end
$var wire 1 ." reg_6|Out [2] $end
$var wire 1 /" reg_6|Out [1] $end
$var wire 1 0" reg_6|Out [0] $end
$var wire 1 1" reg_7|Out [8] $end
$var wire 1 2" reg_7|Out [7] $end
$var wire 1 3" reg_7|Out [6] $end
$var wire 1 4" reg_7|Out [5] $end
$var wire 1 5" reg_7|Out [4] $end
$var wire 1 6" reg_7|Out [3] $end
$var wire 1 7" reg_7|Out [2] $end
$var wire 1 8" reg_7|Out [1] $end
$var wire 1 9" reg_7|Out [0] $end
$var wire 1 :" IR|Out [8] $end
$var wire 1 ;" IR|Out [7] $end
$var wire 1 <" IR|Out [6] $end
$var wire 1 =" IR|Out [5] $end
$var wire 1 >" IR|Out [4] $end
$var wire 1 ?" IR|Out [3] $end
$var wire 1 @" IR|Out [2] $end
$var wire 1 A" IR|Out [1] $end
$var wire 1 B" IR|Out [0] $end
$var wire 1 C" reg_0|Out [8] $end
$var wire 1 D" reg_0|Out [7] $end
$var wire 1 E" reg_0|Out [6] $end
$var wire 1 F" reg_0|Out [5] $end
$var wire 1 G" reg_0|Out [4] $end
$var wire 1 H" reg_0|Out [3] $end
$var wire 1 I" reg_0|Out [2] $end
$var wire 1 J" reg_0|Out [1] $end
$var wire 1 K" reg_0|Out [0] $end
$var wire 1 L" reg_1|Out [8] $end
$var wire 1 M" reg_1|Out [7] $end
$var wire 1 N" reg_1|Out [6] $end
$var wire 1 O" reg_1|Out [5] $end
$var wire 1 P" reg_1|Out [4] $end
$var wire 1 Q" reg_1|Out [3] $end
$var wire 1 R" reg_1|Out [2] $end
$var wire 1 S" reg_1|Out [1] $end
$var wire 1 T" reg_1|Out [0] $end
$var wire 1 U" reg_2|Out [8] $end
$var wire 1 V" reg_2|Out [7] $end
$var wire 1 W" reg_2|Out [6] $end
$var wire 1 X" reg_2|Out [5] $end
$var wire 1 Y" reg_2|Out [4] $end
$var wire 1 Z" reg_2|Out [3] $end
$var wire 1 [" reg_2|Out [2] $end
$var wire 1 \" reg_2|Out [1] $end
$var wire 1 ]" reg_2|Out [0] $end
$var wire 1 ^" enableR [7] $end
$var wire 1 _" enableR [6] $end
$var wire 1 `" enableR [5] $end
$var wire 1 a" enableR [4] $end
$var wire 1 b" enableR [3] $end
$var wire 1 c" enableR [2] $end
$var wire 1 d" enableR [1] $end
$var wire 1 e" enableR [0] $end
$var wire 1 f" A|Out [8] $end
$var wire 1 g" A|Out [7] $end
$var wire 1 h" A|Out [6] $end
$var wire 1 i" A|Out [5] $end
$var wire 1 j" A|Out [4] $end
$var wire 1 k" A|Out [3] $end
$var wire 1 l" A|Out [2] $end
$var wire 1 m" A|Out [1] $end
$var wire 1 n" A|Out [0] $end
$var wire 1 o" reg_3|Out [8] $end
$var wire 1 p" reg_3|Out [7] $end
$var wire 1 q" reg_3|Out [6] $end
$var wire 1 r" reg_3|Out [5] $end
$var wire 1 s" reg_3|Out [4] $end
$var wire 1 t" reg_3|Out [3] $end
$var wire 1 u" reg_3|Out [2] $end
$var wire 1 v" reg_3|Out [1] $end
$var wire 1 w" reg_3|Out [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b0 "
1#
0$
0-
0,
0+
0*
0)
0(
0'
0&
0%
1.
0/
10
x1
12
13
14
05
16
17
08
19
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
1G
1H
1I
0J
0K
0L
0M
0N
0O
1P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
1[
0\
1]
0^
0_
0`
0a
xb
xc
0d
0e
0f
xg
0h
1i
0j
0k
1l
0m
0n
0o
0p
0q
0r
0s
1t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
1I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
1R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0^!
0]!
0\!
xb!
xa!
x`!
x_!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
1s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
zt!
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
z}!
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
z("
09"
08"
07"
06"
05"
04"
03"
02"
z1"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
zC"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
zL"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
zU"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
zo"
$end
#10000
0#
0!
09
06
07
1_!
1`!
0P
1b!
1a!
0c
0b
1g
#20000
1!
16
17
#30000
1$
b1000000 "
1#
0!
18
1=
19
06
07
1P
0H
1C
1?
0I
0.
#40000
1!
16
17
1D
1@
1<"
1H
0C
0_!
0`!
1S
0b!
0a!
0?
1e"
0g
1I
1.
#50000
b1000100 "
b1000101 "
0$
b101 "
0!
1M
1Y
0=
08
06
07
#60000
1!
16
17
1@"
1B"
0D
0@
0<"
0S
1Z
#70000
b1 "
b0 "
0!
0M
0Y
06
07
#80000
1!
16
17
0@"
0B"
0Z
#90000
0!
06
07
#100000
1!
16
17
#110000
0!
06
07
#120000
1!
16
17
#130000
0!
06
07
#140000
1!
16
17
#150000
0!
06
07
#160000
1!
16
17
#170000
0!
06
07
#180000
1!
16
17
#190000
0!
06
07
#200000
1!
16
17
#210000
0!
06
07
#220000
1!
16
17
#230000
0!
06
07
#240000
1!
16
17
#250000
