* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Oct 3 2024 21:30:12

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\packer.exe  D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev  C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis  --package  TQ144  --outdir  C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer  --translator  D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc  --dst_sdc_file  C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: anda_plis
Used Logic Cell: 665/3520
Used Logic Tile: 111/440
Used IO Cell:    4/176
Used Bram Cell For iCE40: 1/20
Used PLL For iCE40: 0/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk
Clock Source: ipInertedIONet_clk 
Clock Driver: ipInertedIOPad_clk (ICE_IO)
Driver Position: (25, 11, 0)
Fanout to FF: 225
Fanout to Tile: 87


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   2 7 2 0 1 3 0 1 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0   
19|   8 7 8 0 8 7 2 0 0 6 6 4 2 0 0 0 0 0 0 0 0 0 0 0   
18|   4 8 7 0 2 3 5 2 1 7 5 7 0 0 0 0 0 0 0 0 0 0 0 0   
17|   8 8 6 0 8 8 4 4 7 5 8 7 0 0 0 0 0 0 0 0 0 0 0 0   
16|   8 8 7 0 5 2 8 4 8 5 7 4 1 0 0 0 0 0 0 0 0 0 0 0   
15|   8 1 8 0 8 8 8 5 6 6 8 7 0 0 0 0 0 0 0 0 0 0 0 0   
14|   2 8 5 0 8 7 7 7 4 8 5 8 0 0 0 0 0 0 0 0 0 0 0 0   
13|   8 8 8 0 8 8 8 6 5 8 6 8 0 0 0 0 0 0 0 0 0 0 0 0   
12|   8 8 7 0 7 8 7 6 5 7 7 7 0 0 0 0 0 0 0 0 0 0 0 0   
11|   7 8 8 0 5 5 8 8 7 7 8 1 0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 3 8 1 0 6 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.99

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     5 17  7  0  1  8  0  1  0  0  0  6  0  0  0  0  0  0  0  0  0  0  0  0    
19|    16 16 24  0 16 11  3  0  0 15 16 13  2  0  0  0  0  0  0  0  0  0  0  0    
18|     7 19 19  0  5  6 11  6  2 20 16 19  0  0  0  0  0  0  0  0  0  0  0  0    
17|    24 13 19  0 24 16  9 14 15 13 18 17  0  0  0  0  0  0  0  0  0  0  0  0    
16|    13 15 14  0 17  3 17 12 15 10 14 11  2  0  0  0  0  0  0  0  0  0  0  0    
15|    16  1  8  0 15 18 22 17 19 13 18 12  0  0  0  0  0  0  0  0  0  0  0  0    
14|     4 13 10  0 19 16 21 21 10 19 15 16  0  0  0  0  0  0  0  0  0  0  0  0    
13|    16 12 16  0  8 16 18  9 14 17 17 14  0  0  0  0  0  0  0  0  0  0  0  0    
12|    18 10 11  0 13 16 18 11 14 12 19 18  0  0  0  0  0  0  0  0  0  0  0  0    
11|     9  9 19  0 11  8 15 15 15 13 22  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  7 12  3  0 19 18  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 13.34

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     5 24  8  0  1 12  0  1  0  0  0  6  0  0  0  0  0  0  0  0  0  0  0  0    
19|    16 16 24  0 16 16  4  0  0 23 22 15  2  0  0  0  0  0  0  0  0  0  0  0    
18|     8 27 22  0  5  6 20  8  2 26 19 27  0  0  0  0  0  0  0  0  0  0  0  0    
17|    24 16 20  0 24 16 12 14 25 19 30 26  0  0  0  0  0  0  0  0  0  0  0  0    
16|    23 20 21  0 19  4 29 12 29 18 24 16  2  0  0  0  0  0  0  0  0  0  0  0    
15|    16  1  8  0 20 25 30 19 24 21 26 21  0  0  0  0  0  0  0  0  0  0  0  0    
14|     4 20 10  0 27 26 25 22 13 29 16 26  0  0  0  0  0  0  0  0  0  0  0  0    
13|    29 30 17  0  8 24 23 20 17 26 21 26  0  0  0  0  0  0  0  0  0  0  0  0    
12|    30 17 17  0 26 28 27 17 15 24 26 25  0  0  0  0  0  0  0  0  0  0  0  0    
11|    22 14 27  0 14 10 30 27 26 22 31  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0 10 28  3  0 22 24  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 31
Average number of input pins per logic tile: 18.69

***** Run Time Info *****
Run Time:  1
