[INFO :CM0023] Creating log file ../../build/tests/UnitTest/slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

PP PREPROCESS FILE: top.v
PP TOKENS: 
[@0,0:5='module',<53>,1:0]
[@1,6:6=' ',<71>,1:6]
[@2,7:9='top',<70>,1:7]
[@3,10:10=' ',<71>,1:10]
[@4,11:11='(',<82>,1:11]
[@5,12:16='input',<70>,1:12]
[@6,17:17=' ',<71>,1:17]
[@7,18:18='i',<70>,1:18]
[@8,19:19=',',<84>,1:19]
[@9,20:20=' ',<71>,1:20]
[@10,21:26='output',<70>,1:21]
[@11,27:27=' ',<71>,1:27]
[@12,28:28='o',<70>,1:28]
[@13,29:29=')',<83>,1:29]
[@14,30:30=';',<92>,1:30]
[@15,31:31='\n',<78>,1:31]
[@16,32:35='wire',<70>,2:0]
[@17,36:36=' ',<71>,2:4]
[@18,37:37='i',<70>,2:5]
[@19,38:38=';',<92>,2:6]
[@20,39:39='\n',<78>,2:7]
[@21,40:42='reg',<70>,3:0]
[@22,43:43=' ',<71>,3:3]
[@23,44:44='o',<70>,3:4]
[@24,45:45=';',<92>,3:5]
[@25,46:46='\n',<78>,3:6]
[@26,47:47='\n',<78>,4:0]
[@27,48:56='endmodule',<54>,5:0]
[@28,57:57='\n',<78>,5:9]
[@29,58:58='\n',<78>,6:0]
[@30,59:59='\n',<78>,7:0]
[@31,60:60='\n',<78>,8:0]
[@32,61:69='interface',<55>,9:0]
[@33,70:70=' ',<71>,9:9]
[@34,71:76='mem_if',<70>,9:10]
[@35,77:77=' ',<71>,9:16]
[@36,78:78='(',<82>,9:17]
[@37,79:83='input',<70>,9:18]
[@38,84:84=' ',<71>,9:23]
[@39,85:88='wire',<70>,9:24]
[@40,89:89=' ',<71>,9:28]
[@41,90:92='clk',<70>,9:29]
[@42,93:93=')',<83>,9:32]
[@43,94:94=';',<92>,9:33]
[@44,95:95='\n',<78>,9:34]
[@45,96:96='\n',<78>,10:0]
[@46,97:98='  ',<71>,11:0]
[@47,99:105='modport',<70>,11:2]
[@48,106:107='  ',<71>,11:9]
[@49,108:113='system',<70>,11:11]
[@50,114:114=' ',<71>,11:17]
[@51,115:115='(',<82>,11:18]
[@52,116:120='input',<70>,11:19]
[@53,121:121=' ',<71>,11:24]
[@54,122:124='clk',<70>,11:25]
[@55,125:125=')',<83>,11:28]
[@56,126:126=';',<92>,11:29]
[@57,127:127='\n',<78>,11:30]
[@58,128:129='  ',<71>,12:0]
[@59,130:136='modport',<70>,12:2]
[@60,137:138='  ',<71>,12:9]
[@61,139:144='memory',<70>,12:11]
[@62,145:145=' ',<71>,12:17]
[@63,146:146='(',<82>,12:18]
[@64,147:152='output',<70>,12:19]
[@65,153:153=' ',<71>,12:25]
[@66,154:156='clk',<70>,12:26]
[@67,157:157=')',<83>,12:29]
[@68,158:158=';',<92>,12:30]
[@69,159:159='\n',<78>,12:31]
[@70,160:160=' ',<71>,13:0]
[@71,161:161='\n',<78>,13:1]
[@72,162:173='endinterface',<56>,14:0]
[@73,174:174='\n',<78>,14:12]
[@74,175:175='\n',<78>,15:0]
[@75,176:180='class',<70>,16:0]
[@76,181:181=' ',<71>,16:5]
[@77,182:184='DD2',<70>,16:6]
[@78,185:185=';',<92>,16:9]
[@79,186:186='\n',<78>,16:10]
[@80,187:194='endclass',<70>,17:0]
[@81,195:195='\n',<78>,17:8]
[@82,196:196='\n',<78>,18:0]
[@83,197:202='module',<53>,19:0]
[@84,203:203=' ',<71>,19:6]
[@85,204:215='memory_ctrl1',<70>,19:7]
[@86,216:216=' ',<71>,19:19]
[@87,217:217='(',<82>,19:20]
[@88,218:223='mem_if',<70>,19:21]
[@89,224:224=' ',<71>,19:27]
[@90,225:228='sif1',<70>,19:28]
[@91,229:229=',',<84>,19:32]
[@92,230:230=' ',<71>,19:33]
[@93,231:236='mem_if',<70>,19:34]
[@94,237:237='.',<92>,19:40]
[@95,238:243='system',<70>,19:41]
[@96,244:244=' ',<71>,19:47]
[@97,245:248='sif2',<70>,19:48]
[@98,249:249=')',<83>,19:52]
[@99,250:250=';',<92>,19:53]
[@100,251:251='\n',<78>,19:54]
[@101,252:252='\n',<78>,20:0]
[@102,253:255='DD1',<70>,21:0]
[@103,256:256=' ',<71>,21:3]
[@104,257:261='toto1',<70>,21:4]
[@105,262:262=';',<92>,21:9]
[@106,263:263='\n',<78>,21:10]
[@107,264:264='\n',<78>,22:0]
[@108,265:267='DD2',<70>,23:0]
[@109,268:268=' ',<71>,23:3]
[@110,269:273='toto2',<70>,23:4]
[@111,274:274=';',<92>,23:9]
[@112,275:275='\n',<78>,23:10]
[@113,276:276='\n',<78>,24:0]
[@114,277:280='wire',<70>,25:0]
[@115,281:281=' ',<71>,25:4]
[@116,282:283='i1',<70>,25:5]
[@117,284:284=';',<92>,25:7]
[@118,285:285='\n',<78>,25:8]
[@119,286:286='\n',<78>,26:0]
[@120,287:289='reg',<70>,27:0]
[@121,290:290=' ',<71>,27:3]
[@122,291:292='o1',<70>,27:4]
[@123,293:293=';',<92>,27:6]
[@124,294:294='\n',<78>,27:7]
[@125,295:295='\n',<78>,28:0]
[@126,296:304='endmodule',<54>,29:0]
[@127,305:305='\n',<78>,29:9]
[@128,306:306='\n',<78>,30:0]
[@129,307:306='<EOF>',<-1>,31:0]
PP TREE: (top_level_rule null_rule (source_text (description (module module)) (description (text_blob  )) (description (text_blob top)) (description (text_blob  )) (description (text_blob ()) (description (text_blob input)) (description (text_blob  )) (description (text_blob i)) (description (text_blob ,)) (description (text_blob  )) (description (text_blob output)) (description (text_blob  )) (description (text_blob o)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob wire)) (description (text_blob  )) (description (text_blob i)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob reg)) (description (text_blob  )) (description (text_blob o)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (endmodule endmodule)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob \n)) (description (sv_interface interface)) (description (text_blob  )) (description (text_blob mem_if)) (description (text_blob  )) (description (text_blob ()) (description (text_blob input)) (description (text_blob  )) (description (text_blob wire)) (description (text_blob  )) (description (text_blob clk)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob modport)) (description (text_blob   )) (description (text_blob system)) (description (text_blob  )) (description (text_blob ()) (description (text_blob input)) (description (text_blob  )) (description (text_blob clk)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob modport)) (description (text_blob   )) (description (text_blob memory)) (description (text_blob  )) (description (text_blob ()) (description (text_blob output)) (description (text_blob  )) (description (text_blob clk)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob  )) (description (text_blob \n)) (description (endinterface endinterface)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob class)) (description (text_blob  )) (description (text_blob DD2)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob endclass)) (description (text_blob \n)) (description (text_blob \n)) (description (module module)) (description (text_blob  )) (description (text_blob memory_ctrl1)) (description (text_blob  )) (description (text_blob ()) (description (text_blob mem_if)) (description (text_blob  )) (description (text_blob sif1)) (description (text_blob ,)) (description (text_blob  )) (description (text_blob mem_if)) (description (text_blob .)) (description (text_blob system)) (description (text_blob  )) (description (text_blob sif2)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob DD1)) (description (text_blob  )) (description (text_blob toto1)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob DD2)) (description (text_blob  )) (description (text_blob toto2)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob wire)) (description (text_blob  )) (description (text_blob i1)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob reg)) (description (text_blob  )) (description (text_blob o1)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (endmodule endmodule)) (description (text_blob \n)) (description (text_blob \n))) <EOF>)

[WARNI:PA0205] top.v:1: No timescale set for "top".

[WARNI:PA0205] top.v:9: No timescale set for "mem_if".

[WARNI:PA0205] top.v:19: No timescale set for "memory_ctrl1".

[INFO :CP0300] Compilation...

[INFO :CP0304] top.v:9: Compile interface "work@mem_if".

[INFO :CP0303] top.v:19: Compile module "work@memory_ctrl1".

[INFO :CP0303] top.v:1: Compile module "work@top".

[INFO :CP0302] top.v:16: Compile class "work@DD2".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] top.v:1: Top level module "work@top".

[NOTE :EL0503] top.v:19: Top level module "work@memory_ctrl1".

[NOTE :EL0504] Multiple top level modules in design.

[ERROR:CP0317] top.v:21: Undefined type "DD1".

[NOTE :EL0508] Nb Top level modules: 2.

[NOTE :EL0509] Max instance depth: 1.

[NOTE :EL0510] Nb instances: 2.

[NOTE :EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 3
[   NOTE] : 7

