# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab7.srcs/sources_1/new/histogram_median_unit.vhd" \
"../../../../lab7.srcs/sim_1/new/histogram_median_unit_tb.vhd" \

# Do not sort compile order
nosort
