Real time: Nov/25/2014 01:38:38

Profiler Stats
--------------
Elapsed_time_in_seconds: 435
Elapsed_time_in_minutes: 7.25
Elapsed_time_in_hours: 0.120833
Elapsed_time_in_days: 0.00503472

Virtual_time_in_seconds: 434.61
Virtual_time_in_minutes: 7.2435
Virtual_time_in_hours:   0.120725
Virtual_time_in_days:    0.120725

Ruby_current_time: 2602933
Ruby_start_time: 1
Ruby_cycles: 2602932

mbytes_resident: 2918.61
mbytes_total: 2971.04
resident_ratio: 0.982354

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 2.60293e+06 [ 2.60293e+06 2.60293e+06 2.60293e+06 2.60293e+06 2.60293e+06 2.60293e+06 2.60293e+06 2.60293e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 74706
  L1D_cache_total_misses: 68835	(92.1412%)
  L1D_cache_total_demand_misses: 68835
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 68835
  L1D_cache_misses_per_instruction: 68835
  L1D_cache_instructions_per_misses: 1.45275e-05

  L1D_cache_request_type_LD:   41430	(55.4574)%
  L1D_cache_request_type_ST:   33276	(44.5426)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 74706 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 74706 ]

  L1D_cache_miss_type_LD:   38879	(56.4814)%
  L1D_cache_miss_type_ST:   29956	(43.5186)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 160031
  L1T_cache_total_misses: 61939	(38.7044%)
  L1T_cache_total_demand_misses: 61939
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 61939
  L1T_cache_misses_per_instruction: 61939
  L1T_cache_instructions_per_misses: 1.61449e-05

  L1T_cache_request_type_LD:   83287	(52.0443)%
  L1T_cache_request_type_ST:   76744	(47.9557)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 160031 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 160031 ]

  L1T_cache_miss_type_LD:   12028	(19.4191)%
  L1T_cache_miss_type_ST:   49911	(80.5809)%

L2_cache cache stats: 
  L2_cache_total_requests: 70320
  L2_cache_total_misses: 8472	(12.0478%)
  L2_cache_total_demand_misses: 8472
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 8472
  L2_cache_misses_per_instruction: 8472
  L2_cache_instructions_per_misses: 0.000118036

  L2_cache_request_type_LD:   38879	(55.2887)%
  L2_cache_request_type_ST:   31441	(44.7113)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 70320 average:     8 | standard deviation: 0 | 0 0 0 0 70320 ]

  L2_cache_miss_type_LD:   4462	(52.6676)%
  L2_cache_miss_type_ST:   4010	(47.3324)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 88772
  L2T_cache_total_misses: 1485	(1.67282%)
  L2T_cache_total_demand_misses: 1485
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 1485
  L2T_cache_misses_per_instruction: 1485
  L2T_cache_instructions_per_misses: 0.000673401

  L2T_cache_request_type_LD:   12028	(13.5493)%
  L2T_cache_request_type_ST:   76744	(86.4507)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 88772 average: 28.7482 | standard deviation: 8.21404 | 0 0 0 0 12028 0 76744 ]

  L2T_cache_miss_type_LD:   1205	(81.1448)%
  L2T_cache_miss_type_ST:   280	(18.8552)%


TBE Queries: 239452
Busy TBE Counts: 1748
Busy Controller Counts:
L1TCache-0:1  L1TCache-1:1  L1TCache-2:1  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:163  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 127 count: 237704 average: 36.9104 | standard deviation: 38.4598 | 80009 21573 7015 3514 3474 3531 5408 3811 4678 3930 4231 4331 4473 4320 5425 11009 10860 6764 4582 4399 4490 3152 3370 3642 3580 3850 3478 3702 4089 3435 2241 1338 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 4 max: 125 count: 234737 average: 13.5811 | standard deviation: 18.8074 | 75309 86830 13858 4505 3157 3425 3917 3505 3613 4096 3367 3487 3698 3748 4077 10045 3303 142 143 146 98 63 51 48 43 33 12 4 4 4 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 975 count: 234737 average: 99.0607 | standard deviation: 146.255 | 77130 0 0 66602 18234 1511 707 1817 2013 1510 1937 1265 1024 536 1010 988 984 911 969 1063 985 1154 1135 1401 1296 1513 1352 1336 1318 1306 1182 1107 1089 1069 1134 1098 1194 1171 1330 1443 1592 1552 1559 1602 1605 1743 1706 1561 1453 1200 1045 898 847 894 771 753 689 647 563 613 535 477 437 421 427 397 403 358 295 295 253 235 205 189 166 152 136 117 85 101 86 71 91 59 63 66 62 58 43 49 45 39 34 36 30 18 22 11 12 2 2 6 1 1 2 4 2 1 2 0 3 1 2 2 1 4 1 1 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 975 count: 124717 average: 94.0173 | standard deviation: 149.339 | 92765 10099 12860 6863 1767 322 30 11 0 0 ]
miss_latency_ST: [binsize: 128 max: 927 count: 110020 average: 104.778 | standard deviation: 142.464 | 83519 8913 9588 5380 2047 528 42 3 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 975 count: 38870 average: 272.721 | standard deviation: 141.421 | 0 0 0 0 0 110 82 862 1568 1253 1505 1012 450 305 392 460 425 535 484 591 513 621 603 710 673 736 723 638 719 649 635 604 592 564 665 609 737 652 769 768 823 808 825 919 980 1017 999 903 840 647 548 490 445 469 420 393 377 344 310 309 245 240 241 220 240 202 195 153 102 98 78 60 68 60 59 66 49 44 27 36 29 18 35 21 22 24 16 21 16 18 18 12 5 8 2 2 4 5 3 1 2 2 0 1 1 3 1 1 2 0 2 1 2 1 1 2 1 1 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 927 count: 195867 average: 64.5976 | standard deviation: 120.392 | 77130 0 0 66602 18234 1401 625 955 445 257 432 253 574 231 618 528 559 376 485 472 472 533 532 691 623 777 629 698 599 657 547 503 497 505 469 489 457 519 561 675 769 744 734 683 625 726 707 658 613 553 497 408 402 425 351 360 312 303 253 304 290 237 196 201 187 195 208 205 193 197 175 175 137 129 107 86 87 73 58 65 57 53 56 38 41 42 46 37 27 31 27 27 29 28 28 16 18 6 9 1 0 4 1 0 1 1 1 0 0 0 1 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 4 max: 125 count: 234737 average: 13.5811 | standard deviation: 18.8074 | 75309 86830 13858 4505 3157 3425 3917 3505 3613 4096 3367 3487 3698 3748 4077 10045 3303 142 143 146 98 63 51 48 43 33 12 4 4 4 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 4 count: 5919 average: 2.59419 | standard deviation: 0.777775 | 0 644 1546 3297 432 ]
Sequencer_1: [binsize: 4 max: 125 count: 68787 average: 36.024 | standard deviation: 21.2208 | 4212 5665 2876 2926 3036 3366 3847 3457 3571 4012 3290 3406 3589 3665 3982 9836 3254 142 143 146 98 63 51 48 43 33 12 4 4 4 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 44779 average: 4.85393 | standard deviation: 4.76183 | 8045 7788 13298 10544 2867 1313 388 114 15 9 10 19 31 8 11 9 5 9 18 29 12 22 17 14 20 22 19 13 11 22 16 28 33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 11470 average: 4.66922 | standard deviation: 6.59502 | 4012 1331 2952 1692 616 444 222 9 9 4 5 4 5 4 4 4 4 4 5 4 4 4 4 6 12 7 9 10 10 10 11 43 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 42596 average: 4.51042 | standard deviation: 3.75681 | 4941 10174 15745 8926 1792 206 584 15 13 6 5 4 5 4 4 4 4 4 6 6 8 11 10 11 21 13 11 7 7 4 15 23 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 2 max: 64 count: 14460 average: 3.05028 | standard deviation: 3.5153 | 6234 2815 4184 580 241 326 13 7 2 3 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 4 8 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_4: [binsize: 2 max: 63 count: 14460 average: 3.06107 | standard deviation: 3.55849 | 6265 2578 4376 591 248 319 16 7 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 3 2 2 4 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_5: [binsize: 2 max: 64 count: 32266 average: 4.43969 | standard deviation: 3.88157 | 6358 5069 12525 5320 1899 711 160 44 43 13 2 2 2 2 2 2 2 2 4 4 3 5 7 4 2 3 3 2 7 16 19 28 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 627 count: 356886 average: 95.8061 | standard deviation: 85.574 | 25303 99524 36881 18823 15258 14285 14719 16534 17917 17040 12873 11129 10314 9531 7977 6826 6620 5701 3363 1599 985 769 752 681 694 486 164 57 24 11 10 16 6 4 3 3 1 1 1 1 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 627 count: 147087 average: 101.451 | standard deviation: 88.9766 | 5973 34889 17965 11014 8579 7670 7377 6657 6066 5770 5551 5021 4575 4512 3247 2207 1934 1578 1164 924 833 733 718 673 684 481 160 56 22 8 10 16 6 4 3 3 1 1 1 1 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 477 count: 209799 average: 91.8484 | standard deviation: 82.8767 | 19330 64635 18916 7809 6679 6615 7342 9877 11851 11270 7322 6108 5739 5019 4730 4619 4686 4123 2199 675 152 36 34 8 10 5 4 1 2 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 11 count: 42 average:    11 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 42 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 627 count: 147045 average: 101.477 | standard deviation: 88.9761 | 5931 34889 17965 11014 8579 7670 7377 6657 6066 5770 5551 5021 4575 4512 3247 2207 1934 1578 1164 924 833 733 718 673 684 481 160 56 22 8 10 16 6 4 3 3 1 1 1 1 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 423
system_time: 11
page_reclaims: 747385
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 944

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 42360
L2_TO_L2T_MSG = 1353
L2_DATA_GX = 144920
L2T_TO_L1T_DATA = 48112
L1_DATA_GX = 0
L2_TO_L2T_ACK = 1353
L2T_TO_L1T_MSG = 76744
L2_DATA_S = 199255
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 10146
L1_MSG = 0
L2_COHMSG_FWD = 42
L1_DATA_F = 0
L1_DATA_PX = 297980
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 306976
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 68771
L2_ATOMIC = 0
L2_TO_L2T_DATA = 7425
L1_DATA = 0
L1_COHMSG = 141024
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 12028
----------------------
total_flits_messages = 1358489
----------------------

DMA = 194350
DATA_GX_OW = 119824
DATA_PX_C = 238384
DATA_PX_D = 59596
DATA_GX_C = 29956
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:5919 full:0 size:[binsize: 1 max: 4 count: 5919 average: 2.36493 | standard deviation: 0.715776 | 0 733 2390 2699 97 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:68787 full:0 size:[binsize: 2 max: 64 count: 68787 average: 18.8817 | standard deviation: 19.1651 | 10107 11689 5930 3661 2161 1918 1753 1674 1640 1603 1522 1504 1483 1473 1365 1268 1281 1258 1230 1164 1114 1091 1073 1063 1091 1097 1067 1051 1042 1036 1030 1005 343 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=82186 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=28261 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=76878 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=37701 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=37700 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=56278 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=71872 [L2TCache]=0 [L2Cache]=2975 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=8264 [L2TCache]=0 [L2Cache]=2747 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=44720 [L2TCache]=0 [L2Cache]=2469 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=3880 [L2Cache]=0 [L1Cache]=104574 [Directory]=2396 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=3248 [L2Cache]=0 [L1Cache]=138587 [Directory]=4096 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=2793 [L2Cache]=0 [L1Cache]=169831 [Directory]=1980 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=210 [L2Cache]=96 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=440890 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10590 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10595 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10590 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10585 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0231366 flits/cycle
total_flits_on_link = 3974719
-------------
Total VC Load [0] = 340749 flits
Total VC Load [1] = 326086 flits
Total VC Load [2] = 299984 flits
Total VC Load [3] = 273176 flits
Total VC Load [4] = 1440 flits
Total VC Load [5] = 1377 flits
Total VC Load [6] = 1365 flits
Total VC Load [7] = 1314 flits
Total VC Load [8] = 7426 flits
Total VC Load [9] = 7405 flits
Total VC Load [10] = 7405 flits
Total VC Load [11] = 7420 flits
Total VC Load [12] = 431908 flits
Total VC Load [13] = 416154 flits
Total VC Load [14] = 382046 flits
Total VC Load [15] = 346760 flits
Total VC Load [16] = 59784 flits
Total VC Load [17] = 59047 flits
Total VC Load [18] = 58544 flits
Total VC Load [19] = 57609 flits
Total VC Load [20] = 159625 flits
Total VC Load [21] = 159618 flits
Total VC Load [22] = 159083 flits
Total VC Load [23] = 159682 flits
Total VC Load [24] = 62682 flits
Total VC Load [25] = 62473 flits
Total VC Load [26] = 62278 flits
Total VC Load [27] = 62279 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.13091 flits/cycle 
Average VC Load [1] = 0.125276 flits/cycle 
Average VC Load [2] = 0.115248 flits/cycle 
Average VC Load [3] = 0.104949 flits/cycle 
Average VC Load [4] = 0.000553222 flits/cycle 
Average VC Load [5] = 0.000529019 flits/cycle 
Average VC Load [6] = 0.000524409 flits/cycle 
Average VC Load [7] = 0.000504815 flits/cycle 
Average VC Load [8] = 0.00285294 flits/cycle 
Average VC Load [9] = 0.00284487 flits/cycle 
Average VC Load [10] = 0.00284487 flits/cycle 
Average VC Load [11] = 0.00285063 flits/cycle 
Average VC Load [12] = 0.165931 flits/cycle 
Average VC Load [13] = 0.159879 flits/cycle 
Average VC Load [14] = 0.146775 flits/cycle 
Average VC Load [15] = 0.133219 flits/cycle 
Average VC Load [16] = 0.0229679 flits/cycle 
Average VC Load [17] = 0.0226848 flits/cycle 
Average VC Load [18] = 0.0224916 flits/cycle 
Average VC Load [19] = 0.0221323 flits/cycle 
Average VC Load [20] = 0.0613251 flits/cycle 
Average VC Load [21] = 0.0613224 flits/cycle 
Average VC Load [22] = 0.0611168 flits/cycle 
Average VC Load [23] = 0.061347 flits/cycle 
Average VC Load [24] = 0.0240813 flits/cycle 
Average VC Load [25] = 0.024001 flits/cycle 
Average VC Load [26] = 0.0239261 flits/cycle 
Average VC Load [27] = 0.0239265 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 21.1919
-------------
Dynamic_Link_Power = 0.169207
Static_Link_Power = 0.733365
Total_Link_Power = 0.902572
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00928991, Crossbar: 0.0101179, VC allocator: 0.00108434, SW allocator: 0.00438006, Clock: 0.153216, Total: 0.178088
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.717
Dynamic_Router_Power = 0.178088
Static_Router_Power = 1.53891
Total_Router_Power = 1.717
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.347295
Total_Static_Power = 2.27227
Total_Power = 2.61957
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  83287
L1_WThru  76744
L1_Atomic  0
L1_Replacement  67
Data  0
Data_Done  12028
Ack  0
Ack_Done  76744
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  12028
I  L1_WThru  49911
I  L1_Atomic  0 <-- 
I  L1_Replacement  67

S  Load  71259
S  L1_WThru  26833
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  12028

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  51887
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  24857

 --- L2TCache ---
 - Event Counts -
L1_GETS  12028
L1_Write  49911
L1_Upgrade_T  25849
L1_Upgrade_NT  984
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  1485
Ack  0
Ack_all  0
WB_Ack  1353
Fwd_GETX  972
Fwd_GETS  381
Inv  0

 - Transitions -
NP  L1_GETS  1205
NP  L1_Write  280
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  10823
E  L1_Write  49631
E  L1_Upgrade_NT  984
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  972
E  Fwd_GETS  381
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  25849
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  1205
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  280
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  1353
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  38879
L1_GETX  31441
L1_UPGRADE  0
L1_PUTX  70306
L1_PUTX_old  1304
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  8472
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  70318
PUTX_ACC  386
DATA_ACC  967

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  4462
NP  L1_GETX  4010
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  34036
M  L1_GETX  26417
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  381
MT  L1_GETX  1014
MT  L1_PUTX  68775
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  4462

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4010

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  1531
MT_MB  L1_PUTX_old  1304
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  70318
MT_MB  PUTX_ACC  5
MT_MB  DATA_ACC  967

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  381
MT_IIB  DATA_ACC  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  54480
Ifetch  0
Store  33276
Inv  0
L1_Replacement  0
Force_L1_Replacement  137574
Fwd_GETX  42
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  39851
DataS_fromL1  0
Data_all_Acks  28984
Ack  0
Ack_all  0
WB_Ack  68771

 - Transitions -
NP  Load  38872
NP  Ifetch  0 <-- 
NP  Store  29922
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 
NP  Force_L1_Replacement  0 <-- 

I  Load  7
I  Ifetch  0 <-- 
I  Store  34
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 
I  Force_L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 
S  Force_L1_Replacement  0 <-- 

E  Load  162
E  Ifetch  0 <-- 
E  Store  5
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Force_L1_Replacement  38870
E  Fwd_GETX  2
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2389
M  Ifetch  0 <-- 
M  Store  3315
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Force_L1_Replacement  29917
M  Fwd_GETX  40
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Force_L1_Replacement  0 <-- 
IS  Data_Exclusive  38879
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Force_L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  972
IM  Data_all_Acks  28984
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Force_L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Force_L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  13050
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Force_L1_Replacement  68787
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  68771

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 
E_I  Force_L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  Force_L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  8472
Data  0

 - Transitions -
I  Fetch  8472
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:22984 full:0 size:[binsize: 2 max: 60 count: 22984 average: 1.43017 | standard deviation: 2.31691 | 17976 4552 252 33 17 16 12 12 12 10 11 13 10 8 6 4 4 5 4 2 2 2 3 4 3 2 2 2 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:7819 full:0 size:[binsize: 2 max: 60 count: 7819 average: 1.88643 | standard deviation: 4.60255 | 6579 671 187 184 88 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 5 6 5 4 6 7 5 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:22662 full:0 size:[binsize: 2 max: 63 count: 22662 average: 1.48879 | standard deviation: 2.78558 | 17932 4105 194 172 133 10 10 7 6 4 4 4 4 4 4 4 4 4 4 4 4 4 6 6 4 4 4 4 4 4 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:9981 full:0 size:[binsize: 2 max: 59 count: 9981 average: 1.33514 | standard deviation: 2.80384 | 9165 578 88 78 16 4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 4 4 2 2 2 2 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:9980 full:0 size:[binsize: 2 max: 59 count: 9980 average: 1.33166 | standard deviation: 2.80479 | 9216 517 98 78 15 4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 4 4 2 2 2 2 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:15346 full:0 size:[binsize: 2 max: 59 count: 15346 average: 1.29649 | standard deviation: 2.20517 | 13192 1970 102 13 5 4 5 6 3 2 2 2 2 2 3 4 3 2 2 2 2 2 2 2 2 2 2 2 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:22984 full:0 size:[binsize: 1 max: 2 count: 22984 average: 1.0231 | standard deviation: 0.150273 | 0 22453 531 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:7819 full:0 size:[binsize: 1 max: 2 count: 7819 average: 1.0188 | standard deviation: 0.136187 | 0 7672 147 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:22662 full:0 size:[binsize: 1 max: 2 count: 22662 average: 1.02423 | standard deviation: 0.153795 | 0 22113 549 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:9981 full:0 size:[binsize: 1 max: 2 count: 9981 average: 1.00761 | standard deviation: 0.0872653 | 0 9905 76 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:9980 full:0 size:[binsize: 1 max: 2 count: 9980 average: 1.01082 | standard deviation: 0.10355 | 0 9872 108 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:15346 full:0 size:[binsize: 1 max: 2 count: 15346 average: 1.00951 | standard deviation: 0.0972077 | 0 15200 146 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:55462 full:0 size:[binsize: 1 max: 4 count: 55462 average: 1.14222 | standard deviation: 0.375956 | 0 48050 6996 356 60 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:3986 full:0 size:[binsize: 1 max: 4 count: 3986 average: 1.24285 | standard deviation: 0.511597 | 0 3170 667 146 3 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:29324 full:0 size:[binsize: 1 max: 6 count: 29324 average: 1.5045 | standard deviation: 0.732117 | 0 17356 10220 897 686 103 62 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:55462 full:0 size:[binsize: 1 max: 2 count: 55462 average: 1.01262 | standard deviation: 0.111702 | 0 54762 700 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:3986 full:0 size:[binsize: 1 max: 2 count: 3986 average: 1.04992 | standard deviation: 0.218355 | 0 3787 199 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:29324 full:0 size:[binsize: 1 max: 2 count: 29324 average: 1.03431 | standard deviation: 0.182066 | 0 28318 1006 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:831 full:0 size:[binsize: 1 max: 37 count: 831 average: 9.12635 | standard deviation: 10.4965 | 0 259 133 58 31 11 10 17 26 8 8 9 9 13 13 17 7 7 7 7 17 19 13 10 8 8 7 10 11 14 15 13 13 8 10 3 1 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:560 full:0 size:[binsize: 1 max: 35 count: 560 average: 5.24821 | standard deviation: 6.91619 | 0 198 128 53 13 14 13 15 15 9 12 9 10 5 6 7 6 5 3 2 6 4 3 5 2 1 1 1 2 1 1 2 2 3 2 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:480 full:0 size:[binsize: 1 max: 38 count: 480 average: 6.14583 | standard deviation: 9.40994 | 0 229 98 34 2 2 2 6 6 2 2 2 4 4 5 7 2 2 2 3 8 7 4 3 3 2 2 3 3 4 6 3 6 2 2 2 2 3 1 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:308 full:0 size:[binsize: 1 max: 27 count: 308 average: 10.8279 | standard deviation: 7.97798 | 0 45 15 24 21 8 6 10 12 9 11 9 7 9 11 11 11 14 10 11 9 9 5 7 6 6 9 3 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:341 full:0 size:[binsize: 1 max: 32 count: 341 average: 15.0235 | standard deviation: 8.75013 | 0 19 16 14 14 8 9 11 10 8 9 9 10 8 11 10 11 9 13 13 12 14 14 16 18 16 11 10 6 6 3 2 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:318 full:0 size:[binsize: 1 max: 38 count: 318 average: 14.1509 | standard deviation: 8.62046 | 0 22 18 13 8 5 6 6 10 8 7 13 11 11 16 17 25 16 14 13 17 15 10 5 5 1 1 1 1 3 3 3 1 3 2 2 1 3 2 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:604 full:0 size:[binsize: 1 max: 2 count: 604 average: 1.04967 | standard deviation: 0.219301 | 0 574 30 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:482 full:0 size:[binsize: 1 max: 2 count: 482 average: 1.03112 | standard deviation: 0.176593 | 0 467 15 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:399 full:0 size:[binsize: 1 max: 2 count: 399 average: 1.07769 | standard deviation: 0.269934 | 0 368 31 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:535 full:0 size:[binsize: 1 max: 2 count: 535 average: 1.21869 | standard deviation: 0.415072 | 0 418 117 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:419 full:0 size:[binsize: 1 max: 2 count: 419 average: 1.28162 | standard deviation: 0.450943 | 0 301 118 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:399 full:0 size:[binsize: 1 max: 2 count: 399 average: 1.17043 | standard deviation: 0.378439 | 0 331 68 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:1139 full:0 size:[binsize: 1 max: 2 count: 1139 average: 1.02985 | standard deviation: 0.170289 | 0 1105 34 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:901 full:0 size:[binsize: 1 max: 2 count: 901 average: 1.02553 | standard deviation: 0.159861 | 0 878 23 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:798 full:0 size:[binsize: 1 max: 2 count: 798 average: 1.05764 | standard deviation: 0.234962 | 0 752 46 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:2396 full:0 size:[binsize: 1 max: 5 count: 2396 average: 1.77212 | standard deviation: 0.771085 | 0 987 1026 327 54 2 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:4096 full:0 size:[binsize: 1 max: 5 count: 4096 average: 1.48779 | standard deviation: 0.630522 | 0 2370 1480 224 18 4 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:1980 full:0 size:[binsize: 1 max: 4 count: 1980 average: 1.43434 | standard deviation: 0.600236 | 0 1228 649 98 5 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:577 full:0 size:[binsize: 1 max: 28 count: 577 average: 6.44194 | standard deviation: 6.52998 | 0 176 80 40 16 21 28 16 19 25 33 14 11 11 8 10 8 5 10 5 4 8 8 12 5 1 1 1 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:419 full:0 size:[binsize: 1 max: 26 count: 419 average: 5.79475 | standard deviation: 6.8268 | 0 168 81 16 9 10 10 6 5 7 8 10 10 6 6 7 8 7 11 6 7 5 5 2 4 4 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:399 full:0 size:[binsize: 1 max: 16 count: 399 average: 2.19048 | standard deviation: 2.77371 | 0 242 99 19 3 3 4 4 2 2 6 2 2 4 1 4 2 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:35909 full:0 size:[binsize: 2 max: 69 count: 35909 average: 19.9818 | standard deviation: 14.8964 | 3259 3233 2436 1408 1635 1413 1283 1305 1429 1392 1068 1272 1080 1061 1141 1247 1836 2416 2293 969 352 297 299 308 247 208 178 327 335 86 23 29 29 11 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:47096 full:0 size:[binsize: 2 max: 50 count: 47096 average: 15.6705 | standard deviation: 13.3304 | 6899 5889 3097 2235 2428 2126 1834 1708 1829 1956 1962 1866 1468 1179 847 1061 1368 2069 1993 883 637 707 635 336 81 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:57401 full:0 size:[binsize: 2 max: 54 count: 57401 average: 9.94281 | standard deviation: 12.863 | 14949 15294 5041 2127 2021 1600 1585 1732 1363 1062 718 813 683 648 566 521 672 847 1433 1349 446 244 321 392 468 370 128 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:18034 full:0 size:[binsize: 1 max: 2 count: 18034 average: 1.16308 | standard deviation: 0.369496 | 0 15093 2941 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:23580 full:0 size:[binsize: 1 max: 2 count: 23580 average: 1.16412 | standard deviation: 0.370403 | 0 19710 3870 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:28704 full:0 size:[binsize: 1 max: 2 count: 28704 average: 1.16332 | standard deviation: 0.369697 | 0 24016 4688 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:35643 full:0 size:[binsize: 1 max: 10 count: 35643 average: 1.23646 | standard deviation: 0.521788 | 0 27892 7458 151 55 28 15 15 11 13 5 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:46755 full:0 size:[binsize: 1 max: 4 count: 46755 average: 1.17577 | standard deviation: 0.384719 | 0 38609 8075 70 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:57083 full:0 size:[binsize: 1 max: 7 count: 57083 average: 1.19134 | standard deviation: 0.41555 | 0 46554 10225 239 46 15 3 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:2704 full:0 size:[binsize: 1 max: 2 count: 2704 average: 1.07729 | standard deviation: 0.267212 | 0 2495 209 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:4437 full:0 size:[binsize: 1 max: 2 count: 4437 average: 1.05116 | standard deviation: 0.220664 | 0 4210 227 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:2298 full:0 size:[binsize: 1 max: 2 count: 2298 average: 1.06745 | standard deviation: 0.251249 | 0 2143 155 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 2 count: 48 average: 1.04167 | standard deviation: 0.206284 | 0 46 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:137574 full:0 size:[binsize: 4 max: 101 count: 137574 average: 29.2429 | standard deviation: 20.3033 | 21761 8400 5420 5924 8450 8905 6355 7857 8886 8382 8895 8180 7915 7347 5934 3961 1861 1121 756 518 359 225 94 43 12 13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 1 count: 42 average:     1 | standard deviation: 0 | 0 42 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 1 count: 48 average:     1 | standard deviation: 0 | 0 48 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:68787 full:0 size:[binsize: 1 max: 7 count: 68787 average: 1.27339 | standard deviation: 0.508484 | 0 51733 15521 1382 102 32 15 2 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 1 count: 42 average:     1 | standard deviation: 0 | 0 42 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 1 count: 48 average:     1 | standard deviation: 0 | 0 48 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:137558 full:0 size:[binsize: 1 max: 2 count: 137558 average: 1.16132 | standard deviation: 0.367837 | 0 115367 22191 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 2 count: 2118 average: 1.00189 | standard deviation: 0.043468 | 0 2114 4 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:2119 full:0 size:[binsize: 1 max: 2 count: 2119 average: 1.01038 | standard deviation: 0.101917 | 0 2097 22 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 2 count: 2118 average: 1.01605 | standard deviation: 0.12673 | 0 2084 34 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:2117 full:0 size:[binsize: 1 max: 2 count: 2117 average: 1.00472 | standard deviation: 0.0687452 | 0 2107 10 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 15 count: 2118 average: 5.60859 | standard deviation: 3.60241 | 0 279 252 228 206 173 168 155 152 175 110 92 32 32 33 31 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:2119 full:0 size:[binsize: 1 max: 21 count: 2119 average: 7.17131 | standard deviation: 4.96575 | 0 254 254 154 144 143 143 137 114 110 106 76 77 75 74 108 98 16 17 16 2 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 22 count: 2118 average: 8.09112 | standard deviation: 5.2729 | 0 222 172 158 129 138 123 124 116 105 126 113 87 84 97 92 74 48 70 28 10 1 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:2117 full:0 size:[binsize: 1 max: 16 count: 2117 average: 5.95182 | standard deviation: 3.77873 | 0 257 223 207 200 182 168 166 156 173 122 98 39 32 32 31 31 ]
