<?xml version='1.0'?>
<island simulinkPath='mp/txrx' topLevelEntity='mp_txrx'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='h_areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='busIn_writedata' clock='clk' reset='h_areset' width='16' dir='in' role='busData' qsys_role='writedata' stm=''/>
    <port name='busIn_address' clock='clk' reset='h_areset' width='10' dir='in' role='busAddress' qsys_role='address' stm=''/>
    <port name='busIn_write' clock='clk' reset='h_areset' width='1' dir='in' role='busWriteEnable' qsys_role='write' stm=''/>
    <port name='busIn_read' clock='clk' reset='h_areset' width='1' dir='in' role='busReadEnable' qsys_role='read' stm=''/>
    <port name='busOut_readdatavalid' clock='clk' reset='h_areset' width='1' dir='out' role='busDataValid' qsys_role='readdatavalid' stm=''/>
    <port name='busOut_readdata' clock='clk' reset='h_areset' width='16' dir='out' role='busData' qsys_role='readdata' stm=''/>
    <port name='busOut_waitrequest' clock='clk' reset='h_areset' width='1' dir='out' role='busWaitRequest' qsys_role='waitrequest' stm=''/>
    <port name='fromADC_I' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_fromADC_I' stm='mp/mp_txrx_SingleRateFIR_I_xIn.stm' highLevelName='fromADC_I' highLevelIndex='0' vector='0' complex='0'/>
    <port name='fromADC_Q' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_fromADC_Q' stm='mp/mp_txrx_SingleRateFIR1_Q_xIn.stm' highLevelName='fromADC_Q' highLevelIndex='1' vector='0' complex='0'/>
    <port name='toDAC_I' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_toDAC_I' stm='mp/mp_txrx_ChanView_c0.stm' highLevelName='toDAC_I' highLevelIndex='0' vector='0' complex='0'/>
    <port name='toDAC_Q' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_toDAC_Q' stm='mp/mp_txrx_ChanView_c0.stm' highLevelName='toDAC_Q' highLevelIndex='1' vector='0' complex='0'/>
    <port name='sym_phase' clock='clk' reset='areset' width='28' dir='out' role='data' qsys_role='data_sym_phase' stm='mp/mp_txrx_Symbol_Recovery_ChannelOut.stm' highLevelName='sym_phase' highLevelIndex='2' vector='0' complex='0'/>
    <port name='BER' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_BER' stm='mp/mp_txrx_BER_Extraction_ChannelOut.stm' highLevelName='BER' highLevelIndex='3' vector='0' complex='0'/>
    <port name='bit_error' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_bit_error' stm='mp/mp_txrx_BER_Extraction_ChannelOut.stm' highLevelName='bit_error' highLevelIndex='4' vector='0' complex='0'/>
    <port name='sym_pwr' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_sym_pwr' stm='mp/mp_txrx_Symbol_Recovery_ChannelOut.stm' highLevelName='sym_pwr' highLevelIndex='5' vector='0' complex='0'/>
    <port name='BBI' clock='clk' reset='areset' width='30' dir='out' role='data' qsys_role='data_BBI' stm='mp/mp_txrx_ChanView1_c0.stm' highLevelName='BBI' highLevelIndex='6' vector='0' complex='0'/>
    <port name='BBQ' clock='clk' reset='areset' width='30' dir='out' role='data' qsys_role='data_BBQ' stm='mp/mp_txrx_ChanView2_c0.stm' highLevelName='BBQ' highLevelIndex='7' vector='0' complex='0'/>
    <port name='mem_o' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_mem_o' stm='mp/mp_txrx_ChanView3_c0.stm' highLevelName='mem_o' highLevelIndex='8' vector='0' complex='0'/>
    <port name='bit_o' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_bit_o' stm='mp/mp_txrx_ChanView4_c0.stm' highLevelName='bit_o' highLevelIndex='9' vector='0' complex='0'/>
    <port name='pow_rx' clock='clk' reset='areset' width='12' dir='out' role='data' qsys_role='data_pow_rx' stm='mp/mp_txrx_ChanView5_c0.stm' highLevelName='pow_rx' highLevelIndex='10' vector='0' complex='0'/>
    <port name='pow_rx_preshift' clock='clk' reset='areset' width='25' dir='out' role='data' qsys_role='data_pow_rx_preshift' stm='mp/mp_txrx_ChanView6_c0.stm' highLevelName='pow_rx_preshift' highLevelIndex='11' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='mp/mp_txrx.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='dspba/backend/Libraries/vhdl/base/dspba_library_package.vhd' base='quartus' type='vhdl' usage='all'/>
    <file path='dspba/backend/Libraries/vhdl/base/dspba_library.vhd' base='quartus' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_BER_Extraction.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_ChanView.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_ChanView1.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_ChanView2.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_ChanView3.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_ChanView4.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_ChanView5.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_ChanView6.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_InterpolatingFIR.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_Memory.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_Memory_DualMem.hex' base='rtl' type='data' usage='all'/>
    <file path='mp/mp_txrx_Scale.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_Scale1.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_Scale2_Q.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_Scale3_I.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_Scrambled_shit_subsystem.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_SingleRateFIR1_Q.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_SingleRateFIR1_Q_rm.hex' base='rtl' type='data' usage='all'/>
    <file path='mp/mp_txrx_SingleRateFIR_I.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='mp/mp_txrx_SingleRateFIR_I_rm.hex' base='rtl' type='data' usage='all'/>
    <file path='mp/mp_txrx_Symbol_Recovery.vhd' base='rtl' type='vhdl' usage='all'/>

</island>
