$date
	Sat Oct 22 22:12:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1036863
b1010 !
1"
#1036866
b1010 &
b1010 %
1$
#1036867
0"
#1036870
b101 &
b101 %
#1036874
b10000 &
b10000 %
#1036878
b1000 &
b1000 %
#1036882
b100 &
b100 %
#1036886
b10 &
b10 %
#1036890
b1 &
b1 %
1#
#1036894
b0 &
0#
b0 %
0$
#2056693
b110 !
1"
#2056694
b110 &
b110 %
1$
#2056695
0"
#2056698
b11 &
b11 %
#2056702
b1010 &
b1010 %
#2056706
b101 &
b101 %
#2056710
b10000 &
b10000 %
#2056714
b1000 &
b1000 %
#2056718
b100 &
b100 %
#2056722
b10 &
b10 %
#2056726
b1 &
1#
b1 %
#2056730
b0 &
b0 %
0#
0$
#3050933
b10001 !
1"
#3050934
b10001 &
b10001 %
1$
#3050935
0"
#3050938
b110100 &
b110100 %
#3050942
b11010 &
b11010 %
#3050946
b1101 &
b1101 %
#3050950
b101000 &
b101000 %
#3050954
b10100 &
b10100 %
#3050958
b1010 &
b1010 %
#3050962
b101 &
b101 %
#3050966
b10000 &
b10000 %
#3050970
b1000 &
b1000 %
#3050974
b100 &
b100 %
#3050978
b10 &
b10 %
#3050982
b1 &
1#
b1 %
#3050986
b0 &
b0 %
0#
0$
#4500012
