Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : self_attention_top_K_MACRO_COLUMN4_K_MACRO_ROW64_V_MACRO_COLUMN64_V_MACRO_ROW4
Version: O-2018.06-SP5-5
Date   : Mon Jun 30 03:51:13 2025
****************************************


Library(s) Used:

    tcbn28hpcplusbwp30p140hvtssg0p81v125c (File: /yuhome/cunsuan/yangjiaqi/Digital_code/m3d_self_attention_500MHz_deisgn_space/lib/tcbn28hpcplusbwp30p140hvtssg0p81v125c.db)


Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp30p140hvtssg0p81v125c
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
self_attention_top_K_MACRO_COLUMN4_K_MACRO_ROW64_V_MACRO_COLUMN64_V_MACRO_ROW4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
GEMV_shared_block1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_CMP_STAGES_PER_REG2_PARALLEL_ROW16_MACRO_DATA_WIDTH16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block1_MACRO_COLUMN4_MACRO_ROW64_BANK_COLUMN64_BANK_ROW1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH2_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW6_log2_MACRO_COLUMN2_PARALLEL_ROW16_MACRO_DATA_WIDTH16_MACROS_ADDR_WIDTH8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block1_MACRO_COLUMN64_MACRO_ROW4_BANK_COLUMN1024_BANK_ROW64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH6_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW2_log2_MACRO_COLUMN6_PARALLEL_ROW16_MACRO_DATA_WIDTH16_MACROS_ADDR_WIDTH8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
GEMV_shared_block2_BANK_DATA_WIDTH256_BANK_NUM9_MACRO_DATA_WIDTH16_ROUND256_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block2_MACRO_ROW64_MACRO_COLUMN4_MACROS_ADDR_WIDTH8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block2_MACRO_ROW4_MACRO_COLUMN64_MACROS_ADDR_WIDTH8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_COL16_BANK_COL1024 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
write_controller_INPUT_WIDTH256_INPUT_NUM1_OUTPUT_NUM4_OUTPUT_RAM_WIDTH1024_OUTPUT_RAM_DEPTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
weight_write_control_BANK_DATA_WIDTH256_BANK_NUM9_MACROS_ADDR_WIDTH8_MACRO_COLUMN4_MACRO_ROW64 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmIn_control_MACRO_DATA_WIDTH16_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH8_BANK_DATA_WIDTH256_BANK_NUM9_MACRO_ROW64_MACRO_COLUMN4_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
q_cache_control_MACRO_ROW64_Q_BUF_ADDR_WIDTH2_MACRO_DATA_WIDTH16_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH144_DEPTH4_log2_DEPTH2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH4_log2_DEPTH2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
DRAM_banks_MACROS_ADDR_WIDTH8_BANK_DATA_WIDTH256_BANK_NUM9_MACRO_DATA_WIDTH16_COL_BLOCK_SIZE16_MACRO_COLUMN4_MACRO_ROW64 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
weight_write_control_BANK_DATA_WIDTH256_BANK_NUM9_MACROS_ADDR_WIDTH8_MACRO_COLUMN64_MACRO_ROW4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmIn_control_MACRO_DATA_WIDTH16_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH8_BANK_DATA_WIDTH256_BANK_NUM9_MACRO_ROW4_MACRO_COLUMN64_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
q_cache_control_MACRO_ROW4_Q_BUF_ADDR_WIDTH6_MACRO_DATA_WIDTH16_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH144_DEPTH64_log2_DEPTH6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
DRAM_banks_MACROS_ADDR_WIDTH8_BANK_DATA_WIDTH256_BANK_NUM9_MACRO_DATA_WIDTH16_COL_BLOCK_SIZE16_MACRO_COLUMN64_MACRO_ROW4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
Accumulation_top_BANK_DATA_WIDTH256_BANK_NUM9_MACRO_DATA_WIDTH16_COL_BLOCK_SIZE16_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_adder_tree          ZeroWireload      tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_49 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
reciprocal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_48 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
Xn_cal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_32 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_33 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_34 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_35 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_36 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_37 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_38 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_39 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_40 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_41 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_42 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_43 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_44 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_45 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_46 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_47 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c


Global Operating Voltage = 0.81 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
self_attention_top_K_MACRO_COLUMN4_K_MACRO_ROW64_V_MACRO_COLUMN64_V_MACRO_ROW4  172.823  109.166 2.25e+06  284.238 100.0
  write_controller_inst (write_controller_INPUT_WIDTH256_INPUT_NUM1_OUTPUT_NUM4_OUTPUT_RAM_WIDTH1024_OUTPUT_RAM_DEPTH4)    0.000    2.563 5.21e+04    2.615   0.9
    FIFO_3__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_0)    0.000    0.640 1.30e+04    0.653   0.2
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_0)    0.000    0.634 1.29e+04    0.647   0.2
    FIFO_2__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_1)    0.000    0.640 1.30e+04    0.653   0.2
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_1)    0.000    0.634 1.29e+04    0.647   0.2
    FIFO_1__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_2)    0.000    0.640 1.30e+04    0.653   0.2
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_2)    0.000    0.634 1.29e+04    0.647   0.2
    FIFO_0__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_3)    0.000    0.640 1.30e+04    0.653   0.2
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_3)    0.000    0.634 1.29e+04    0.647   0.2
  softmax_block3_inst (softmax_block3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16)    0.000    0.752 1.33e+04    0.765   0.3
    fp_mul_single_cycle_inst (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_3)    0.000 2.09e-02 1.56e+03 2.25e-02   0.0
  softmax_block2_inst (softmax_block2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_COL16_BANK_COL1024)    0.119    1.201 5.35e+04    1.373   0.5
    reciprocal_inst (reciprocal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16) 2.61e-03    0.221 6.56e+03    0.231   0.1
      xn_cal_inst (Xn_cal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16) 5.60e-04    0.110 4.37e+03    0.115   0.0
        fp_mul_single_cycle_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_0) 1.86e-04 2.11e-02 1.23e+03 2.26e-02   0.0
        fp_add_single_cycle_0 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 3.15e-05 2.11e-02 1.47e+03 2.26e-02   0.0
        fp_mul_single_cycle_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_1) 3.42e-04 2.17e-02 1.20e+03 2.32e-02   0.0
      add_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 8.57e-04 2.34e-02  575.537 2.49e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_2) 4.79e-04 1.40e-02  275.263 1.48e-02   0.0
    u_fp_add_single_cycle_0 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_49) 7.04e-03 3.25e-02 2.62e+03 4.21e-02   0.0
    fp_adder_tree_inst (fp_adder_tree)    0.109    0.913 4.38e+04    1.066   0.4
      fpadd_14 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 7.36e-03 3.29e-02 2.48e+03 4.28e-02   0.0
      fpadd_13 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 7.46e-03 3.36e-02 2.53e+03 4.36e-02   0.0
      fpadd_12 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 7.32e-03 3.44e-02 2.49e+03 4.42e-02   0.0
      fpadd_11 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 6.94e-03 3.34e-02 2.50e+03 4.29e-02   0.0
      fpadd_10 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 7.17e-03 3.36e-02 2.55e+03 4.33e-02   0.0
      fpadd_9 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 7.23e-03 3.36e-02 2.51e+03 4.33e-02   0.0
      fpadd_8 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 6.93e-03 3.40e-02 2.51e+03 4.34e-02   0.0
      fpadd_7 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 5.82e-03 3.28e-02 2.44e+03 4.10e-02   0.0
      fpadd_6 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 5.92e-03 3.31e-02 2.53e+03 4.16e-02   0.0
      fpadd_5 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 5.93e-03 3.24e-02 2.43e+03 4.08e-02   0.0
      fpadd_4 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 6.08e-03 3.34e-02 2.55e+03 4.21e-02   0.0
      fpadd_3 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 5.91e-03 3.29e-02 2.53e+03 4.14e-02   0.0
      fpadd_2 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 6.01e-03 3.31e-02 2.55e+03 4.17e-02   0.0
      fpadd_1 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 5.91e-03 3.32e-02 2.48e+03 4.16e-02   0.0
      fpadd (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16) 5.91e-03 3.39e-02 2.48e+03 4.23e-02   0.0
  V_M3D_unshared_block2 (M3D_unshared_block2_MACRO_ROW4_MACRO_COLUMN64_MACROS_ADDR_WIDTH8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH6) 1.21e-03    0.869 5.11e+04    0.921   0.3
    macro_column_accumulation_15__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 7.58e-05 5.17e-02 3.18e+03 5.49e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17) 7.58e-05 2.02e-02 2.59e+03 2.28e-02   0.0
    macro_column_accumulation_14__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 7.58e-05 5.35e-02 3.16e+03 5.67e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18) 7.58e-05 2.20e-02 2.56e+03 2.46e-02   0.0
    macro_column_accumulation_13__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 7.58e-05 5.35e-02 3.21e+03 5.68e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19) 7.58e-05 2.20e-02 2.63e+03 2.47e-02   0.0
    macro_column_accumulation_12__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 7.58e-05 5.35e-02 3.16e+03 5.67e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20) 7.58e-05 2.20e-02 2.57e+03 2.46e-02   0.0
    macro_column_accumulation_11__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 7.58e-05 5.35e-02 3.20e+03 5.68e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21) 7.58e-05 2.20e-02 2.61e+03 2.47e-02   0.0
    macro_column_accumulation_10__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 7.58e-05 5.35e-02 3.17e+03 5.67e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22) 7.58e-05 2.20e-02 2.58e+03 2.47e-02   0.0
    macro_column_accumulation_9__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 7.58e-05 5.17e-02 3.18e+03 5.49e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23) 7.58e-05 2.02e-02 2.59e+03 2.28e-02   0.0
    macro_column_accumulation_8__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 7.58e-05 5.35e-02 3.15e+03 5.67e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24) 7.58e-05 2.20e-02 2.57e+03 2.46e-02   0.0
    macro_column_accumulation_7__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 7.58e-05 5.35e-02 3.15e+03 5.67e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25) 7.58e-05 2.20e-02 2.56e+03 2.46e-02   0.0
    macro_column_accumulation_6__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 7.58e-05 5.17e-02 3.18e+03 5.49e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26) 7.58e-05 2.02e-02 2.59e+03 2.28e-02   0.0
    macro_column_accumulation_5__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 7.58e-05 5.35e-02 3.14e+03 5.67e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27) 7.58e-05 2.20e-02 2.55e+03 2.46e-02   0.0
    macro_column_accumulation_4__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 7.58e-05 5.35e-02 3.17e+03 5.67e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28) 7.58e-05 2.20e-02 2.58e+03 2.47e-02   0.0
    macro_column_accumulation_3__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 7.58e-05 5.35e-02 3.10e+03 5.67e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29) 7.58e-05 2.20e-02 2.51e+03 2.46e-02   0.0
    macro_column_accumulation_2__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 7.58e-05 5.35e-02 3.17e+03 5.67e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30) 7.58e-05 2.20e-02 2.58e+03 2.47e-02   0.0
    macro_column_accumulation_1__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 7.58e-05 5.35e-02 3.17e+03 5.67e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31) 7.58e-05 2.20e-02 2.58e+03 2.47e-02   0.0
    macro_column_accumulation_0__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN64_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN6_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 7.58e-05 5.35e-02 3.19e+03 5.68e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_32) 7.58e-05 2.20e-02 2.60e+03 2.47e-02   0.0
  K_M3D_unshared_block2 (M3D_unshared_block2_MACRO_ROW64_MACRO_COLUMN4_MACROS_ADDR_WIDTH8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH2) 3.76e-03    0.793 4.89e+04    0.845   0.3
    macro_column_accumulation_15__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 2.29e-04 4.91e-02 3.03e+03 5.23e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_33) 2.05e-04 2.22e-02 2.54e+03 2.50e-02   0.0
    macro_column_accumulation_14__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 2.31e-04 4.91e-02 3.03e+03 5.24e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_34) 2.07e-04 2.22e-02 2.53e+03 2.50e-02   0.0
    macro_column_accumulation_13__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 2.21e-04 4.91e-02 2.99e+03 5.23e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_35) 1.96e-04 2.22e-02 2.50e+03 2.49e-02   0.0
    macro_column_accumulation_12__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 2.32e-04 4.91e-02 3.04e+03 5.24e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_36) 2.07e-04 2.22e-02 2.55e+03 2.50e-02   0.0
    macro_column_accumulation_11__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 2.27e-04 4.91e-02 3.09e+03 5.24e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_37) 2.02e-04 2.22e-02 2.60e+03 2.50e-02   0.0
    macro_column_accumulation_10__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 2.34e-04 4.91e-02 3.04e+03 5.24e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_38) 2.08e-04 2.22e-02 2.53e+03 2.50e-02   0.0
    macro_column_accumulation_9__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 2.36e-04 4.91e-02 3.05e+03 5.24e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_39) 2.10e-04 2.22e-02 2.56e+03 2.50e-02   0.0
    macro_column_accumulation_8__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 2.44e-04 4.91e-02 3.15e+03 5.25e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_40) 2.18e-04 2.22e-02 2.64e+03 2.51e-02   0.0
    macro_column_accumulation_7__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 2.37e-04 4.73e-02 3.05e+03 5.06e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_41) 2.12e-04 2.04e-02 2.55e+03 2.32e-02   0.0
    macro_column_accumulation_6__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 2.25e-04 4.91e-02 2.98e+03 5.23e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_42) 2.01e-04 2.22e-02 2.49e+03 2.49e-02   0.0
    macro_column_accumulation_5__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 2.38e-04 4.73e-02 3.09e+03 5.06e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_43) 2.12e-04 2.04e-02 2.59e+03 2.32e-02   0.0
    macro_column_accumulation_4__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 2.32e-04 4.73e-02 2.97e+03 5.05e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_44) 2.07e-04 2.04e-02 2.47e+03 2.31e-02   0.0
    macro_column_accumulation_3__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 2.34e-04 4.91e-02 3.01e+03 5.23e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_45) 2.09e-04 2.22e-02 2.52e+03 2.50e-02   0.0
    macro_column_accumulation_2__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 2.30e-04 4.91e-02 2.97e+03 5.23e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_46) 2.05e-04 2.22e-02 2.48e+03 2.49e-02   0.0
    macro_column_accumulation_1__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 2.31e-04 4.91e-02 3.07e+03 5.24e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_47) 2.07e-04 2.22e-02 2.58e+03 2.50e-02   0.0
    macro_column_accumulation_0__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN4_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 2.23e-04 4.91e-02 3.01e+03 5.23e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_48) 1.99e-04 2.22e-02 2.51e+03 2.49e-02   0.0
  GEMV_shared_block2_inst (GEMV_shared_block2_BANK_DATA_WIDTH256_BANK_NUM9_MACRO_DATA_WIDTH16_ROUND256_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9) 3.80e-02    6.949 1.67e+05    7.153   2.5
    bf16_combination_block_15__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 3.95e-04 6.61e-02 2.11e+03 6.86e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_0) 1.37e-05 1.34e-05  231.881 2.59e-04   0.0
    bf16_combination_block_14__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 3.96e-04 6.68e-02 2.12e+03 6.93e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_1) 1.54e-05 1.61e-05  236.176 2.68e-04   0.0
    bf16_combination_block_13__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 3.94e-04 6.66e-02 2.10e+03 6.91e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_2) 1.25e-05 1.41e-05  220.075 2.47e-04   0.0
    bf16_combination_block_12__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 3.96e-04 6.61e-02 2.13e+03 6.86e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_3) 1.39e-05 1.48e-05  252.987 2.82e-04   0.0
    bf16_combination_block_11__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 3.91e-04 6.73e-02 2.12e+03 6.98e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_4) 1.24e-05 1.45e-05  224.834 2.52e-04   0.0
    bf16_combination_block_10__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 3.93e-04 6.84e-02 2.15e+03 7.09e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_5) 1.80e-05 1.62e-05  239.619 2.74e-04   0.0
    bf16_combination_block_9__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 3.94e-04 6.65e-02 2.11e+03 6.90e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_6) 1.38e-05 1.50e-05  229.967 2.59e-04   0.0
    bf16_combination_block_8__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 3.94e-04 6.63e-02 2.11e+03 6.88e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_7) 1.46e-05 1.49e-05  246.678 2.76e-04   0.0
    bf16_combination_block_7__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 3.96e-04 6.63e-02 2.10e+03 6.88e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_8) 1.57e-05 1.51e-05  226.585 2.57e-04   0.0
    bf16_combination_block_6__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 3.94e-04 6.66e-02 2.10e+03 6.91e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_9) 1.28e-05 1.39e-05  237.978 2.65e-04   0.0
    bf16_combination_block_5__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 3.94e-04 6.58e-02 2.08e+03 6.83e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_10) 1.21e-05 1.35e-05  226.305 2.52e-04   0.0
    bf16_combination_block_4__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 3.96e-04 6.83e-02 2.18e+03 7.09e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_11) 1.13e-05 1.33e-05  216.539 2.41e-04   0.0
    bf16_combination_block_3__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 3.95e-04 6.77e-02 2.12e+03 7.02e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_12) 1.33e-05 1.50e-05  228.235 2.56e-04   0.0
    bf16_combination_block_2__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 3.97e-04 6.67e-02 2.14e+03 6.92e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_13) 1.81e-05 1.66e-05  244.557 2.79e-04   0.0
    bf16_combination_block_1__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 3.91e-04 6.56e-02 2.06e+03 6.80e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_14) 1.27e-05 1.43e-05  224.281 2.51e-04   0.0
    bf16_combination_block_0__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 3.94e-04 6.59e-02 2.08e+03 6.84e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH22_OUTPUT_WIDTH6_15) 1.20e-05 1.36e-05  229.527 2.55e-04   0.0
    u_Accumulation_top (Accumulation_top_BANK_DATA_WIDTH256_BANK_NUM9_MACRO_DATA_WIDTH16_COL_BLOCK_SIZE16_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256) 3.17e-02    5.882 1.33e+05    6.046   2.1
      bit_serial_accumulation_15__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_0) 8.20e-04 5.00e-02 1.71e+03 5.25e-02   0.0
      bit_serial_accumulation_14__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_1) 8.11e-04 5.00e-02 1.74e+03 5.26e-02   0.0
      bit_serial_accumulation_13__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_2) 8.21e-04 5.00e-02 1.72e+03 5.25e-02   0.0
      bit_serial_accumulation_12__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_3) 8.22e-04 5.00e-02 1.73e+03 5.26e-02   0.0
      bit_serial_accumulation_11__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_4) 8.24e-04 5.00e-02 1.72e+03 5.26e-02   0.0
      bit_serial_accumulation_10__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_5) 8.22e-04 5.00e-02 1.72e+03 5.25e-02   0.0
      bit_serial_accumulation_9__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_6) 8.23e-04 5.00e-02 1.72e+03 5.25e-02   0.0
      bit_serial_accumulation_8__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_7) 8.22e-04 5.00e-02 1.71e+03 5.25e-02   0.0
      bit_serial_accumulation_7__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_8) 8.21e-04 5.00e-02 1.72e+03 5.25e-02   0.0
      bit_serial_accumulation_6__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_9) 8.24e-04 5.00e-02 1.72e+03 5.26e-02   0.0
      bit_serial_accumulation_5__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_10) 8.16e-04 5.00e-02 1.71e+03 5.25e-02   0.0
      bit_serial_accumulation_4__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_11) 8.23e-04 5.00e-02 1.72e+03 5.25e-02   0.0
      bit_serial_accumulation_3__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_12) 8.21e-04 5.00e-02 1.72e+03 5.25e-02   0.0
      bit_serial_accumulation_2__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_13) 8.22e-04 5.00e-02 1.71e+03 5.25e-02   0.0
      bit_serial_accumulation_1__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_14) 8.24e-04 5.00e-02 1.72e+03 5.26e-02   0.0
      bit_serial_accumulation_0__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH13_BIT_SERIAL_ACC_WIDTH22_COMPUTE_CYCLE9_ROUND256_15) 8.21e-04 5.00e-02 1.72e+03 5.25e-02   0.0
      adder_tree_15__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_0) 1.16e-03    0.318 6.57e+03    0.325   0.1
      adder_tree_14__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_1) 1.16e-03    0.318 6.57e+03    0.325   0.1
      adder_tree_13__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_2) 1.16e-03    0.318 6.57e+03    0.325   0.1
      adder_tree_12__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_3) 1.16e-03    0.318 6.57e+03    0.325   0.1
      adder_tree_11__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_4) 1.16e-03    0.318 6.57e+03    0.325   0.1
      adder_tree_10__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_5) 1.16e-03    0.318 6.57e+03    0.325   0.1
      adder_tree_9__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_6) 1.16e-03    0.318 6.59e+03    0.325   0.1
      adder_tree_8__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_7) 1.16e-03    0.318 6.59e+03    0.325   0.1
      adder_tree_7__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_8) 1.16e-03    0.318 6.59e+03    0.325   0.1
      adder_tree_6__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_9) 1.16e-03    0.318 6.59e+03    0.325   0.1
      adder_tree_5__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_10) 1.16e-03    0.318 6.59e+03    0.325   0.1
      adder_tree_4__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_11) 1.16e-03    0.318 6.59e+03    0.325   0.1
      adder_tree_3__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_12) 1.16e-03    0.318 6.59e+03    0.325   0.1
      adder_tree_2__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_13) 1.16e-03    0.318 6.59e+03    0.325   0.1
      adder_tree_1__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_14) 1.16e-03    0.318 6.59e+03    0.325   0.1
      adder_tree_0__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH13_INPUT_NUM16_STAGES_PER_REG4_15) 1.16e-03    0.318 6.59e+03    0.325   0.1
  V_M3D_unshared_block1 (M3D_unshared_block1_MACRO_COLUMN64_MACRO_ROW4_BANK_COLUMN1024_BANK_ROW64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH6_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW2_log2_MACRO_COLUMN6_PARALLEL_ROW16_MACRO_DATA_WIDTH16_MACROS_ADDR_WIDTH8) 6.21e-02   53.319 1.00e+06   54.382  19.1
    u_dram_banks (DRAM_banks_MACROS_ADDR_WIDTH8_BANK_DATA_WIDTH256_BANK_NUM9_MACRO_DATA_WIDTH16_COL_BLOCK_SIZE16_MACRO_COLUMN64_MACRO_ROW4)    0.000 1.41e-03   26.392 1.43e-03   0.0
    u_q_buf_exp (center_buf_DATA_WIDTH8_DEPTH64_log2_DEPTH6) 6.49e-04    0.647 1.22e+04    0.660   0.2
    u_q_buf_mantissa (center_buf_DATA_WIDTH144_DEPTH64_log2_DEPTH6) 1.22e-02   11.624 2.17e+05   11.853   4.2
    q_cache_control_inst (q_cache_control_MACRO_ROW4_Q_BUF_ADDR_WIDTH6_MACRO_DATA_WIDTH16_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4) 2.00e-04    0.229 2.50e+03    0.232   0.1
    genblk1_15__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_0) 3.08e-03    2.549 4.81e+04    2.600   0.9
    genblk1_14__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_1) 3.09e-03    2.549 4.81e+04    2.600   0.9
    genblk1_13__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_2) 3.05e-03    2.549 4.80e+04    2.600   0.9
    genblk1_12__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_3) 3.05e-03    2.549 4.80e+04    2.600   0.9
    genblk1_11__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_4) 3.08e-03    2.549 4.80e+04    2.600   0.9
    genblk1_10__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_5) 3.06e-03    2.549 4.80e+04    2.600   0.9
    genblk1_9__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_6) 3.06e-03    2.549 4.81e+04    2.600   0.9
    genblk1_8__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_7) 3.08e-03    2.549 4.81e+04    2.600   0.9
    genblk1_7__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_8) 3.05e-03    2.549 4.80e+04    2.600   0.9
    genblk1_6__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_9) 3.05e-03    2.549 4.80e+04    2.600   0.9
    genblk1_5__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_10) 3.01e-03    2.549 4.80e+04    2.600   0.9
    genblk1_4__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_11) 3.04e-03    2.549 4.81e+04    2.600   0.9
    genblk1_3__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_12) 3.08e-03    2.549 4.80e+04    2.600   0.9
    genblk1_2__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_13) 3.08e-03    2.549 4.80e+04    2.600   0.9
    genblk1_1__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_14) 3.03e-03    2.549 4.80e+04    2.600   0.9
    genblk1_0__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_15) 3.05e-03    2.549 4.80e+04    2.600   0.9
    cmIn_control_inst (cmIn_control_MACRO_DATA_WIDTH16_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH8_BANK_DATA_WIDTH256_BANK_NUM9_MACRO_ROW4_MACRO_COLUMN64_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH6)    0.000 5.23e-03  531.036 5.76e-03   0.0
    u_weight_write_control (weight_write_control_BANK_DATA_WIDTH256_BANK_NUM9_MACROS_ADDR_WIDTH8_MACRO_COLUMN64_MACRO_ROW4) 1.15e-04 1.13e-02  231.564 1.17e-02   0.0
  K_M3D_unshared_block1 (M3D_unshared_block1_MACRO_COLUMN4_MACRO_ROW64_BANK_COLUMN64_BANK_ROW1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH2_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW6_log2_MACRO_COLUMN2_PARALLEL_ROW16_MACRO_DATA_WIDTH16_MACROS_ADDR_WIDTH8)    0.171   41.961 7.97e+05   42.929  15.1
    u_dram_banks (DRAM_banks_MACROS_ADDR_WIDTH8_BANK_DATA_WIDTH256_BANK_NUM9_MACRO_DATA_WIDTH16_COL_BLOCK_SIZE16_MACRO_COLUMN4_MACRO_ROW64) 3.50e-06 1.43e-03   26.133 1.46e-03   0.0
    u_q_buf_exp (center_buf_DATA_WIDTH8_DEPTH4_log2_DEPTH2) 3.06e-04 5.16e-02 1.07e+03 5.30e-02   0.0
    u_q_buf_mantissa (center_buf_DATA_WIDTH144_DEPTH4_log2_DEPTH2) 5.88e-03    0.903 1.83e+04    0.927   0.3
    q_cache_control_inst (q_cache_control_MACRO_ROW64_Q_BUF_ADDR_WIDTH2_MACRO_DATA_WIDTH16_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4) 6.89e-04    0.226 2.39e+03    0.229   0.1
    genblk1_15__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_16) 9.97e-03    2.547 4.84e+04    2.605   0.9
    genblk1_14__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_17) 1.00e-02    2.547 4.84e+04    2.605   0.9
    genblk1_13__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_18) 9.90e-03    2.547 4.84e+04    2.605   0.9
    genblk1_12__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_19) 9.95e-03    2.547 4.84e+04    2.605   0.9
    genblk1_11__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_20) 9.98e-03    2.547 4.84e+04    2.605   0.9
    genblk1_10__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_21) 9.99e-03    2.547 4.84e+04    2.605   0.9
    genblk1_9__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_22) 1.00e-02    2.547 4.84e+04    2.605   0.9
    genblk1_8__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_23) 9.95e-03    2.547 4.84e+04    2.605   0.9
    genblk1_7__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_24) 9.96e-03    2.547 4.84e+04    2.605   0.9
    genblk1_6__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_25) 9.88e-03    2.547 4.84e+04    2.605   0.9
    genblk1_5__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_26) 1.00e-02    2.547 4.84e+04    2.605   0.9
    genblk1_4__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_27) 1.01e-02    2.547 4.84e+04    2.606   0.9
    genblk1_3__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_28) 1.01e-02    2.547 4.84e+04    2.606   0.9
    genblk1_2__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_29) 9.96e-03    2.547 4.84e+04    2.605   0.9
    genblk1_1__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_30) 1.00e-02    2.547 4.84e+04    2.605   0.9
    genblk1_0__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8_31) 1.25e-02    2.547 4.84e+04    2.608   0.9
    cmIn_control_inst (cmIn_control_MACRO_DATA_WIDTH16_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH8_BANK_DATA_WIDTH256_BANK_NUM9_MACRO_ROW64_MACRO_COLUMN4_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH2) 4.08e-04 5.82e-03  543.021 6.77e-03   0.0
    u_weight_write_control (weight_write_control_BANK_DATA_WIDTH256_BANK_NUM9_MACROS_ADDR_WIDTH8_MACRO_COLUMN4_MACRO_ROW64) 6.30e-04 1.15e-02  230.163 1.24e-02   0.0
  GEMV_shared_block1_inst (GEMV_shared_block1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_CMP_STAGES_PER_REG2_PARALLEL_ROW16_MACRO_DATA_WIDTH16)    0.134    0.623 4.24e+04    0.799   0.3
    data_wr_exp_pre_align_15__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_0) 5.44e-03 2.07e-02 1.78e+03 2.79e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_0) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 5.37e-03 7.51e-03 1.57e+03 1.45e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_0) 5.37e-03 7.51e-03 1.57e+03 1.45e-02   0.0
    data_wr_exp_pre_align_14__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_1) 5.35e-03 2.07e-02 1.80e+03 2.79e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_1) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 5.29e-03 7.49e-03 1.60e+03 1.44e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_1) 5.29e-03 7.49e-03 1.60e+03 1.44e-02   0.0
    data_wr_exp_pre_align_13__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_2) 5.44e-03 2.08e-02 1.83e+03 2.81e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_2) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 5.37e-03 7.61e-03 1.62e+03 1.46e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_2) 5.37e-03 7.61e-03 1.62e+03 1.46e-02   0.0
    data_wr_exp_pre_align_12__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_3) 5.35e-03 1.92e-02 1.83e+03 2.63e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_3) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 5.29e-03 7.47e-03 1.61e+03 1.44e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_3) 5.29e-03 7.47e-03 1.61e+03 1.44e-02   0.0
    data_wr_exp_pre_align_11__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_4) 5.48e-03 2.07e-02 1.82e+03 2.80e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_4) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 5.41e-03 7.47e-03 1.61e+03 1.45e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_4) 5.41e-03 7.47e-03 1.61e+03 1.45e-02   0.0
    data_wr_exp_pre_align_10__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_5) 5.35e-03 2.06e-02 1.79e+03 2.78e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_5) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 5.28e-03 7.44e-03 1.59e+03 1.43e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_5) 5.28e-03 7.44e-03 1.59e+03 1.43e-02   0.0
    data_wr_exp_pre_align_9__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_6) 5.46e-03 2.09e-02 1.85e+03 2.82e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_6) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 5.39e-03 7.65e-03 1.65e+03 1.47e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_6) 5.39e-03 7.65e-03 1.65e+03 1.47e-02   0.0
    data_wr_exp_pre_align_8__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_7) 5.29e-03 2.06e-02 1.81e+03 2.77e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_7) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 5.22e-03 7.42e-03 1.61e+03 1.42e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_7) 5.22e-03 7.42e-03 1.61e+03 1.42e-02   0.0
    data_wr_exp_pre_align_7__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_8) 5.29e-03 2.06e-02 1.79e+03 2.76e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_8) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 5.22e-03 7.37e-03 1.59e+03 1.42e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_8) 5.22e-03 7.37e-03 1.59e+03 1.42e-02   0.0
    data_wr_exp_pre_align_6__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_9) 5.36e-03 2.06e-02 1.81e+03 2.78e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_9) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 5.29e-03 7.45e-03 1.61e+03 1.43e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_9) 5.29e-03 7.45e-03 1.61e+03 1.43e-02   0.0
    data_wr_exp_pre_align_5__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_10) 5.47e-03 2.07e-02 1.82e+03 2.79e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_10) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 5.40e-03 7.45e-03 1.61e+03 1.45e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_10) 5.40e-03 7.45e-03 1.61e+03 1.45e-02   0.0
    data_wr_exp_pre_align_4__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_11) 5.40e-03 2.06e-02 1.82e+03 2.79e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_11) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 5.33e-03 7.44e-03 1.62e+03 1.44e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_11) 5.33e-03 7.44e-03 1.62e+03 1.44e-02   0.0
    data_wr_exp_pre_align_3__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_12) 5.56e-03 2.08e-02 1.84e+03 2.82e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_12) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 5.49e-03 7.63e-03 1.64e+03 1.48e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_12) 5.49e-03 7.63e-03 1.64e+03 1.48e-02   0.0
    data_wr_exp_pre_align_2__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_13) 5.42e-03 2.08e-02 1.83e+03 2.80e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_13) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 5.35e-03 7.58e-03 1.63e+03 1.46e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_13) 5.35e-03 7.58e-03 1.63e+03 1.46e-02   0.0
    data_wr_exp_pre_align_1__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_14) 5.34e-03 2.06e-02 1.79e+03 2.77e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_14) 1.32e-05 1.53e-03   24.533 1.57e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 5.27e-03 7.38e-03 1.59e+03 1.42e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_14) 5.27e-03 7.38e-03 1.59e+03 1.42e-02   0.0
    data_wr_exp_pre_align_0__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_15) 5.30e-02    0.314 1.51e+04    0.382   0.1
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH16_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_15) 2.34e-02    0.265 8.81e+03    0.298   0.1
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH16_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 2.95e-02 3.70e-02 6.15e+03 7.26e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM16_15) 1.21e-02 1.63e-02 2.52e+03 3.09e-02   0.0
1
