{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1639, "design__instance__area": 15488.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013225844595581293, "power__switching__total": 0.0007257246761582792, "power__leakage__total": 1.4751326382622665e-08, "power__total": 0.0020483238622546196, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.7186681453357475, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.9843971472152442, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32817177681985266, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.750067695850841, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.328172, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.047464, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.6183568276886078, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.5621133717596334, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6504486022791325, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.9129012248979955, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -80.0202309286161, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.9129012248979955, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.904326, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 61, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.792418, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.36274320685043154, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.3633442538573868, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11891127308278633, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.975397012989277, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.118911, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.490687, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 14, "design__max_fanout_violation__count": 12, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.660698958688489, "clock__skew__worst_setup": 1.3434365111728963, "timing__hold__ws": 0.1164535167925123, "timing__setup__ws": -4.130149672500852, "timing__hold__tns": 0, "timing__setup__tns": -90.33522985336506, "timing__hold__wns": 0, "timing__setup__wns": -4.130149672500852, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.116454, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 182, "timing__setup_r2r__ws": 1.598354, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.325 162.045", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24521.5, "design__core__area": 19398.6, "design__instance__count__stdcell": 1904, "design__instance__area__stdcell": 15820.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.815531, "design__instance__utilization__stdcell": 0.815531, "design__rows": 51, "design__rows:unithd": 51, "design__sites": 15504, "design__sites:unithd": 15504, "design__instance__count__class:buffer": 255, "design__instance__area__class:buffer": 1139.84, "design__instance__count__class:inverter": 38, "design__instance__area__class:inverter": 152.646, "design__instance__count__class:sequential_cell": 190, "design__instance__area__class:sequential_cell": 4521.84, "design__instance__count__class:multi_input_combinational_cell": 829, "design__instance__area__class:multi_input_combinational_cell": 7209.41, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8661902, "design__instance__count__class:timing_repair_buffer": 285, "design__instance__area__class:timing_repair_buffer": 1985.65, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 56726.7, "design__violations": 0, "design__instance__count__class:clock_buffer": 17, "design__instance__area__class:clock_buffer": 245.235, "design__instance__count__class:clock_inverter": 15, "design__instance__area__class:clock_inverter": 208.95, "design__instance__count__setup_buffer": 32, "design__instance__count__hold_buffer": 32, "antenna__violating__nets": 26, "antenna__violating__pins": 26, "route__antenna_violation__count": 26, "antenna_diodes_count": 10, "design__instance__count__class:antenna_cell": 10, "design__instance__area__class:antenna_cell": 25.024, "route__net": 1721, "route__net__special": 2, "route__drc_errors__iter:0": 1237, "route__wirelength__iter:0": 62831, "route__drc_errors__iter:1": 790, "route__wirelength__iter:1": 62392, "route__drc_errors__iter:2": 640, "route__wirelength__iter:2": 62018, "route__drc_errors__iter:3": 124, "route__wirelength__iter:3": 61967, "route__drc_errors__iter:4": 24, "route__wirelength__iter:4": 62001, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 61997, "route__drc_errors": 0, "route__wirelength": 61997, "route__vias": 12373, "route__vias__singlecut": 12373, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 295.71, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.6966754037520432, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.9550974725883152, "timing__hold__ws__corner:min_tt_025C_1v80": 0.32455211659029626, "timing__setup__ws__corner:min_tt_025C_1v80": 1.8638779935915706, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.324552, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.122394, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.5799932920322954, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.5135539916460155, "timing__hold__ws__corner:min_ss_100C_1v60": 0.6523448632588222, "timing__setup__ws__corner:min_ss_100C_1v60": -3.7126134328774127, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -70.97615140955584, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.7126134328774127, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.899703, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 58, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 1.937501, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.3562117091006871, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.3434365111728963, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1164535167925123, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.046331384484788, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.116454, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.539821, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 12, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.7339251636385518, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 2.017615687185328, "timing__hold__ws__corner:max_tt_025C_1v80": 0.33224113289825175, "timing__setup__ws__corner:max_tt_025C_1v80": 1.6239228199576805, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.332241, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.953606, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 14, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 12, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.660698958688489, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.6191199950173187, "timing__hold__ws__corner:max_ss_100C_1v60": 0.639762039231064, "timing__setup__ws__corner:max_ss_100C_1v60": -4.130149672500852, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -90.33522985336506, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.130149672500852, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.911195, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 63, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.598354, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 12, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.37069029450775987, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.384782661069218, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1217206925260561, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.894522148339345, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.121721, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.426407, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79814, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79963, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00186312, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00206994, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000350062, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00206994, "design_powergrid__voltage__worst": 0.00206994, "design_powergrid__voltage__worst__net:VPWR": 1.79814, "design_powergrid__drop__worst": 0.00206994, "design_powergrid__drop__worst__net:VPWR": 0.00186312, "design_powergrid__voltage__worst__net:VGND": 0.00206994, "design_powergrid__drop__worst__net:VGND": 0.00206994, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000371, "ir__drop__worst": 0.00186, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}