Qflow static timing analysis logfile created on sÃ¡b jan 13 20:31:47 -02 2018
Converting qrouter output to vesta delay format
Running rc2dly -r NRISC_REGs.rc -l /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib -d NRISC_REGs.dly
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d NRISC_REGs.dly --summary reports --long NRISC_REGs.rtlnopwr.v /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
(c) 2013-2017 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Parsing module "NRISC_REGs"
Lib Read:  Processed 6142 lines.
ERROR: Net _1748__0_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__0_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__9_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__9_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__10_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__10_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__11_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__11_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__12_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__12_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__13_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__13_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__14_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__14_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__15_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__15_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__0_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__0_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__1_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__1_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__2_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__2_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__1_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__1_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__3_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__3_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__4_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__4_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__5_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__5_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__6_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__6_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__7_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__7_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__8_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__8_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__9_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__9_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__10_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__10_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__11_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__11_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__12_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__12_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__2_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__2_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__13_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__13_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__14_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__14_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__15_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1749__15_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__3_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__3_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__4_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__4_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__5_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__5_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__6_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__6_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__7_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__7_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__8_ only had 1 receivers in delay file,  but expected a fanout of 2
ERROR: Net _1748__8_ only had 1 receivers in delay file,  but expected a fanout of 2
Verilog netlist read:  Processed 2536 lines.
Number of paths analyzed:  384

Top 20 maximum delay paths:
Path DFFPOSX1_154/CLK to output pin REG_B[12] delay 945.053 ps
      0.5 ps     clk_bF_buf16:    BUFX4_314/Y -> DFFPOSX1_154/CLK
    222.6 ps  USR_REGS_7__12_: DFFPOSX1_154/Q ->     INVX1_65/A
    288.8 ps           _1125_:     INVX1_65/Y ->  OAI21X1_317/A
    398.9 ps           _1127_:  OAI21X1_317/Y ->  NAND2X1_283/A
    483.5 ps           _1128_:  NAND2X1_283/Y ->  OAI21X1_318/C
    566.7 ps           _1129_:  OAI21X1_318/Y ->    NOR3X1_19/C
    650.1 ps           _1130_:    NOR3X1_19/Y ->   NAND3X1_37/A
    772.3 ps       _1749__12_:     BUFX2_22/Y ->     BUFX2_22/A
    890.1 ps       _1749__12_:     BUFX2_22/Y ->     BUFX2_61/A
    968.0 ps        REG_B[12]:     BUFX2_61/Y -> 

Path DFFPOSX1_8/CLK to output pin REG_B[8] delay 940.124 ps
      3.1 ps      clk_bF_buf8:     BUFX4_3/Y ->  DFFPOSX1_8/CLK
    217.4 ps  FIRQ_REGS_0__8_:  DFFPOSX1_8/Q ->    INVX1_44/A
    309.6 ps            _979_:    INVX1_44/Y -> NAND2X1_253/B
    379.6 ps            _980_: NAND2X1_253/Y -> OAI21X1_280/C
    489.7 ps            _981_: OAI21X1_280/Y -> OAI21X1_282/B
    589.4 ps            _986_: OAI21X1_282/Y ->    NOR2X1_9/B
    661.1 ps            _996_:    NOR2X1_9/Y -> NAND3X1_313/B
    757.4 ps        _1749__8_:    BUFX2_18/Y ->    BUFX2_18/A
    863.2 ps        _1749__8_:    BUFX2_18/Y ->    BUFX2_57/A
    940.1 ps         REG_B[8]:    BUFX2_57/Y -> 

Path DFFPOSX1_58/CLK to output pin REG_A[5] delay 939.238 ps
      2.6 ps     clk_bF_buf2:     BUFX4_9/Y -> DFFPOSX1_58/CLK
    222.6 ps  USR_REGS_2__5_: DFFPOSX1_58/Q ->    INVX1_31/A
    287.7 ps           _877_:    INVX1_31/Y -> OAI21X1_254/A
    416.2 ps           _879_: OAI21X1_254/Y -> NAND3X1_136/B
    520.1 ps          _1394_: NAND3X1_136/Y -> NAND2X1_333/B
    587.2 ps          _1395_: NAND2X1_333/Y ->   NOR2X1_52/A
    664.4 ps          _1396_:   NOR2X1_52/Y -> NAND3X1_137/B
    759.3 ps       _1748__5_:    BUFX2_29/Y ->    BUFX2_29/A
    863.9 ps       _1748__5_:    BUFX2_29/Y ->    BUFX2_38/A
    940.8 ps        REG_A[5]:    BUFX2_38/Y -> 

Path DFFPOSX1_147/CLK to output pin REG_B[5] delay 937.324 ps
      1.8 ps    clk_bF_buf40:    BUFX4_287/Y -> DFFPOSX1_147/CLK
    221.7 ps  USR_REGS_7__5_: DFFPOSX1_147/Q ->     INVX1_27/A
    286.7 ps           _859_:     INVX1_27/Y ->  OAI21X1_248/A
    393.0 ps           _861_:  OAI21X1_248/Y ->  NAND2X1_229/A
    474.4 ps           _862_:  NAND2X1_229/Y ->  OAI21X1_249/C
    554.2 ps           _863_:  OAI21X1_249/Y ->     NOR3X1_4/C
    649.2 ps           _864_:     NOR3X1_4/Y ->  NAND3X1_280/A
    765.4 ps       _1749__5_:     BUFX2_15/Y ->     BUFX2_15/A
    874.8 ps       _1749__5_:     BUFX2_15/Y ->     BUFX2_54/A
    952.4 ps        REG_B[5]:     BUFX2_54/Y -> 

Path DFFPOSX1_149/CLK to output pin REG_B[7] delay 936.986 ps
      0.9 ps    clk_bF_buf40:    BUFX4_287/Y -> DFFPOSX1_149/CLK
    222.0 ps  USR_REGS_7__7_: DFFPOSX1_149/Q ->     INVX1_38/A
    286.8 ps           _935_:     INVX1_38/Y ->  OAI21X1_267/A
    400.1 ps           _937_:  OAI21X1_267/Y ->  NAND2X1_244/A
    484.3 ps           _938_:  NAND2X1_244/Y ->  OAI21X1_269/C
    566.8 ps           _939_:  OAI21X1_269/Y ->     NOR3X1_8/C
    647.5 ps           _940_:     NOR3X1_8/Y ->  NAND3X1_302/A
    759.8 ps       _1749__7_:     BUFX2_17/Y ->     BUFX2_17/A
    869.8 ps       _1749__7_:     BUFX2_17/Y ->     BUFX2_56/A
    947.4 ps        REG_B[7]:     BUFX2_56/Y -> 

Path DFFPOSX1_8/CLK to output pin REG_A[8] delay 935.117 ps
      3.1 ps      clk_bF_buf8:     BUFX4_3/Y ->  DFFPOSX1_8/CLK
    217.4 ps  FIRQ_REGS_0__8_:  DFFPOSX1_8/Q ->    INVX1_44/A
    309.6 ps            _979_:    INVX1_44/Y -> NAND2X1_253/B
    379.6 ps            _980_: NAND2X1_253/Y -> OAI21X1_280/C
    489.7 ps            _981_: OAI21X1_280/Y -> OAI21X1_394/B
    588.7 ps           _1449_: OAI21X1_394/Y ->   NOR2X1_59/B
    659.3 ps           _1453_:   NOR2X1_59/Y -> NAND3X1_170/B
    753.9 ps        _1748__8_:    BUFX2_32/Y ->    BUFX2_32/A
    858.3 ps        _1748__8_:    BUFX2_32/Y ->    BUFX2_41/A
    935.1 ps         REG_A[8]:    BUFX2_41/Y -> 

Path DFFPOSX1_42/CLK to output pin REG_A[7] delay 932.147 ps
      1.4 ps    clk_bF_buf42:   BUFX4_285/Y -> DFFPOSX1_42/CLK
    222.6 ps  USR_REGS_1__7_: DFFPOSX1_42/Q ->    INVX1_40/A
    287.8 ps           _944_:    INVX1_40/Y -> OAI21X1_271/A
    414.9 ps           _946_: OAI21X1_271/Y -> NAND3X1_155/B
    518.8 ps          _1429_: NAND3X1_155/Y -> OAI21X1_389/C
    590.0 ps          _1430_: OAI21X1_389/Y ->   NOR2X1_56/B
    662.4 ps          _1434_:   NOR2X1_56/Y -> NAND3X1_159/B
    757.1 ps       _1748__7_:    BUFX2_31/Y ->    BUFX2_31/A
    861.2 ps       _1748__7_:    BUFX2_31/Y ->    BUFX2_40/A
    938.0 ps        REG_A[7]:    BUFX2_40/Y -> 

Path DFFPOSX1_83/CLK to output pin REG_A[12] delay 930.551 ps
      3.4 ps      clk_bF_buf3:     BUFX4_8/Y -> DFFPOSX1_83/CLK
    222.4 ps  USR_REGS_3__12_: DFFPOSX1_83/Q ->    INVX1_69/A
    287.5 ps           _1139_:    INVX1_69/Y -> OAI21X1_322/A
    406.8 ps           _1141_: OAI21X1_322/Y -> NAND3X1_211/B
    506.7 ps           _1526_: NAND3X1_211/Y -> NAND2X1_350/A
    581.5 ps           _1528_: NAND2X1_350/Y ->   NOR2X1_67/A
    653.6 ps           _1529_:   NOR2X1_67/Y -> NAND3X1_214/B
    746.1 ps       _1748__12_:     BUFX2_5/Y ->     BUFX2_5/A
    850.8 ps       _1748__12_:     BUFX2_5/Y ->    BUFX2_45/A
    930.6 ps        REG_A[12]:    BUFX2_45/Y -> 

Path DFFPOSX1_86/CLK to output pin REG_A[15] delay 923.895 ps
      1.0 ps     clk_bF_buf25:   BUFX4_304/Y -> DFFPOSX1_86/CLK
    222.6 ps  USR_REGS_3__15_: DFFPOSX1_86/Q ->    INVX1_85/A
    287.8 ps           _1253_:    INVX1_85/Y -> OAI21X1_353/A
    405.2 ps           _1255_: OAI21X1_353/Y -> NAND3X1_245/B
    505.1 ps           _1583_: NAND3X1_245/Y -> NAND2X1_356/A
    580.1 ps           _1585_: NAND2X1_356/Y ->   NOR2X1_74/A
    651.2 ps           _1586_:   NOR2X1_74/Y -> NAND3X1_248/B
    746.7 ps       _1748__15_:     BUFX2_8/Y ->     BUFX2_8/A
    854.5 ps       _1748__15_:     BUFX2_8/Y ->    BUFX2_48/A
    931.7 ps        REG_A[15]:    BUFX2_48/Y -> 

Path DFFPOSX1_145/CLK to output pin REG_B[4] delay 920.382 ps
      2.5 ps    clk_bF_buf29:    BUFX4_299/Y -> DFFPOSX1_145/CLK
    222.6 ps  USR_REGS_7__4_: DFFPOSX1_145/Q ->     INVX1_21/A
    287.8 ps           _821_:     INVX1_21/Y ->  OAI21X1_238/A
    401.7 ps           _823_:  OAI21X1_238/Y ->  NAND2X1_220/A
    485.8 ps           _824_:  NAND2X1_220/Y ->  OAI21X1_239/C
    566.2 ps           _825_:  OAI21X1_239/Y ->     NOR3X1_2/C
    646.2 ps           _826_:     NOR3X1_2/Y ->  NAND3X1_269/A
    756.6 ps       _1749__4_:     BUFX2_14/Y ->     BUFX2_14/A
    865.0 ps       _1749__4_:     BUFX2_14/Y ->     BUFX2_53/A
    943.6 ps        REG_B[4]:     BUFX2_53/Y -> 

Path DFFPOSX1_74/CLK to output pin REG_A[4] delay 915.338 ps
      3.8 ps    clk_bF_buf33:   BUFX4_295/Y -> DFFPOSX1_74/CLK
    222.2 ps  USR_REGS_3__4_: DFFPOSX1_74/Q ->    INVX1_25/A
    287.6 ps           _835_:    INVX1_25/Y -> OAI21X1_243/A
    404.2 ps           _837_: OAI21X1_243/Y -> NAND3X1_123/B
    503.8 ps          _1374_: NAND3X1_123/Y -> NAND2X1_331/A
    580.1 ps          _1376_: NAND2X1_331/Y ->   NOR2X1_50/A
    650.4 ps          _1377_:   NOR2X1_50/Y -> NAND3X1_126/B
    741.7 ps       _1748__4_:    BUFX2_28/Y ->    BUFX2_28/A
    845.4 ps       _1748__4_:    BUFX2_28/Y ->    BUFX2_37/A
    922.1 ps        REG_A[4]:    BUFX2_37/Y -> 

Path DFFPOSX1_158/CLK to output pin REG_B[15] delay 914.312 ps
      1.6 ps     clk_bF_buf16:    BUFX4_314/Y -> DFFPOSX1_158/CLK
    221.7 ps  USR_REGS_7__15_: DFFPOSX1_158/Q ->     INVX1_82/A
    290.2 ps           _1239_:     INVX1_82/Y ->  OAI21X1_348/A
    395.1 ps           _1241_:  OAI21X1_348/Y ->  NAND2X1_306/A
    476.0 ps           _1242_:  NAND2X1_306/Y ->  OAI21X1_349/C
    557.2 ps           _1243_:  OAI21X1_349/Y ->    NOR3X1_26/C
    638.6 ps           _1244_:    NOR3X1_26/Y ->   NAND3X1_70/A
    749.8 ps       _1749__15_:     BUFX2_26/Y ->     BUFX2_26/A
    858.4 ps       _1749__15_:     BUFX2_26/Y ->     BUFX2_64/A
    935.5 ps        REG_B[15]:     BUFX2_64/Y -> 

Path DFFPOSX1_76/CLK to output pin REG_A[6] delay 909.818 ps
      4.1 ps    clk_bF_buf48:   BUFX4_279/Y -> DFFPOSX1_76/CLK
    222.3 ps  USR_REGS_3__6_: DFFPOSX1_76/Q ->    INVX1_36/A
    289.7 ps           _911_:    INVX1_36/Y -> OAI21X1_263/A
    406.5 ps           _913_: OAI21X1_263/Y -> NAND3X1_145/B
    505.5 ps          _1412_: NAND3X1_145/Y -> NAND2X1_337/A
    582.4 ps          _1414_: NAND2X1_337/Y ->   NOR2X1_54/A
    653.6 ps          _1415_:   NOR2X1_54/Y -> NAND3X1_148/B
    745.8 ps       _1748__6_:    BUFX2_30/Y ->    BUFX2_30/A
    850.1 ps       _1748__6_:    BUFX2_30/Y ->    BUFX2_39/A
    927.0 ps        REG_A[6]:    BUFX2_39/Y -> 

Path DFFPOSX1_148/CLK to output pin REG_B[6] delay 909.179 ps
      1.2 ps    clk_bF_buf32:    BUFX4_296/Y -> DFFPOSX1_148/CLK
    222.5 ps  USR_REGS_7__6_: DFFPOSX1_148/Q ->     INVX1_32/A
    291.1 ps           _897_:     INVX1_32/Y ->  OAI21X1_258/A
    394.3 ps           _899_:  OAI21X1_258/Y ->  NAND2X1_237/A
    474.9 ps           _900_:  NAND2X1_237/Y ->  OAI21X1_259/C
    556.5 ps           _901_:  OAI21X1_259/Y ->     NOR3X1_6/C
    642.5 ps           _902_:     NOR3X1_6/Y ->  NAND3X1_291/A
    755.2 ps       _1749__6_:     BUFX2_16/Y ->     BUFX2_16/A
    864.0 ps       _1749__6_:     BUFX2_16/Y ->     BUFX2_55/A
    941.1 ps        REG_B[6]:     BUFX2_55/Y -> 

Path DFFPOSX1_155/CLK to output pin REG_B[13] delay 809.317 ps
      0.6 ps     clk_bF_buf43:    BUFX4_284/Y -> DFFPOSX1_155/CLK
    222.2 ps  USR_REGS_7__13_: DFFPOSX1_155/Q ->     INVX1_71/A
    287.2 ps           _1163_:     INVX1_71/Y ->  OAI21X1_327/A
    391.1 ps           _1165_:  OAI21X1_327/Y ->  NAND2X1_291/A
    472.1 ps           _1166_:  NAND2X1_291/Y ->  OAI21X1_328/C
    555.7 ps           _1167_:  OAI21X1_328/Y ->    NOR3X1_21/C
    645.0 ps           _1168_:    NOR3X1_21/Y ->   NAND3X1_48/A
    760.1 ps       _1749__13_:     BUFX2_24/Y ->     BUFX2_24/A
    870.0 ps       _1749__13_:     BUFX2_24/Y ->     BUFX2_62/A
    947.1 ps        REG_B[13]:     BUFX2_62/Y -> 

Path DFFPOSX1_84/CLK to output pin REG_A[13] delay 807.823 ps
      4.4 ps     clk_bF_buf42:   BUFX4_285/Y -> DFFPOSX1_84/CLK
    222.4 ps  USR_REGS_3__13_: DFFPOSX1_84/Q ->    INVX1_74/A
    288.3 ps           _1177_:    INVX1_74/Y -> OAI21X1_332/A
    405.6 ps           _1179_: OAI21X1_332/Y -> NAND3X1_222/B
    505.6 ps           _1545_: NAND3X1_222/Y -> NAND2X1_352/A
    583.6 ps           _1547_: NAND2X1_352/Y ->   NOR2X1_70/A
    657.0 ps           _1548_:   NOR2X1_70/Y -> NAND3X1_226/B
    750.8 ps       _1748__13_:     BUFX2_6/Y ->     BUFX2_6/A
    856.0 ps       _1748__13_:     BUFX2_6/Y ->    BUFX2_46/A
    932.9 ps        REG_A[13]:    BUFX2_46/Y -> 

Path DFFPOSX1_156/CLK to output pin REG_B[14] delay 807.503 ps
      1.8 ps     clk_bF_buf19:    BUFX4_310/Y -> DFFPOSX1_156/CLK
    222.7 ps  USR_REGS_7__14_: DFFPOSX1_156/Q ->     INVX1_76/A
    291.0 ps           _1201_:     INVX1_76/Y ->  OAI21X1_338/A
    399.1 ps           _1203_:  OAI21X1_338/Y ->  NAND2X1_298/A
    481.3 ps           _1204_:  NAND2X1_298/Y ->  OAI21X1_339/C
    560.7 ps           _1205_:  OAI21X1_339/Y ->    NOR3X1_24/C
    644.7 ps           _1206_:    NOR3X1_24/Y ->   NAND3X1_59/A
    756.8 ps       _1749__14_:     BUFX2_25/Y ->     BUFX2_25/A
    865.8 ps       _1749__14_:     BUFX2_25/Y ->     BUFX2_63/A
    944.3 ps        REG_B[14]:     BUFX2_63/Y -> 

Path DFFPOSX1_71/CLK to output pin REG_A[1] delay 806.183 ps
      0.9 ps    clk_bF_buf39:   BUFX4_288/Y -> DFFPOSX1_71/CLK
    222.5 ps  USR_REGS_3__1_: DFFPOSX1_71/Q ->     INVX1_8/A
    288.0 ps           _721_:     INVX1_8/Y -> OAI21X1_213/A
    406.0 ps           _723_: OAI21X1_213/Y ->  NAND3X1_89/B
    506.3 ps          _1317_:  NAND3X1_89/Y -> NAND2X1_325/A
    583.1 ps          _1319_: NAND2X1_325/Y ->   NOR2X1_43/A
    653.2 ps          _1320_:   NOR2X1_43/Y ->  NAND3X1_92/B
    748.3 ps       _1748__1_:    BUFX2_12/Y ->    BUFX2_12/A
    856.2 ps       _1748__1_:    BUFX2_12/Y ->    BUFX2_34/A
    933.4 ps        REG_A[1]:    BUFX2_34/Y -> 

Path DFFPOSX1_3/CLK to output pin REG_A[3] delay 806.149 ps
      0.6 ps     clk_bF_buf34:   BUFX4_294/Y ->  DFFPOSX1_3/CLK
    206.2 ps  FIRQ_REGS_0__3_:  DFFPOSX1_3/Q ->    INVX1_17/A
    299.4 ps            _789_:    INVX1_17/Y -> NAND2X1_214/B
    370.0 ps            _790_: NAND2X1_214/Y -> OAI21X1_230/C
    481.4 ps            _791_: OAI21X1_230/Y -> OAI21X1_372/B
    583.0 ps           _1354_: OAI21X1_372/Y ->   NOR2X1_48/B
    654.1 ps           _1358_:   NOR2X1_48/Y -> NAND3X1_115/B
    750.8 ps        _1748__3_:    BUFX2_27/Y ->    BUFX2_27/A
    857.0 ps        _1748__3_:    BUFX2_27/Y ->    BUFX2_36/A
    934.0 ps         REG_A[3]:    BUFX2_36/Y -> 

Path DFFPOSX1_142/CLK to output pin REG_B[1] delay 803.777 ps
      1.9 ps    clk_bF_buf23:    BUFX4_306/Y -> DFFPOSX1_142/CLK
    224.5 ps  USR_REGS_7__1_: DFFPOSX1_142/Q ->      INVX1_5/A
    293.3 ps           _707_:      INVX1_5/Y ->  OAI21X1_207/A
    401.2 ps           _709_:  OAI21X1_207/Y ->  NAND2X1_197/A
    484.0 ps           _710_:  NAND2X1_197/Y ->  OAI21X1_208/C
    564.4 ps           _711_:  OAI21X1_208/Y ->    NOR3X1_34/C
    647.4 ps           _712_:    NOR3X1_34/Y ->  NAND3X1_124/A
    760.2 ps       _1749__1_:     BUFX2_10/Y ->     BUFX2_10/A
    870.1 ps       _1749__1_:     BUFX2_10/Y ->     BUFX2_50/A
    947.3 ps        REG_B[1]:     BUFX2_50/Y -> 

Computed maximum clock frequency (zero slack) = 1058.14 MHz
-----------------------------------------

Number of paths analyzed:  384

Top 20 minimum delay paths:
Path DFFPOSX1_6/CLK to DFFPOSX1_6/D delay 223.168 ps
      2.3 ps      clk_bF_buf4:     BUFX4_7/Y ->  DFFPOSX1_6/CLK
     87.3 ps  FIRQ_REGS_0__6_:  DFFPOSX1_6/Q ->    INVX1_33/A
    165.5 ps            _903_:    INVX1_33/Y -> OAI21X1_451/A
    223.2 ps            _342_: OAI21X1_451/Y ->  DFFPOSX1_6/D

Path DFFPOSX1_15/CLK to DFFPOSX1_15/D delay 223.371 ps
      2.9 ps      clk_bF_buf34:   BUFX4_294/Y -> DFFPOSX1_15/CLK
     87.1 ps  FIRQ_REGS_0__14_: DFFPOSX1_15/Q ->    INVX1_77/A
    165.7 ps            _1207_:    INVX1_77/Y -> OAI21X1_460/A
    223.4 ps             _350_: OAI21X1_460/Y -> DFFPOSX1_15/D

Path DFFPOSX1_5/CLK to DFFPOSX1_5/D delay 223.632 ps
      3.0 ps     clk_bF_buf37:   BUFX4_291/Y ->  DFFPOSX1_5/CLK
     87.1 ps  FIRQ_REGS_0__5_:  DFFPOSX1_5/Q ->    INVX1_28/A
    165.4 ps            _865_:    INVX1_28/Y -> OAI21X1_450/A
    223.6 ps            _341_: OAI21X1_450/Y ->  DFFPOSX1_5/D

Path DFFPOSX1_9/CLK to DFFPOSX1_9/D delay 223.894 ps
      2.4 ps     clk_bF_buf37:   BUFX4_291/Y ->  DFFPOSX1_9/CLK
     87.1 ps  FIRQ_REGS_0__9_:  DFFPOSX1_9/Q ->    INVX1_50/A
    165.8 ps           _1017_:    INVX1_50/Y -> OAI21X1_454/A
    223.9 ps            _345_: OAI21X1_454/Y ->  DFFPOSX1_9/D

Path DFFPOSX1_11/CLK to DFFPOSX1_11/D delay 223.966 ps
      3.5 ps      clk_bF_buf34:   BUFX4_294/Y -> DFFPOSX1_11/CLK
     87.1 ps  FIRQ_REGS_0__11_: DFFPOSX1_11/Q ->    INVX1_61/A
    166.1 ps            _1093_:    INVX1_61/Y -> OAI21X1_456/A
    224.0 ps             _347_: OAI21X1_456/Y -> DFFPOSX1_11/D

Path DFFPOSX1_16/CLK to DFFPOSX1_16/D delay 224.109 ps
      2.9 ps       clk_bF_buf8:     BUFX4_3/Y -> DFFPOSX1_16/CLK
     87.1 ps  FIRQ_REGS_0__15_: DFFPOSX1_16/Q ->    INVX1_83/A
    165.9 ps            _1245_:    INVX1_83/Y -> OAI21X1_461/A
    224.1 ps             _351_: OAI21X1_461/Y -> DFFPOSX1_16/D

Path DFFPOSX1_352/CLK to DFFPOSX1_352/D delay 224.262 ps
      1.9 ps      clk_bF_buf8:      BUFX4_3/Y -> DFFPOSX1_352/CLK
     87.1 ps  FIRQ_REGS_0__2_: DFFPOSX1_352/Q ->     INVX1_11/A
    165.7 ps            _751_:     INVX1_11/Y ->  OAI21X1_447/A
    224.3 ps            _338_:  OAI21X1_447/Y -> DFFPOSX1_352/D

Path DFFPOSX1_350/CLK to DFFPOSX1_350/D delay 224.316 ps
      1.5 ps     clk_bF_buf42:    BUFX4_285/Y -> DFFPOSX1_350/CLK
     87.1 ps  FIRQ_REGS_0__0_: DFFPOSX1_350/Q ->     INVX1_89/A
    165.6 ps            _675_:     INVX1_89/Y ->  OAI21X1_443/A
    224.3 ps            _336_:  OAI21X1_443/Y -> DFFPOSX1_350/D

Path DFFPOSX1_7/CLK to DFFPOSX1_7/D delay 224.399 ps
      1.1 ps     clk_bF_buf34:   BUFX4_294/Y ->  DFFPOSX1_7/CLK
     87.3 ps  FIRQ_REGS_0__7_:  DFFPOSX1_7/Q ->    INVX1_39/A
    166.2 ps            _941_:    INVX1_39/Y -> OAI21X1_452/A
    224.4 ps            _343_: OAI21X1_452/Y ->  DFFPOSX1_7/D

Path DFFPOSX1_351/CLK to DFFPOSX1_351/D delay 224.496 ps
      2.6 ps      clk_bF_buf8:      BUFX4_3/Y -> DFFPOSX1_351/CLK
     87.2 ps  FIRQ_REGS_0__1_: DFFPOSX1_351/Q ->      INVX1_6/A
    166.7 ps            _713_:      INVX1_6/Y ->  OAI21X1_444/A
    224.5 ps            _337_:  OAI21X1_444/Y -> DFFPOSX1_351/D

Path DFFPOSX1_8/CLK to DFFPOSX1_8/D delay 225.348 ps
      3.1 ps      clk_bF_buf8:     BUFX4_3/Y ->  DFFPOSX1_8/CLK
     88.3 ps  FIRQ_REGS_0__8_:  DFFPOSX1_8/Q ->    INVX1_44/A
    167.5 ps            _979_:    INVX1_44/Y -> OAI21X1_453/A
    225.3 ps            _344_: OAI21X1_453/Y ->  DFFPOSX1_8/D

Path DFFPOSX1_10/CLK to DFFPOSX1_10/D delay 225.718 ps
      0.7 ps      clk_bF_buf11:   BUFX4_319/Y -> DFFPOSX1_10/CLK
     87.1 ps  FIRQ_REGS_0__10_: DFFPOSX1_10/Q ->    INVX1_55/A
    166.7 ps            _1055_:    INVX1_55/Y -> OAI21X1_455/A
    225.7 ps             _346_: OAI21X1_455/Y -> DFFPOSX1_10/D

Path DFFPOSX1_12/CLK to DFFPOSX1_12/D delay 226.191 ps
      2.0 ps      clk_bF_buf14:   BUFX4_316/Y -> DFFPOSX1_12/CLK
     87.1 ps  FIRQ_REGS_0__12_: DFFPOSX1_12/Q ->    INVX1_66/A
    167.7 ps            _1131_:    INVX1_66/Y -> OAI21X1_458/A
    226.2 ps             _348_: OAI21X1_458/Y -> DFFPOSX1_12/D

Path DFFPOSX1_4/CLK to DFFPOSX1_4/D delay 226.64 ps
      4.9 ps      clk_bF_buf4:     BUFX4_7/Y ->  DFFPOSX1_4/CLK
     87.1 ps  FIRQ_REGS_0__4_:  DFFPOSX1_4/Q ->    INVX1_22/A
    168.5 ps            _827_:    INVX1_22/Y -> OAI21X1_449/A
    226.6 ps            _340_: OAI21X1_449/Y ->  DFFPOSX1_4/D

Path DFFPOSX1_14/CLK to DFFPOSX1_14/D delay 227.016 ps
      0.5 ps      clk_bF_buf11:   BUFX4_319/Y -> DFFPOSX1_14/CLK
     87.1 ps  FIRQ_REGS_0__13_: DFFPOSX1_14/Q ->    INVX1_72/A
    168.4 ps            _1169_:    INVX1_72/Y -> OAI21X1_459/A
    227.0 ps             _349_: OAI21X1_459/Y -> DFFPOSX1_14/D

Path DFFPOSX1_3/CLK to DFFPOSX1_3/D delay 228.24 ps
      0.6 ps     clk_bF_buf34:   BUFX4_294/Y ->  DFFPOSX1_3/CLK
     87.5 ps  FIRQ_REGS_0__3_:  DFFPOSX1_3/Q ->    INVX1_17/A
    170.6 ps            _789_:    INVX1_17/Y -> OAI21X1_448/A
    228.2 ps            _339_: OAI21X1_448/Y ->  DFFPOSX1_3/D

Path DFFPOSX1_64/CLK to DFFPOSX1_64/D delay 240.261 ps
      3.4 ps     clk_bF_buf44:   BUFX4_283/Y -> DFFPOSX1_64/CLK
    131.5 ps  USR_REGS_2__11_: DFFPOSX1_64/Q ->  NAND2X1_44/A
    196.7 ps            _409_:  NAND2X1_44/Y ->  OAI21X1_64/C
    240.3 ps            _139_:  OAI21X1_64/Y -> DFFPOSX1_64/D

Path DFFPOSX1_47/CLK to DFFPOSX1_47/D delay 240.504 ps
      1.0 ps     clk_bF_buf20:   BUFX4_309/Y -> DFFPOSX1_47/CLK
    130.8 ps  USR_REGS_1__11_: DFFPOSX1_47/Q ->  NAND2X1_26/A
    197.3 ps            _392_:  NAND2X1_26/Y ->  OAI21X1_47/C
    240.5 ps            _123_:  OAI21X1_47/Y -> DFFPOSX1_47/D

Path DFFPOSX1_81/CLK to DFFPOSX1_81/D delay 240.691 ps
      3.5 ps      clk_bF_buf3:     BUFX4_8/Y -> DFFPOSX1_81/CLK
    131.2 ps  USR_REGS_3__10_: DFFPOSX1_81/Q ->  NAND2X1_62/A
    196.8 ps            _425_:  NAND2X1_62/Y ->  OAI21X1_81/C
    240.7 ps            _154_:  OAI21X1_81/Y -> DFFPOSX1_81/D

Path DFFPOSX1_59/CLK to DFFPOSX1_59/D delay 240.785 ps
      3.5 ps    clk_bF_buf44:   BUFX4_283/Y -> DFFPOSX1_59/CLK
    131.5 ps  USR_REGS_2__6_: DFFPOSX1_59/Q ->  NAND2X1_39/A
    197.2 ps           _404_:  NAND2X1_39/Y ->  OAI21X1_59/C
    240.8 ps           _134_:  OAI21X1_59/Y -> DFFPOSX1_59/D

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  736

Top 20 maximum delay paths:
Path input pin REG_Interrupt_flag to DFFPOSX1_285/D delay 1107.16 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1181.8 ps                      _1737_: NAND2X1_441/Y ->  OAI21X1_506/A
   1341.6 ps                        _85_: OAI21X1_506/Y -> DFFPOSX1_285/D

Path input pin REG_Interrupt_flag to DFFPOSX1_289/D delay 1098.32 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1183.9 ps                      _1737_: NAND2X1_441/Y ->  OAI21X1_512/A
   1332.7 ps                        _88_: OAI21X1_512/Y -> DFFPOSX1_289/D

Path input pin REG_Interrupt_flag to DFFPOSX1_284/D delay 1097.33 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1179.0 ps                      _1737_: NAND2X1_441/Y ->  OAI21X1_504/A
   1331.7 ps                        _84_: OAI21X1_504/Y -> DFFPOSX1_284/D

Path input pin REG_Interrupt_flag to DFFPOSX1_291/D delay 1097.26 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1184.1 ps                      _1737_: NAND2X1_441/Y ->    OAI21X1_5/A
   1331.6 ps                        _90_:   OAI21X1_5/Y -> DFFPOSX1_291/D

Path input pin REG_Interrupt_flag to DFFPOSX1_294/D delay 1096.57 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1183.8 ps                      _1737_: NAND2X1_441/Y ->   OAI21X1_11/A
   1331.0 ps                        _93_:  OAI21X1_11/Y -> DFFPOSX1_294/D

Path input pin REG_Interrupt_flag to DFFPOSX1_268/D delay 1096.4 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1184.3 ps                      _1737_: NAND2X1_441/Y ->  OAI21X1_497/A
   1330.8 ps                        _81_: OAI21X1_497/Y -> DFFPOSX1_268/D

Path input pin REG_Interrupt_flag to DFFPOSX1_283/D delay 1096.26 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1182.0 ps                      _1737_: NAND2X1_441/Y ->  OAI21X1_501/A
   1330.7 ps                        _83_: OAI21X1_501/Y -> DFFPOSX1_283/D

Path input pin REG_Interrupt_flag to DFFPOSX1_290/D delay 1096.23 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1182.1 ps                      _1737_: NAND2X1_441/Y ->    OAI21X1_3/A
   1330.6 ps                        _89_:   OAI21X1_3/Y -> DFFPOSX1_290/D

Path input pin REG_Interrupt_flag to DFFPOSX1_295/D delay 1096.17 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1181.1 ps                      _1737_: NAND2X1_441/Y ->   OAI21X1_14/A
   1330.6 ps                        _94_:  OAI21X1_14/Y -> DFFPOSX1_295/D

Path input pin REG_Interrupt_flag to DFFPOSX1_288/D delay 1095.97 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1181.9 ps                      _1737_: NAND2X1_441/Y ->  OAI21X1_510/A
   1330.4 ps                        _87_: OAI21X1_510/Y -> DFFPOSX1_288/D

Path input pin REG_Interrupt_flag to DFFPOSX1_293/D delay 1095.9 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1182.9 ps                      _1737_: NAND2X1_441/Y ->    OAI21X1_9/A
   1330.3 ps                        _92_:   OAI21X1_9/Y -> DFFPOSX1_293/D

Path input pin REG_Interrupt_flag to DFFPOSX1_296/D delay 1095.83 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1184.4 ps                      _1737_: NAND2X1_441/Y ->   OAI21X1_16/A
   1330.2 ps                        _95_:  OAI21X1_16/Y -> DFFPOSX1_296/D

Path input pin REG_Interrupt_flag to DFFPOSX1_257/D delay 1095.58 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1182.4 ps                      _1737_: NAND2X1_441/Y ->  OAI21X1_495/A
   1330.0 ps                        _80_: OAI21X1_495/Y -> DFFPOSX1_257/D

Path input pin REG_Interrupt_flag to DFFPOSX1_292/D delay 1095.45 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1181.6 ps                      _1737_: NAND2X1_441/Y ->    OAI21X1_7/A
   1329.8 ps                        _91_:   OAI21X1_7/Y -> DFFPOSX1_292/D

Path input pin REG_Interrupt_flag to DFFPOSX1_286/D delay 1095.43 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1179.2 ps                      _1737_: NAND2X1_441/Y ->  OAI21X1_508/A
   1329.8 ps                        _86_: OAI21X1_508/Y -> DFFPOSX1_286/D

Path input pin REG_Interrupt_flag to DFFPOSX1_279/D delay 1095.15 ps
     18.9 ps          REG_Interrupt_flag:               ->    BUFX4_209/A
    196.0 ps  REG_Interrupt_flag_bF_buf0:   BUFX4_209/Y ->    NAND3X1_1/C
    379.8 ps                      _1622_:   NAND3X1_1/Y ->    BUFX4_155/A
    540.8 ps              _1622__bF_buf0:   BUFX4_155/Y ->      INVX4_1/A
    625.0 ps                      _1623_:     INVX4_1/Y ->  NAND2X1_441/A
   1177.4 ps                      _1737_: NAND2X1_441/Y ->  OAI21X1_499/A
   1329.5 ps                        _82_: OAI21X1_499/Y -> DFFPOSX1_279/D

Path input pin REG_RF2[1] to output pin REG_B[12] delay 969.626 ps
      0.2 ps     REG_RF2[1]:               ->    INVX1_56/A
     41.1 ps          _643_:    INVX1_56/Y ->  NOR2X1_141/B
    284.1 ps          _644_:  NOR2X1_141/Y ->   BUFX4_101/A
    491.5 ps  _644__bF_buf0:   BUFX4_101/Y -> NAND2X1_186/B
   1079.2 ps          _664_: NAND2X1_186/Y -> OAI21X1_318/A
   1252.3 ps         _1129_: OAI21X1_318/Y ->   NOR3X1_19/C
   1352.2 ps         _1130_:   NOR3X1_19/Y ->  NAND3X1_37/A
   1480.0 ps     _1749__12_:    BUFX2_22/Y ->    BUFX2_22/A
   1598.2 ps     _1749__12_:    BUFX2_22/Y ->    BUFX2_61/A
   1676.1 ps      REG_B[12]:    BUFX2_61/Y -> 

Path input pin REG_RF2[1] to output pin REG_B[3] delay 967.185 ps
      0.2 ps     REG_RF2[1]:               ->    INVX1_56/A
     41.1 ps          _643_:    INVX1_56/Y ->  NOR2X1_141/B
    284.1 ps          _644_:  NOR2X1_141/Y ->   BUFX4_101/A
    491.5 ps  _644__bF_buf0:   BUFX4_101/Y -> NAND2X1_186/B
   1074.5 ps          _664_: NAND2X1_186/Y -> OAI21X1_229/A
   1248.1 ps          _787_: OAI21X1_229/Y ->   NOR3X1_47/C
   1345.7 ps          _788_:   NOR3X1_47/Y -> NAND3X1_258/A
   1462.2 ps      _1749__3_:    BUFX2_13/Y ->    BUFX2_13/A
   1570.9 ps      _1749__3_:    BUFX2_13/Y ->    BUFX2_52/A
   1648.7 ps       REG_B[3]:    BUFX2_52/Y -> 

Path input pin REG_RF2[1] to output pin REG_B[5] delay 957.935 ps
      0.2 ps     REG_RF2[1]:               ->    INVX1_56/A
     41.1 ps          _643_:    INVX1_56/Y ->  NOR2X1_141/B
    284.1 ps          _644_:  NOR2X1_141/Y ->   BUFX4_101/A
    491.5 ps  _644__bF_buf0:   BUFX4_101/Y -> NAND2X1_186/B
   1076.4 ps          _664_: NAND2X1_186/Y -> OAI21X1_249/A
   1248.5 ps          _863_: OAI21X1_249/Y ->    NOR3X1_4/C
   1361.1 ps          _864_:    NOR3X1_4/Y -> NAND3X1_280/A
   1482.3 ps      _1749__5_:    BUFX2_15/Y ->    BUFX2_15/A
   1592.1 ps      _1749__5_:    BUFX2_15/Y ->    BUFX2_54/A
   1669.7 ps       REG_B[5]:    BUFX2_54/Y -> 

Path input pin REG_RF2[1] to output pin REG_B[13] delay 956.995 ps
      0.2 ps     REG_RF2[1]:               ->    INVX1_56/A
     41.1 ps          _643_:    INVX1_56/Y ->  NOR2X1_141/B
    284.1 ps          _644_:  NOR2X1_141/Y ->   BUFX4_101/A
    491.5 ps  _644__bF_buf0:   BUFX4_101/Y -> NAND2X1_186/B
   1082.6 ps          _664_: NAND2X1_186/Y -> OAI21X1_328/A
   1254.2 ps         _1167_: OAI21X1_328/Y ->   NOR3X1_21/C
   1360.8 ps         _1168_:   NOR3X1_21/Y ->  NAND3X1_48/A
   1481.2 ps     _1749__13_:    BUFX2_24/Y ->    BUFX2_24/A
   1591.4 ps     _1749__13_:    BUFX2_24/Y ->    BUFX2_62/A
   1668.6 ps      REG_B[13]:    BUFX2_62/Y -> 

-----------------------------------------

Number of paths analyzed:  736

Top 20 minimum delay paths:
Path input pin clk to DFFPOSX1_67/CLK delay 301.335 ps
     11.5 ps                clk:             ->   BUFX4_112/A
    119.6 ps  clk_hier0_bF_buf5: BUFX4_112/Y ->   BUFX4_295/A
    301.3 ps       clk_bF_buf33: BUFX4_295/Y -> DFFPOSX1_67/CLK

Path input pin clk to DFFPOSX1_99/CLK delay 301.499 ps
     11.5 ps                clk:             ->   BUFX4_112/A
    119.4 ps  clk_hier0_bF_buf5: BUFX4_112/Y ->   BUFX4_320/A
    301.5 ps       clk_bF_buf10: BUFX4_320/Y -> DFFPOSX1_99/CLK

Path input pin clk to DFFPOSX1_349/CLK delay 302.251 ps
     10.1 ps                clk:             ->    BUFX4_223/A
    122.3 ps  clk_hier0_bF_buf4: BUFX4_223/Y ->    BUFX4_290/A
    302.3 ps       clk_bF_buf38: BUFX4_290/Y -> DFFPOSX1_349/CLK

Path input pin clk to DFFPOSX1_334/CLK delay 302.471 ps
     10.1 ps                clk:             ->    BUFX4_223/A
    122.3 ps  clk_hier0_bF_buf4: BUFX4_223/Y ->    BUFX4_290/A
    302.5 ps       clk_bF_buf38: BUFX4_290/Y -> DFFPOSX1_334/CLK

Path input pin clk to DFFPOSX1_100/CLK delay 302.506 ps
     11.5 ps                clk:             ->    BUFX4_112/A
    119.5 ps  clk_hier0_bF_buf5: BUFX4_112/Y ->    BUFX4_305/A
    302.5 ps       clk_bF_buf24: BUFX4_305/Y -> DFFPOSX1_100/CLK

Path input pin clk to DFFPOSX1_77/CLK delay 302.552 ps
     11.5 ps                clk:             ->   BUFX4_112/A
    119.6 ps  clk_hier0_bF_buf5: BUFX4_112/Y ->   BUFX4_295/A
    302.6 ps       clk_bF_buf33: BUFX4_295/Y -> DFFPOSX1_77/CLK

Path input pin clk to DFFPOSX1_26/CLK delay 302.583 ps
     10.1 ps                clk:             ->   BUFX4_223/A
    123.1 ps  clk_hier0_bF_buf4: BUFX4_223/Y ->   BUFX4_303/A
    302.6 ps       clk_bF_buf26: BUFX4_303/Y -> DFFPOSX1_26/CLK

Path input pin clk to DFFPOSX1_348/CLK delay 302.653 ps
     11.5 ps                clk:             ->    BUFX4_112/A
    119.5 ps  clk_hier0_bF_buf5: BUFX4_112/Y ->    BUFX4_305/A
    302.7 ps       clk_bF_buf24: BUFX4_305/Y -> DFFPOSX1_348/CLK

Path input pin clk to DFFPOSX1_286/CLK delay 302.663 ps
     11.5 ps                clk:             ->    BUFX4_112/A
    119.0 ps  clk_hier0_bF_buf5: BUFX4_112/Y ->    BUFX4_299/A
    302.7 ps       clk_bF_buf29: BUFX4_299/Y -> DFFPOSX1_286/CLK

Path input pin clk to DFFPOSX1_284/CLK delay 302.727 ps
     11.5 ps                clk:             ->    BUFX4_112/A
    119.0 ps  clk_hier0_bF_buf5: BUFX4_112/Y ->    BUFX4_299/A
    302.7 ps       clk_bF_buf29: BUFX4_299/Y -> DFFPOSX1_284/CLK

Path input pin clk to DFFPOSX1_61/CLK delay 302.737 ps
     10.1 ps                clk:             ->   BUFX4_223/A
    122.9 ps  clk_hier0_bF_buf4: BUFX4_223/Y ->   BUFX4_293/A
    302.7 ps       clk_bF_buf35: BUFX4_293/Y -> DFFPOSX1_61/CLK

Path input pin clk to DFFPOSX1_86/CLK delay 302.832 ps
     10.1 ps                clk:             ->   BUFX4_223/A
    121.4 ps  clk_hier0_bF_buf4: BUFX4_223/Y ->   BUFX4_304/A
    302.8 ps       clk_bF_buf25: BUFX4_304/Y -> DFFPOSX1_86/CLK

Path input pin clk to DFFPOSX1_118/CLK delay 302.999 ps
     11.5 ps                clk:             ->    BUFX4_112/A
    119.0 ps  clk_hier0_bF_buf5: BUFX4_112/Y ->    BUFX4_298/A
    303.0 ps       clk_bF_buf30: BUFX4_298/Y -> DFFPOSX1_118/CLK

Path input pin clk to DFFPOSX1_129/CLK delay 303.196 ps
     11.5 ps                clk:             ->    BUFX4_112/A
    119.4 ps  clk_hier0_bF_buf5: BUFX4_112/Y ->    BUFX4_320/A
    303.2 ps       clk_bF_buf10: BUFX4_320/Y -> DFFPOSX1_129/CLK

Path input pin clk to DFFPOSX1_50/CLK delay 303.209 ps
     11.5 ps                clk:             ->   BUFX4_112/A
    119.6 ps  clk_hier0_bF_buf5: BUFX4_112/Y ->   BUFX4_295/A
    303.2 ps       clk_bF_buf33: BUFX4_295/Y -> DFFPOSX1_50/CLK

Path input pin clk to DFFPOSX1_187/CLK delay 303.323 ps
      7.7 ps                clk:             ->    BUFX4_289/A
    122.9 ps  clk_hier0_bF_buf0: BUFX4_289/Y ->    BUFX4_302/A
    303.3 ps       clk_bF_buf27: BUFX4_302/Y -> DFFPOSX1_187/CLK

Path input pin clk to DFFPOSX1_65/CLK delay 303.343 ps
     10.1 ps                clk:             ->   BUFX4_223/A
    122.3 ps  clk_hier0_bF_buf4: BUFX4_223/Y ->   BUFX4_290/A
    303.3 ps       clk_bF_buf38: BUFX4_290/Y -> DFFPOSX1_65/CLK

Path input pin clk to DFFPOSX1_14/CLK delay 303.41 ps
      7.7 ps                clk:             ->   BUFX4_289/A
    122.9 ps  clk_hier0_bF_buf0: BUFX4_289/Y ->   BUFX4_319/A
    303.4 ps       clk_bF_buf11: BUFX4_319/Y -> DFFPOSX1_14/CLK

Path input pin clk to DFFPOSX1_69/CLK delay 303.442 ps
     10.1 ps                clk:             ->   BUFX4_223/A
    122.3 ps  clk_hier0_bF_buf4: BUFX4_223/Y ->   BUFX4_290/A
    303.4 ps       clk_bF_buf38: BUFX4_290/Y -> DFFPOSX1_69/CLK

Path input pin clk to DFFPOSX1_190/CLK delay 303.466 ps
     10.1 ps                clk:             ->    BUFX4_223/A
    123.1 ps  clk_hier0_bF_buf4: BUFX4_223/Y ->    BUFX4_303/A
    303.5 ps       clk_bF_buf26: BUFX4_303/Y -> DFFPOSX1_190/CLK

-----------------------------------------

