ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB235:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart2_rx;
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/stm32f4xx_hal_msp.c **** 
  65:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  68:Core/Src/stm32f4xx_hal_msp.c ****                                         /**
  69:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  70:Core/Src/stm32f4xx_hal_msp.c ****   */
  71:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  72:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 72 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 77 3 view .LVU1
  38              	.LBB2:
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 3


  39              		.loc 1 77 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 77 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 77 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 77 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 77 3 view .LVU6
  78:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 78 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 78 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 78 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 78 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 78 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 78 3 view .LVU12
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  83:Core/Src/stm32f4xx_hal_msp.c **** 
  84:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  85:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 85 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE235:
  84              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ADC_MspInit
  87              		.syntax unified
  88              		.thumb
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 4


  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_ADC_MspInit:
  93              	.LVL0:
  94              	.LFB236:
  86:Core/Src/stm32f4xx_hal_msp.c **** 
  87:Core/Src/stm32f4xx_hal_msp.c **** /**
  88:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  89:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  90:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  91:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  92:Core/Src/stm32f4xx_hal_msp.c **** */
  93:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  94:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 94 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 32
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 94 1 is_stmt 0 view .LVU15
 100 0000 30B5     		push	{r4, r5, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 12
 103              		.cfi_offset 4, -12
 104              		.cfi_offset 5, -8
 105              		.cfi_offset 14, -4
 106 0002 89B0     		sub	sp, sp, #36
 107              	.LCFI3:
 108              		.cfi_def_cfa_offset 48
  95:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 109              		.loc 1 95 3 is_stmt 1 view .LVU16
 110              		.loc 1 95 20 is_stmt 0 view .LVU17
 111 0004 0023     		movs	r3, #0
 112 0006 0393     		str	r3, [sp, #12]
 113 0008 0493     		str	r3, [sp, #16]
 114 000a 0593     		str	r3, [sp, #20]
 115 000c 0693     		str	r3, [sp, #24]
 116 000e 0793     		str	r3, [sp, #28]
  96:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 117              		.loc 1 96 3 is_stmt 1 view .LVU18
 118              		.loc 1 96 10 is_stmt 0 view .LVU19
 119 0010 0268     		ldr	r2, [r0]
 120              		.loc 1 96 5 view .LVU20
 121 0012 03F18043 		add	r3, r3, #1073741824
 122 0016 03F59033 		add	r3, r3, #73728
 123 001a 9A42     		cmp	r2, r3
 124 001c 01D0     		beq	.L9
 125              	.LVL1:
 126              	.L5:
  97:Core/Src/stm32f4xx_hal_msp.c ****   {
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 101:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 103:Core/Src/stm32f4xx_hal_msp.c **** 
 104:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 105:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 5


 106:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> ADC1_IN12
 107:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> ADC1_IN13
 108:Core/Src/stm32f4xx_hal_msp.c ****     */
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 115:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 126:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 127:Core/Src/stm32f4xx_hal_msp.c ****     {
 128:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 129:Core/Src/stm32f4xx_hal_msp.c ****     }
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt Init */
 134:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 135:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 139:Core/Src/stm32f4xx_hal_msp.c ****   }
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c **** }
 127              		.loc 1 141 1 view .LVU21
 128 001e 09B0     		add	sp, sp, #36
 129              	.LCFI4:
 130              		.cfi_remember_state
 131              		.cfi_def_cfa_offset 12
 132              		@ sp needed
 133 0020 30BD     		pop	{r4, r5, pc}
 134              	.LVL2:
 135              	.L9:
 136              	.LCFI5:
 137              		.cfi_restore_state
 138              		.loc 1 141 1 view .LVU22
 139 0022 0446     		mov	r4, r0
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 140              		.loc 1 102 5 is_stmt 1 view .LVU23
 141              	.LBB4:
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 142              		.loc 1 102 5 view .LVU24
 143 0024 0025     		movs	r5, #0
 144 0026 0195     		str	r5, [sp, #4]
 102:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 6


 145              		.loc 1 102 5 view .LVU25
 146 0028 03F58C33 		add	r3, r3, #71680
 147 002c 5A6C     		ldr	r2, [r3, #68]
 148 002e 42F48072 		orr	r2, r2, #256
 149 0032 5A64     		str	r2, [r3, #68]
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 150              		.loc 1 102 5 view .LVU26
 151 0034 5A6C     		ldr	r2, [r3, #68]
 152 0036 02F48072 		and	r2, r2, #256
 153 003a 0192     		str	r2, [sp, #4]
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 154              		.loc 1 102 5 view .LVU27
 155 003c 019A     		ldr	r2, [sp, #4]
 156              	.LBE4:
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 157              		.loc 1 102 5 view .LVU28
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 158              		.loc 1 104 5 view .LVU29
 159              	.LBB5:
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 160              		.loc 1 104 5 view .LVU30
 161 003e 0295     		str	r5, [sp, #8]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 162              		.loc 1 104 5 view .LVU31
 163 0040 1A6B     		ldr	r2, [r3, #48]
 164 0042 42F00402 		orr	r2, r2, #4
 165 0046 1A63     		str	r2, [r3, #48]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 166              		.loc 1 104 5 view .LVU32
 167 0048 1B6B     		ldr	r3, [r3, #48]
 168 004a 03F00403 		and	r3, r3, #4
 169 004e 0293     		str	r3, [sp, #8]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 170              		.loc 1 104 5 view .LVU33
 171 0050 029B     		ldr	r3, [sp, #8]
 172              	.LBE5:
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 173              		.loc 1 104 5 view .LVU34
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 174              		.loc 1 109 5 view .LVU35
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 175              		.loc 1 109 25 is_stmt 0 view .LVU36
 176 0052 0C23     		movs	r3, #12
 177 0054 0393     		str	r3, [sp, #12]
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 178              		.loc 1 110 5 is_stmt 1 view .LVU37
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179              		.loc 1 110 26 is_stmt 0 view .LVU38
 180 0056 0323     		movs	r3, #3
 181 0058 0493     		str	r3, [sp, #16]
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 182              		.loc 1 111 5 is_stmt 1 view .LVU39
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 183              		.loc 1 111 26 is_stmt 0 view .LVU40
 184 005a 0595     		str	r5, [sp, #20]
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 185              		.loc 1 112 5 is_stmt 1 view .LVU41
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 7


 186 005c 03A9     		add	r1, sp, #12
 187 005e 1448     		ldr	r0, .L11
 188              	.LVL3:
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 189              		.loc 1 112 5 is_stmt 0 view .LVU42
 190 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL4:
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 192              		.loc 1 116 5 is_stmt 1 view .LVU43
 116:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 193              		.loc 1 116 24 is_stmt 0 view .LVU44
 194 0064 1348     		ldr	r0, .L11+4
 195 0066 144B     		ldr	r3, .L11+8
 196 0068 0360     		str	r3, [r0]
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 197              		.loc 1 117 5 is_stmt 1 view .LVU45
 117:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 198              		.loc 1 117 28 is_stmt 0 view .LVU46
 199 006a 4560     		str	r5, [r0, #4]
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 200              		.loc 1 118 5 is_stmt 1 view .LVU47
 118:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 201              		.loc 1 118 30 is_stmt 0 view .LVU48
 202 006c 8560     		str	r5, [r0, #8]
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 203              		.loc 1 119 5 is_stmt 1 view .LVU49
 119:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 204              		.loc 1 119 30 is_stmt 0 view .LVU50
 205 006e C560     		str	r5, [r0, #12]
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 206              		.loc 1 120 5 is_stmt 1 view .LVU51
 120:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 207              		.loc 1 120 27 is_stmt 0 view .LVU52
 208 0070 4FF48063 		mov	r3, #1024
 209 0074 0361     		str	r3, [r0, #16]
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 210              		.loc 1 121 5 is_stmt 1 view .LVU53
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 211              		.loc 1 121 40 is_stmt 0 view .LVU54
 212 0076 4FF40063 		mov	r3, #2048
 213 007a 4361     		str	r3, [r0, #20]
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 214              		.loc 1 122 5 is_stmt 1 view .LVU55
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 215              		.loc 1 122 37 is_stmt 0 view .LVU56
 216 007c 4FF40053 		mov	r3, #8192
 217 0080 8361     		str	r3, [r0, #24]
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 218              		.loc 1 123 5 is_stmt 1 view .LVU57
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 219              		.loc 1 123 25 is_stmt 0 view .LVU58
 220 0082 4FF48073 		mov	r3, #256
 221 0086 C361     		str	r3, [r0, #28]
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 222              		.loc 1 124 5 is_stmt 1 view .LVU59
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 223              		.loc 1 124 29 is_stmt 0 view .LVU60
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 8


 224 0088 0562     		str	r5, [r0, #32]
 125:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 225              		.loc 1 125 5 is_stmt 1 view .LVU61
 125:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 226              		.loc 1 125 29 is_stmt 0 view .LVU62
 227 008a 4562     		str	r5, [r0, #36]
 126:Core/Src/stm32f4xx_hal_msp.c ****     {
 228              		.loc 1 126 5 is_stmt 1 view .LVU63
 126:Core/Src/stm32f4xx_hal_msp.c ****     {
 229              		.loc 1 126 9 is_stmt 0 view .LVU64
 230 008c FFF7FEFF 		bl	HAL_DMA_Init
 231              	.LVL5:
 126:Core/Src/stm32f4xx_hal_msp.c ****     {
 232              		.loc 1 126 8 view .LVU65
 233 0090 58B9     		cbnz	r0, .L10
 234              	.L7:
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 235              		.loc 1 131 5 is_stmt 1 view .LVU66
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 236              		.loc 1 131 5 view .LVU67
 237 0092 084B     		ldr	r3, .L11+4
 238 0094 A363     		str	r3, [r4, #56]
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 239              		.loc 1 131 5 view .LVU68
 240 0096 9C63     		str	r4, [r3, #56]
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 241              		.loc 1 131 5 view .LVU69
 134:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 242              		.loc 1 134 5 view .LVU70
 243 0098 0022     		movs	r2, #0
 244 009a 1146     		mov	r1, r2
 245 009c 1220     		movs	r0, #18
 246 009e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 247              	.LVL6:
 135:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 248              		.loc 1 135 5 view .LVU71
 249 00a2 1220     		movs	r0, #18
 250 00a4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 251              	.LVL7:
 252              		.loc 1 141 1 is_stmt 0 view .LVU72
 253 00a8 B9E7     		b	.L5
 254              	.L10:
 128:Core/Src/stm32f4xx_hal_msp.c ****     }
 255              		.loc 1 128 7 is_stmt 1 view .LVU73
 256 00aa FFF7FEFF 		bl	Error_Handler
 257              	.LVL8:
 258 00ae F0E7     		b	.L7
 259              	.L12:
 260              		.align	2
 261              	.L11:
 262 00b0 00080240 		.word	1073874944
 263 00b4 00000000 		.word	hdma_adc1
 264 00b8 10640240 		.word	1073898512
 265              		.cfi_endproc
 266              	.LFE236:
 268              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 269              		.align	1
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 9


 270              		.global	HAL_ADC_MspDeInit
 271              		.syntax unified
 272              		.thumb
 273              		.thumb_func
 274              		.fpu fpv4-sp-d16
 276              	HAL_ADC_MspDeInit:
 277              	.LVL9:
 278              	.LFB237:
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c **** /**
 144:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 145:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 146:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 147:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 148:Core/Src/stm32f4xx_hal_msp.c **** */
 149:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 150:Core/Src/stm32f4xx_hal_msp.c **** {
 279              		.loc 1 150 1 view -0
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 0
 282              		@ frame_needed = 0, uses_anonymous_args = 0
 151:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 283              		.loc 1 151 3 view .LVU75
 284              		.loc 1 151 10 is_stmt 0 view .LVU76
 285 0000 0268     		ldr	r2, [r0]
 286              		.loc 1 151 5 view .LVU77
 287 0002 0B4B     		ldr	r3, .L20
 288 0004 9A42     		cmp	r2, r3
 289 0006 00D0     		beq	.L19
 290 0008 7047     		bx	lr
 291              	.L19:
 150:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 292              		.loc 1 150 1 view .LVU78
 293 000a 10B5     		push	{r4, lr}
 294              	.LCFI6:
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 4, -8
 297              		.cfi_offset 14, -4
 298 000c 0446     		mov	r4, r0
 152:Core/Src/stm32f4xx_hal_msp.c ****   {
 153:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 156:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 157:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 299              		.loc 1 157 5 is_stmt 1 view .LVU79
 300 000e 094A     		ldr	r2, .L20+4
 301 0010 536C     		ldr	r3, [r2, #68]
 302 0012 23F48073 		bic	r3, r3, #256
 303 0016 5364     		str	r3, [r2, #68]
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 160:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> ADC1_IN12
 161:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> ADC1_IN13
 162:Core/Src/stm32f4xx_hal_msp.c ****     */
 163:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 304              		.loc 1 163 5 view .LVU80
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 10


 305 0018 0C21     		movs	r1, #12
 306 001a 0748     		ldr	r0, .L20+8
 307              	.LVL10:
 308              		.loc 1 163 5 is_stmt 0 view .LVU81
 309 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 310              	.LVL11:
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 166:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 311              		.loc 1 166 5 is_stmt 1 view .LVU82
 312 0020 A06B     		ldr	r0, [r4, #56]
 313 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 314              	.LVL12:
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC_IRQn);
 315              		.loc 1 169 5 view .LVU83
 316 0026 1220     		movs	r0, #18
 317 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 318              	.LVL13:
 170:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 173:Core/Src/stm32f4xx_hal_msp.c ****   }
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c **** }
 319              		.loc 1 175 1 is_stmt 0 view .LVU84
 320 002c 10BD     		pop	{r4, pc}
 321              	.LVL14:
 322              	.L21:
 323              		.loc 1 175 1 view .LVU85
 324 002e 00BF     		.align	2
 325              	.L20:
 326 0030 00200140 		.word	1073815552
 327 0034 00380240 		.word	1073887232
 328 0038 00080240 		.word	1073874944
 329              		.cfi_endproc
 330              	.LFE237:
 332              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 333              		.align	1
 334              		.global	HAL_I2C_MspInit
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 338              		.fpu fpv4-sp-d16
 340              	HAL_I2C_MspInit:
 341              	.LVL15:
 342              	.LFB238:
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c **** /**
 178:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 179:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 180:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 181:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 182:Core/Src/stm32f4xx_hal_msp.c **** */
 183:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 184:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 11


 343              		.loc 1 184 1 is_stmt 1 view -0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 40
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347              		.loc 1 184 1 is_stmt 0 view .LVU87
 348 0000 30B5     		push	{r4, r5, lr}
 349              	.LCFI7:
 350              		.cfi_def_cfa_offset 12
 351              		.cfi_offset 4, -12
 352              		.cfi_offset 5, -8
 353              		.cfi_offset 14, -4
 354 0002 8BB0     		sub	sp, sp, #44
 355              	.LCFI8:
 356              		.cfi_def_cfa_offset 56
 185:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 357              		.loc 1 185 3 is_stmt 1 view .LVU88
 358              		.loc 1 185 20 is_stmt 0 view .LVU89
 359 0004 0023     		movs	r3, #0
 360 0006 0593     		str	r3, [sp, #20]
 361 0008 0693     		str	r3, [sp, #24]
 362 000a 0793     		str	r3, [sp, #28]
 363 000c 0893     		str	r3, [sp, #32]
 364 000e 0993     		str	r3, [sp, #36]
 186:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 365              		.loc 1 186 3 is_stmt 1 view .LVU90
 366              		.loc 1 186 10 is_stmt 0 view .LVU91
 367 0010 0368     		ldr	r3, [r0]
 368              		.loc 1 186 5 view .LVU92
 369 0012 294A     		ldr	r2, .L28
 370 0014 9342     		cmp	r3, r2
 371 0016 04D0     		beq	.L26
 187:Core/Src/stm32f4xx_hal_msp.c ****   {
 188:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 193:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 194:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 195:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 196:Core/Src/stm32f4xx_hal_msp.c ****     */
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 198:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 201:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 202:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 205:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 209:Core/Src/stm32f4xx_hal_msp.c ****   }
 210:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 372              		.loc 1 210 8 is_stmt 1 view .LVU93
 373              		.loc 1 210 10 is_stmt 0 view .LVU94
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 12


 374 0018 284A     		ldr	r2, .L28+4
 375 001a 9342     		cmp	r3, r2
 376 001c 26D0     		beq	.L27
 377              	.LVL16:
 378              	.L22:
 211:Core/Src/stm32f4xx_hal_msp.c ****   {
 212:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 217:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 218:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 219:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 220:Core/Src/stm32f4xx_hal_msp.c ****     */
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 226:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 229:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 233:Core/Src/stm32f4xx_hal_msp.c ****   }
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 235:Core/Src/stm32f4xx_hal_msp.c **** }
 379              		.loc 1 235 1 view .LVU95
 380 001e 0BB0     		add	sp, sp, #44
 381              	.LCFI9:
 382              		.cfi_remember_state
 383              		.cfi_def_cfa_offset 12
 384              		@ sp needed
 385 0020 30BD     		pop	{r4, r5, pc}
 386              	.LVL17:
 387              	.L26:
 388              	.LCFI10:
 389              		.cfi_restore_state
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 390              		.loc 1 192 5 is_stmt 1 view .LVU96
 391              	.LBB6:
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 392              		.loc 1 192 5 view .LVU97
 393 0022 0025     		movs	r5, #0
 394 0024 0195     		str	r5, [sp, #4]
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 395              		.loc 1 192 5 view .LVU98
 396 0026 264C     		ldr	r4, .L28+8
 397 0028 236B     		ldr	r3, [r4, #48]
 398 002a 43F00203 		orr	r3, r3, #2
 399 002e 2363     		str	r3, [r4, #48]
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 400              		.loc 1 192 5 view .LVU99
 401 0030 236B     		ldr	r3, [r4, #48]
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 13


 402 0032 03F00203 		and	r3, r3, #2
 403 0036 0193     		str	r3, [sp, #4]
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 404              		.loc 1 192 5 view .LVU100
 405 0038 019B     		ldr	r3, [sp, #4]
 406              	.LBE6:
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 407              		.loc 1 192 5 view .LVU101
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 408              		.loc 1 197 5 view .LVU102
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 409              		.loc 1 197 25 is_stmt 0 view .LVU103
 410 003a C023     		movs	r3, #192
 411 003c 0593     		str	r3, [sp, #20]
 198:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 412              		.loc 1 198 5 is_stmt 1 view .LVU104
 198:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 413              		.loc 1 198 26 is_stmt 0 view .LVU105
 414 003e 1223     		movs	r3, #18
 415 0040 0693     		str	r3, [sp, #24]
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 416              		.loc 1 199 5 is_stmt 1 view .LVU106
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 417              		.loc 1 199 26 is_stmt 0 view .LVU107
 418 0042 0123     		movs	r3, #1
 419 0044 0793     		str	r3, [sp, #28]
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 420              		.loc 1 200 5 is_stmt 1 view .LVU108
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 421              		.loc 1 200 27 is_stmt 0 view .LVU109
 422 0046 0323     		movs	r3, #3
 423 0048 0893     		str	r3, [sp, #32]
 201:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 424              		.loc 1 201 5 is_stmt 1 view .LVU110
 201:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 425              		.loc 1 201 31 is_stmt 0 view .LVU111
 426 004a 0423     		movs	r3, #4
 427 004c 0993     		str	r3, [sp, #36]
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 428              		.loc 1 202 5 is_stmt 1 view .LVU112
 429 004e 05A9     		add	r1, sp, #20
 430 0050 1C48     		ldr	r0, .L28+12
 431              	.LVL18:
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 432              		.loc 1 202 5 is_stmt 0 view .LVU113
 433 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 434              	.LVL19:
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 435              		.loc 1 205 5 is_stmt 1 view .LVU114
 436              	.LBB7:
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 437              		.loc 1 205 5 view .LVU115
 438 0056 0295     		str	r5, [sp, #8]
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 439              		.loc 1 205 5 view .LVU116
 440 0058 236C     		ldr	r3, [r4, #64]
 441 005a 43F40013 		orr	r3, r3, #2097152
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 14


 442 005e 2364     		str	r3, [r4, #64]
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 443              		.loc 1 205 5 view .LVU117
 444 0060 236C     		ldr	r3, [r4, #64]
 445 0062 03F40013 		and	r3, r3, #2097152
 446 0066 0293     		str	r3, [sp, #8]
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 447              		.loc 1 205 5 view .LVU118
 448 0068 029B     		ldr	r3, [sp, #8]
 449              	.LBE7:
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 450              		.loc 1 205 5 view .LVU119
 451 006a D8E7     		b	.L22
 452              	.LVL20:
 453              	.L27:
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 454              		.loc 1 216 5 view .LVU120
 455              	.LBB8:
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 456              		.loc 1 216 5 view .LVU121
 457 006c 0025     		movs	r5, #0
 458 006e 0395     		str	r5, [sp, #12]
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 459              		.loc 1 216 5 view .LVU122
 460 0070 134C     		ldr	r4, .L28+8
 461 0072 236B     		ldr	r3, [r4, #48]
 462 0074 43F00203 		orr	r3, r3, #2
 463 0078 2363     		str	r3, [r4, #48]
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 464              		.loc 1 216 5 view .LVU123
 465 007a 236B     		ldr	r3, [r4, #48]
 466 007c 03F00203 		and	r3, r3, #2
 467 0080 0393     		str	r3, [sp, #12]
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 468              		.loc 1 216 5 view .LVU124
 469 0082 039B     		ldr	r3, [sp, #12]
 470              	.LBE8:
 216:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 471              		.loc 1 216 5 view .LVU125
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 472              		.loc 1 221 5 view .LVU126
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 473              		.loc 1 221 25 is_stmt 0 view .LVU127
 474 0084 4FF44063 		mov	r3, #3072
 475 0088 0593     		str	r3, [sp, #20]
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 476              		.loc 1 222 5 is_stmt 1 view .LVU128
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 477              		.loc 1 222 26 is_stmt 0 view .LVU129
 478 008a 1223     		movs	r3, #18
 479 008c 0693     		str	r3, [sp, #24]
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 480              		.loc 1 223 5 is_stmt 1 view .LVU130
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 481              		.loc 1 223 26 is_stmt 0 view .LVU131
 482 008e 0123     		movs	r3, #1
 483 0090 0793     		str	r3, [sp, #28]
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 15


 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 484              		.loc 1 224 5 is_stmt 1 view .LVU132
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 485              		.loc 1 224 27 is_stmt 0 view .LVU133
 486 0092 0323     		movs	r3, #3
 487 0094 0893     		str	r3, [sp, #32]
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 488              		.loc 1 225 5 is_stmt 1 view .LVU134
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 489              		.loc 1 225 31 is_stmt 0 view .LVU135
 490 0096 0423     		movs	r3, #4
 491 0098 0993     		str	r3, [sp, #36]
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 492              		.loc 1 226 5 is_stmt 1 view .LVU136
 493 009a 05A9     		add	r1, sp, #20
 494 009c 0948     		ldr	r0, .L28+12
 495              	.LVL21:
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 496              		.loc 1 226 5 is_stmt 0 view .LVU137
 497 009e FFF7FEFF 		bl	HAL_GPIO_Init
 498              	.LVL22:
 229:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 499              		.loc 1 229 5 is_stmt 1 view .LVU138
 500              	.LBB9:
 229:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 501              		.loc 1 229 5 view .LVU139
 502 00a2 0495     		str	r5, [sp, #16]
 229:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 503              		.loc 1 229 5 view .LVU140
 504 00a4 236C     		ldr	r3, [r4, #64]
 505 00a6 43F48003 		orr	r3, r3, #4194304
 506 00aa 2364     		str	r3, [r4, #64]
 229:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 507              		.loc 1 229 5 view .LVU141
 508 00ac 236C     		ldr	r3, [r4, #64]
 509 00ae 03F48003 		and	r3, r3, #4194304
 510 00b2 0493     		str	r3, [sp, #16]
 229:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 511              		.loc 1 229 5 view .LVU142
 512 00b4 049B     		ldr	r3, [sp, #16]
 513              	.LBE9:
 229:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 514              		.loc 1 229 5 view .LVU143
 515              		.loc 1 235 1 is_stmt 0 view .LVU144
 516 00b6 B2E7     		b	.L22
 517              	.L29:
 518              		.align	2
 519              	.L28:
 520 00b8 00540040 		.word	1073763328
 521 00bc 00580040 		.word	1073764352
 522 00c0 00380240 		.word	1073887232
 523 00c4 00040240 		.word	1073873920
 524              		.cfi_endproc
 525              	.LFE238:
 527              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 528              		.align	1
 529              		.global	HAL_I2C_MspDeInit
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 16


 530              		.syntax unified
 531              		.thumb
 532              		.thumb_func
 533              		.fpu fpv4-sp-d16
 535              	HAL_I2C_MspDeInit:
 536              	.LVL23:
 537              	.LFB239:
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 237:Core/Src/stm32f4xx_hal_msp.c **** /**
 238:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 239:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 240:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 241:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 242:Core/Src/stm32f4xx_hal_msp.c **** */
 243:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 244:Core/Src/stm32f4xx_hal_msp.c **** {
 538              		.loc 1 244 1 is_stmt 1 view -0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
 542              		.loc 1 244 1 is_stmt 0 view .LVU146
 543 0000 10B5     		push	{r4, lr}
 544              	.LCFI11:
 545              		.cfi_def_cfa_offset 8
 546              		.cfi_offset 4, -8
 547              		.cfi_offset 14, -4
 245:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 548              		.loc 1 245 3 is_stmt 1 view .LVU147
 549              		.loc 1 245 10 is_stmt 0 view .LVU148
 550 0002 0368     		ldr	r3, [r0]
 551              		.loc 1 245 5 view .LVU149
 552 0004 144A     		ldr	r2, .L36
 553 0006 9342     		cmp	r3, r2
 554 0008 03D0     		beq	.L34
 246:Core/Src/stm32f4xx_hal_msp.c ****   {
 247:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 248:Core/Src/stm32f4xx_hal_msp.c **** 
 249:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 250:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 251:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 254:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 255:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 256:Core/Src/stm32f4xx_hal_msp.c ****     */
 257:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 261:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 262:Core/Src/stm32f4xx_hal_msp.c **** 
 263:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 264:Core/Src/stm32f4xx_hal_msp.c ****   }
 265:Core/Src/stm32f4xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 555              		.loc 1 265 8 is_stmt 1 view .LVU150
 556              		.loc 1 265 10 is_stmt 0 view .LVU151
 557 000a 144A     		ldr	r2, .L36+4
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 17


 558 000c 9342     		cmp	r3, r2
 559 000e 10D0     		beq	.L35
 560              	.LVL24:
 561              	.L30:
 266:Core/Src/stm32f4xx_hal_msp.c ****   {
 267:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 270:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 271:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 273:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 274:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 275:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 276:Core/Src/stm32f4xx_hal_msp.c ****     */
 277:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 281:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 283:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 284:Core/Src/stm32f4xx_hal_msp.c ****   }
 285:Core/Src/stm32f4xx_hal_msp.c **** 
 286:Core/Src/stm32f4xx_hal_msp.c **** }
 562              		.loc 1 286 1 view .LVU152
 563 0010 10BD     		pop	{r4, pc}
 564              	.LVL25:
 565              	.L34:
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 566              		.loc 1 251 5 is_stmt 1 view .LVU153
 567 0012 02F5F232 		add	r2, r2, #123904
 568 0016 136C     		ldr	r3, [r2, #64]
 569 0018 23F40013 		bic	r3, r3, #2097152
 570 001c 1364     		str	r3, [r2, #64]
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 571              		.loc 1 257 5 view .LVU154
 572 001e 104C     		ldr	r4, .L36+8
 573 0020 4021     		movs	r1, #64
 574 0022 2046     		mov	r0, r4
 575              	.LVL26:
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 576              		.loc 1 257 5 is_stmt 0 view .LVU155
 577 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 578              	.LVL27:
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 579              		.loc 1 259 5 is_stmt 1 view .LVU156
 580 0028 8021     		movs	r1, #128
 581 002a 2046     		mov	r0, r4
 582 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 583              	.LVL28:
 584 0030 EEE7     		b	.L30
 585              	.LVL29:
 586              	.L35:
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 587              		.loc 1 271 5 view .LVU157
 588 0032 02F5F032 		add	r2, r2, #122880
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 18


 589 0036 136C     		ldr	r3, [r2, #64]
 590 0038 23F48003 		bic	r3, r3, #4194304
 591 003c 1364     		str	r3, [r2, #64]
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 592              		.loc 1 277 5 view .LVU158
 593 003e 084C     		ldr	r4, .L36+8
 594 0040 4FF48061 		mov	r1, #1024
 595 0044 2046     		mov	r0, r4
 596              	.LVL30:
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 597              		.loc 1 277 5 is_stmt 0 view .LVU159
 598 0046 FFF7FEFF 		bl	HAL_GPIO_DeInit
 599              	.LVL31:
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 600              		.loc 1 279 5 is_stmt 1 view .LVU160
 601 004a 4FF40061 		mov	r1, #2048
 602 004e 2046     		mov	r0, r4
 603 0050 FFF7FEFF 		bl	HAL_GPIO_DeInit
 604              	.LVL32:
 605              		.loc 1 286 1 is_stmt 0 view .LVU161
 606 0054 DCE7     		b	.L30
 607              	.L37:
 608 0056 00BF     		.align	2
 609              	.L36:
 610 0058 00540040 		.word	1073763328
 611 005c 00580040 		.word	1073764352
 612 0060 00040240 		.word	1073873920
 613              		.cfi_endproc
 614              	.LFE239:
 616              		.section	.text.HAL_RNG_MspInit,"ax",%progbits
 617              		.align	1
 618              		.global	HAL_RNG_MspInit
 619              		.syntax unified
 620              		.thumb
 621              		.thumb_func
 622              		.fpu fpv4-sp-d16
 624              	HAL_RNG_MspInit:
 625              	.LVL33:
 626              	.LFB240:
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c **** /**
 289:Core/Src/stm32f4xx_hal_msp.c **** * @brief RNG MSP Initialization
 290:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 291:Core/Src/stm32f4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 292:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 293:Core/Src/stm32f4xx_hal_msp.c **** */
 294:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
 295:Core/Src/stm32f4xx_hal_msp.c **** {
 627              		.loc 1 295 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 8
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 296:Core/Src/stm32f4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 631              		.loc 1 296 3 view .LVU163
 632              		.loc 1 296 10 is_stmt 0 view .LVU164
 633 0000 0268     		ldr	r2, [r0]
 634              		.loc 1 296 5 view .LVU165
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 19


 635 0002 0E4B     		ldr	r3, .L45
 636 0004 9A42     		cmp	r2, r3
 637 0006 00D0     		beq	.L44
 638 0008 7047     		bx	lr
 639              	.L44:
 295:Core/Src/stm32f4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 640              		.loc 1 295 1 view .LVU166
 641 000a 00B5     		push	{lr}
 642              	.LCFI12:
 643              		.cfi_def_cfa_offset 4
 644              		.cfi_offset 14, -4
 645 000c 83B0     		sub	sp, sp, #12
 646              	.LCFI13:
 647              		.cfi_def_cfa_offset 16
 297:Core/Src/stm32f4xx_hal_msp.c ****   {
 298:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 0 */
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 300:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 0 */
 301:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 302:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_ENABLE();
 648              		.loc 1 302 5 is_stmt 1 view .LVU167
 649              	.LBB10:
 650              		.loc 1 302 5 view .LVU168
 651 000e 0021     		movs	r1, #0
 652 0010 0191     		str	r1, [sp, #4]
 653              		.loc 1 302 5 view .LVU169
 654 0012 0B4B     		ldr	r3, .L45+4
 655 0014 5A6B     		ldr	r2, [r3, #52]
 656 0016 42F04002 		orr	r2, r2, #64
 657 001a 5A63     		str	r2, [r3, #52]
 658              		.loc 1 302 5 view .LVU170
 659 001c 5B6B     		ldr	r3, [r3, #52]
 660 001e 03F04003 		and	r3, r3, #64
 661 0022 0193     		str	r3, [sp, #4]
 662              		.loc 1 302 5 view .LVU171
 663 0024 019B     		ldr	r3, [sp, #4]
 664              	.LBE10:
 665              		.loc 1 302 5 view .LVU172
 303:Core/Src/stm32f4xx_hal_msp.c ****     /* RNG interrupt Init */
 304:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(HASH_RNG_IRQn, 0, 0);
 666              		.loc 1 304 5 view .LVU173
 667 0026 0A46     		mov	r2, r1
 668 0028 5020     		movs	r0, #80
 669              	.LVL34:
 670              		.loc 1 304 5 is_stmt 0 view .LVU174
 671 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 672              	.LVL35:
 305:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 673              		.loc 1 305 5 is_stmt 1 view .LVU175
 674 002e 5020     		movs	r0, #80
 675 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 676              	.LVL36:
 306:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 307:Core/Src/stm32f4xx_hal_msp.c **** 
 308:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 1 */
 309:Core/Src/stm32f4xx_hal_msp.c ****   }
 310:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 20


 311:Core/Src/stm32f4xx_hal_msp.c **** }
 677              		.loc 1 311 1 is_stmt 0 view .LVU176
 678 0034 03B0     		add	sp, sp, #12
 679              	.LCFI14:
 680              		.cfi_def_cfa_offset 4
 681              		@ sp needed
 682 0036 5DF804FB 		ldr	pc, [sp], #4
 683              	.L46:
 684 003a 00BF     		.align	2
 685              	.L45:
 686 003c 00080650 		.word	1342572544
 687 0040 00380240 		.word	1073887232
 688              		.cfi_endproc
 689              	.LFE240:
 691              		.section	.text.HAL_RNG_MspDeInit,"ax",%progbits
 692              		.align	1
 693              		.global	HAL_RNG_MspDeInit
 694              		.syntax unified
 695              		.thumb
 696              		.thumb_func
 697              		.fpu fpv4-sp-d16
 699              	HAL_RNG_MspDeInit:
 700              	.LVL37:
 701              	.LFB241:
 312:Core/Src/stm32f4xx_hal_msp.c **** 
 313:Core/Src/stm32f4xx_hal_msp.c **** /**
 314:Core/Src/stm32f4xx_hal_msp.c **** * @brief RNG MSP De-Initialization
 315:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 316:Core/Src/stm32f4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 317:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 318:Core/Src/stm32f4xx_hal_msp.c **** */
 319:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
 320:Core/Src/stm32f4xx_hal_msp.c **** {
 702              		.loc 1 320 1 is_stmt 1 view -0
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 0
 705              		@ frame_needed = 0, uses_anonymous_args = 0
 706              		.loc 1 320 1 is_stmt 0 view .LVU178
 707 0000 08B5     		push	{r3, lr}
 708              	.LCFI15:
 709              		.cfi_def_cfa_offset 8
 710              		.cfi_offset 3, -8
 711              		.cfi_offset 14, -4
 321:Core/Src/stm32f4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 712              		.loc 1 321 3 is_stmt 1 view .LVU179
 713              		.loc 1 321 10 is_stmt 0 view .LVU180
 714 0002 0268     		ldr	r2, [r0]
 715              		.loc 1 321 5 view .LVU181
 716 0004 064B     		ldr	r3, .L51
 717 0006 9A42     		cmp	r2, r3
 718 0008 00D0     		beq	.L50
 719              	.LVL38:
 720              	.L47:
 322:Core/Src/stm32f4xx_hal_msp.c ****   {
 323:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 0 */
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 325:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 0 */
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 21


 326:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 327:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_DISABLE();
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 329:Core/Src/stm32f4xx_hal_msp.c ****     /* RNG interrupt DeInit */
 330:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(HASH_RNG_IRQn);
 331:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 333:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 1 */
 334:Core/Src/stm32f4xx_hal_msp.c ****   }
 335:Core/Src/stm32f4xx_hal_msp.c **** 
 336:Core/Src/stm32f4xx_hal_msp.c **** }
 721              		.loc 1 336 1 view .LVU182
 722 000a 08BD     		pop	{r3, pc}
 723              	.LVL39:
 724              	.L50:
 327:Core/Src/stm32f4xx_hal_msp.c **** 
 725              		.loc 1 327 5 is_stmt 1 view .LVU183
 726 000c 054A     		ldr	r2, .L51+4
 727 000e 536B     		ldr	r3, [r2, #52]
 728 0010 23F04003 		bic	r3, r3, #64
 729 0014 5363     		str	r3, [r2, #52]
 330:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 730              		.loc 1 330 5 view .LVU184
 731 0016 5020     		movs	r0, #80
 732              	.LVL40:
 330:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 733              		.loc 1 330 5 is_stmt 0 view .LVU185
 734 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 735              	.LVL41:
 736              		.loc 1 336 1 view .LVU186
 737 001c F5E7     		b	.L47
 738              	.L52:
 739 001e 00BF     		.align	2
 740              	.L51:
 741 0020 00080650 		.word	1342572544
 742 0024 00380240 		.word	1073887232
 743              		.cfi_endproc
 744              	.LFE241:
 746              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 747              		.align	1
 748              		.global	HAL_RTC_MspInit
 749              		.syntax unified
 750              		.thumb
 751              		.thumb_func
 752              		.fpu fpv4-sp-d16
 754              	HAL_RTC_MspInit:
 755              	.LVL42:
 756              	.LFB242:
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 338:Core/Src/stm32f4xx_hal_msp.c **** /**
 339:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
 340:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 341:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 342:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 343:Core/Src/stm32f4xx_hal_msp.c **** */
 344:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 345:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 22


 757              		.loc 1 345 1 is_stmt 1 view -0
 758              		.cfi_startproc
 759              		@ args = 0, pretend = 0, frame = 0
 760              		@ frame_needed = 0, uses_anonymous_args = 0
 761              		@ link register save eliminated.
 346:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 762              		.loc 1 346 3 view .LVU188
 763              		.loc 1 346 10 is_stmt 0 view .LVU189
 764 0000 0268     		ldr	r2, [r0]
 765              		.loc 1 346 5 view .LVU190
 766 0002 044B     		ldr	r3, .L56
 767 0004 9A42     		cmp	r2, r3
 768 0006 00D0     		beq	.L55
 769              	.L53:
 347:Core/Src/stm32f4xx_hal_msp.c ****   {
 348:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 349:Core/Src/stm32f4xx_hal_msp.c **** 
 350:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 351:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 352:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 353:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 355:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 356:Core/Src/stm32f4xx_hal_msp.c ****   }
 357:Core/Src/stm32f4xx_hal_msp.c **** 
 358:Core/Src/stm32f4xx_hal_msp.c **** }
 770              		.loc 1 358 1 view .LVU191
 771 0008 7047     		bx	lr
 772              	.L55:
 352:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 773              		.loc 1 352 5 is_stmt 1 view .LVU192
 774 000a 034B     		ldr	r3, .L56+4
 775 000c 0122     		movs	r2, #1
 776 000e 1A60     		str	r2, [r3]
 777              		.loc 1 358 1 is_stmt 0 view .LVU193
 778 0010 FAE7     		b	.L53
 779              	.L57:
 780 0012 00BF     		.align	2
 781              	.L56:
 782 0014 00280040 		.word	1073752064
 783 0018 3C0E4742 		.word	1111952956
 784              		.cfi_endproc
 785              	.LFE242:
 787              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 788              		.align	1
 789              		.global	HAL_RTC_MspDeInit
 790              		.syntax unified
 791              		.thumb
 792              		.thumb_func
 793              		.fpu fpv4-sp-d16
 795              	HAL_RTC_MspDeInit:
 796              	.LVL43:
 797              	.LFB243:
 359:Core/Src/stm32f4xx_hal_msp.c **** 
 360:Core/Src/stm32f4xx_hal_msp.c **** /**
 361:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 362:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 23


 363:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 364:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 365:Core/Src/stm32f4xx_hal_msp.c **** */
 366:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 367:Core/Src/stm32f4xx_hal_msp.c **** {
 798              		.loc 1 367 1 is_stmt 1 view -0
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 0
 801              		@ frame_needed = 0, uses_anonymous_args = 0
 802              		@ link register save eliminated.
 368:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 803              		.loc 1 368 3 view .LVU195
 804              		.loc 1 368 10 is_stmt 0 view .LVU196
 805 0000 0268     		ldr	r2, [r0]
 806              		.loc 1 368 5 view .LVU197
 807 0002 044B     		ldr	r3, .L61
 808 0004 9A42     		cmp	r2, r3
 809 0006 00D0     		beq	.L60
 810              	.L58:
 369:Core/Src/stm32f4xx_hal_msp.c ****   {
 370:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 371:Core/Src/stm32f4xx_hal_msp.c **** 
 372:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 373:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 374:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 375:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 376:Core/Src/stm32f4xx_hal_msp.c **** 
 377:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 378:Core/Src/stm32f4xx_hal_msp.c ****   }
 379:Core/Src/stm32f4xx_hal_msp.c **** 
 380:Core/Src/stm32f4xx_hal_msp.c **** }
 811              		.loc 1 380 1 view .LVU198
 812 0008 7047     		bx	lr
 813              	.L60:
 374:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 814              		.loc 1 374 5 is_stmt 1 view .LVU199
 815 000a 034B     		ldr	r3, .L61+4
 816 000c 0022     		movs	r2, #0
 817 000e 1A60     		str	r2, [r3]
 818              		.loc 1 380 1 is_stmt 0 view .LVU200
 819 0010 FAE7     		b	.L58
 820              	.L62:
 821 0012 00BF     		.align	2
 822              	.L61:
 823 0014 00280040 		.word	1073752064
 824 0018 3C0E4742 		.word	1111952956
 825              		.cfi_endproc
 826              	.LFE243:
 828              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 829              		.align	1
 830              		.global	HAL_TIM_Base_MspInit
 831              		.syntax unified
 832              		.thumb
 833              		.thumb_func
 834              		.fpu fpv4-sp-d16
 836              	HAL_TIM_Base_MspInit:
 837              	.LVL44:
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 24


 838              	.LFB244:
 381:Core/Src/stm32f4xx_hal_msp.c **** 
 382:Core/Src/stm32f4xx_hal_msp.c **** /**
 383:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 384:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 385:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 386:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 387:Core/Src/stm32f4xx_hal_msp.c **** */
 388:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 389:Core/Src/stm32f4xx_hal_msp.c **** {
 839              		.loc 1 389 1 is_stmt 1 view -0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 16
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 843              		.loc 1 389 1 is_stmt 0 view .LVU202
 844 0000 00B5     		push	{lr}
 845              	.LCFI16:
 846              		.cfi_def_cfa_offset 4
 847              		.cfi_offset 14, -4
 848 0002 85B0     		sub	sp, sp, #20
 849              	.LCFI17:
 850              		.cfi_def_cfa_offset 24
 390:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 851              		.loc 1 390 3 is_stmt 1 view .LVU203
 852              		.loc 1 390 15 is_stmt 0 view .LVU204
 853 0004 0368     		ldr	r3, [r0]
 854              		.loc 1 390 5 view .LVU205
 855 0006 B3F1804F 		cmp	r3, #1073741824
 856 000a 0BD0     		beq	.L69
 391:Core/Src/stm32f4xx_hal_msp.c ****   {
 392:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 393:Core/Src/stm32f4xx_hal_msp.c **** 
 394:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 395:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 396:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 397:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 398:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 399:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 400:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 401:Core/Src/stm32f4xx_hal_msp.c **** 
 402:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 403:Core/Src/stm32f4xx_hal_msp.c ****   }
 404:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 857              		.loc 1 404 8 is_stmt 1 view .LVU206
 858              		.loc 1 404 10 is_stmt 0 view .LVU207
 859 000c 274A     		ldr	r2, .L73
 860 000e 9342     		cmp	r3, r2
 861 0010 1DD0     		beq	.L70
 405:Core/Src/stm32f4xx_hal_msp.c ****   {
 406:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 408:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 409:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 410:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 411:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 412:Core/Src/stm32f4xx_hal_msp.c **** 
 413:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 25


 414:Core/Src/stm32f4xx_hal_msp.c ****   }
 415:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 862              		.loc 1 415 8 is_stmt 1 view .LVU208
 863              		.loc 1 415 10 is_stmt 0 view .LVU209
 864 0012 274A     		ldr	r2, .L73+4
 865 0014 9342     		cmp	r3, r2
 866 0016 27D0     		beq	.L71
 416:Core/Src/stm32f4xx_hal_msp.c ****   {
 417:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 418:Core/Src/stm32f4xx_hal_msp.c **** 
 419:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 420:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 421:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 422:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 423:Core/Src/stm32f4xx_hal_msp.c **** 
 424:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 425:Core/Src/stm32f4xx_hal_msp.c ****   }
 426:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 867              		.loc 1 426 8 is_stmt 1 view .LVU210
 868              		.loc 1 426 10 is_stmt 0 view .LVU211
 869 0018 264A     		ldr	r2, .L73+8
 870 001a 9342     		cmp	r3, r2
 871 001c 31D0     		beq	.L72
 872              	.LVL45:
 873              	.L63:
 427:Core/Src/stm32f4xx_hal_msp.c ****   {
 428:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 429:Core/Src/stm32f4xx_hal_msp.c **** 
 430:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 431:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 432:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 433:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 434:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 435:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 436:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 437:Core/Src/stm32f4xx_hal_msp.c **** 
 438:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 439:Core/Src/stm32f4xx_hal_msp.c ****   }
 440:Core/Src/stm32f4xx_hal_msp.c **** 
 441:Core/Src/stm32f4xx_hal_msp.c **** }
 874              		.loc 1 441 1 view .LVU212
 875 001e 05B0     		add	sp, sp, #20
 876              	.LCFI18:
 877              		.cfi_remember_state
 878              		.cfi_def_cfa_offset 4
 879              		@ sp needed
 880 0020 5DF804FB 		ldr	pc, [sp], #4
 881              	.LVL46:
 882              	.L69:
 883              	.LCFI19:
 884              		.cfi_restore_state
 396:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 885              		.loc 1 396 5 is_stmt 1 view .LVU213
 886              	.LBB11:
 396:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 887              		.loc 1 396 5 view .LVU214
 888 0024 0021     		movs	r1, #0
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 26


 889 0026 0091     		str	r1, [sp]
 396:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 890              		.loc 1 396 5 view .LVU215
 891 0028 03F50E33 		add	r3, r3, #145408
 892 002c 1A6C     		ldr	r2, [r3, #64]
 893 002e 42F00102 		orr	r2, r2, #1
 894 0032 1A64     		str	r2, [r3, #64]
 396:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 895              		.loc 1 396 5 view .LVU216
 896 0034 1B6C     		ldr	r3, [r3, #64]
 897 0036 03F00103 		and	r3, r3, #1
 898 003a 0093     		str	r3, [sp]
 396:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 899              		.loc 1 396 5 view .LVU217
 900 003c 009B     		ldr	r3, [sp]
 901              	.LBE11:
 396:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 902              		.loc 1 396 5 view .LVU218
 398:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 903              		.loc 1 398 5 view .LVU219
 904 003e 0A46     		mov	r2, r1
 905 0040 1C20     		movs	r0, #28
 906              	.LVL47:
 398:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 907              		.loc 1 398 5 is_stmt 0 view .LVU220
 908 0042 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 909              	.LVL48:
 399:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 910              		.loc 1 399 5 is_stmt 1 view .LVU221
 911 0046 1C20     		movs	r0, #28
 912 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 913              	.LVL49:
 914 004c E7E7     		b	.L63
 915              	.LVL50:
 916              	.L70:
 410:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 917              		.loc 1 410 5 view .LVU222
 918              	.LBB12:
 410:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 919              		.loc 1 410 5 view .LVU223
 920 004e 0023     		movs	r3, #0
 921 0050 0193     		str	r3, [sp, #4]
 410:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 922              		.loc 1 410 5 view .LVU224
 923 0052 194B     		ldr	r3, .L73+12
 924 0054 1A6C     		ldr	r2, [r3, #64]
 925 0056 42F00202 		orr	r2, r2, #2
 926 005a 1A64     		str	r2, [r3, #64]
 410:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 927              		.loc 1 410 5 view .LVU225
 928 005c 1B6C     		ldr	r3, [r3, #64]
 929 005e 03F00203 		and	r3, r3, #2
 930 0062 0193     		str	r3, [sp, #4]
 410:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 931              		.loc 1 410 5 view .LVU226
 932 0064 019B     		ldr	r3, [sp, #4]
 933              	.LBE12:
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 27


 410:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 934              		.loc 1 410 5 view .LVU227
 935 0066 DAE7     		b	.L63
 936              	.L71:
 421:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 937              		.loc 1 421 5 view .LVU228
 938              	.LBB13:
 421:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 939              		.loc 1 421 5 view .LVU229
 940 0068 0023     		movs	r3, #0
 941 006a 0293     		str	r3, [sp, #8]
 421:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 942              		.loc 1 421 5 view .LVU230
 943 006c 124B     		ldr	r3, .L73+12
 944 006e 1A6C     		ldr	r2, [r3, #64]
 945 0070 42F00402 		orr	r2, r2, #4
 946 0074 1A64     		str	r2, [r3, #64]
 421:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 947              		.loc 1 421 5 view .LVU231
 948 0076 1B6C     		ldr	r3, [r3, #64]
 949 0078 03F00403 		and	r3, r3, #4
 950 007c 0293     		str	r3, [sp, #8]
 421:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 951              		.loc 1 421 5 view .LVU232
 952 007e 029B     		ldr	r3, [sp, #8]
 953              	.LBE13:
 421:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 954              		.loc 1 421 5 view .LVU233
 955 0080 CDE7     		b	.L63
 956              	.L72:
 432:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 957              		.loc 1 432 5 view .LVU234
 958              	.LBB14:
 432:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 959              		.loc 1 432 5 view .LVU235
 960 0082 0021     		movs	r1, #0
 961 0084 0391     		str	r1, [sp, #12]
 432:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 962              		.loc 1 432 5 view .LVU236
 963 0086 0C4B     		ldr	r3, .L73+12
 964 0088 1A6C     		ldr	r2, [r3, #64]
 965 008a 42F00802 		orr	r2, r2, #8
 966 008e 1A64     		str	r2, [r3, #64]
 432:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 967              		.loc 1 432 5 view .LVU237
 968 0090 1B6C     		ldr	r3, [r3, #64]
 969 0092 03F00803 		and	r3, r3, #8
 970 0096 0393     		str	r3, [sp, #12]
 432:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 971              		.loc 1 432 5 view .LVU238
 972 0098 039B     		ldr	r3, [sp, #12]
 973              	.LBE14:
 432:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 974              		.loc 1 432 5 view .LVU239
 434:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 975              		.loc 1 434 5 view .LVU240
 976 009a 0A46     		mov	r2, r1
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 28


 977 009c 3220     		movs	r0, #50
 978              	.LVL51:
 434:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 979              		.loc 1 434 5 is_stmt 0 view .LVU241
 980 009e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 981              	.LVL52:
 435:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 982              		.loc 1 435 5 is_stmt 1 view .LVU242
 983 00a2 3220     		movs	r0, #50
 984 00a4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 985              	.LVL53:
 986              		.loc 1 441 1 is_stmt 0 view .LVU243
 987 00a8 B9E7     		b	.L63
 988              	.L74:
 989 00aa 00BF     		.align	2
 990              	.L73:
 991 00ac 00040040 		.word	1073742848
 992 00b0 00080040 		.word	1073743872
 993 00b4 000C0040 		.word	1073744896
 994 00b8 00380240 		.word	1073887232
 995              		.cfi_endproc
 996              	.LFE244:
 998              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 999              		.align	1
 1000              		.global	HAL_TIM_MspPostInit
 1001              		.syntax unified
 1002              		.thumb
 1003              		.thumb_func
 1004              		.fpu fpv4-sp-d16
 1006              	HAL_TIM_MspPostInit:
 1007              	.LVL54:
 1008              	.LFB245:
 442:Core/Src/stm32f4xx_hal_msp.c **** 
 443:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 444:Core/Src/stm32f4xx_hal_msp.c **** {
 1009              		.loc 1 444 1 is_stmt 1 view -0
 1010              		.cfi_startproc
 1011              		@ args = 0, pretend = 0, frame = 32
 1012              		@ frame_needed = 0, uses_anonymous_args = 0
 1013              		.loc 1 444 1 is_stmt 0 view .LVU245
 1014 0000 00B5     		push	{lr}
 1015              	.LCFI20:
 1016              		.cfi_def_cfa_offset 4
 1017              		.cfi_offset 14, -4
 1018 0002 89B0     		sub	sp, sp, #36
 1019              	.LCFI21:
 1020              		.cfi_def_cfa_offset 40
 445:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1021              		.loc 1 445 3 is_stmt 1 view .LVU246
 1022              		.loc 1 445 20 is_stmt 0 view .LVU247
 1023 0004 0023     		movs	r3, #0
 1024 0006 0393     		str	r3, [sp, #12]
 1025 0008 0493     		str	r3, [sp, #16]
 1026 000a 0593     		str	r3, [sp, #20]
 1027 000c 0693     		str	r3, [sp, #24]
 1028 000e 0793     		str	r3, [sp, #28]
 446:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM3)
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 29


 1029              		.loc 1 446 3 is_stmt 1 view .LVU248
 1030              		.loc 1 446 10 is_stmt 0 view .LVU249
 1031 0010 0368     		ldr	r3, [r0]
 1032              		.loc 1 446 5 view .LVU250
 1033 0012 1E4A     		ldr	r2, .L81
 1034 0014 9342     		cmp	r3, r2
 1035 0016 05D0     		beq	.L79
 447:Core/Src/stm32f4xx_hal_msp.c ****   {
 448:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 449:Core/Src/stm32f4xx_hal_msp.c **** 
 450:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 451:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 452:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 453:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> TIM3_CH1
 454:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> TIM3_CH2
 455:Core/Src/stm32f4xx_hal_msp.c ****     */
 456:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 457:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 458:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 459:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 460:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 461:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 462:Core/Src/stm32f4xx_hal_msp.c **** 
 463:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 464:Core/Src/stm32f4xx_hal_msp.c **** 
 465:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 466:Core/Src/stm32f4xx_hal_msp.c ****   }
 467:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim->Instance==TIM4)
 1036              		.loc 1 467 8 is_stmt 1 view .LVU251
 1037              		.loc 1 467 10 is_stmt 0 view .LVU252
 1038 0018 1D4A     		ldr	r2, .L81+4
 1039 001a 9342     		cmp	r3, r2
 1040 001c 1BD0     		beq	.L80
 1041              	.LVL55:
 1042              	.L75:
 468:Core/Src/stm32f4xx_hal_msp.c ****   {
 469:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 470:Core/Src/stm32f4xx_hal_msp.c **** 
 471:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 472:Core/Src/stm32f4xx_hal_msp.c **** 
 473:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 474:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 475:Core/Src/stm32f4xx_hal_msp.c ****     PD12     ------> TIM4_CH1
 476:Core/Src/stm32f4xx_hal_msp.c ****     PD13     ------> TIM4_CH2
 477:Core/Src/stm32f4xx_hal_msp.c ****     PD14     ------> TIM4_CH3
 478:Core/Src/stm32f4xx_hal_msp.c ****     PD15     ------> TIM4_CH4
 479:Core/Src/stm32f4xx_hal_msp.c ****     */
 480:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 481:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 482:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 483:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 484:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 485:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 486:Core/Src/stm32f4xx_hal_msp.c **** 
 487:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 488:Core/Src/stm32f4xx_hal_msp.c **** 
 489:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 1 */
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 30


 490:Core/Src/stm32f4xx_hal_msp.c ****   }
 491:Core/Src/stm32f4xx_hal_msp.c **** 
 492:Core/Src/stm32f4xx_hal_msp.c **** }
 1043              		.loc 1 492 1 view .LVU253
 1044 001e 09B0     		add	sp, sp, #36
 1045              	.LCFI22:
 1046              		.cfi_remember_state
 1047              		.cfi_def_cfa_offset 4
 1048              		@ sp needed
 1049 0020 5DF804FB 		ldr	pc, [sp], #4
 1050              	.LVL56:
 1051              	.L79:
 1052              	.LCFI23:
 1053              		.cfi_restore_state
 451:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1054              		.loc 1 451 5 is_stmt 1 view .LVU254
 1055              	.LBB15:
 451:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1056              		.loc 1 451 5 view .LVU255
 1057 0024 0023     		movs	r3, #0
 1058 0026 0193     		str	r3, [sp, #4]
 451:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1059              		.loc 1 451 5 view .LVU256
 1060 0028 1A4B     		ldr	r3, .L81+8
 1061 002a 1A6B     		ldr	r2, [r3, #48]
 1062 002c 42F00402 		orr	r2, r2, #4
 1063 0030 1A63     		str	r2, [r3, #48]
 451:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1064              		.loc 1 451 5 view .LVU257
 1065 0032 1B6B     		ldr	r3, [r3, #48]
 1066 0034 03F00403 		and	r3, r3, #4
 1067 0038 0193     		str	r3, [sp, #4]
 451:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1068              		.loc 1 451 5 view .LVU258
 1069 003a 019B     		ldr	r3, [sp, #4]
 1070              	.LBE15:
 451:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1071              		.loc 1 451 5 view .LVU259
 456:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1072              		.loc 1 456 5 view .LVU260
 456:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1073              		.loc 1 456 25 is_stmt 0 view .LVU261
 1074 003c C023     		movs	r3, #192
 1075 003e 0393     		str	r3, [sp, #12]
 457:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 1076              		.loc 1 457 5 is_stmt 1 view .LVU262
 457:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 1077              		.loc 1 457 26 is_stmt 0 view .LVU263
 1078 0040 0223     		movs	r3, #2
 1079 0042 0493     		str	r3, [sp, #16]
 458:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1080              		.loc 1 458 5 is_stmt 1 view .LVU264
 458:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1081              		.loc 1 458 26 is_stmt 0 view .LVU265
 1082 0044 0593     		str	r3, [sp, #20]
 459:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1083              		.loc 1 459 5 is_stmt 1 view .LVU266
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 31


 459:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1084              		.loc 1 459 27 is_stmt 0 view .LVU267
 1085 0046 0322     		movs	r2, #3
 1086 0048 0692     		str	r2, [sp, #24]
 460:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1087              		.loc 1 460 5 is_stmt 1 view .LVU268
 460:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1088              		.loc 1 460 31 is_stmt 0 view .LVU269
 1089 004a 0793     		str	r3, [sp, #28]
 461:Core/Src/stm32f4xx_hal_msp.c **** 
 1090              		.loc 1 461 5 is_stmt 1 view .LVU270
 1091 004c 03A9     		add	r1, sp, #12
 1092 004e 1248     		ldr	r0, .L81+12
 1093              	.LVL57:
 461:Core/Src/stm32f4xx_hal_msp.c **** 
 1094              		.loc 1 461 5 is_stmt 0 view .LVU271
 1095 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 1096              	.LVL58:
 1097 0054 E3E7     		b	.L75
 1098              	.LVL59:
 1099              	.L80:
 473:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1100              		.loc 1 473 5 is_stmt 1 view .LVU272
 1101              	.LBB16:
 473:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1102              		.loc 1 473 5 view .LVU273
 1103 0056 0023     		movs	r3, #0
 1104 0058 0293     		str	r3, [sp, #8]
 473:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1105              		.loc 1 473 5 view .LVU274
 1106 005a 0E4B     		ldr	r3, .L81+8
 1107 005c 1A6B     		ldr	r2, [r3, #48]
 1108 005e 42F00802 		orr	r2, r2, #8
 1109 0062 1A63     		str	r2, [r3, #48]
 473:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1110              		.loc 1 473 5 view .LVU275
 1111 0064 1B6B     		ldr	r3, [r3, #48]
 1112 0066 03F00803 		and	r3, r3, #8
 1113 006a 0293     		str	r3, [sp, #8]
 473:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1114              		.loc 1 473 5 view .LVU276
 1115 006c 029B     		ldr	r3, [sp, #8]
 1116              	.LBE16:
 473:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1117              		.loc 1 473 5 view .LVU277
 480:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1118              		.loc 1 480 5 view .LVU278
 480:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1119              		.loc 1 480 25 is_stmt 0 view .LVU279
 1120 006e 4FF47043 		mov	r3, #61440
 1121 0072 0393     		str	r3, [sp, #12]
 481:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 1122              		.loc 1 481 5 is_stmt 1 view .LVU280
 481:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 1123              		.loc 1 481 26 is_stmt 0 view .LVU281
 1124 0074 0223     		movs	r3, #2
 1125 0076 0493     		str	r3, [sp, #16]
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 32


 482:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1126              		.loc 1 482 5 is_stmt 1 view .LVU282
 482:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1127              		.loc 1 482 26 is_stmt 0 view .LVU283
 1128 0078 0593     		str	r3, [sp, #20]
 483:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 1129              		.loc 1 483 5 is_stmt 1 view .LVU284
 483:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 1130              		.loc 1 483 27 is_stmt 0 view .LVU285
 1131 007a 0322     		movs	r2, #3
 1132 007c 0692     		str	r2, [sp, #24]
 484:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1133              		.loc 1 484 5 is_stmt 1 view .LVU286
 484:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1134              		.loc 1 484 31 is_stmt 0 view .LVU287
 1135 007e 0793     		str	r3, [sp, #28]
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 1136              		.loc 1 485 5 is_stmt 1 view .LVU288
 1137 0080 03A9     		add	r1, sp, #12
 1138 0082 0648     		ldr	r0, .L81+16
 1139              	.LVL60:
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 1140              		.loc 1 485 5 is_stmt 0 view .LVU289
 1141 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 1142              	.LVL61:
 1143              		.loc 1 492 1 view .LVU290
 1144 0088 C9E7     		b	.L75
 1145              	.L82:
 1146 008a 00BF     		.align	2
 1147              	.L81:
 1148 008c 00040040 		.word	1073742848
 1149 0090 00080040 		.word	1073743872
 1150 0094 00380240 		.word	1073887232
 1151 0098 00080240 		.word	1073874944
 1152 009c 000C0240 		.word	1073875968
 1153              		.cfi_endproc
 1154              	.LFE245:
 1156              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1157              		.align	1
 1158              		.global	HAL_TIM_Base_MspDeInit
 1159              		.syntax unified
 1160              		.thumb
 1161              		.thumb_func
 1162              		.fpu fpv4-sp-d16
 1164              	HAL_TIM_Base_MspDeInit:
 1165              	.LVL62:
 1166              	.LFB246:
 493:Core/Src/stm32f4xx_hal_msp.c **** /**
 494:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 495:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 496:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 497:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 498:Core/Src/stm32f4xx_hal_msp.c **** */
 499:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 500:Core/Src/stm32f4xx_hal_msp.c **** {
 1167              		.loc 1 500 1 is_stmt 1 view -0
 1168              		.cfi_startproc
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 33


 1169              		@ args = 0, pretend = 0, frame = 0
 1170              		@ frame_needed = 0, uses_anonymous_args = 0
 1171              		.loc 1 500 1 is_stmt 0 view .LVU292
 1172 0000 08B5     		push	{r3, lr}
 1173              	.LCFI24:
 1174              		.cfi_def_cfa_offset 8
 1175              		.cfi_offset 3, -8
 1176              		.cfi_offset 14, -4
 501:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 1177              		.loc 1 501 3 is_stmt 1 view .LVU293
 1178              		.loc 1 501 15 is_stmt 0 view .LVU294
 1179 0002 0368     		ldr	r3, [r0]
 1180              		.loc 1 501 5 view .LVU295
 1181 0004 B3F1804F 		cmp	r3, #1073741824
 1182 0008 09D0     		beq	.L89
 502:Core/Src/stm32f4xx_hal_msp.c ****   {
 503:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 504:Core/Src/stm32f4xx_hal_msp.c **** 
 505:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 506:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 507:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 508:Core/Src/stm32f4xx_hal_msp.c **** 
 509:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 510:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 511:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 512:Core/Src/stm32f4xx_hal_msp.c **** 
 513:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 514:Core/Src/stm32f4xx_hal_msp.c ****   }
 515:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 1183              		.loc 1 515 8 is_stmt 1 view .LVU296
 1184              		.loc 1 515 10 is_stmt 0 view .LVU297
 1185 000a 154A     		ldr	r2, .L93
 1186 000c 9342     		cmp	r3, r2
 1187 000e 0FD0     		beq	.L90
 516:Core/Src/stm32f4xx_hal_msp.c ****   {
 517:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 518:Core/Src/stm32f4xx_hal_msp.c **** 
 519:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 520:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 521:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 522:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 523:Core/Src/stm32f4xx_hal_msp.c **** 
 524:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 525:Core/Src/stm32f4xx_hal_msp.c ****   }
 526:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 1188              		.loc 1 526 8 is_stmt 1 view .LVU298
 1189              		.loc 1 526 10 is_stmt 0 view .LVU299
 1190 0010 144A     		ldr	r2, .L93+4
 1191 0012 9342     		cmp	r3, r2
 1192 0014 13D0     		beq	.L91
 527:Core/Src/stm32f4xx_hal_msp.c ****   {
 528:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 529:Core/Src/stm32f4xx_hal_msp.c **** 
 530:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 531:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 532:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 533:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 34


 534:Core/Src/stm32f4xx_hal_msp.c **** 
 535:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 536:Core/Src/stm32f4xx_hal_msp.c ****   }
 537:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 1193              		.loc 1 537 8 is_stmt 1 view .LVU300
 1194              		.loc 1 537 10 is_stmt 0 view .LVU301
 1195 0016 144A     		ldr	r2, .L93+8
 1196 0018 9342     		cmp	r3, r2
 1197 001a 17D0     		beq	.L92
 1198              	.LVL63:
 1199              	.L83:
 538:Core/Src/stm32f4xx_hal_msp.c ****   {
 539:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 540:Core/Src/stm32f4xx_hal_msp.c **** 
 541:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 542:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 543:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 544:Core/Src/stm32f4xx_hal_msp.c **** 
 545:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt DeInit */
 546:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 547:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 548:Core/Src/stm32f4xx_hal_msp.c **** 
 549:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 550:Core/Src/stm32f4xx_hal_msp.c ****   }
 551:Core/Src/stm32f4xx_hal_msp.c **** 
 552:Core/Src/stm32f4xx_hal_msp.c **** }
 1200              		.loc 1 552 1 view .LVU302
 1201 001c 08BD     		pop	{r3, pc}
 1202              	.LVL64:
 1203              	.L89:
 507:Core/Src/stm32f4xx_hal_msp.c **** 
 1204              		.loc 1 507 5 is_stmt 1 view .LVU303
 1205 001e 134A     		ldr	r2, .L93+12
 1206 0020 136C     		ldr	r3, [r2, #64]
 1207 0022 23F00103 		bic	r3, r3, #1
 1208 0026 1364     		str	r3, [r2, #64]
 510:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1209              		.loc 1 510 5 view .LVU304
 1210 0028 1C20     		movs	r0, #28
 1211              	.LVL65:
 510:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1212              		.loc 1 510 5 is_stmt 0 view .LVU305
 1213 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1214              	.LVL66:
 1215 002e F5E7     		b	.L83
 1216              	.LVL67:
 1217              	.L90:
 521:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1218              		.loc 1 521 5 is_stmt 1 view .LVU306
 1219 0030 02F50D32 		add	r2, r2, #144384
 1220 0034 136C     		ldr	r3, [r2, #64]
 1221 0036 23F00203 		bic	r3, r3, #2
 1222 003a 1364     		str	r3, [r2, #64]
 1223 003c EEE7     		b	.L83
 1224              	.L91:
 532:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1225              		.loc 1 532 5 view .LVU307
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 35


 1226 003e 02F50C32 		add	r2, r2, #143360
 1227 0042 136C     		ldr	r3, [r2, #64]
 1228 0044 23F00403 		bic	r3, r3, #4
 1229 0048 1364     		str	r3, [r2, #64]
 1230 004a E7E7     		b	.L83
 1231              	.L92:
 543:Core/Src/stm32f4xx_hal_msp.c **** 
 1232              		.loc 1 543 5 view .LVU308
 1233 004c 02F50B32 		add	r2, r2, #142336
 1234 0050 136C     		ldr	r3, [r2, #64]
 1235 0052 23F00803 		bic	r3, r3, #8
 1236 0056 1364     		str	r3, [r2, #64]
 546:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1237              		.loc 1 546 5 view .LVU309
 1238 0058 3220     		movs	r0, #50
 1239              	.LVL68:
 546:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1240              		.loc 1 546 5 is_stmt 0 view .LVU310
 1241 005a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1242              	.LVL69:
 1243              		.loc 1 552 1 view .LVU311
 1244 005e DDE7     		b	.L83
 1245              	.L94:
 1246              		.align	2
 1247              	.L93:
 1248 0060 00040040 		.word	1073742848
 1249 0064 00080040 		.word	1073743872
 1250 0068 000C0040 		.word	1073744896
 1251 006c 00380240 		.word	1073887232
 1252              		.cfi_endproc
 1253              	.LFE246:
 1255              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1256              		.align	1
 1257              		.global	HAL_UART_MspInit
 1258              		.syntax unified
 1259              		.thumb
 1260              		.thumb_func
 1261              		.fpu fpv4-sp-d16
 1263              	HAL_UART_MspInit:
 1264              	.LVL70:
 1265              	.LFB247:
 553:Core/Src/stm32f4xx_hal_msp.c **** 
 554:Core/Src/stm32f4xx_hal_msp.c **** /**
 555:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 556:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 557:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 558:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 559:Core/Src/stm32f4xx_hal_msp.c **** */
 560:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 561:Core/Src/stm32f4xx_hal_msp.c **** {
 1266              		.loc 1 561 1 is_stmt 1 view -0
 1267              		.cfi_startproc
 1268              		@ args = 0, pretend = 0, frame = 40
 1269              		@ frame_needed = 0, uses_anonymous_args = 0
 1270              		.loc 1 561 1 is_stmt 0 view .LVU313
 1271 0000 30B5     		push	{r4, r5, lr}
 1272              	.LCFI25:
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 36


 1273              		.cfi_def_cfa_offset 12
 1274              		.cfi_offset 4, -12
 1275              		.cfi_offset 5, -8
 1276              		.cfi_offset 14, -4
 1277 0002 8BB0     		sub	sp, sp, #44
 1278              	.LCFI26:
 1279              		.cfi_def_cfa_offset 56
 1280 0004 0446     		mov	r4, r0
 562:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1281              		.loc 1 562 3 is_stmt 1 view .LVU314
 1282              		.loc 1 562 20 is_stmt 0 view .LVU315
 1283 0006 0023     		movs	r3, #0
 1284 0008 0593     		str	r3, [sp, #20]
 1285 000a 0693     		str	r3, [sp, #24]
 1286 000c 0793     		str	r3, [sp, #28]
 1287 000e 0893     		str	r3, [sp, #32]
 1288 0010 0993     		str	r3, [sp, #36]
 563:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1289              		.loc 1 563 3 is_stmt 1 view .LVU316
 1290              		.loc 1 563 11 is_stmt 0 view .LVU317
 1291 0012 0368     		ldr	r3, [r0]
 1292              		.loc 1 563 5 view .LVU318
 1293 0014 494A     		ldr	r2, .L105
 1294 0016 9342     		cmp	r3, r2
 1295 0018 04D0     		beq	.L101
 564:Core/Src/stm32f4xx_hal_msp.c ****   {
 565:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 566:Core/Src/stm32f4xx_hal_msp.c **** 
 567:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 568:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 569:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 570:Core/Src/stm32f4xx_hal_msp.c **** 
 571:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 572:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 573:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 574:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 575:Core/Src/stm32f4xx_hal_msp.c ****     */
 576:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 577:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 578:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 579:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 580:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 581:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 582:Core/Src/stm32f4xx_hal_msp.c **** 
 583:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 DMA Init */
 584:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1_RX Init */
 585:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA2_Stream2;
 586:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 587:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 588:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 589:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 590:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 591:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 592:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 593:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 594:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 595:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 37


 596:Core/Src/stm32f4xx_hal_msp.c ****     {
 597:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 598:Core/Src/stm32f4xx_hal_msp.c ****     }
 599:Core/Src/stm32f4xx_hal_msp.c **** 
 600:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 601:Core/Src/stm32f4xx_hal_msp.c **** 
 602:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt Init */
 603:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 604:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 605:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 606:Core/Src/stm32f4xx_hal_msp.c **** 
 607:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 608:Core/Src/stm32f4xx_hal_msp.c ****   }
 609:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 1296              		.loc 1 609 8 is_stmt 1 view .LVU319
 1297              		.loc 1 609 10 is_stmt 0 view .LVU320
 1298 001a 494A     		ldr	r2, .L105+4
 1299 001c 9342     		cmp	r3, r2
 1300 001e 47D0     		beq	.L102
 1301              	.LVL71:
 1302              	.L95:
 610:Core/Src/stm32f4xx_hal_msp.c ****   {
 611:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 612:Core/Src/stm32f4xx_hal_msp.c **** 
 613:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 614:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 615:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 616:Core/Src/stm32f4xx_hal_msp.c **** 
 617:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 618:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 619:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 620:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 621:Core/Src/stm32f4xx_hal_msp.c ****     */
 622:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 623:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 624:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 625:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 626:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 627:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 628:Core/Src/stm32f4xx_hal_msp.c **** 
 629:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA Init */
 630:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2_RX Init */
 631:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Instance = DMA1_Stream5;
 632:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 633:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 634:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 635:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 636:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 637:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 638:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 639:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 640:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 641:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 642:Core/Src/stm32f4xx_hal_msp.c ****     {
 643:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 644:Core/Src/stm32f4xx_hal_msp.c ****     }
 645:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 38


 646:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 647:Core/Src/stm32f4xx_hal_msp.c **** 
 648:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 649:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 650:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 651:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 652:Core/Src/stm32f4xx_hal_msp.c **** 
 653:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 654:Core/Src/stm32f4xx_hal_msp.c ****   }
 655:Core/Src/stm32f4xx_hal_msp.c **** 
 656:Core/Src/stm32f4xx_hal_msp.c **** }
 1303              		.loc 1 656 1 view .LVU321
 1304 0020 0BB0     		add	sp, sp, #44
 1305              	.LCFI27:
 1306              		.cfi_remember_state
 1307              		.cfi_def_cfa_offset 12
 1308              		@ sp needed
 1309 0022 30BD     		pop	{r4, r5, pc}
 1310              	.LVL72:
 1311              	.L101:
 1312              	.LCFI28:
 1313              		.cfi_restore_state
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 1314              		.loc 1 569 5 is_stmt 1 view .LVU322
 1315              	.LBB17:
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 1316              		.loc 1 569 5 view .LVU323
 1317 0024 0025     		movs	r5, #0
 1318 0026 0195     		str	r5, [sp, #4]
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 1319              		.loc 1 569 5 view .LVU324
 1320 0028 464B     		ldr	r3, .L105+8
 1321 002a 5A6C     		ldr	r2, [r3, #68]
 1322 002c 42F01002 		orr	r2, r2, #16
 1323 0030 5A64     		str	r2, [r3, #68]
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 1324              		.loc 1 569 5 view .LVU325
 1325 0032 5A6C     		ldr	r2, [r3, #68]
 1326 0034 02F01002 		and	r2, r2, #16
 1327 0038 0192     		str	r2, [sp, #4]
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 1328              		.loc 1 569 5 view .LVU326
 1329 003a 019A     		ldr	r2, [sp, #4]
 1330              	.LBE17:
 569:Core/Src/stm32f4xx_hal_msp.c **** 
 1331              		.loc 1 569 5 view .LVU327
 571:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1332              		.loc 1 571 5 view .LVU328
 1333              	.LBB18:
 571:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1334              		.loc 1 571 5 view .LVU329
 1335 003c 0295     		str	r5, [sp, #8]
 571:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1336              		.loc 1 571 5 view .LVU330
 1337 003e 1A6B     		ldr	r2, [r3, #48]
 1338 0040 42F00102 		orr	r2, r2, #1
 1339 0044 1A63     		str	r2, [r3, #48]
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 39


 571:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1340              		.loc 1 571 5 view .LVU331
 1341 0046 1B6B     		ldr	r3, [r3, #48]
 1342 0048 03F00103 		and	r3, r3, #1
 1343 004c 0293     		str	r3, [sp, #8]
 571:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1344              		.loc 1 571 5 view .LVU332
 1345 004e 029B     		ldr	r3, [sp, #8]
 1346              	.LBE18:
 571:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1347              		.loc 1 571 5 view .LVU333
 576:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1348              		.loc 1 576 5 view .LVU334
 576:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1349              		.loc 1 576 25 is_stmt 0 view .LVU335
 1350 0050 4FF4C063 		mov	r3, #1536
 1351 0054 0593     		str	r3, [sp, #20]
 577:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1352              		.loc 1 577 5 is_stmt 1 view .LVU336
 577:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1353              		.loc 1 577 26 is_stmt 0 view .LVU337
 1354 0056 0223     		movs	r3, #2
 1355 0058 0693     		str	r3, [sp, #24]
 578:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1356              		.loc 1 578 5 is_stmt 1 view .LVU338
 578:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1357              		.loc 1 578 26 is_stmt 0 view .LVU339
 1358 005a 0795     		str	r5, [sp, #28]
 579:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1359              		.loc 1 579 5 is_stmt 1 view .LVU340
 579:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1360              		.loc 1 579 27 is_stmt 0 view .LVU341
 1361 005c 0323     		movs	r3, #3
 1362 005e 0893     		str	r3, [sp, #32]
 580:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1363              		.loc 1 580 5 is_stmt 1 view .LVU342
 580:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1364              		.loc 1 580 31 is_stmt 0 view .LVU343
 1365 0060 0723     		movs	r3, #7
 1366 0062 0993     		str	r3, [sp, #36]
 581:Core/Src/stm32f4xx_hal_msp.c **** 
 1367              		.loc 1 581 5 is_stmt 1 view .LVU344
 1368 0064 05A9     		add	r1, sp, #20
 1369 0066 3848     		ldr	r0, .L105+12
 1370              	.LVL73:
 581:Core/Src/stm32f4xx_hal_msp.c **** 
 1371              		.loc 1 581 5 is_stmt 0 view .LVU345
 1372 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 1373              	.LVL74:
 585:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 1374              		.loc 1 585 5 is_stmt 1 view .LVU346
 585:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 1375              		.loc 1 585 29 is_stmt 0 view .LVU347
 1376 006c 3748     		ldr	r0, .L105+16
 1377 006e 384B     		ldr	r3, .L105+20
 1378 0070 0360     		str	r3, [r0]
 586:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 40


 1379              		.loc 1 586 5 is_stmt 1 view .LVU348
 586:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1380              		.loc 1 586 33 is_stmt 0 view .LVU349
 1381 0072 4FF00063 		mov	r3, #134217728
 1382 0076 4360     		str	r3, [r0, #4]
 587:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1383              		.loc 1 587 5 is_stmt 1 view .LVU350
 587:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1384              		.loc 1 587 35 is_stmt 0 view .LVU351
 1385 0078 8560     		str	r5, [r0, #8]
 588:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 1386              		.loc 1 588 5 is_stmt 1 view .LVU352
 588:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 1387              		.loc 1 588 35 is_stmt 0 view .LVU353
 1388 007a C560     		str	r5, [r0, #12]
 589:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1389              		.loc 1 589 5 is_stmt 1 view .LVU354
 589:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1390              		.loc 1 589 32 is_stmt 0 view .LVU355
 1391 007c 4FF48063 		mov	r3, #1024
 1392 0080 0361     		str	r3, [r0, #16]
 590:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1393              		.loc 1 590 5 is_stmt 1 view .LVU356
 590:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1394              		.loc 1 590 45 is_stmt 0 view .LVU357
 1395 0082 4561     		str	r5, [r0, #20]
 591:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 1396              		.loc 1 591 5 is_stmt 1 view .LVU358
 591:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 1397              		.loc 1 591 42 is_stmt 0 view .LVU359
 1398 0084 8561     		str	r5, [r0, #24]
 592:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 1399              		.loc 1 592 5 is_stmt 1 view .LVU360
 592:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 1400              		.loc 1 592 30 is_stmt 0 view .LVU361
 1401 0086 C561     		str	r5, [r0, #28]
 593:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1402              		.loc 1 593 5 is_stmt 1 view .LVU362
 593:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1403              		.loc 1 593 34 is_stmt 0 view .LVU363
 1404 0088 0562     		str	r5, [r0, #32]
 594:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 1405              		.loc 1 594 5 is_stmt 1 view .LVU364
 594:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 1406              		.loc 1 594 34 is_stmt 0 view .LVU365
 1407 008a 4562     		str	r5, [r0, #36]
 595:Core/Src/stm32f4xx_hal_msp.c ****     {
 1408              		.loc 1 595 5 is_stmt 1 view .LVU366
 595:Core/Src/stm32f4xx_hal_msp.c ****     {
 1409              		.loc 1 595 9 is_stmt 0 view .LVU367
 1410 008c FFF7FEFF 		bl	HAL_DMA_Init
 1411              	.LVL75:
 595:Core/Src/stm32f4xx_hal_msp.c ****     {
 1412              		.loc 1 595 8 view .LVU368
 1413 0090 58B9     		cbnz	r0, .L103
 1414              	.L97:
 600:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 41


 1415              		.loc 1 600 5 is_stmt 1 view .LVU369
 600:Core/Src/stm32f4xx_hal_msp.c **** 
 1416              		.loc 1 600 5 view .LVU370
 1417 0092 2E4B     		ldr	r3, .L105+16
 1418 0094 A363     		str	r3, [r4, #56]
 600:Core/Src/stm32f4xx_hal_msp.c **** 
 1419              		.loc 1 600 5 view .LVU371
 1420 0096 9C63     		str	r4, [r3, #56]
 600:Core/Src/stm32f4xx_hal_msp.c **** 
 1421              		.loc 1 600 5 view .LVU372
 603:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 1422              		.loc 1 603 5 view .LVU373
 1423 0098 0022     		movs	r2, #0
 1424 009a 1146     		mov	r1, r2
 1425 009c 2520     		movs	r0, #37
 1426 009e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1427              	.LVL76:
 604:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 1428              		.loc 1 604 5 view .LVU374
 1429 00a2 2520     		movs	r0, #37
 1430 00a4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1431              	.LVL77:
 1432 00a8 BAE7     		b	.L95
 1433              	.L103:
 597:Core/Src/stm32f4xx_hal_msp.c ****     }
 1434              		.loc 1 597 7 view .LVU375
 1435 00aa FFF7FEFF 		bl	Error_Handler
 1436              	.LVL78:
 1437 00ae F0E7     		b	.L97
 1438              	.LVL79:
 1439              	.L102:
 615:Core/Src/stm32f4xx_hal_msp.c **** 
 1440              		.loc 1 615 5 view .LVU376
 1441              	.LBB19:
 615:Core/Src/stm32f4xx_hal_msp.c **** 
 1442              		.loc 1 615 5 view .LVU377
 1443 00b0 0025     		movs	r5, #0
 1444 00b2 0395     		str	r5, [sp, #12]
 615:Core/Src/stm32f4xx_hal_msp.c **** 
 1445              		.loc 1 615 5 view .LVU378
 1446 00b4 234B     		ldr	r3, .L105+8
 1447 00b6 1A6C     		ldr	r2, [r3, #64]
 1448 00b8 42F40032 		orr	r2, r2, #131072
 1449 00bc 1A64     		str	r2, [r3, #64]
 615:Core/Src/stm32f4xx_hal_msp.c **** 
 1450              		.loc 1 615 5 view .LVU379
 1451 00be 1A6C     		ldr	r2, [r3, #64]
 1452 00c0 02F40032 		and	r2, r2, #131072
 1453 00c4 0392     		str	r2, [sp, #12]
 615:Core/Src/stm32f4xx_hal_msp.c **** 
 1454              		.loc 1 615 5 view .LVU380
 1455 00c6 039A     		ldr	r2, [sp, #12]
 1456              	.LBE19:
 615:Core/Src/stm32f4xx_hal_msp.c **** 
 1457              		.loc 1 615 5 view .LVU381
 617:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1458              		.loc 1 617 5 view .LVU382
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 42


 1459              	.LBB20:
 617:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1460              		.loc 1 617 5 view .LVU383
 1461 00c8 0495     		str	r5, [sp, #16]
 617:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1462              		.loc 1 617 5 view .LVU384
 1463 00ca 1A6B     		ldr	r2, [r3, #48]
 1464 00cc 42F00102 		orr	r2, r2, #1
 1465 00d0 1A63     		str	r2, [r3, #48]
 617:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1466              		.loc 1 617 5 view .LVU385
 1467 00d2 1B6B     		ldr	r3, [r3, #48]
 1468 00d4 03F00103 		and	r3, r3, #1
 1469 00d8 0493     		str	r3, [sp, #16]
 617:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1470              		.loc 1 617 5 view .LVU386
 1471 00da 049B     		ldr	r3, [sp, #16]
 1472              	.LBE20:
 617:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 1473              		.loc 1 617 5 view .LVU387
 622:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1474              		.loc 1 622 5 view .LVU388
 622:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1475              		.loc 1 622 25 is_stmt 0 view .LVU389
 1476 00dc 0C23     		movs	r3, #12
 1477 00de 0593     		str	r3, [sp, #20]
 623:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1478              		.loc 1 623 5 is_stmt 1 view .LVU390
 623:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1479              		.loc 1 623 26 is_stmt 0 view .LVU391
 1480 00e0 0223     		movs	r3, #2
 1481 00e2 0693     		str	r3, [sp, #24]
 624:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1482              		.loc 1 624 5 is_stmt 1 view .LVU392
 624:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1483              		.loc 1 624 26 is_stmt 0 view .LVU393
 1484 00e4 0795     		str	r5, [sp, #28]
 625:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1485              		.loc 1 625 5 is_stmt 1 view .LVU394
 625:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 1486              		.loc 1 625 27 is_stmt 0 view .LVU395
 1487 00e6 0323     		movs	r3, #3
 1488 00e8 0893     		str	r3, [sp, #32]
 626:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1489              		.loc 1 626 5 is_stmt 1 view .LVU396
 626:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1490              		.loc 1 626 31 is_stmt 0 view .LVU397
 1491 00ea 0723     		movs	r3, #7
 1492 00ec 0993     		str	r3, [sp, #36]
 627:Core/Src/stm32f4xx_hal_msp.c **** 
 1493              		.loc 1 627 5 is_stmt 1 view .LVU398
 1494 00ee 05A9     		add	r1, sp, #20
 1495 00f0 1548     		ldr	r0, .L105+12
 1496              	.LVL80:
 627:Core/Src/stm32f4xx_hal_msp.c **** 
 1497              		.loc 1 627 5 is_stmt 0 view .LVU399
 1498 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 43


 1499              	.LVL81:
 631:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 1500              		.loc 1 631 5 is_stmt 1 view .LVU400
 631:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 1501              		.loc 1 631 29 is_stmt 0 view .LVU401
 1502 00f6 1748     		ldr	r0, .L105+24
 1503 00f8 174B     		ldr	r3, .L105+28
 1504 00fa 0360     		str	r3, [r0]
 632:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1505              		.loc 1 632 5 is_stmt 1 view .LVU402
 632:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1506              		.loc 1 632 33 is_stmt 0 view .LVU403
 1507 00fc 4FF00063 		mov	r3, #134217728
 1508 0100 4360     		str	r3, [r0, #4]
 633:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1509              		.loc 1 633 5 is_stmt 1 view .LVU404
 633:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1510              		.loc 1 633 35 is_stmt 0 view .LVU405
 1511 0102 8560     		str	r5, [r0, #8]
 634:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 1512              		.loc 1 634 5 is_stmt 1 view .LVU406
 634:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 1513              		.loc 1 634 35 is_stmt 0 view .LVU407
 1514 0104 C560     		str	r5, [r0, #12]
 635:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1515              		.loc 1 635 5 is_stmt 1 view .LVU408
 635:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1516              		.loc 1 635 32 is_stmt 0 view .LVU409
 1517 0106 4FF48063 		mov	r3, #1024
 1518 010a 0361     		str	r3, [r0, #16]
 636:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1519              		.loc 1 636 5 is_stmt 1 view .LVU410
 636:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1520              		.loc 1 636 45 is_stmt 0 view .LVU411
 1521 010c 4561     		str	r5, [r0, #20]
 637:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 1522              		.loc 1 637 5 is_stmt 1 view .LVU412
 637:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 1523              		.loc 1 637 42 is_stmt 0 view .LVU413
 1524 010e 8561     		str	r5, [r0, #24]
 638:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 1525              		.loc 1 638 5 is_stmt 1 view .LVU414
 638:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 1526              		.loc 1 638 30 is_stmt 0 view .LVU415
 1527 0110 C561     		str	r5, [r0, #28]
 639:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1528              		.loc 1 639 5 is_stmt 1 view .LVU416
 639:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1529              		.loc 1 639 34 is_stmt 0 view .LVU417
 1530 0112 0562     		str	r5, [r0, #32]
 640:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 1531              		.loc 1 640 5 is_stmt 1 view .LVU418
 640:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 1532              		.loc 1 640 34 is_stmt 0 view .LVU419
 1533 0114 4562     		str	r5, [r0, #36]
 641:Core/Src/stm32f4xx_hal_msp.c ****     {
 1534              		.loc 1 641 5 is_stmt 1 view .LVU420
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 44


 641:Core/Src/stm32f4xx_hal_msp.c ****     {
 1535              		.loc 1 641 9 is_stmt 0 view .LVU421
 1536 0116 FFF7FEFF 		bl	HAL_DMA_Init
 1537              	.LVL82:
 641:Core/Src/stm32f4xx_hal_msp.c ****     {
 1538              		.loc 1 641 8 view .LVU422
 1539 011a 58B9     		cbnz	r0, .L104
 1540              	.L99:
 646:Core/Src/stm32f4xx_hal_msp.c **** 
 1541              		.loc 1 646 5 is_stmt 1 view .LVU423
 646:Core/Src/stm32f4xx_hal_msp.c **** 
 1542              		.loc 1 646 5 view .LVU424
 1543 011c 0D4B     		ldr	r3, .L105+24
 1544 011e A363     		str	r3, [r4, #56]
 646:Core/Src/stm32f4xx_hal_msp.c **** 
 1545              		.loc 1 646 5 view .LVU425
 1546 0120 9C63     		str	r4, [r3, #56]
 646:Core/Src/stm32f4xx_hal_msp.c **** 
 1547              		.loc 1 646 5 view .LVU426
 649:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 1548              		.loc 1 649 5 view .LVU427
 1549 0122 0022     		movs	r2, #0
 1550 0124 1146     		mov	r1, r2
 1551 0126 2620     		movs	r0, #38
 1552 0128 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1553              	.LVL83:
 650:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 1554              		.loc 1 650 5 view .LVU428
 1555 012c 2620     		movs	r0, #38
 1556 012e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1557              	.LVL84:
 1558              		.loc 1 656 1 is_stmt 0 view .LVU429
 1559 0132 75E7     		b	.L95
 1560              	.L104:
 643:Core/Src/stm32f4xx_hal_msp.c ****     }
 1561              		.loc 1 643 7 is_stmt 1 view .LVU430
 1562 0134 FFF7FEFF 		bl	Error_Handler
 1563              	.LVL85:
 1564 0138 F0E7     		b	.L99
 1565              	.L106:
 1566 013a 00BF     		.align	2
 1567              	.L105:
 1568 013c 00100140 		.word	1073811456
 1569 0140 00440040 		.word	1073759232
 1570 0144 00380240 		.word	1073887232
 1571 0148 00000240 		.word	1073872896
 1572 014c 00000000 		.word	hdma_usart1_rx
 1573 0150 40640240 		.word	1073898560
 1574 0154 00000000 		.word	hdma_usart2_rx
 1575 0158 88600240 		.word	1073897608
 1576              		.cfi_endproc
 1577              	.LFE247:
 1579              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1580              		.align	1
 1581              		.global	HAL_UART_MspDeInit
 1582              		.syntax unified
 1583              		.thumb
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 45


 1584              		.thumb_func
 1585              		.fpu fpv4-sp-d16
 1587              	HAL_UART_MspDeInit:
 1588              	.LVL86:
 1589              	.LFB248:
 657:Core/Src/stm32f4xx_hal_msp.c **** 
 658:Core/Src/stm32f4xx_hal_msp.c **** /**
 659:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 660:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 661:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 662:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 663:Core/Src/stm32f4xx_hal_msp.c **** */
 664:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 665:Core/Src/stm32f4xx_hal_msp.c **** {
 1590              		.loc 1 665 1 view -0
 1591              		.cfi_startproc
 1592              		@ args = 0, pretend = 0, frame = 0
 1593              		@ frame_needed = 0, uses_anonymous_args = 0
 1594              		.loc 1 665 1 is_stmt 0 view .LVU432
 1595 0000 10B5     		push	{r4, lr}
 1596              	.LCFI29:
 1597              		.cfi_def_cfa_offset 8
 1598              		.cfi_offset 4, -8
 1599              		.cfi_offset 14, -4
 1600 0002 0446     		mov	r4, r0
 666:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1601              		.loc 1 666 3 is_stmt 1 view .LVU433
 1602              		.loc 1 666 11 is_stmt 0 view .LVU434
 1603 0004 0368     		ldr	r3, [r0]
 1604              		.loc 1 666 5 view .LVU435
 1605 0006 154A     		ldr	r2, .L113
 1606 0008 9342     		cmp	r3, r2
 1607 000a 03D0     		beq	.L111
 667:Core/Src/stm32f4xx_hal_msp.c ****   {
 668:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 669:Core/Src/stm32f4xx_hal_msp.c **** 
 670:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 671:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 672:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 673:Core/Src/stm32f4xx_hal_msp.c **** 
 674:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 675:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 676:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 677:Core/Src/stm32f4xx_hal_msp.c ****     */
 678:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 679:Core/Src/stm32f4xx_hal_msp.c **** 
 680:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 DMA DeInit */
 681:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 682:Core/Src/stm32f4xx_hal_msp.c **** 
 683:Core/Src/stm32f4xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 684:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 685:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 686:Core/Src/stm32f4xx_hal_msp.c **** 
 687:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 688:Core/Src/stm32f4xx_hal_msp.c ****   }
 689:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 1608              		.loc 1 689 8 is_stmt 1 view .LVU436
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 46


 1609              		.loc 1 689 10 is_stmt 0 view .LVU437
 1610 000c 144A     		ldr	r2, .L113+4
 1611 000e 9342     		cmp	r3, r2
 1612 0010 12D0     		beq	.L112
 1613              	.LVL87:
 1614              	.L107:
 690:Core/Src/stm32f4xx_hal_msp.c ****   {
 691:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 692:Core/Src/stm32f4xx_hal_msp.c **** 
 693:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 694:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 695:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 696:Core/Src/stm32f4xx_hal_msp.c **** 
 697:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 698:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 699:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 700:Core/Src/stm32f4xx_hal_msp.c ****     */
 701:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 702:Core/Src/stm32f4xx_hal_msp.c **** 
 703:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 DMA DeInit */
 704:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 705:Core/Src/stm32f4xx_hal_msp.c **** 
 706:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 707:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 708:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 709:Core/Src/stm32f4xx_hal_msp.c **** 
 710:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 711:Core/Src/stm32f4xx_hal_msp.c ****   }
 712:Core/Src/stm32f4xx_hal_msp.c **** 
 713:Core/Src/stm32f4xx_hal_msp.c **** }
 1615              		.loc 1 713 1 view .LVU438
 1616 0012 10BD     		pop	{r4, pc}
 1617              	.LVL88:
 1618              	.L111:
 672:Core/Src/stm32f4xx_hal_msp.c **** 
 1619              		.loc 1 672 5 is_stmt 1 view .LVU439
 1620 0014 02F59432 		add	r2, r2, #75776
 1621 0018 536C     		ldr	r3, [r2, #68]
 1622 001a 23F01003 		bic	r3, r3, #16
 1623 001e 5364     		str	r3, [r2, #68]
 678:Core/Src/stm32f4xx_hal_msp.c **** 
 1624              		.loc 1 678 5 view .LVU440
 1625 0020 4FF4C061 		mov	r1, #1536
 1626 0024 0F48     		ldr	r0, .L113+8
 1627              	.LVL89:
 678:Core/Src/stm32f4xx_hal_msp.c **** 
 1628              		.loc 1 678 5 is_stmt 0 view .LVU441
 1629 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1630              	.LVL90:
 681:Core/Src/stm32f4xx_hal_msp.c **** 
 1631              		.loc 1 681 5 is_stmt 1 view .LVU442
 1632 002a A06B     		ldr	r0, [r4, #56]
 1633 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 1634              	.LVL91:
 684:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 1635              		.loc 1 684 5 view .LVU443
 1636 0030 2520     		movs	r0, #37
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 47


 1637 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1638              	.LVL92:
 1639 0036 ECE7     		b	.L107
 1640              	.LVL93:
 1641              	.L112:
 695:Core/Src/stm32f4xx_hal_msp.c **** 
 1642              		.loc 1 695 5 view .LVU444
 1643 0038 02F5FA32 		add	r2, r2, #128000
 1644 003c 136C     		ldr	r3, [r2, #64]
 1645 003e 23F40033 		bic	r3, r3, #131072
 1646 0042 1364     		str	r3, [r2, #64]
 701:Core/Src/stm32f4xx_hal_msp.c **** 
 1647              		.loc 1 701 5 view .LVU445
 1648 0044 0C21     		movs	r1, #12
 1649 0046 0748     		ldr	r0, .L113+8
 1650              	.LVL94:
 701:Core/Src/stm32f4xx_hal_msp.c **** 
 1651              		.loc 1 701 5 is_stmt 0 view .LVU446
 1652 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1653              	.LVL95:
 704:Core/Src/stm32f4xx_hal_msp.c **** 
 1654              		.loc 1 704 5 is_stmt 1 view .LVU447
 1655 004c A06B     		ldr	r0, [r4, #56]
 1656 004e FFF7FEFF 		bl	HAL_DMA_DeInit
 1657              	.LVL96:
 707:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 1658              		.loc 1 707 5 view .LVU448
 1659 0052 2620     		movs	r0, #38
 1660 0054 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1661              	.LVL97:
 1662              		.loc 1 713 1 is_stmt 0 view .LVU449
 1663 0058 DBE7     		b	.L107
 1664              	.L114:
 1665 005a 00BF     		.align	2
 1666              	.L113:
 1667 005c 00100140 		.word	1073811456
 1668 0060 00440040 		.word	1073759232
 1669 0064 00000240 		.word	1073872896
 1670              		.cfi_endproc
 1671              	.LFE248:
 1673              		.text
 1674              	.Letext0:
 1675              		.file 2 "/usr/local/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types
 1676              		.file 3 "/usr/local/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h"
 1677              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 1678              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1679              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f415xx.h"
 1680              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1681              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1682              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1683              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1684              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1685              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1686              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rng.h"
 1687              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1688              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1689              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 48


 1690              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1691              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1692              		.file 19 "Core/Inc/main.h"
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 49


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:18     .text.HAL_MspInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:80     .text.HAL_MspInit:0000000000000034 $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:85     .text.HAL_ADC_MspInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:92     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:262    .text.HAL_ADC_MspInit:00000000000000b0 $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:269    .text.HAL_ADC_MspDeInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:276    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:326    .text.HAL_ADC_MspDeInit:0000000000000030 $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:333    .text.HAL_I2C_MspInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:340    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:520    .text.HAL_I2C_MspInit:00000000000000b8 $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:528    .text.HAL_I2C_MspDeInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:535    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:610    .text.HAL_I2C_MspDeInit:0000000000000058 $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:617    .text.HAL_RNG_MspInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:624    .text.HAL_RNG_MspInit:0000000000000000 HAL_RNG_MspInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:686    .text.HAL_RNG_MspInit:000000000000003c $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:692    .text.HAL_RNG_MspDeInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:699    .text.HAL_RNG_MspDeInit:0000000000000000 HAL_RNG_MspDeInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:741    .text.HAL_RNG_MspDeInit:0000000000000020 $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:747    .text.HAL_RTC_MspInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:754    .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:782    .text.HAL_RTC_MspInit:0000000000000014 $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:788    .text.HAL_RTC_MspDeInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:795    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:823    .text.HAL_RTC_MspDeInit:0000000000000014 $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:829    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:836    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:991    .text.HAL_TIM_Base_MspInit:00000000000000ac $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:999    .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:1006   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:1148   .text.HAL_TIM_MspPostInit:000000000000008c $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:1157   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:1164   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:1248   .text.HAL_TIM_Base_MspDeInit:0000000000000060 $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:1256   .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:1263   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:1568   .text.HAL_UART_MspInit:000000000000013c $d
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:1580   .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:1587   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s:1667   .text.HAL_UART_MspDeInit:000000000000005c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
hdma_usart1_rx
hdma_usart2_rx
ARM GAS  /var/folders/78/wq2gckps4pn7f7kxsm8gvb3w0000gn/T//ccvKujA4.s 			page 50


