MC_SEQ_MISC0_GDDR5_SHIFT	,	V_27
r6xx_remap_render_backend	,	F_20
cayman_resume	,	F_123
radeon_card_posted	,	F_134
RLC_RQ_PENDING	,	V_402
upper_32_bits	,	F_64
INVALIDATE_ALL_L1_TLBS	,	V_209
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_229
CTXEMPTY_INT_ENABLE	,	V_369
ROW_SIZE_MASK	,	V_123
dev	,	V_59
DMA_RB_CNTL	,	V_340
radeon_gart_table_vram_free	,	F_56
MCB_BUSY	,	V_412
DMA_RB_SWAP_ENABLE	,	V_356
SOFT_RESET_DB	,	V_426
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_213
SOFT_RESET_DC	,	V_433
DMA_PACKET	,	F_86
cayman_fence_ring_emit	,	F_59
ring_obj	,	V_451
"IB initialization failed (%d).\n"	,	L_38
CAYMAN_RLC_UCODE_SIZE	,	V_55
radeon_fence	,	V_250
wb_offset	,	V_348
fence_drv	,	V_253
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_26
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_226
rptr_save_reg	,	V_267
size	,	V_61
CGTS_SYS_TCC_DISABLE	,	V_143
SQ_GSTMP_RING_BASE	,	V_158
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ	,	V_172
r600_vram_scratch_init	,	F_109
EFFECTIVE_L2_QUEUE_SIZE	,	F_49
PA_SC_LINE_STIPPLE_STATE	,	V_179
RADEON_VM_PAGE_WRITEABLE	,	V_461
"cayman startup failed on resume\n"	,	L_40
r600_ih_ring_init	,	F_143
SRBM_SOFT_RESET	,	V_349
CB_PERF_CTR2_SEL_0	,	V_184
CB_PERF_CTR2_SEL_1	,	V_185
bios	,	V_449
RADEON_VM_PAGE_SNOOPED	,	V_465
MC_SEQ_SUP_CNTL	,	V_28
INT_SEL	,	F_66
"failed blitter (%d) falling back to memcpy\n"	,	L_33
READ_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_239
DMA1_BUSY	,	V_400
sx_max_export_size	,	V_90
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_291
ASIC_IS_AVIVO	,	F_132
RADEON_WB_SCRATCH_OFFSET	,	V_325
"disabling GPU acceleration\n"	,	L_44
RREG32	,	F_2
PACKET3_SH_ACTION_ENA	,	V_260
DMA_BUSY	,	V_399
FORCE_EOV_MAX_REZ_CNT	,	F_40
num_tile_pipes	,	V_112
"GPU softreset: 0x%08X\n"	,	L_23
"radeon/%s_mc.bin"	,	L_16
cayman_io_mc_regs	,	V_23
CACHE_INVALIDATION	,	F_41
PACKET3_MODE_CONTROL	,	V_266
"CAICOS"	,	L_7
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_201
ucode_size	,	V_9
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_203
seq	,	V_263
PAGE_TABLE_DEPTH	,	F_52
r600_audio_init	,	F_122
CP_INT_CNTL	,	V_249
CP_RB0_CNTL	,	V_297
incr	,	V_469
real_vram_size	,	V_371
i	,	V_8
j	,	V_76
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_50
R600_PTE_SYSTEM	,	V_464
CP_RB0_RPTR_ADDR_HI	,	V_305
r	,	V_195
CP_RB2_RPTR_ADDR_HI	,	V_307
CAYMAN_MC_UCODE_SIZE	,	V_24
"TURKS"	,	L_6
rptr_reg	,	V_333
ENABLE_NEW_SMX_ADDRESS	,	V_150
VC_AND_TC	,	V_176
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_27
platform_device	,	V_39
config	,	V_77
CHIP_BARTS	,	V_14
max_simds_per_se	,	V_82
radeon_vm_manager_fini	,	F_127
cgts_tcc_disable	,	V_69
SOFT_RESET_IA	,	V_431
EVENT_TYPE	,	F_62
GRBM_SOFT_RESET	,	V_312
ni_mc_load_microcode	,	F_1
max_texture_channel_caches	,	V_84
MEQ2_START	,	F_22
SCRATCH_UMSK	,	V_279
"Card not posted and no BIOS - ignoring\n"	,	L_42
RADEON_RESET_SEM	,	V_408
DMA0_REGISTER_OFFSET	,	V_138
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_233
"ni_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_12
CP_BUSY	,	V_389
ib_cntl	,	V_345
MC_VM_MX_L1_TLB_CNTL	,	V_198
CAYMAN_PM4_UCODE_SIZE	,	V_54
CMD_VMID_FORCE	,	V_365
SQ_PSTMP_RING_BASE	,	V_160
radeon_gart_table_vram_pin	,	F_47
CAYMAN_RING_TYPE_CP2_INDEX	,	V_295
cayman_startup	,	F_107
CHIP_ARUBA	,	V_56
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_242
radeon_gart_fini	,	F_57
count	,	V_468
gart	,	V_196
DMA_SEM_INCOMPLETE_TIMER_CNTL	,	V_354
"radeon_cp: Failed to register firmware\n"	,	L_3
platform_device_unregister	,	F_14
max_pipes_per_simd	,	V_80
DRM_ERROR	,	F_74
PA_SC_FIFO_SIZE	,	V_164
NUM_GPUS_SHIFT	,	V_120
MC_SEQ_IO_DEBUG_INDEX	,	V_32
CGTS_TCC_DISABLE	,	V_142
SQ_MS_FIFO_SIZES	,	V_167
R600_ENTRY_VALID	,	V_458
SOFT_RESET_IH	,	V_436
CP_PFP_HALT	,	V_278
EVERGREEN_PFP_UCODE_SIZE	,	V_50
cayman_pcie_gart_enable	,	F_45
VM_CONTEXT1_CNTL2	,	V_230
HDP_ADDR_CONFIG	,	V_136
IH_BUSY	,	V_405
cayman_asic_reset	,	F_100
is_atom_bios	,	V_448
"Wait for MC idle timedout !\n"	,	L_28
cayman_dma_is_lockup	,	F_106
cayman_dma_vm_flush	,	F_163
atom_asic_init	,	F_124
CP_RB2_BASE	,	V_311
SC_BUSY	,	V_375
RADEON_RESET_VMC	,	V_411
radeon_ttm_set_active_vram_size	,	F_70
gtt_end	,	V_217
cayman_vm_init	,	F_156
DMA_TILING_CONFIG	,	V_137
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_235
asic	,	V_440
MC_ARB_RAMCFG	,	V_103
radeon_gem_fini	,	F_151
disabled_rb_mask	,	V_75
CP_COHER_CNTL2	,	V_256
AUTO_INVLD_EN	,	F_42
DONE_FIFO_HIWATER	,	F_33
cayman_pcie_gart_tlb_flush	,	F_44
sx_debug_1	,	V_70
CHIP_CAICOS	,	V_20
PACKET3_TC_ACTION_ENA	,	V_259
SQ_CONFIG	,	V_169
atom_context	,	V_446
sx_num_of_sets	,	V_89
"radeon_cp"	,	L_2
VGT_CACHE_INVALIDATION	,	V_175
DRM_DEBUG	,	F_7
RADEON_RESET_IH	,	V_406
family	,	V_13
"Loading %s Microcode\n"	,	L_10
cayman_cp_load_microcode	,	F_71
cp_rb_rptr_addr	,	V_300
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_220
mc_req_size	,	V_46
NOOFBANK_MASK	,	V_126
DMA_RB_RPTR	,	V_358
"Expecting atombios for cayman GPU\n"	,	L_41
fw_name	,	V_47
VM_L2_CNTL	,	V_204
SOFT_RESET_MC	,	V_438
num_gpus	,	V_108
pfp_fw	,	V_58
RLC_BUSY	,	V_403
R600_PTE_WRITEABLE	,	V_462
rptr	,	V_332
radeon_ring_test_lockup	,	F_105
MULTI_GPU_TILE_SIZE_SHIFT	,	V_122
MC_SEQ_IO_DEBUG_DATA	,	V_33
RLC_GFX_INDEX	,	V_131
CB_PERF_CTR0_SEL_1	,	V_181
cp_rb_cntl	,	V_296
CB_PERF_CTR0_SEL_0	,	V_180
max_hw_contexts	,	V_93
cayman_gpu_init	,	F_16
CP_MEQ_THRESHOLDS	,	V_148
tmp	,	V_74
DMIF_ADDR_CONFIG	,	V_135
evergreen_mc_save	,	V_420
ib	,	V_265
ENABLE_L1_FRAGMENT_PROCESSING	,	V_200
id	,	V_273
CP_ME_CNTL	,	V_275
CP_RB2_RPTR_ADDR	,	V_303
ENABLE_L2_CACHE	,	V_205
RADEON_RING_TYPE_GFX_INDEX	,	V_280
ddev	,	V_450
ih	,	V_452
radeon_gart_table_vram_unpin	,	F_54
cayman_dma_resume	,	F_89
MC_SEQ_SUP_PGM	,	V_35
radeon_ib_pool_fini	,	F_148
CGTS_USER_TCC_DISABLE	,	V_145
PACKET3_EVENT_WRITE_EOP	,	V_261
PACKET3_SET_CONFIG_REG_START	,	V_257
IA_BUSY	,	V_384
CP_ME_HALT	,	V_277
hdp_host_path_cntl	,	V_73
SRBM_GFX_CNTL	,	V_248
ridx	,	V_293
radeon_ring_test	,	F_84
DRM_INFO	,	F_12
turks_io_mc_regs	,	V_19
max_gs_threads	,	V_87
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_343
ring_size	,	V_327
CP_RB1_BASE	,	V_310
max_stack_entries	,	V_88
save	,	V_421
RUN_MASK	,	V_29
GB_BACKEND_MAP	,	V_141
SQ_ESTMP_RING_BASE	,	V_157
evergreen_irq_suspend	,	F_128
PA_SC_FORCE_EOV_MAX_CNTS	,	V_174
CP_RB0_RPTR	,	V_442
barts_io_mc_regs	,	V_15
evergreen_fix_pci_max_read_req_size	,	F_18
radeon_ring_force_activity	,	F_104
CP_PFP_UCODE_DATA	,	V_282
ROW_SIZE_SHIFT	,	V_124
multi_gpu_tile_size	,	V_109
PF_RQ_PENDING	,	V_388
RADEON_RESET_GRBM	,	V_393
ENABLE_L1_TLB	,	V_199
evergreen_print_gpu_status_regs	,	F_95
err	,	V_48
radeon_fence_driver_init	,	F_138
caicos_io_mc_regs	,	V_21
SOFT_RESET_RLC	,	V_434
reg_offset	,	V_347
SOFT_RESET_PA	,	V_314
srbm_gfx_cntl	,	V_247
DYN_GPR_ENABLE	,	V_173
RADEON_RESET_DMA1	,	V_397
length_dw	,	V_271
cayman_gpu_soft_reset	,	F_93
CB_PERF_CTR1_SEL_0	,	V_182
"MC busy: 0x%08X, clearing.\n"	,	L_22
GRBM_CNTL	,	V_101
CB_PERF_CTR1_SEL_1	,	V_183
CP_ME_RAM_DATA	,	V_284
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_20
"ni_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_15
regs_size	,	V_10
"failed initializing CP fences (%d).\n"	,	L_35
DMA_STATUS_REG	,	V_394
MEM_FALL_OUT_CMD	,	V_38
ndw	,	V_471
cayman_fini	,	F_149
FUS_MC_VM_FB_OFFSET	,	V_454
max_pfn	,	V_228
evergreen_mc_init	,	F_139
CP_RB2_CNTL	,	V_299
RADEON_RESET_CP	,	V_391
CC_RB_BACKEND_DISABLE	,	V_132
size_t	,	T_3
io_mc_regs	,	V_7
pdev	,	V_40
u32	,	T_2
SQ_HSTMP_RING_BASE	,	V_156
mc	,	V_214
cp_int_cntl	,	V_246
radeon_fence_driver_start_ring	,	F_115
MC_SEQ_MISC0	,	V_25
R600_PTE_SNOOPED	,	V_466
DMA_PACKET_WRITE	,	V_336
SOFT_RESET_SPI	,	V_317
CP_PFP_UCODE_ADDR	,	V_281
"failed initializing DMA fences (%d).\n"	,	L_36
shader_engine_tile_size	,	V_107
wptr_reg	,	V_334
VGT_OFFCHIP_LDS_BASE	,	V_154
WREG32_P	,	F_83
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_114
cayman_cp_int_cntl_setup	,	F_58
cayman_cp_fini	,	F_77
GRBM_EE_BUSY	,	V_392
cayman_vm_fini	,	F_157
SC_EARLYZ_TILE_FIFO_SIZE	,	F_30
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_237
smx_dc_ctl0	,	V_71
SX_BUSY	,	V_377
"BARTS"	,	L_4
SC_PRIM_FIFO_SIZE	,	F_28
BUF_SWAP_32BIT	,	V_329
gtt_start	,	V_215
SOFT_RESET_SH	,	V_315
accel_working	,	V_447
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_75
evergreen_blit_init	,	F_111
MC_SEQ_MISC0_GDDR5_VALUE	,	V_30
DMA1_REGISTER_OFFSET	,	V_139
SOFT_RESET_SC	,	V_428
"SRBM_SOFT_RESET=0x%08X\n"	,	L_30
running	,	V_5
VC_ENABLE	,	V_170
cayman_pcie_gart_disable	,	F_53
SMX_BUFFER_SIZE	,	F_27
SOFT_RESET_DMA1	,	V_351
"  VM_CONTEXT0_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_25
max_threads	,	V_86
visible_vram_size	,	V_276
"radeon/%s_pfp.bin"	,	L_11
request_firmware	,	F_13
mem_row_size_in_kb	,	V_106
pfp_req_size	,	V_43
mc_shared_chmap	,	V_67
radeon_fence_driver_fini	,	F_152
HDP_HOST_PATH_CNTL	,	V_190
cayman	,	V_78
"radeon/%s_rlc.bin"	,	L_14
CHIP_TURKS	,	V_18
PACKET3_ME_INITIALIZE	,	V_286
EVERGREEN_RLC_UCODE_SIZE	,	V_52
GRBM_READ_TIMEOUT	,	F_17
ARUBA_RLC_UCODE_SIZE	,	V_57
R600_RING_TYPE_DMA_INDEX	,	V_342
IA_BUSY_NO_DMA	,	V_385
dev_warn	,	F_98
radeon_ib	,	V_264
SOFT_RESET_TA	,	V_430
CP_PERFMON_CNTL	,	V_166
DMA_RB_ENABLE	,	V_341
SOFT_RESET_TC	,	V_429
si_rlc_init	,	F_113
sc_earlyz_tile_fifo_size	,	V_97
r600_irq_fini	,	F_145
RADEON_RESET_GFX	,	V_386
pt_ring_index	,	V_472
OVERRIDE	,	V_147
u64	,	T_4
SOFT_RESET_SX	,	V_318
VM_INVALIDATE_REQUEST	,	V_194
pe	,	V_467
CS1_PRIO	,	F_37
CP_RB1_RPTR_ADDR_HI	,	V_306
SOFT_RESET_GRBM	,	V_432
radeon_ib_pool_init	,	F_120
CP_ME_RAM_WADDR	,	V_283
fence	,	V_251
IS_ERR	,	F_9
r600_flags	,	V_456
"radeon: cp failed to lock ring (%d).\n"	,	L_21
DMA_IB_PACKET	,	F_87
SQ_VSTMP_RING_BASE	,	V_159
MC_SEQ_MISC0_GDDR5_MASK	,	V_26
ring	,	V_245
ALU_UPDATE_FIFO_HIWATER	,	F_34
DMA_RB_RPTR_ADDR_LO	,	V_361
PIPE_INTERLEAVE_SIZE_MASK	,	V_113
pd_gpu_addr	,	V_476
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_240
CGTS_SM_CTRL_REG	,	V_146
POSITION_BUFFER_SIZE	,	F_26
radeon_ring_fini	,	F_78
GDS_BUSY	,	V_382
SQ_LSTMP_RING_BASE	,	V_155
r600_set_bios_scratch_engine_hung	,	F_101
PACKET0	,	F_162
SX_EXPORT_BUFFER_SIZES	,	V_163
PACKET3	,	F_61
"CAYMAN"	,	L_8
radeon_ring_lockup_update	,	F_103
CB_PERF_CTR3_SEL_0	,	V_186
CB_PERF_CTR3_SEL_1	,	V_187
cayman_cp_resume	,	F_80
cayman_vm_page_flags	,	F_158
srbm_soft_reset	,	V_423
RADEON_GPU_PAGE_SIZE	,	V_328
EXPORT_SRC_C	,	V_171
RADEON_WB_CP_RPTR_OFFSET	,	V_330
CAYMAN_MAX_BACKENDS	,	V_140
sc_prim_fifo_size	,	V_95
mc_fw	,	V_11
num_shader_engines	,	V_118
cayman_cp_start	,	F_72
SC_HIZ_TILE_FIFO_SIZE	,	F_29
L2_BUSY	,	V_419
DB_BUSY	,	V_380
GFX_PRIO	,	F_36
"radeon/%s_me.bin"	,	L_13
device	,	V_99
CP_DEBUG	,	V_322
max_backends_per_se	,	V_83
VM_CONTEXT0_CNTL	,	V_224
mem_type	,	V_4
CS2_PRIO	,	F_38
radeon_wb_disable	,	F_129
NOOFCOLS_MASK	,	V_104
PACKET3_INDIRECT_BUFFER	,	V_270
__be32	,	T_1
radeon_vm_map_gart	,	F_160
sx_max_export_pos_size	,	V_91
"Failed to init rlc BOs!\n"	,	L_34
DMA_PACKET_SRBM_WRITE	,	V_478
SOFT_RESET_SEM	,	V_435
BUG	,	F_11
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_236
rdev	,	V_2
radeon_surface_init	,	F_136
be32_to_cpup	,	F_4
DMA_IB_SWAP_ENABLE	,	V_366
NUM_SHADER_ENGINES_SHIFT	,	V_117
NUMBER_OF_SETS	,	F_23
radeon_atombios_fini	,	F_154
"radeon: MC ucode required for NI+.\n"	,	L_45
sq_num_cf_insts	,	V_94
uint32_t	,	T_5
NUM_PIPES_SHIFT	,	V_111
cayman_init	,	F_130
NOOFCOLS_SHIFT	,	V_105
fw_data	,	V_3
r600_pcie_gart_init	,	F_144
chip_name	,	V_41
DMA_SEM_WAIT_FAIL_TIMER_CNTL	,	V_355
MCD_BUSY	,	V_415
PACKET3_SET_CONFIG_REG	,	V_255
NUM_SHADER_ENGINES_MASK	,	V_116
NOOFBANK_SHIFT	,	V_127
SMX_DC_CTL0	,	V_151
DMA_CNTL	,	V_368
radeon_ring_lock	,	F_73
evergreen_irq_set	,	F_118
radeon_bo_init	,	F_140
RADEON_CP_PACKET2	,	V_444
DMA_RB_RPTR_ADDR_HI	,	V_360
SOFT_RESET_VMC	,	V_437
radeon_device	,	V_1
mdelay	,	F_81
PA_CL_ENHANCE	,	V_191
sx_max_export_smx_size	,	V_92
MC_SHARED_CHMAP	,	V_102
evergreen_mc_stop	,	F_96
blackout	,	V_6
radeon_ring	,	V_252
DMA_PACKET_INDIRECT_BUFFER	,	V_339
R600_WB_DMA_RPTR_OFFSET	,	V_352
r600_irq_init	,	F_116
grbm_soft_reset	,	V_422
si_rlc_fini	,	F_146
rlc_chip_name	,	V_42
radeon_ring_init	,	F_119
vram_base_offset	,	V_455
max_gprs	,	V_85
INVALIDATE_L2_CACHE	,	V_210
mode_info	,	V_445
CAYMAN_WB_DMA1_RPTR_OFFSET	,	V_353
CACHE_FLUSH_AND_INV_EVENT_TS	,	V_262
GB_ADDR_CONFIG	,	V_134
vm	,	V_272
VM_L2_STATUS	,	V_418
cayman_ring_ib_execute	,	F_67
NUM_PIPES_MASK	,	V_110
cayman_dma_fini	,	F_90
idx	,	V_370
ES_AND_GS_AUTO	,	V_177
CAYMAN_RING_TYPE_CP1_INDEX	,	V_294
radeon_wb_fini	,	F_147
MC_SHARED_BLACKOUT_CNTL	,	V_31
WREG32	,	F_3
ENABLE_CONTEXT	,	V_225
VGT_BUSY	,	V_379
TA_CNTL_AUX	,	V_161
gpu_addr	,	V_254
printk	,	F_10
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_206
radeon_irq_kms_init	,	F_141
wb	,	V_324
VM_L2_CNTL2	,	V_208
"BTC"	,	L_5
VM_L2_CNTL3	,	V_211
cayman_default_state	,	V_290
dev_err	,	F_46
SE_INDEX	,	F_19
VGT_NUM_INSTANCES	,	V_165
cayman_vm_flush	,	F_161
"ni_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_17
tile_config	,	V_125
me_req_size	,	V_44
evergreen_is_display_hung	,	F_92
ni_init_microcode	,	F_6
RADEON_IS_IGP	,	V_65
PACKET3_PFP_SYNC_ME	,	V_477
VTX_DONE_DELAY	,	F_24
mask	,	V_439
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_241
"radeon: IH init failed (%d).\n"	,	L_37
release_firmware	,	F_15
VM_CONTEXT0_CNTL2	,	V_223
HDP_FLUSH_INVALIDATE_CACHE	,	V_189
PACKET3_ME_WRITE	,	V_474
NUM_CLAUSE_TEMP_GPRS	,	F_35
DMA_RPTR_WRITEBACK_SWAP_ENABLE	,	V_357
ptr	,	V_473
__BIG_ENDIAN	,	F_68
SOFT_RESET_DMA	,	V_350
FORCE_EOV_MAX_CLK_CNT	,	F_39
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_320
me_fw	,	V_62
CP_RB1_RPTR_ADDR	,	V_302
DMA_RPTR_WRITEBACK_ENABLE	,	V_362
GRBM_STATUS	,	V_373
evergreen_pcie_gen2_enable	,	F_108
CP_RB_WPTR_DELAY	,	V_321
next_rptr_gpu_addr	,	V_337
dummy_page	,	V_221
CACHE_FIFO_SIZE	,	F_31
cayman_default_size	,	V_287
uint64_t	,	T_6
CRC_SIMD_ID_WADDR_DISABLE	,	V_153
INSTANCE_BROADCAST_WRITES	,	V_130
HDP_MISC_CNTL	,	V_188
r600_scratch_init	,	F_135
CGTS_USER_SYS_TCC_DISABLE	,	V_144
cayman_cp_enable	,	F_69
dev_info	,	F_94
"  VM_CONTEXT0_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_24
PACKET3_CLEAR_STATE	,	V_292
"GPU not posted. posting now...\n"	,	L_43
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_232
radeon_wb_init	,	F_114
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_216
SPI_BUSY	,	V_383
CHIP_CAYMAN	,	V_22
platform_device_register_simple	,	F_8
CLIP_VTX_REORDER_ENA	,	V_192
FETCH_FIFO_HIWATER	,	F_32
enable	,	V_274
PACKET3_PREAMBLE_CNTL	,	V_288
CP_COHERENCY_BUSY	,	V_390
PACKET3_SURFACE_SYNC	,	V_258
"Failed to load MC firmware!\n"	,	L_32
mc_arb_ramcfg	,	V_68
wptr	,	V_269
BTC_MC_UCODE_SIZE	,	V_16
MCC_BUSY	,	V_414
VGT_GS_VERTEX_REUSE	,	V_178
"No VRAM object for PCIE GART.\n"	,	L_19
MC_IO_PAD_CNTL_D0	,	V_37
r600_audio_fini	,	F_126
RADEON_RESET_DISPLAY	,	V_417
GRBM_RQ_PENDING	,	V_409
SOFT_RESET_GDS	,	V_427
radeon_ring_unlock_commit	,	F_76
RB_RPTR_WR_ENA	,	V_331
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_193
SRBM_STATUS	,	V_401
radeon_irq_kms_fini	,	F_117
usec_timeout	,	V_36
kfree	,	F_155
radeon_vm	,	V_475
DMA_IB_CNTL	,	V_367
CF_RQ_PENDING	,	V_387
flags	,	V_64
COLOR_BUFFER_SIZE	,	F_25
CP_RB0_RPTR_ADDR	,	V_301
"vm manager initialization failed (%d).\n"	,	L_39
enabled	,	V_335
out	,	V_60
ENABLE_ADVANCED_DRIVER_MODEL	,	V_202
CAYMAN_GB_ADDR_CONFIG_GOLDEN	,	V_98
gtt_size	,	V_243
evergreen_mc_wait_for_idle	,	F_97
TA_BUSY	,	V_378
copy	,	V_441
MCB_NON_DISPLAY_BUSY	,	V_413
max_shader_engines	,	V_79
evergreen_mc_resume	,	F_99
DMA_RB_BASE	,	V_363
rb_bufsz	,	V_346
rb_disable_bitmap	,	V_128
cayman_pcie_gart_fini	,	F_55
RADEON_RESET_DMA	,	V_396
EINVAL	,	V_12
NUM_CLIP_SEQ	,	F_43
robj	,	V_197
RADEON_RESET_MC	,	V_416
vm_manager	,	V_227
CP_RB0_WPTR	,	V_443
RADEON_VM_PAGE_SYSTEM	,	V_463
MEQ1_START	,	F_21
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_212
udelay	,	F_5
DATA_SEL	,	F_65
DMA_IB_ENABLE	,	V_364
"\n"	,	L_1
SH_BUSY	,	V_376
VMC_BUSY	,	V_410
DISABLE_CUBE_ANISO	,	V_162
SCRATCH_ADDR	,	V_323
EVENT_INDEX	,	F_63
CP_SEM_WAIT_TIMER	,	V_319
data	,	V_34
next_rptr	,	V_268
RADEON_RESET_COMPUTE	,	V_424
EVERGREEN_PM4_UCODE_SIZE	,	V_51
table_addr	,	V_219
GRBM_GFX_INDEX	,	V_129
"ARUBA"	,	L_9
cayman_dma_ring_ib_execute	,	F_85
DMA_IDLE	,	V_395
cayman_dma_stop	,	F_88
SRBM_STATUS2	,	V_398
evergreen_mc_program	,	F_110
r600_ring_init	,	F_142
CAYMAN_PFP_UCODE_SIZE	,	V_53
CP_RB1_CNTL	,	V_298
r600_blit_fini	,	F_112
RADEON_VM_PAGE_READABLE	,	V_459
SE_BROADCAST_WRITES	,	V_133
ARUBA_GB_ADDR_CONFIG_GOLDEN	,	V_100
mem_max_burst_length_bytes	,	V_115
nvm	,	V_453
CP_ME_RAM_RADDR	,	V_285
SPI_CONFIG_CNTL_1	,	V_152
radeon_ring_write	,	F_60
cayman_gfx_is_lockup	,	F_102
RADEON_VM_PAGE_VALID	,	V_457
PA_BUSY	,	V_374
max_tile_pipes	,	V_81
CP_RB0_BASE	,	V_309
SEM_BUSY	,	V_407
radeon_get_clock_info	,	F_137
DMA_PACKET_NOP	,	V_338
gb_addr_config	,	V_66
radeon_gart_restore	,	F_48
cayman_suspend	,	F_125
VM_CONTEXT1_CNTL	,	V_231
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_289
"GRBM_SOFT_RESET=0x%08X\n"	,	L_29
sc_hiz_tile_fifo_size	,	V_96
cp_rb_base	,	V_308
MULTI_GPU_TILE_SIZE_MASK	,	V_121
cp_rb_rptr_addr_hi	,	V_304
cgts_sm_ctrl_reg	,	V_72
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_51
"Failed to load firmware!\n"	,	L_31
cayman_gpu_check_soft_reset	,	F_91
reset_mask	,	V_372
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_234
radeon_get_bios	,	F_131
rlc_fw	,	V_63
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_238
radeon_bo_fini	,	F_153
radeon_vm_manager_init	,	F_121
R600_PTE_READABLE	,	V_460
ready	,	V_244
DMA_RB_WPTR	,	V_359
radeon_atombios_init	,	F_133
drm_order	,	F_82
"ni_cp: Failed to load firmware \"%s\"\n"	,	L_18
rlc_req_size	,	V_45
r600_vram_scratch_fini	,	F_150
addr	,	V_222
SOFT_RESET_VGT	,	V_316
value	,	V_470
SX_DEBUG_1	,	V_149
CB_BUSY	,	V_381
dma_cntl	,	V_344
BTC_IO_MC_REGS_SIZE	,	V_17
SOFT_RESET_CP	,	V_313
SQ_GPR_RESOURCE_MGMT_1	,	V_168
cayman_vm_set_page	,	F_159
radeon_scratch_free	,	F_79
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_218
NUM_GPUS_MASK	,	V_119
KERN_ERR	,	V_49
rb_cntl	,	V_326
SOFT_RESET_CB	,	V_425
RADEON_RESET_RLC	,	V_404
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_207
