<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMCEID2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">PMCEID2, Performance Monitors Common Event Identification register 2</h1><p>The PMCEID2 characteristics are:</p><h2>Purpose</h2>
        <p>Defines which common architectural events and common microarchitectural  events are implemented, or counted, using PMU events in the range <span class="hexnumber">0x4000</span> to <span class="hexnumber">0x401F</span>.</p>

      
        <p>When the value of a bit in the register is 1 the corresponding common event is implemented and counted.</p>

      
        <div class="note"><span class="note-header">Note</span><p>Arm recommends that, if a common event is never counted, the value of the corresponding register bit is 0.</p></div>
      
        <p>For more information about the common events and the use of the PMCEIDn registers see <span class="xref">The section describing 'Event numbers and common events' in chapter D5 'The Performance Monitors Extension' of the Arm Architecture Reference Manual, for Armv8-A architecture profile</span>.</p>
      <h2>Configuration</h2><p>External register PMCEID2 bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-pmceid0_el0.html">PMCEID0_EL0[63:32]
            </a>.
          </p><p>External register PMCEID2 bits [63:32]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-pmceid2.html">PMCEID2[31:0]
            </a>.
          </p><p>PMCEID2 is in the Core power domain.
      </p><p>This register is present only
    when ARMv8.1-PMU is implemented.
      
    Otherwise, direct accesses to PMCEID2 are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
            <p>PMCEID2 is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The PMCEID2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#IDhi&lt;n&gt;_31">IDhi&lt;n&gt;, bit [n], for n = 0 to 31</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="IDhi&lt;n&gt;_31">IDhi&lt;n&gt;, bit [n], for n = 0 to 31</h4>
          
  <p>IDhi[n] corresponds to common event (<span class="hexnumber">0x4000</span> + n).</p>
<p>For each bit:</p>

        <table class="valuetable"><tr><th>IDhi&lt;n&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The common event is not implemented, or not counted.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The common event is implemented.</p>
</td></tr></table>
              
  <p>A bit that corresponds to a reserved event number is reserved. The value might be used in a future revision of the architecture to identify an additional common event.</p>
<div class="note"><span class="note-header">Note</span><p>Such an event might be added retrospectively to an earlier version of the PMU architecture, provided the event does not require any additional PMU features and has an event number that can be represented in the PMCEID&lt;n&gt; registers of that earlier version of the PMU architecture.</p></div>

            <div class="text_after_fields">
    
  

    </div><h2>Accessing the PMCEID2</h2>
        <div class="note"><span class="note-header">Note</span><p>AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.</p></div>
      <h4>PMCEID2 can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>PMU</td><td><span class="hexnumber">0xE28</span></td><td>PMCEID2</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and AllowExternalPMUAccess()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>Otherwise 
            accesses to this register generate an error response.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
