# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../2_Encoder_BCD.srcs/sources_1/new/Encoder_BCD.vhd" \
"../../../../2_Encoder_BCD.srcs/sim_1/new/Encoder_BDC_tb.vhd" \

# Do not sort compile order
nosort
