$date
	Sun Oct 23 07:00:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#498855
b10101 !
1"
#498858
b10101 &
b10101 %
1$
#498859
0"
#498862
b1000000 &
b1000000 %
#498866
b100000 &
b100000 %
#498870
b10000 &
b10000 %
#498874
b1000 &
b1000 %
#498878
b100 &
b100 %
#498882
b10 &
b10 %
#498886
b1 &
1#
b1 %
#498890
b0 &
b0 %
0#
0$
#1495698
b11000 &
b11000 %
1$
b11000 !
1"
#1495699
0"
#1495702
b1100 &
b1100 %
#1495706
b110 &
b110 %
#1495710
b11 &
b11 %
#1495714
b1010 &
b1010 %
#1495718
b101 &
b101 %
#1495722
b10000 &
b10000 %
#1495726
b1000 &
b1000 %
#1495730
b100 &
b100 %
#1495734
b10 &
b10 %
#1495738
b1 &
b1 %
1#
#1495742
b0 &
0#
b0 %
0$
#2500285
b10001 !
1"
#2500286
b10001 &
b10001 %
1$
#2500287
0"
#2500290
b110100 &
b110100 %
#2500294
b11010 &
b11010 %
#2500298
b1101 &
b1101 %
#2500302
b101000 &
b101000 %
#2500306
b10100 &
b10100 %
#2500310
b1010 &
b1010 %
#2500314
b101 &
b101 %
#2500318
b10000 &
b10000 %
#2500322
b1000 &
b1000 %
#2500326
b100 &
b100 %
#2500330
b10 &
b10 %
#2500334
b1 &
1#
b1 %
#2500338
b0 &
b0 %
0#
0$
#4500012
