---
title: "Design and Implementation of Channelized Digital Receiver based on PCI-Express" 
category: 'thesis'
collection: publications
permalink: /publications/2009-06-01-MS-thesis.html
excerpt: 'This paper is about design and implementation of a Channelized Receiver with Xilinx Virtex 5 FPGA.'
date: 2009-06-01
venue: 'University of Electronic Science and Technology of China'
paperurl: ''
citation: ' Zhongyuan Zhao, (2009). &quot;Design and Implementation of Channelized Digital Receiver based on PCI-Express,&quot; M.S. Thesis. <i>University of Electronic Science and Technology of China</i>, P.R.China.'
---

## Advisor
Dr. Zishu He

## About
This paper is about design and implementation of a Channelized Receiver with Xilinx Virtex 5 FPGA. I designed the hardware and FPGA code.

## Results
Hardware
![PCIE_card_v5](pcie_v5.jpg)

[Patent]()


[Download paper here]()

Recommended citation: Zhongyuan Zhao, (2009). "Design and Implementation of Channelized Digital Receiver based on PCI-Express," M.S. Thesis. University of Electronic Science and Technology of China, P.R.China