library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


--std_logic_vector(shift_left(unsigned(IN2), to_integer(unsigned(IN1(25 downto 20)))))
entity deslocador is port(
	sinal: in std_logic_vector(2 downto 0);
	entrada: in std_logic_vector(63 downto 0);
	saida: out std_logic_vector(127 downto 0);
);
end entity;

architecture design of deslocador is
signal deslocamento: integer range 0 to 7;
begin
	deslocamento <= integer(sinal)*8;
	saida <= std_logic_vector(shift_left(unsigned(entrada),deslocamento));
end architecture;