

================================================================
== Synthesis Summary Report of 'matrix_mult_3x3'
================================================================
+ General Information: 
    * Date:           Tue Dec  2 08:22:32 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        trabalho2SD
    * Solution:       solucao (Vivado IP Flow Target)
    * Product family: kintexuplus
    * Target device:  xcau25p-sfvb784-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |          Modules          | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |          & Loops          | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ matrix_mult_3x3          |     -|  4.53|       14|  140.000|         -|       15|     -|        no|     -|  2 (~0%)|  293 (~0%)|  315 (~0%)|    -|
    | o linha_loop_coluna_loop  |     -|  7.30|       12|  120.000|         5|        1|     9|       yes|     -|        -|          -|          -|    -|
    +---------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| A_0_0     | ap_none | 8        |
| A_0_1     | ap_none | 8        |
| A_0_2     | ap_none | 8        |
| A_1_0     | ap_none | 8        |
| A_1_1     | ap_none | 8        |
| A_1_2     | ap_none | 8        |
| A_2_0     | ap_none | 8        |
| A_2_1     | ap_none | 8        |
| A_2_2     | ap_none | 8        |
| B_0_0     | ap_none | 8        |
| B_0_1     | ap_none | 8        |
| B_0_2     | ap_none | 8        |
| B_1_0     | ap_none | 8        |
| B_1_1     | ap_none | 8        |
| B_1_2     | ap_none | 8        |
| B_2_0     | ap_none | 8        |
| B_2_1     | ap_none | 8        |
| B_2_2     | ap_none | 8        |
| R_0_0     | ap_vld  | 16       |
| R_0_1     | ap_vld  | 16       |
| R_0_2     | ap_vld  | 16       |
| R_1_0     | ap_vld  | 16       |
| R_1_1     | ap_vld  | 16       |
| R_1_2     | ap_vld  | 16       |
| R_2_0     | ap_vld  | 16       |
| R_2_1     | ap_vld  | 16       |
| R_2_2     | ap_vld  | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| A        | in        | unsigned char*  |
| B        | in        | unsigned char*  |
| R        | out       | unsigned short* |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| A        | A_0_0        | port    |
| A        | A_0_1        | port    |
| A        | A_0_2        | port    |
| A        | A_1_0        | port    |
| A        | A_1_1        | port    |
| A        | A_1_2        | port    |
| A        | A_2_0        | port    |
| A        | A_2_1        | port    |
| A        | A_2_2        | port    |
| B        | B_0_0        | port    |
| B        | B_0_1        | port    |
| B        | B_0_2        | port    |
| B        | B_1_0        | port    |
| B        | B_1_1        | port    |
| B        | B_1_2        | port    |
| B        | B_2_0        | port    |
| B        | B_2_1        | port    |
| B        | B_2_2        | port    |
| R        | R_0_0        | port    |
| R        | R_0_0_ap_vld | port    |
| R        | R_0_1        | port    |
| R        | R_0_1_ap_vld | port    |
| R        | R_0_2        | port    |
| R        | R_0_2_ap_vld | port    |
| R        | R_1_0        | port    |
| R        | R_1_0_ap_vld | port    |
| R        | R_1_1        | port    |
| R        | R_1_1_ap_vld | port    |
| R        | R_1_2        | port    |
| R        | R_1_2_ap_vld | port    |
| R        | R_2_0        | port    |
| R        | R_2_0_ap_vld | port    |
| R        | R_2_1        | port    |
| R        | R_2_1_ap_vld | port    |
| R        | R_2_2        | port    |
| R        | R_2_2_ap_vld | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+------------+-----+--------+---------+
| + matrix_mult_3x3                   | 2   |        |            |     |        |         |
|   add_ln32_fu_311_p2                | -   |        | add_ln32   | add | fabric | 0       |
|   add_ln32_1_fu_337_p2              | -   |        | add_ln32_1 | add | fabric | 0       |
|   mul_8ns_8ns_16_1_1_U7             | -   |        | mul_ln40   | mul | auto   | 0       |
|   mac_muladd_8ns_8ns_16ns_16_4_1_U9 | 1   |        | mul_ln40_1 | mul | dsp48  | 3       |
|   mac_muladd_8ns_8ns_16ns_16_4_1_U8 | 1   |        | mul_ln40_2 | mul | dsp48  | 3       |
|   mac_muladd_8ns_8ns_16ns_16_4_1_U8 | 1   |        | add_ln40   | add | dsp48  | 3       |
|   mac_muladd_8ns_8ns_16ns_16_4_1_U9 | 1   |        | add_ln40_1 | add | dsp48  | 3       |
|   add_ln34_fu_383_p2                | -   |        | add_ln34   | add | fabric | 0       |
+-------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------+---------------------------------------+
| Type            | Options                   | Location                              |
+-----------------+---------------------------+---------------------------------------+
| array_partition | variable=A complete dim=0 | multMatriz.c:23 in matrix_mult_3x3, A |
| array_partition | variable=B complete dim=0 | multMatriz.c:24 in matrix_mult_3x3, B |
| array_partition | variable=R complete dim=0 | multMatriz.c:26 in matrix_mult_3x3, R |
+-----------------+---------------------------+---------------------------------------+


