#ifndef __RAKE_GENERAL_CTRL_CMIF_H__
#define __RAKE_GENERAL_CTRL_CMIF_H__

#include "reg_access.h"
#include "base_addr_cmif.h"

#define CMIF_RAKE_GENERAL_CTRL_REG_BASE                               (CMIF_RAKE_GENERAL_CTRL_OFFSET)
#define CMIF_STATE_CTRL                                               (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0000)
#define CMIF_RECFG_EVENT_C0                                           (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0004)
#define CMIF_RECFG_EVENT_C1                                           (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0008)
#define CMIF_RECFG_EVENT_C2                                           (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x000C)
#define CMIF_RAKE_CTRL_C0                                             (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0010)
#define CMIF_RAKE_CTRL_C1                                             (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0014)
#define CMIF_RAKE_CTRL_C2                                             (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0018)
#define CMIF_RAKE_CPICH_ON_C(i)                                       (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x001C + ((i) * 0x4))
#define CMIF_RAKE_CPICH_OFF_C(i)                                      (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0028 + ((i) * 0x4))
#define CMIF_RAKE_CPICH_STATUS_C(i)                                   (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0034 + ((i) * 0x4))
#define CMIF_RAKE_T1_MODE                                             (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0040)
#define CMIF_DESP_RSH_BIT_L1_C(i)                                     (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0044 + ((i) * 0x4))
#define CMIF_EXT_RSH_BIT_L1                                           (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0050)
#define CMIF_TIME1_SLOT_IDX                                           (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0054)
#define CMIF_TIME5_SLOT_IDX                                           (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0058)
#define CMIF_TIME6_SLOT_IDX                                           (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x005C)
#define CMIF_TIME8_SLOT_IDX                                           (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0060)
#define CMIF_RXD_CTRL                                                 (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0064)
#define CMIF_BCH_CARR_IDX                                             (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0068)
#define CMIF_DSDS_CTRL                                                (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x006C)
#define CMIF_DSDS_DESP_RSH_BIT_L1                                     (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0070)
#define CMIF_DSDS_EXT_RSH_BIT_L1                                      (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0074)
#define CMIF_DSDS_RXD_CTRL                                            (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x0078)
#define CMIF_SLOT_BOUNDARY_IND                                        (CMIF_RAKE_GENERAL_CTRL_REG_BASE + 0x007C)

#define M_CMIF_STATE_CTRL_RD()                                        REG_READ(CMIF_STATE_CTRL)
#define M_CMIF_RECFG_EVENT_C0_RD()                                    REG_READ(CMIF_RECFG_EVENT_C0)
#define M_CMIF_RECFG_EVENT_C1_RD()                                    REG_READ(CMIF_RECFG_EVENT_C1)
#define M_CMIF_RECFG_EVENT_C2_RD()                                    REG_READ(CMIF_RECFG_EVENT_C2)
#define M_CMIF_RAKE_CTRL_C0_RD()                                      REG_READ(CMIF_RAKE_CTRL_C0)
#define M_CMIF_RAKE_CTRL_C1_RD()                                      REG_READ(CMIF_RAKE_CTRL_C1)
#define M_CMIF_RAKE_CTRL_C2_RD()                                      REG_READ(CMIF_RAKE_CTRL_C2)
#define M_CMIF_RAKE_CPICH_ON_C_RD(i)                                  REG_READ(CMIF_RAKE_CPICH_ON_C(i))
#define M_CMIF_RAKE_CPICH_OFF_C_RD(i)                                 REG_READ(CMIF_RAKE_CPICH_OFF_C(i))
#define M_CMIF_RAKE_CPICH_STATUS_C_RD(i)                              REG_READ(CMIF_RAKE_CPICH_STATUS_C(i))
#define M_CMIF_RAKE_T1_MODE_RD()                                      REG_READ(CMIF_RAKE_T1_MODE)
#define M_CMIF_DESP_RSH_BIT_L1_C_RD(i)                                REG_READ(CMIF_DESP_RSH_BIT_L1_C(i))
#define M_CMIF_EXT_RSH_BIT_L1_RD()                                    REG_READ(CMIF_EXT_RSH_BIT_L1)
#define M_CMIF_TIME1_SLOT_IDX_RD()                                    REG_READ(CMIF_TIME1_SLOT_IDX)
#define M_CMIF_TIME5_SLOT_IDX_RD()                                    REG_READ(CMIF_TIME5_SLOT_IDX)
#define M_CMIF_TIME6_SLOT_IDX_RD()                                    REG_READ(CMIF_TIME6_SLOT_IDX)
#define M_CMIF_TIME8_SLOT_IDX_RD()                                    REG_READ(CMIF_TIME8_SLOT_IDX)
#define M_CMIF_RXD_CTRL_RD()                                          REG_READ(CMIF_RXD_CTRL)
#define M_CMIF_BCH_CARR_IDX_RD()                                      REG_READ(CMIF_BCH_CARR_IDX)
#define M_CMIF_DSDS_CTRL_RD()                                         REG_READ(CMIF_DSDS_CTRL)
#define M_CMIF_DSDS_DESP_RSH_BIT_L1_RD()                              REG_READ(CMIF_DSDS_DESP_RSH_BIT_L1)
#define M_CMIF_DSDS_EXT_RSH_BIT_L1_RD()                               REG_READ(CMIF_DSDS_EXT_RSH_BIT_L1)
#define M_CMIF_DSDS_RXD_CTRL_RD()                                     REG_READ(CMIF_DSDS_RXD_CTRL)
#define M_CMIF_SLOT_BOUNDARY_IND_RD()                                 REG_READ(CMIF_SLOT_BOUNDARY_IND)

#define M_CMIF_STATE_CTRL_WR(reg)                                     REG_WRITE(CMIF_STATE_CTRL, reg)
#define M_CMIF_RECFG_EVENT_C0_WR(reg)                                 REG_WRITE(CMIF_RECFG_EVENT_C0, reg)
#define M_CMIF_RECFG_EVENT_C1_WR(reg)                                 REG_WRITE(CMIF_RECFG_EVENT_C1, reg)
#define M_CMIF_RECFG_EVENT_C2_WR(reg)                                 REG_WRITE(CMIF_RECFG_EVENT_C2, reg)
#define M_CMIF_RAKE_CTRL_C0_WR(reg)                                   REG_WRITE(CMIF_RAKE_CTRL_C0, reg)
#define M_CMIF_RAKE_CTRL_C1_WR(reg)                                   REG_WRITE(CMIF_RAKE_CTRL_C1, reg)
#define M_CMIF_RAKE_CTRL_C2_WR(reg)                                   REG_WRITE(CMIF_RAKE_CTRL_C2, reg)
#define M_CMIF_RAKE_CPICH_ON_C_WR(i, reg)                             REG_WRITE(CMIF_RAKE_CPICH_ON_C(i), reg)
#define M_CMIF_RAKE_CPICH_OFF_C_WR(i, reg)                            REG_WRITE(CMIF_RAKE_CPICH_OFF_C(i), reg)
#define M_CMIF_RAKE_CPICH_STATUS_C_WR(i, reg)                         REG_WRITE(CMIF_RAKE_CPICH_STATUS_C(i), reg)
#define M_CMIF_RAKE_T1_MODE_WR(reg)                                   REG_WRITE(CMIF_RAKE_T1_MODE, reg)
#define M_CMIF_DESP_RSH_BIT_L1_C_WR(i, reg)                           REG_WRITE(CMIF_DESP_RSH_BIT_L1_C(i), reg)
#define M_CMIF_EXT_RSH_BIT_L1_WR(reg)                                 REG_WRITE(CMIF_EXT_RSH_BIT_L1, reg)
#define M_CMIF_TIME1_SLOT_IDX_WR(reg)                                 REG_WRITE(CMIF_TIME1_SLOT_IDX, reg)
#define M_CMIF_TIME5_SLOT_IDX_WR(reg)                                 REG_WRITE(CMIF_TIME5_SLOT_IDX, reg)
#define M_CMIF_TIME6_SLOT_IDX_WR(reg)                                 REG_WRITE(CMIF_TIME6_SLOT_IDX, reg)
#define M_CMIF_TIME8_SLOT_IDX_WR(reg)                                 REG_WRITE(CMIF_TIME8_SLOT_IDX, reg)
#define M_CMIF_RXD_CTRL_WR(reg)                                       REG_WRITE(CMIF_RXD_CTRL, reg)
#define M_CMIF_BCH_CARR_IDX_WR(reg)                                   REG_WRITE(CMIF_BCH_CARR_IDX, reg)
#define M_CMIF_DSDS_CTRL_WR(reg)                                      REG_WRITE(CMIF_DSDS_CTRL, reg)
#define M_CMIF_DSDS_DESP_RSH_BIT_L1_WR(reg)                           REG_WRITE(CMIF_DSDS_DESP_RSH_BIT_L1, reg)
#define M_CMIF_DSDS_EXT_RSH_BIT_L1_WR(reg)                            REG_WRITE(CMIF_DSDS_EXT_RSH_BIT_L1, reg)
#define M_CMIF_DSDS_RXD_CTRL_WR(reg)                                  REG_WRITE(CMIF_DSDS_RXD_CTRL, reg)
#define M_CMIF_SLOT_BOUNDARY_IND_WR(reg)                              REG_WRITE(CMIF_SLOT_BOUNDARY_IND, reg)

#define CMIF_STATE_CTRL_SEARCHER_PI_EN_BIT_LSB                        (16)
#define CMIF_STATE_CTRL_SEARCHER_PI_EN_BIT_WIDTH                      (1)
#define CMIF_STATE_CTRL_SEARCHER_PI_EN_BIT_MASK                       ((UINT32) (((1<<CMIF_STATE_CTRL_SEARCHER_PI_EN_BIT_WIDTH)-1) << CMIF_STATE_CTRL_SEARCHER_PI_EN_BIT_LSB) )
#define CMIF_STATE_CTRL_SEARCHER_PI_EN_FLD_WR(reg, val)               (reg |= (val) << CMIF_STATE_CTRL_SEARCHER_PI_EN_BIT_LSB)
#define CMIF_STATE_CTRL_SEARCHER_PI_EN_FLD_RD()                       ((M_CMIF_STATE_CTRL_RD() & CMIF_STATE_CTRL_SEARCHER_PI_EN_BIT_MASK) >> CMIF_STATE_CTRL_SEARCHER_PI_EN_BIT_LSB)

#define CMIF_STATE_CTRL_C2_HSDPA_BIT_LSB                              (13)
#define CMIF_STATE_CTRL_C2_HSDPA_BIT_WIDTH                            (1)
#define CMIF_STATE_CTRL_C2_HSDPA_BIT_MASK                             ((UINT32) (((1<<CMIF_STATE_CTRL_C2_HSDPA_BIT_WIDTH)-1) << CMIF_STATE_CTRL_C2_HSDPA_BIT_LSB) )
#define CMIF_STATE_CTRL_C2_HSDPA_FLD_WR(reg, val)                     (reg |= (val) << CMIF_STATE_CTRL_C2_HSDPA_BIT_LSB)
#define CMIF_STATE_CTRL_C2_HSDPA_FLD_RD()                             ((M_CMIF_STATE_CTRL_RD() & CMIF_STATE_CTRL_C2_HSDPA_BIT_MASK) >> CMIF_STATE_CTRL_C2_HSDPA_BIT_LSB)

#define CMIF_STATE_CTRL_C1_HSUPA_BIT_LSB                              (12)
#define CMIF_STATE_CTRL_C1_HSUPA_BIT_WIDTH                            (1)
#define CMIF_STATE_CTRL_C1_HSUPA_BIT_MASK                             ((UINT32) (((1<<CMIF_STATE_CTRL_C1_HSUPA_BIT_WIDTH)-1) << CMIF_STATE_CTRL_C1_HSUPA_BIT_LSB) )
#define CMIF_STATE_CTRL_C1_HSUPA_FLD_WR(reg, val)                     (reg |= (val) << CMIF_STATE_CTRL_C1_HSUPA_BIT_LSB)
#define CMIF_STATE_CTRL_C1_HSUPA_FLD_RD()                             ((M_CMIF_STATE_CTRL_RD() & CMIF_STATE_CTRL_C1_HSUPA_BIT_MASK) >> CMIF_STATE_CTRL_C1_HSUPA_BIT_LSB)

#define CMIF_STATE_CTRL_C1_HSDPA_BIT_LSB                              (11)
#define CMIF_STATE_CTRL_C1_HSDPA_BIT_WIDTH                            (1)
#define CMIF_STATE_CTRL_C1_HSDPA_BIT_MASK                             ((UINT32) (((1<<CMIF_STATE_CTRL_C1_HSDPA_BIT_WIDTH)-1) << CMIF_STATE_CTRL_C1_HSDPA_BIT_LSB) )
#define CMIF_STATE_CTRL_C1_HSDPA_FLD_WR(reg, val)                     (reg |= (val) << CMIF_STATE_CTRL_C1_HSDPA_BIT_LSB)
#define CMIF_STATE_CTRL_C1_HSDPA_FLD_RD()                             ((M_CMIF_STATE_CTRL_RD() & CMIF_STATE_CTRL_C1_HSDPA_BIT_MASK) >> CMIF_STATE_CTRL_C1_HSDPA_BIT_LSB)

#define CMIF_STATE_CTRL_C0_HSUPA_BIT_LSB                              (10)
#define CMIF_STATE_CTRL_C0_HSUPA_BIT_WIDTH                            (1)
#define CMIF_STATE_CTRL_C0_HSUPA_BIT_MASK                             ((UINT32) (((1<<CMIF_STATE_CTRL_C0_HSUPA_BIT_WIDTH)-1) << CMIF_STATE_CTRL_C0_HSUPA_BIT_LSB) )
#define CMIF_STATE_CTRL_C0_HSUPA_FLD_WR(reg, val)                     (reg |= (val) << CMIF_STATE_CTRL_C0_HSUPA_BIT_LSB)
#define CMIF_STATE_CTRL_C0_HSUPA_FLD_RD()                             ((M_CMIF_STATE_CTRL_RD() & CMIF_STATE_CTRL_C0_HSUPA_BIT_MASK) >> CMIF_STATE_CTRL_C0_HSUPA_BIT_LSB)

#define CMIF_STATE_CTRL_C0_HSDPA_BIT_LSB                              (9)
#define CMIF_STATE_CTRL_C0_HSDPA_BIT_WIDTH                            (1)
#define CMIF_STATE_CTRL_C0_HSDPA_BIT_MASK                             ((UINT32) (((1<<CMIF_STATE_CTRL_C0_HSDPA_BIT_WIDTH)-1) << CMIF_STATE_CTRL_C0_HSDPA_BIT_LSB) )
#define CMIF_STATE_CTRL_C0_HSDPA_FLD_WR(reg, val)                     (reg |= (val) << CMIF_STATE_CTRL_C0_HSDPA_BIT_LSB)
#define CMIF_STATE_CTRL_C0_HSDPA_FLD_RD()                             ((M_CMIF_STATE_CTRL_RD() & CMIF_STATE_CTRL_C0_HSDPA_BIT_MASK) >> CMIF_STATE_CTRL_C0_HSDPA_BIT_LSB)

#define CMIF_STATE_CTRL_R99_EN_BIT_LSB                                (8)
#define CMIF_STATE_CTRL_R99_EN_BIT_WIDTH                              (1)
#define CMIF_STATE_CTRL_R99_EN_BIT_MASK                               ((UINT32) (((1<<CMIF_STATE_CTRL_R99_EN_BIT_WIDTH)-1) << CMIF_STATE_CTRL_R99_EN_BIT_LSB) )
#define CMIF_STATE_CTRL_R99_EN_FLD_WR(reg, val)                       (reg |= (val) << CMIF_STATE_CTRL_R99_EN_BIT_LSB)
#define CMIF_STATE_CTRL_R99_EN_FLD_RD()                               ((M_CMIF_STATE_CTRL_RD() & CMIF_STATE_CTRL_R99_EN_BIT_MASK) >> CMIF_STATE_CTRL_R99_EN_BIT_LSB)

#define CMIF_STATE_CTRL_UL1D_STATE_BIT_LSB                            (0)
#define CMIF_STATE_CTRL_UL1D_STATE_BIT_WIDTH                          (3)
#define CMIF_STATE_CTRL_UL1D_STATE_BIT_MASK                           ((UINT32) (((1<<CMIF_STATE_CTRL_UL1D_STATE_BIT_WIDTH)-1) << CMIF_STATE_CTRL_UL1D_STATE_BIT_LSB) )
#define CMIF_STATE_CTRL_UL1D_STATE_FLD_WR(reg, val)                   (reg |= (val) << CMIF_STATE_CTRL_UL1D_STATE_BIT_LSB)
#define CMIF_STATE_CTRL_UL1D_STATE_FLD_RD()                           ((M_CMIF_STATE_CTRL_RD() & CMIF_STATE_CTRL_UL1D_STATE_BIT_MASK) >> CMIF_STATE_CTRL_UL1D_STATE_BIT_LSB)

#define CMIF_RECFG_EVENT_C0_SERVING_CELL_CHANGE_BIT_LSB               (13)
#define CMIF_RECFG_EVENT_C0_SERVING_CELL_CHANGE_BIT_WIDTH             (1)
#define CMIF_RECFG_EVENT_C0_SERVING_CELL_CHANGE_BIT_MASK              ((UINT32) (((1<<CMIF_RECFG_EVENT_C0_SERVING_CELL_CHANGE_BIT_WIDTH)-1) << CMIF_RECFG_EVENT_C0_SERVING_CELL_CHANGE_BIT_LSB) )
#define CMIF_RECFG_EVENT_C0_SERVING_CELL_CHANGE_FLD_WR(reg, val)      (reg |= (val) << CMIF_RECFG_EVENT_C0_SERVING_CELL_CHANGE_BIT_LSB)
#define CMIF_RECFG_EVENT_C0_SERVING_CELL_CHANGE_FLD_RD()              ((M_CMIF_RECFG_EVENT_C0_RD() & CMIF_RECFG_EVENT_C0_SERVING_CELL_CHANGE_BIT_MASK) >> CMIF_RECFG_EVENT_C0_SERVING_CELL_CHANGE_BIT_LSB)

#define CMIF_RECFG_EVENT_C0_HIRGCH_CFG_CHANGE_BIT_LSB                 (9)
#define CMIF_RECFG_EVENT_C0_HIRGCH_CFG_CHANGE_BIT_WIDTH               (4)
#define CMIF_RECFG_EVENT_C0_HIRGCH_CFG_CHANGE_BIT_MASK                ((UINT32) (((1<<CMIF_RECFG_EVENT_C0_HIRGCH_CFG_CHANGE_BIT_WIDTH)-1) << CMIF_RECFG_EVENT_C0_HIRGCH_CFG_CHANGE_BIT_LSB) )
#define CMIF_RECFG_EVENT_C0_HIRGCH_CFG_CHANGE_FLD_WR(reg, val)        (reg |= (val) << CMIF_RECFG_EVENT_C0_HIRGCH_CFG_CHANGE_BIT_LSB)
#define CMIF_RECFG_EVENT_C0_HIRGCH_CFG_CHANGE_FLD_RD()                ((M_CMIF_RECFG_EVENT_C0_RD() & CMIF_RECFG_EVENT_C0_HIRGCH_CFG_CHANGE_BIT_MASK) >> CMIF_RECFG_EVENT_C0_HIRGCH_CFG_CHANGE_BIT_LSB)

#define CMIF_RECFG_EVENT_C0_AGCH_CFG_CHANGE_BIT_LSB                   (8)
#define CMIF_RECFG_EVENT_C0_AGCH_CFG_CHANGE_BIT_WIDTH                 (1)
#define CMIF_RECFG_EVENT_C0_AGCH_CFG_CHANGE_BIT_MASK                  ((UINT32) (((1<<CMIF_RECFG_EVENT_C0_AGCH_CFG_CHANGE_BIT_WIDTH)-1) << CMIF_RECFG_EVENT_C0_AGCH_CFG_CHANGE_BIT_LSB) )
#define CMIF_RECFG_EVENT_C0_AGCH_CFG_CHANGE_FLD_WR(reg, val)          (reg |= (val) << CMIF_RECFG_EVENT_C0_AGCH_CFG_CHANGE_BIT_LSB)
#define CMIF_RECFG_EVENT_C0_AGCH_CFG_CHANGE_FLD_RD()                  ((M_CMIF_RECFG_EVENT_C0_RD() & CMIF_RECFG_EVENT_C0_AGCH_CFG_CHANGE_BIT_MASK) >> CMIF_RECFG_EVENT_C0_AGCH_CFG_CHANGE_BIT_LSB)

#define CMIF_RECFG_EVENT_C0_TGT_HSSCCH_CFG_CHANGE_BIT_LSB             (7)
#define CMIF_RECFG_EVENT_C0_TGT_HSSCCH_CFG_CHANGE_BIT_WIDTH           (1)
#define CMIF_RECFG_EVENT_C0_TGT_HSSCCH_CFG_CHANGE_BIT_MASK            ((UINT32) (((1<<CMIF_RECFG_EVENT_C0_TGT_HSSCCH_CFG_CHANGE_BIT_WIDTH)-1) << CMIF_RECFG_EVENT_C0_TGT_HSSCCH_CFG_CHANGE_BIT_LSB) )
#define CMIF_RECFG_EVENT_C0_TGT_HSSCCH_CFG_CHANGE_FLD_WR(reg, val)    (reg |= (val) << CMIF_RECFG_EVENT_C0_TGT_HSSCCH_CFG_CHANGE_BIT_LSB)
#define CMIF_RECFG_EVENT_C0_TGT_HSSCCH_CFG_CHANGE_FLD_RD()            ((M_CMIF_RECFG_EVENT_C0_RD() & CMIF_RECFG_EVENT_C0_TGT_HSSCCH_CFG_CHANGE_BIT_MASK) >> CMIF_RECFG_EVENT_C0_TGT_HSSCCH_CFG_CHANGE_BIT_LSB)

#define CMIF_RECFG_EVENT_C0_HSSCCH_CFG_CHANGE_BIT_LSB                 (6)
#define CMIF_RECFG_EVENT_C0_HSSCCH_CFG_CHANGE_BIT_WIDTH               (1)
#define CMIF_RECFG_EVENT_C0_HSSCCH_CFG_CHANGE_BIT_MASK                ((UINT32) (((1<<CMIF_RECFG_EVENT_C0_HSSCCH_CFG_CHANGE_BIT_WIDTH)-1) << CMIF_RECFG_EVENT_C0_HSSCCH_CFG_CHANGE_BIT_LSB) )
#define CMIF_RECFG_EVENT_C0_HSSCCH_CFG_CHANGE_FLD_WR(reg, val)        (reg |= (val) << CMIF_RECFG_EVENT_C0_HSSCCH_CFG_CHANGE_BIT_LSB)
#define CMIF_RECFG_EVENT_C0_HSSCCH_CFG_CHANGE_FLD_RD()                ((M_CMIF_RECFG_EVENT_C0_RD() & CMIF_RECFG_EVENT_C0_HSSCCH_CFG_CHANGE_BIT_MASK) >> CMIF_RECFG_EVENT_C0_HSSCCH_CFG_CHANGE_BIT_LSB)

#define CMIF_RECFG_EVENT_C0_DPCH_CFG_CHANGE_BIT_LSB                   (0)
#define CMIF_RECFG_EVENT_C0_DPCH_CFG_CHANGE_BIT_WIDTH                 (6)
#define CMIF_RECFG_EVENT_C0_DPCH_CFG_CHANGE_BIT_MASK                  ((UINT32) (((1<<CMIF_RECFG_EVENT_C0_DPCH_CFG_CHANGE_BIT_WIDTH)-1) << CMIF_RECFG_EVENT_C0_DPCH_CFG_CHANGE_BIT_LSB) )
#define CMIF_RECFG_EVENT_C0_DPCH_CFG_CHANGE_FLD_WR(reg, val)          (reg |= (val) << CMIF_RECFG_EVENT_C0_DPCH_CFG_CHANGE_BIT_LSB)
#define CMIF_RECFG_EVENT_C0_DPCH_CFG_CHANGE_FLD_RD()                  ((M_CMIF_RECFG_EVENT_C0_RD() & CMIF_RECFG_EVENT_C0_DPCH_CFG_CHANGE_BIT_MASK) >> CMIF_RECFG_EVENT_C0_DPCH_CFG_CHANGE_BIT_LSB)

#define CMIF_RECFG_EVENT_C1_SERVING_CELL_CHANGE_BIT_LSB               (13)
#define CMIF_RECFG_EVENT_C1_SERVING_CELL_CHANGE_BIT_WIDTH             (1)
#define CMIF_RECFG_EVENT_C1_SERVING_CELL_CHANGE_BIT_MASK              ((UINT32) (((1<<CMIF_RECFG_EVENT_C1_SERVING_CELL_CHANGE_BIT_WIDTH)-1) << CMIF_RECFG_EVENT_C1_SERVING_CELL_CHANGE_BIT_LSB) )
#define CMIF_RECFG_EVENT_C1_SERVING_CELL_CHANGE_FLD_WR(reg, val)      (reg |= (val) << CMIF_RECFG_EVENT_C1_SERVING_CELL_CHANGE_BIT_LSB)
#define CMIF_RECFG_EVENT_C1_SERVING_CELL_CHANGE_FLD_RD()              ((M_CMIF_RECFG_EVENT_C1_RD() & CMIF_RECFG_EVENT_C1_SERVING_CELL_CHANGE_BIT_MASK) >> CMIF_RECFG_EVENT_C1_SERVING_CELL_CHANGE_BIT_LSB)

#define CMIF_RECFG_EVENT_C1_HIRGCH_CFG_CHANGE_BIT_LSB                 (9)
#define CMIF_RECFG_EVENT_C1_HIRGCH_CFG_CHANGE_BIT_WIDTH               (4)
#define CMIF_RECFG_EVENT_C1_HIRGCH_CFG_CHANGE_BIT_MASK                ((UINT32) (((1<<CMIF_RECFG_EVENT_C1_HIRGCH_CFG_CHANGE_BIT_WIDTH)-1) << CMIF_RECFG_EVENT_C1_HIRGCH_CFG_CHANGE_BIT_LSB) )
#define CMIF_RECFG_EVENT_C1_HIRGCH_CFG_CHANGE_FLD_WR(reg, val)        (reg |= (val) << CMIF_RECFG_EVENT_C1_HIRGCH_CFG_CHANGE_BIT_LSB)
#define CMIF_RECFG_EVENT_C1_HIRGCH_CFG_CHANGE_FLD_RD()                ((M_CMIF_RECFG_EVENT_C1_RD() & CMIF_RECFG_EVENT_C1_HIRGCH_CFG_CHANGE_BIT_MASK) >> CMIF_RECFG_EVENT_C1_HIRGCH_CFG_CHANGE_BIT_LSB)

#define CMIF_RECFG_EVENT_C1_AGCH_CFG_CHANGE_BIT_LSB                   (8)
#define CMIF_RECFG_EVENT_C1_AGCH_CFG_CHANGE_BIT_WIDTH                 (1)
#define CMIF_RECFG_EVENT_C1_AGCH_CFG_CHANGE_BIT_MASK                  ((UINT32) (((1<<CMIF_RECFG_EVENT_C1_AGCH_CFG_CHANGE_BIT_WIDTH)-1) << CMIF_RECFG_EVENT_C1_AGCH_CFG_CHANGE_BIT_LSB) )
#define CMIF_RECFG_EVENT_C1_AGCH_CFG_CHANGE_FLD_WR(reg, val)          (reg |= (val) << CMIF_RECFG_EVENT_C1_AGCH_CFG_CHANGE_BIT_LSB)
#define CMIF_RECFG_EVENT_C1_AGCH_CFG_CHANGE_FLD_RD()                  ((M_CMIF_RECFG_EVENT_C1_RD() & CMIF_RECFG_EVENT_C1_AGCH_CFG_CHANGE_BIT_MASK) >> CMIF_RECFG_EVENT_C1_AGCH_CFG_CHANGE_BIT_LSB)

#define CMIF_RECFG_EVENT_C1_HSSCCH_CFG_CHANGE_BIT_LSB                 (6)
#define CMIF_RECFG_EVENT_C1_HSSCCH_CFG_CHANGE_BIT_WIDTH               (1)
#define CMIF_RECFG_EVENT_C1_HSSCCH_CFG_CHANGE_BIT_MASK                ((UINT32) (((1<<CMIF_RECFG_EVENT_C1_HSSCCH_CFG_CHANGE_BIT_WIDTH)-1) << CMIF_RECFG_EVENT_C1_HSSCCH_CFG_CHANGE_BIT_LSB) )
#define CMIF_RECFG_EVENT_C1_HSSCCH_CFG_CHANGE_FLD_WR(reg, val)        (reg |= (val) << CMIF_RECFG_EVENT_C1_HSSCCH_CFG_CHANGE_BIT_LSB)
#define CMIF_RECFG_EVENT_C1_HSSCCH_CFG_CHANGE_FLD_RD()                ((M_CMIF_RECFG_EVENT_C1_RD() & CMIF_RECFG_EVENT_C1_HSSCCH_CFG_CHANGE_BIT_MASK) >> CMIF_RECFG_EVENT_C1_HSSCCH_CFG_CHANGE_BIT_LSB)

#define CMIF_RECFG_EVENT_C1_FDPCH_CFG_CHANGE_BIT_LSB                  (0)
#define CMIF_RECFG_EVENT_C1_FDPCH_CFG_CHANGE_BIT_WIDTH                (4)
#define CMIF_RECFG_EVENT_C1_FDPCH_CFG_CHANGE_BIT_MASK                 ((UINT32) (((1<<CMIF_RECFG_EVENT_C1_FDPCH_CFG_CHANGE_BIT_WIDTH)-1) << CMIF_RECFG_EVENT_C1_FDPCH_CFG_CHANGE_BIT_LSB) )
#define CMIF_RECFG_EVENT_C1_FDPCH_CFG_CHANGE_FLD_WR(reg, val)         (reg |= (val) << CMIF_RECFG_EVENT_C1_FDPCH_CFG_CHANGE_BIT_LSB)
#define CMIF_RECFG_EVENT_C1_FDPCH_CFG_CHANGE_FLD_RD()                 ((M_CMIF_RECFG_EVENT_C1_RD() & CMIF_RECFG_EVENT_C1_FDPCH_CFG_CHANGE_BIT_MASK) >> CMIF_RECFG_EVENT_C1_FDPCH_CFG_CHANGE_BIT_LSB)

#define CMIF_RECFG_EVENT_C2_HSSCCH_CFG_CHANGE_BIT_LSB                 (6)
#define CMIF_RECFG_EVENT_C2_HSSCCH_CFG_CHANGE_BIT_WIDTH               (1)
#define CMIF_RECFG_EVENT_C2_HSSCCH_CFG_CHANGE_BIT_MASK                ((UINT32) (((1<<CMIF_RECFG_EVENT_C2_HSSCCH_CFG_CHANGE_BIT_WIDTH)-1) << CMIF_RECFG_EVENT_C2_HSSCCH_CFG_CHANGE_BIT_LSB) )
#define CMIF_RECFG_EVENT_C2_HSSCCH_CFG_CHANGE_FLD_WR(reg, val)        (reg |= (val) << CMIF_RECFG_EVENT_C2_HSSCCH_CFG_CHANGE_BIT_LSB)
#define CMIF_RECFG_EVENT_C2_HSSCCH_CFG_CHANGE_FLD_RD()                ((M_CMIF_RECFG_EVENT_C2_RD() & CMIF_RECFG_EVENT_C2_HSSCCH_CFG_CHANGE_BIT_MASK) >> CMIF_RECFG_EVENT_C2_HSSCCH_CFG_CHANGE_BIT_LSB)

#define CMIF_RAKE_CTRL_C0_SPEST_BIT_LSB                               (3)
#define CMIF_RAKE_CTRL_C0_SPEST_BIT_WIDTH                             (1)
#define CMIF_RAKE_CTRL_C0_SPEST_BIT_MASK                              ((UINT32) (((1<<CMIF_RAKE_CTRL_C0_SPEST_BIT_WIDTH)-1) << CMIF_RAKE_CTRL_C0_SPEST_BIT_LSB) )
#define CMIF_RAKE_CTRL_C0_SPEST_FLD_WR(reg, val)                      (reg |= (val) << CMIF_RAKE_CTRL_C0_SPEST_BIT_LSB)
#define CMIF_RAKE_CTRL_C0_SPEST_FLD_RD()                              ((M_CMIF_RAKE_CTRL_C0_RD() & CMIF_RAKE_CTRL_C0_SPEST_BIT_MASK) >> CMIF_RAKE_CTRL_C0_SPEST_BIT_LSB)

#define CMIF_RAKE_CTRL_C0_FOEL_BIT_LSB                                (2)
#define CMIF_RAKE_CTRL_C0_FOEL_BIT_WIDTH                              (1)
#define CMIF_RAKE_CTRL_C0_FOEL_BIT_MASK                               ((UINT32) (((1<<CMIF_RAKE_CTRL_C0_FOEL_BIT_WIDTH)-1) << CMIF_RAKE_CTRL_C0_FOEL_BIT_LSB) )
#define CMIF_RAKE_CTRL_C0_FOEL_FLD_WR(reg, val)                       (reg |= (val) << CMIF_RAKE_CTRL_C0_FOEL_BIT_LSB)
#define CMIF_RAKE_CTRL_C0_FOEL_FLD_RD()                               ((M_CMIF_RAKE_CTRL_C0_RD() & CMIF_RAKE_CTRL_C0_FOEL_BIT_MASK) >> CMIF_RAKE_CTRL_C0_FOEL_BIT_LSB)

#define CMIF_RAKE_CTRL_C0_FOEH_BIT_LSB                                (1)
#define CMIF_RAKE_CTRL_C0_FOEH_BIT_WIDTH                              (1)
#define CMIF_RAKE_CTRL_C0_FOEH_BIT_MASK                               ((UINT32) (((1<<CMIF_RAKE_CTRL_C0_FOEH_BIT_WIDTH)-1) << CMIF_RAKE_CTRL_C0_FOEH_BIT_LSB) )
#define CMIF_RAKE_CTRL_C0_FOEH_FLD_WR(reg, val)                       (reg |= (val) << CMIF_RAKE_CTRL_C0_FOEH_BIT_LSB)
#define CMIF_RAKE_CTRL_C0_FOEH_FLD_RD()                               ((M_CMIF_RAKE_CTRL_C0_RD() & CMIF_RAKE_CTRL_C0_FOEH_BIT_MASK) >> CMIF_RAKE_CTRL_C0_FOEH_BIT_LSB)

#define CMIF_RAKE_CTRL_C0_AFC_BIT_LSB                                 (0)
#define CMIF_RAKE_CTRL_C0_AFC_BIT_WIDTH                               (1)
#define CMIF_RAKE_CTRL_C0_AFC_BIT_MASK                                ((UINT32) (((1<<CMIF_RAKE_CTRL_C0_AFC_BIT_WIDTH)-1) << CMIF_RAKE_CTRL_C0_AFC_BIT_LSB) )
#define CMIF_RAKE_CTRL_C0_AFC_FLD_WR(reg, val)                        (reg |= (val) << CMIF_RAKE_CTRL_C0_AFC_BIT_LSB)
#define CMIF_RAKE_CTRL_C0_AFC_FLD_RD()                                ((M_CMIF_RAKE_CTRL_C0_RD() & CMIF_RAKE_CTRL_C0_AFC_BIT_MASK) >> CMIF_RAKE_CTRL_C0_AFC_BIT_LSB)

#define CMIF_RAKE_CTRL_C1_FOEH_BIT_LSB                                (1)
#define CMIF_RAKE_CTRL_C1_FOEH_BIT_WIDTH                              (1)
#define CMIF_RAKE_CTRL_C1_FOEH_BIT_MASK                               ((UINT32) (((1<<CMIF_RAKE_CTRL_C1_FOEH_BIT_WIDTH)-1) << CMIF_RAKE_CTRL_C1_FOEH_BIT_LSB) )
#define CMIF_RAKE_CTRL_C1_FOEH_FLD_WR(reg, val)                       (reg |= (val) << CMIF_RAKE_CTRL_C1_FOEH_BIT_LSB)
#define CMIF_RAKE_CTRL_C1_FOEH_FLD_RD()                               ((M_CMIF_RAKE_CTRL_C1_RD() & CMIF_RAKE_CTRL_C1_FOEH_BIT_MASK) >> CMIF_RAKE_CTRL_C1_FOEH_BIT_LSB)

#define CMIF_RAKE_CTRL_C1_AFC_BIT_LSB                                 (0)
#define CMIF_RAKE_CTRL_C1_AFC_BIT_WIDTH                               (1)
#define CMIF_RAKE_CTRL_C1_AFC_BIT_MASK                                ((UINT32) (((1<<CMIF_RAKE_CTRL_C1_AFC_BIT_WIDTH)-1) << CMIF_RAKE_CTRL_C1_AFC_BIT_LSB) )
#define CMIF_RAKE_CTRL_C1_AFC_FLD_WR(reg, val)                        (reg |= (val) << CMIF_RAKE_CTRL_C1_AFC_BIT_LSB)
#define CMIF_RAKE_CTRL_C1_AFC_FLD_RD()                                ((M_CMIF_RAKE_CTRL_C1_RD() & CMIF_RAKE_CTRL_C1_AFC_BIT_MASK) >> CMIF_RAKE_CTRL_C1_AFC_BIT_LSB)

#define CMIF_RAKE_CTRL_C2_FOEH_BIT_LSB                                (1)
#define CMIF_RAKE_CTRL_C2_FOEH_BIT_WIDTH                              (1)
#define CMIF_RAKE_CTRL_C2_FOEH_BIT_MASK                               ((UINT32) (((1<<CMIF_RAKE_CTRL_C2_FOEH_BIT_WIDTH)-1) << CMIF_RAKE_CTRL_C2_FOEH_BIT_LSB) )
#define CMIF_RAKE_CTRL_C2_FOEH_FLD_WR(reg, val)                       (reg |= (val) << CMIF_RAKE_CTRL_C2_FOEH_BIT_LSB)
#define CMIF_RAKE_CTRL_C2_FOEH_FLD_RD()                               ((M_CMIF_RAKE_CTRL_C2_RD() & CMIF_RAKE_CTRL_C2_FOEH_BIT_MASK) >> CMIF_RAKE_CTRL_C2_FOEH_BIT_LSB)

#define CMIF_RAKE_CTRL_C2_AFC_BIT_LSB                                 (0)
#define CMIF_RAKE_CTRL_C2_AFC_BIT_WIDTH                               (1)
#define CMIF_RAKE_CTRL_C2_AFC_BIT_MASK                                ((UINT32) (((1<<CMIF_RAKE_CTRL_C2_AFC_BIT_WIDTH)-1) << CMIF_RAKE_CTRL_C2_AFC_BIT_LSB) )
#define CMIF_RAKE_CTRL_C2_AFC_FLD_WR(reg, val)                        (reg |= (val) << CMIF_RAKE_CTRL_C2_AFC_BIT_LSB)
#define CMIF_RAKE_CTRL_C2_AFC_FLD_RD()                                ((M_CMIF_RAKE_CTRL_C2_RD() & CMIF_RAKE_CTRL_C2_AFC_BIT_MASK) >> CMIF_RAKE_CTRL_C2_AFC_BIT_LSB)

#define CMIF_RAKE_CPICH_ON_C_CPICH_EVENT_ON_BIT_LSB                   (16)
#define CMIF_RAKE_CPICH_ON_C_CPICH_EVENT_ON_BIT_WIDTH                 (16)
#define CMIF_RAKE_CPICH_ON_C_CPICH_EVENT_ON_BIT_MASK                  ((UINT32) (((1<<CMIF_RAKE_CPICH_ON_C_CPICH_EVENT_ON_BIT_WIDTH)-1) << CMIF_RAKE_CPICH_ON_C_CPICH_EVENT_ON_BIT_LSB) )
#define CMIF_RAKE_CPICH_ON_C_CPICH_EVENT_ON_FLD_WR(reg, val)          (reg |= (val) << CMIF_RAKE_CPICH_ON_C_CPICH_EVENT_ON_BIT_LSB)
#define CMIF_RAKE_CPICH_ON_C_CPICH_EVENT_ON_FLD_RD(i)                 ((M_CMIF_RAKE_CPICH_ON_C_RD(i) & CMIF_RAKE_CPICH_ON_C_CPICH_EVENT_ON_BIT_MASK) >> CMIF_RAKE_CPICH_ON_C_CPICH_EVENT_ON_BIT_LSB)

#define CMIF_RAKE_CPICH_ON_C_MODE_BIT_LSB                             (8)
#define CMIF_RAKE_CPICH_ON_C_MODE_BIT_WIDTH                           (1)
#define CMIF_RAKE_CPICH_ON_C_MODE_BIT_MASK                            ((UINT32) (((1<<CMIF_RAKE_CPICH_ON_C_MODE_BIT_WIDTH)-1) << CMIF_RAKE_CPICH_ON_C_MODE_BIT_LSB) )
#define CMIF_RAKE_CPICH_ON_C_MODE_FLD_WR(reg, val)                    (reg |= (val) << CMIF_RAKE_CPICH_ON_C_MODE_BIT_LSB)
#define CMIF_RAKE_CPICH_ON_C_MODE_FLD_RD(i)                           ((M_CMIF_RAKE_CPICH_ON_C_RD(i) & CMIF_RAKE_CPICH_ON_C_MODE_BIT_MASK) >> CMIF_RAKE_CPICH_ON_C_MODE_BIT_LSB)

#define CMIF_RAKE_CPICH_ON_C_EN_BIT_LSB                               (0)
#define CMIF_RAKE_CPICH_ON_C_EN_BIT_WIDTH                             (1)
#define CMIF_RAKE_CPICH_ON_C_EN_BIT_MASK                              ((UINT32) (((1<<CMIF_RAKE_CPICH_ON_C_EN_BIT_WIDTH)-1) << CMIF_RAKE_CPICH_ON_C_EN_BIT_LSB) )
#define CMIF_RAKE_CPICH_ON_C_EN_FLD_WR(reg, val)                      (reg |= (val) << CMIF_RAKE_CPICH_ON_C_EN_BIT_LSB)
#define CMIF_RAKE_CPICH_ON_C_EN_FLD_RD(i)                             ((M_CMIF_RAKE_CPICH_ON_C_RD(i) & CMIF_RAKE_CPICH_ON_C_EN_BIT_MASK) >> CMIF_RAKE_CPICH_ON_C_EN_BIT_LSB)

#define CMIF_RAKE_CPICH_OFF_C_CPICH_EVENT_OFF_BIT_LSB                 (16)
#define CMIF_RAKE_CPICH_OFF_C_CPICH_EVENT_OFF_BIT_WIDTH               (16)
#define CMIF_RAKE_CPICH_OFF_C_CPICH_EVENT_OFF_BIT_MASK                ((UINT32) (((1<<CMIF_RAKE_CPICH_OFF_C_CPICH_EVENT_OFF_BIT_WIDTH)-1) << CMIF_RAKE_CPICH_OFF_C_CPICH_EVENT_OFF_BIT_LSB) )
#define CMIF_RAKE_CPICH_OFF_C_CPICH_EVENT_OFF_FLD_WR(reg, val)        (reg |= (val) << CMIF_RAKE_CPICH_OFF_C_CPICH_EVENT_OFF_BIT_LSB)
#define CMIF_RAKE_CPICH_OFF_C_CPICH_EVENT_OFF_FLD_RD(i)               ((M_CMIF_RAKE_CPICH_OFF_C_RD(i) & CMIF_RAKE_CPICH_OFF_C_CPICH_EVENT_OFF_BIT_MASK) >> CMIF_RAKE_CPICH_OFF_C_CPICH_EVENT_OFF_BIT_LSB)

#define CMIF_RAKE_CPICH_OFF_C_MODE_BIT_LSB                            (8)
#define CMIF_RAKE_CPICH_OFF_C_MODE_BIT_WIDTH                          (1)
#define CMIF_RAKE_CPICH_OFF_C_MODE_BIT_MASK                           ((UINT32) (((1<<CMIF_RAKE_CPICH_OFF_C_MODE_BIT_WIDTH)-1) << CMIF_RAKE_CPICH_OFF_C_MODE_BIT_LSB) )
#define CMIF_RAKE_CPICH_OFF_C_MODE_FLD_WR(reg, val)                   (reg |= (val) << CMIF_RAKE_CPICH_OFF_C_MODE_BIT_LSB)
#define CMIF_RAKE_CPICH_OFF_C_MODE_FLD_RD(i)                          ((M_CMIF_RAKE_CPICH_OFF_C_RD(i) & CMIF_RAKE_CPICH_OFF_C_MODE_BIT_MASK) >> CMIF_RAKE_CPICH_OFF_C_MODE_BIT_LSB)

#define CMIF_RAKE_CPICH_OFF_C_EN_BIT_LSB                              (0)
#define CMIF_RAKE_CPICH_OFF_C_EN_BIT_WIDTH                            (1)
#define CMIF_RAKE_CPICH_OFF_C_EN_BIT_MASK                             ((UINT32) (((1<<CMIF_RAKE_CPICH_OFF_C_EN_BIT_WIDTH)-1) << CMIF_RAKE_CPICH_OFF_C_EN_BIT_LSB) )
#define CMIF_RAKE_CPICH_OFF_C_EN_FLD_WR(reg, val)                     (reg |= (val) << CMIF_RAKE_CPICH_OFF_C_EN_BIT_LSB)
#define CMIF_RAKE_CPICH_OFF_C_EN_FLD_RD(i)                            ((M_CMIF_RAKE_CPICH_OFF_C_RD(i) & CMIF_RAKE_CPICH_OFF_C_EN_BIT_MASK) >> CMIF_RAKE_CPICH_OFF_C_EN_BIT_LSB)

#define CMIF_RAKE_CPICH_STATUS_C_STATUS_BIT_LSB                       (0)
#define CMIF_RAKE_CPICH_STATUS_C_STATUS_BIT_WIDTH                     (1)
#define CMIF_RAKE_CPICH_STATUS_C_STATUS_BIT_MASK                      ((UINT32) (((1<<CMIF_RAKE_CPICH_STATUS_C_STATUS_BIT_WIDTH)-1) << CMIF_RAKE_CPICH_STATUS_C_STATUS_BIT_LSB) )
#define CMIF_RAKE_CPICH_STATUS_C_STATUS_FLD_WR(reg, val)              (reg |= (val) << CMIF_RAKE_CPICH_STATUS_C_STATUS_BIT_LSB)
#define CMIF_RAKE_CPICH_STATUS_C_STATUS_FLD_RD(i)                     ((M_CMIF_RAKE_CPICH_STATUS_C_RD(i) & CMIF_RAKE_CPICH_STATUS_C_STATUS_BIT_MASK) >> CMIF_RAKE_CPICH_STATUS_C_STATUS_BIT_LSB)

#define CMIF_RAKE_T1_MODE_MODE_BIT_LSB                                (0)
#define CMIF_RAKE_T1_MODE_MODE_BIT_WIDTH                              (1)
#define CMIF_RAKE_T1_MODE_MODE_BIT_MASK                               ((UINT32) (((1<<CMIF_RAKE_T1_MODE_MODE_BIT_WIDTH)-1) << CMIF_RAKE_T1_MODE_MODE_BIT_LSB) )
#define CMIF_RAKE_T1_MODE_MODE_FLD_WR(reg, val)                       (reg |= (val) << CMIF_RAKE_T1_MODE_MODE_BIT_LSB)
#define CMIF_RAKE_T1_MODE_MODE_FLD_RD()                               ((M_CMIF_RAKE_T1_MODE_RD() & CMIF_RAKE_T1_MODE_MODE_BIT_MASK) >> CMIF_RAKE_T1_MODE_MODE_BIT_LSB)

#define CMIF_DESP_RSH_BIT_L1_C_HIRG_RSH_BIT_BIT_LSB                   (5)
#define CMIF_DESP_RSH_BIT_L1_C_HIRG_RSH_BIT_BIT_WIDTH                 (2)
#define CMIF_DESP_RSH_BIT_L1_C_HIRG_RSH_BIT_BIT_MASK                  ((UINT32) (((1<<CMIF_DESP_RSH_BIT_L1_C_HIRG_RSH_BIT_BIT_WIDTH)-1) << CMIF_DESP_RSH_BIT_L1_C_HIRG_RSH_BIT_BIT_LSB) )
#define CMIF_DESP_RSH_BIT_L1_C_HIRG_RSH_BIT_FLD_WR(reg, val)          (reg |= (val) << CMIF_DESP_RSH_BIT_L1_C_HIRG_RSH_BIT_BIT_LSB)
#define CMIF_DESP_RSH_BIT_L1_C_HIRG_RSH_BIT_FLD_RD(i)                 ((M_CMIF_DESP_RSH_BIT_L1_C_RD(i) & CMIF_DESP_RSH_BIT_L1_C_HIRG_RSH_BIT_BIT_MASK) >> CMIF_DESP_RSH_BIT_L1_C_HIRG_RSH_BIT_BIT_LSB)

#define CMIF_DESP_RSH_BIT_L1_C_PHCH0_RSH_BIT_BIT_LSB                  (3)
#define CMIF_DESP_RSH_BIT_L1_C_PHCH0_RSH_BIT_BIT_WIDTH                (2)
#define CMIF_DESP_RSH_BIT_L1_C_PHCH0_RSH_BIT_BIT_MASK                 ((UINT32) (((1<<CMIF_DESP_RSH_BIT_L1_C_PHCH0_RSH_BIT_BIT_WIDTH)-1) << CMIF_DESP_RSH_BIT_L1_C_PHCH0_RSH_BIT_BIT_LSB) )
#define CMIF_DESP_RSH_BIT_L1_C_PHCH0_RSH_BIT_FLD_WR(reg, val)         (reg |= (val) << CMIF_DESP_RSH_BIT_L1_C_PHCH0_RSH_BIT_BIT_LSB)
#define CMIF_DESP_RSH_BIT_L1_C_PHCH0_RSH_BIT_FLD_RD(i)                ((M_CMIF_DESP_RSH_BIT_L1_C_RD(i) & CMIF_DESP_RSH_BIT_L1_C_PHCH0_RSH_BIT_BIT_MASK) >> CMIF_DESP_RSH_BIT_L1_C_PHCH0_RSH_BIT_BIT_LSB)

#define CMIF_DESP_RSH_BIT_L1_C_CPICH_RSH_BIT_BIT_LSB                  (0)
#define CMIF_DESP_RSH_BIT_L1_C_CPICH_RSH_BIT_BIT_WIDTH                (3)
#define CMIF_DESP_RSH_BIT_L1_C_CPICH_RSH_BIT_BIT_MASK                 ((UINT32) (((1<<CMIF_DESP_RSH_BIT_L1_C_CPICH_RSH_BIT_BIT_WIDTH)-1) << CMIF_DESP_RSH_BIT_L1_C_CPICH_RSH_BIT_BIT_LSB) )
#define CMIF_DESP_RSH_BIT_L1_C_CPICH_RSH_BIT_FLD_WR(reg, val)         (reg |= (val) << CMIF_DESP_RSH_BIT_L1_C_CPICH_RSH_BIT_BIT_LSB)
#define CMIF_DESP_RSH_BIT_L1_C_CPICH_RSH_BIT_FLD_RD(i)                ((M_CMIF_DESP_RSH_BIT_L1_C_RD(i) & CMIF_DESP_RSH_BIT_L1_C_CPICH_RSH_BIT_BIT_MASK) >> CMIF_DESP_RSH_BIT_L1_C_CPICH_RSH_BIT_BIT_LSB)

#define CMIF_EXT_RSH_BIT_L1_EAGCH_RSH_BIT_BIT_LSB                     (11)
#define CMIF_EXT_RSH_BIT_L1_EAGCH_RSH_BIT_BIT_WIDTH                   (3)
#define CMIF_EXT_RSH_BIT_L1_EAGCH_RSH_BIT_BIT_MASK                    ((UINT32) (((1<<CMIF_EXT_RSH_BIT_L1_EAGCH_RSH_BIT_BIT_WIDTH)-1) << CMIF_EXT_RSH_BIT_L1_EAGCH_RSH_BIT_BIT_LSB) )
#define CMIF_EXT_RSH_BIT_L1_EAGCH_RSH_BIT_FLD_WR(reg, val)            (reg |= (val) << CMIF_EXT_RSH_BIT_L1_EAGCH_RSH_BIT_BIT_LSB)
#define CMIF_EXT_RSH_BIT_L1_EAGCH_RSH_BIT_FLD_RD()                    ((M_CMIF_EXT_RSH_BIT_L1_RD() & CMIF_EXT_RSH_BIT_L1_EAGCH_RSH_BIT_BIT_MASK) >> CMIF_EXT_RSH_BIT_L1_EAGCH_RSH_BIT_BIT_LSB)

#define CMIF_EXT_RSH_BIT_L1_HSSCCH_RSH_BIT_BIT_LSB                    (8)
#define CMIF_EXT_RSH_BIT_L1_HSSCCH_RSH_BIT_BIT_WIDTH                  (3)
#define CMIF_EXT_RSH_BIT_L1_HSSCCH_RSH_BIT_BIT_MASK                   ((UINT32) (((1<<CMIF_EXT_RSH_BIT_L1_HSSCCH_RSH_BIT_BIT_WIDTH)-1) << CMIF_EXT_RSH_BIT_L1_HSSCCH_RSH_BIT_BIT_LSB) )
#define CMIF_EXT_RSH_BIT_L1_HSSCCH_RSH_BIT_FLD_WR(reg, val)           (reg |= (val) << CMIF_EXT_RSH_BIT_L1_HSSCCH_RSH_BIT_BIT_LSB)
#define CMIF_EXT_RSH_BIT_L1_HSSCCH_RSH_BIT_FLD_RD()                   ((M_CMIF_EXT_RSH_BIT_L1_RD() & CMIF_EXT_RSH_BIT_L1_HSSCCH_RSH_BIT_BIT_MASK) >> CMIF_EXT_RSH_BIT_L1_HSSCCH_RSH_BIT_BIT_LSB)

#define CMIF_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_LSB                    (6)
#define CMIF_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_WIDTH                  (2)
#define CMIF_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_MASK                   ((UINT32) (((1<<CMIF_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_WIDTH)-1) << CMIF_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_LSB) )
#define CMIF_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_FLD_WR(reg, val)           (reg |= (val) << CMIF_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_LSB)
#define CMIF_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_FLD_RD()                   ((M_CMIF_EXT_RSH_BIT_L1_RD() & CMIF_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_MASK) >> CMIF_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_LSB)

#define CMIF_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_LSB                     (4)
#define CMIF_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_WIDTH                   (2)
#define CMIF_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_MASK                    ((UINT32) (((1<<CMIF_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_WIDTH)-1) << CMIF_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_LSB) )
#define CMIF_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_FLD_WR(reg, val)            (reg |= (val) << CMIF_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_LSB)
#define CMIF_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_FLD_RD()                    ((M_CMIF_EXT_RSH_BIT_L1_RD() & CMIF_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_MASK) >> CMIF_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_LSB)

#define CMIF_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_LSB                     (2)
#define CMIF_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_WIDTH                   (2)
#define CMIF_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_MASK                    ((UINT32) (((1<<CMIF_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_WIDTH)-1) << CMIF_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_LSB) )
#define CMIF_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_FLD_WR(reg, val)            (reg |= (val) << CMIF_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_LSB)
#define CMIF_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_FLD_RD()                    ((M_CMIF_EXT_RSH_BIT_L1_RD() & CMIF_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_MASK) >> CMIF_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_LSB)

#define CMIF_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_LSB                     (0)
#define CMIF_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_WIDTH                   (2)
#define CMIF_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_MASK                    ((UINT32) (((1<<CMIF_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_WIDTH)-1) << CMIF_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_LSB) )
#define CMIF_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_FLD_WR(reg, val)            (reg |= (val) << CMIF_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_LSB)
#define CMIF_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_FLD_RD()                    ((M_CMIF_EXT_RSH_BIT_L1_RD() & CMIF_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_MASK) >> CMIF_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_LSB)

#define CMIF_TIME1_SLOT_IDX_SLOT_IDX_BIT_LSB                          (0)
#define CMIF_TIME1_SLOT_IDX_SLOT_IDX_BIT_WIDTH                        (4)
#define CMIF_TIME1_SLOT_IDX_SLOT_IDX_BIT_MASK                         ((UINT32) (((1<<CMIF_TIME1_SLOT_IDX_SLOT_IDX_BIT_WIDTH)-1) << CMIF_TIME1_SLOT_IDX_SLOT_IDX_BIT_LSB) )
#define CMIF_TIME1_SLOT_IDX_SLOT_IDX_FLD_WR(reg, val)                 (reg |= (val) << CMIF_TIME1_SLOT_IDX_SLOT_IDX_BIT_LSB)
#define CMIF_TIME1_SLOT_IDX_SLOT_IDX_FLD_RD()                         ((M_CMIF_TIME1_SLOT_IDX_RD() & CMIF_TIME1_SLOT_IDX_SLOT_IDX_BIT_MASK) >> CMIF_TIME1_SLOT_IDX_SLOT_IDX_BIT_LSB)

#define CMIF_TIME5_SLOT_IDX_SLOT_IDX_BIT_LSB                          (0)
#define CMIF_TIME5_SLOT_IDX_SLOT_IDX_BIT_WIDTH                        (4)
#define CMIF_TIME5_SLOT_IDX_SLOT_IDX_BIT_MASK                         ((UINT32) (((1<<CMIF_TIME5_SLOT_IDX_SLOT_IDX_BIT_WIDTH)-1) << CMIF_TIME5_SLOT_IDX_SLOT_IDX_BIT_LSB) )
#define CMIF_TIME5_SLOT_IDX_SLOT_IDX_FLD_WR(reg, val)                 (reg |= (val) << CMIF_TIME5_SLOT_IDX_SLOT_IDX_BIT_LSB)
#define CMIF_TIME5_SLOT_IDX_SLOT_IDX_FLD_RD()                         ((M_CMIF_TIME5_SLOT_IDX_RD() & CMIF_TIME5_SLOT_IDX_SLOT_IDX_BIT_MASK) >> CMIF_TIME5_SLOT_IDX_SLOT_IDX_BIT_LSB)

#define CMIF_TIME6_SLOT_IDX_SLOT_IDX_BIT_LSB                          (0)
#define CMIF_TIME6_SLOT_IDX_SLOT_IDX_BIT_WIDTH                        (4)
#define CMIF_TIME6_SLOT_IDX_SLOT_IDX_BIT_MASK                         ((UINT32) (((1<<CMIF_TIME6_SLOT_IDX_SLOT_IDX_BIT_WIDTH)-1) << CMIF_TIME6_SLOT_IDX_SLOT_IDX_BIT_LSB) )
#define CMIF_TIME6_SLOT_IDX_SLOT_IDX_FLD_WR(reg, val)                 (reg |= (val) << CMIF_TIME6_SLOT_IDX_SLOT_IDX_BIT_LSB)
#define CMIF_TIME6_SLOT_IDX_SLOT_IDX_FLD_RD()                         ((M_CMIF_TIME6_SLOT_IDX_RD() & CMIF_TIME6_SLOT_IDX_SLOT_IDX_BIT_MASK) >> CMIF_TIME6_SLOT_IDX_SLOT_IDX_BIT_LSB)

#define CMIF_TIME8_SLOT_IDX_SLOT_IDX_BIT_LSB                          (0)
#define CMIF_TIME8_SLOT_IDX_SLOT_IDX_BIT_WIDTH                        (4)
#define CMIF_TIME8_SLOT_IDX_SLOT_IDX_BIT_MASK                         ((UINT32) (((1<<CMIF_TIME8_SLOT_IDX_SLOT_IDX_BIT_WIDTH)-1) << CMIF_TIME8_SLOT_IDX_SLOT_IDX_BIT_LSB) )
#define CMIF_TIME8_SLOT_IDX_SLOT_IDX_FLD_WR(reg, val)                 (reg |= (val) << CMIF_TIME8_SLOT_IDX_SLOT_IDX_BIT_LSB)
#define CMIF_TIME8_SLOT_IDX_SLOT_IDX_FLD_RD()                         ((M_CMIF_TIME8_SLOT_IDX_RD() & CMIF_TIME8_SLOT_IDX_SLOT_IDX_BIT_MASK) >> CMIF_TIME8_SLOT_IDX_SLOT_IDX_BIT_LSB)

#define CMIF_RXD_CTRL_RXD_EN_C2_BIT_LSB                               (2)
#define CMIF_RXD_CTRL_RXD_EN_C2_BIT_WIDTH                             (1)
#define CMIF_RXD_CTRL_RXD_EN_C2_BIT_MASK                              ((UINT32) (((1<<CMIF_RXD_CTRL_RXD_EN_C2_BIT_WIDTH)-1) << CMIF_RXD_CTRL_RXD_EN_C2_BIT_LSB) )
#define CMIF_RXD_CTRL_RXD_EN_C2_FLD_WR(reg, val)                      (reg |= (val) << CMIF_RXD_CTRL_RXD_EN_C2_BIT_LSB)
#define CMIF_RXD_CTRL_RXD_EN_C2_FLD_RD()                              ((M_CMIF_RXD_CTRL_RD() & CMIF_RXD_CTRL_RXD_EN_C2_BIT_MASK) >> CMIF_RXD_CTRL_RXD_EN_C2_BIT_LSB)

#define CMIF_RXD_CTRL_RXD_EN_C1_BIT_LSB                               (1)
#define CMIF_RXD_CTRL_RXD_EN_C1_BIT_WIDTH                             (1)
#define CMIF_RXD_CTRL_RXD_EN_C1_BIT_MASK                              ((UINT32) (((1<<CMIF_RXD_CTRL_RXD_EN_C1_BIT_WIDTH)-1) << CMIF_RXD_CTRL_RXD_EN_C1_BIT_LSB) )
#define CMIF_RXD_CTRL_RXD_EN_C1_FLD_WR(reg, val)                      (reg |= (val) << CMIF_RXD_CTRL_RXD_EN_C1_BIT_LSB)
#define CMIF_RXD_CTRL_RXD_EN_C1_FLD_RD()                              ((M_CMIF_RXD_CTRL_RD() & CMIF_RXD_CTRL_RXD_EN_C1_BIT_MASK) >> CMIF_RXD_CTRL_RXD_EN_C1_BIT_LSB)

#define CMIF_RXD_CTRL_RXD_EN_C0_BIT_LSB                               (0)
#define CMIF_RXD_CTRL_RXD_EN_C0_BIT_WIDTH                             (1)
#define CMIF_RXD_CTRL_RXD_EN_C0_BIT_MASK                              ((UINT32) (((1<<CMIF_RXD_CTRL_RXD_EN_C0_BIT_WIDTH)-1) << CMIF_RXD_CTRL_RXD_EN_C0_BIT_LSB) )
#define CMIF_RXD_CTRL_RXD_EN_C0_FLD_WR(reg, val)                      (reg |= (val) << CMIF_RXD_CTRL_RXD_EN_C0_BIT_LSB)
#define CMIF_RXD_CTRL_RXD_EN_C0_FLD_RD()                              ((M_CMIF_RXD_CTRL_RD() & CMIF_RXD_CTRL_RXD_EN_C0_BIT_MASK) >> CMIF_RXD_CTRL_RXD_EN_C0_BIT_LSB)

#define CMIF_BCH_CARR_IDX_CARR_IDX_BIT_LSB                            (0)
#define CMIF_BCH_CARR_IDX_CARR_IDX_BIT_WIDTH                          (1)
#define CMIF_BCH_CARR_IDX_CARR_IDX_BIT_MASK                           ((UINT32) (((1<<CMIF_BCH_CARR_IDX_CARR_IDX_BIT_WIDTH)-1) << CMIF_BCH_CARR_IDX_CARR_IDX_BIT_LSB) )
#define CMIF_BCH_CARR_IDX_CARR_IDX_FLD_WR(reg, val)                   (reg |= (val) << CMIF_BCH_CARR_IDX_CARR_IDX_BIT_LSB)
#define CMIF_BCH_CARR_IDX_CARR_IDX_FLD_RD()                           ((M_CMIF_BCH_CARR_IDX_RD() & CMIF_BCH_CARR_IDX_CARR_IDX_BIT_MASK) >> CMIF_BCH_CARR_IDX_CARR_IDX_BIT_LSB)

#define CMIF_DSDS_CTRL_DSDS_CTRL_BIT_LSB                              (0)
#define CMIF_DSDS_CTRL_DSDS_CTRL_BIT_WIDTH                            (1)
#define CMIF_DSDS_CTRL_DSDS_CTRL_BIT_MASK                             ((UINT32) (((1<<CMIF_DSDS_CTRL_DSDS_CTRL_BIT_WIDTH)-1) << CMIF_DSDS_CTRL_DSDS_CTRL_BIT_LSB) )
#define CMIF_DSDS_CTRL_DSDS_CTRL_FLD_WR(reg, val)                     (reg |= (val) << CMIF_DSDS_CTRL_DSDS_CTRL_BIT_LSB)
#define CMIF_DSDS_CTRL_DSDS_CTRL_FLD_RD()                             ((M_CMIF_DSDS_CTRL_RD() & CMIF_DSDS_CTRL_DSDS_CTRL_BIT_MASK) >> CMIF_DSDS_CTRL_DSDS_CTRL_BIT_LSB)

#define CMIF_DSDS_DESP_RSH_BIT_L1_AI_MSB_RSH_BIT_BIT_LSB              (9)
#define CMIF_DSDS_DESP_RSH_BIT_L1_AI_MSB_RSH_BIT_BIT_WIDTH            (2)
#define CMIF_DSDS_DESP_RSH_BIT_L1_AI_MSB_RSH_BIT_BIT_MASK             ((UINT32) (((1<<CMIF_DSDS_DESP_RSH_BIT_L1_AI_MSB_RSH_BIT_BIT_WIDTH)-1) << CMIF_DSDS_DESP_RSH_BIT_L1_AI_MSB_RSH_BIT_BIT_LSB) )
#define CMIF_DSDS_DESP_RSH_BIT_L1_AI_MSB_RSH_BIT_FLD_WR(reg, val)     (reg |= (val) << CMIF_DSDS_DESP_RSH_BIT_L1_AI_MSB_RSH_BIT_BIT_LSB)
#define CMIF_DSDS_DESP_RSH_BIT_L1_AI_MSB_RSH_BIT_FLD_RD()             ((M_CMIF_DSDS_DESP_RSH_BIT_L1_RD() & CMIF_DSDS_DESP_RSH_BIT_L1_AI_MSB_RSH_BIT_BIT_MASK) >> CMIF_DSDS_DESP_RSH_BIT_L1_AI_MSB_RSH_BIT_BIT_LSB)

#define CMIF_DSDS_DESP_RSH_BIT_L1_AI_LSB_RSH_BIT_BIT_LSB              (7)
#define CMIF_DSDS_DESP_RSH_BIT_L1_AI_LSB_RSH_BIT_BIT_WIDTH            (2)
#define CMIF_DSDS_DESP_RSH_BIT_L1_AI_LSB_RSH_BIT_BIT_MASK             ((UINT32) (((1<<CMIF_DSDS_DESP_RSH_BIT_L1_AI_LSB_RSH_BIT_BIT_WIDTH)-1) << CMIF_DSDS_DESP_RSH_BIT_L1_AI_LSB_RSH_BIT_BIT_LSB) )
#define CMIF_DSDS_DESP_RSH_BIT_L1_AI_LSB_RSH_BIT_FLD_WR(reg, val)     (reg |= (val) << CMIF_DSDS_DESP_RSH_BIT_L1_AI_LSB_RSH_BIT_BIT_LSB)
#define CMIF_DSDS_DESP_RSH_BIT_L1_AI_LSB_RSH_BIT_FLD_RD()             ((M_CMIF_DSDS_DESP_RSH_BIT_L1_RD() & CMIF_DSDS_DESP_RSH_BIT_L1_AI_LSB_RSH_BIT_BIT_MASK) >> CMIF_DSDS_DESP_RSH_BIT_L1_AI_LSB_RSH_BIT_BIT_LSB)

#define CMIF_DSDS_DESP_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_LSB               (3)
#define CMIF_DSDS_DESP_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_WIDTH             (2)
#define CMIF_DSDS_DESP_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_MASK              ((UINT32) (((1<<CMIF_DSDS_DESP_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_WIDTH)-1) << CMIF_DSDS_DESP_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_LSB) )
#define CMIF_DSDS_DESP_RSH_BIT_L1_PHCH0_RSH_BIT_FLD_WR(reg, val)      (reg |= (val) << CMIF_DSDS_DESP_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_LSB)
#define CMIF_DSDS_DESP_RSH_BIT_L1_PHCH0_RSH_BIT_FLD_RD()              ((M_CMIF_DSDS_DESP_RSH_BIT_L1_RD() & CMIF_DSDS_DESP_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_MASK) >> CMIF_DSDS_DESP_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_LSB)

#define CMIF_DSDS_DESP_RSH_BIT_L1_CPICH_RSH_BIT_BIT_LSB               (0)
#define CMIF_DSDS_DESP_RSH_BIT_L1_CPICH_RSH_BIT_BIT_WIDTH             (3)
#define CMIF_DSDS_DESP_RSH_BIT_L1_CPICH_RSH_BIT_BIT_MASK              ((UINT32) (((1<<CMIF_DSDS_DESP_RSH_BIT_L1_CPICH_RSH_BIT_BIT_WIDTH)-1) << CMIF_DSDS_DESP_RSH_BIT_L1_CPICH_RSH_BIT_BIT_LSB) )
#define CMIF_DSDS_DESP_RSH_BIT_L1_CPICH_RSH_BIT_FLD_WR(reg, val)      (reg |= (val) << CMIF_DSDS_DESP_RSH_BIT_L1_CPICH_RSH_BIT_BIT_LSB)
#define CMIF_DSDS_DESP_RSH_BIT_L1_CPICH_RSH_BIT_FLD_RD()              ((M_CMIF_DSDS_DESP_RSH_BIT_L1_RD() & CMIF_DSDS_DESP_RSH_BIT_L1_CPICH_RSH_BIT_BIT_MASK) >> CMIF_DSDS_DESP_RSH_BIT_L1_CPICH_RSH_BIT_BIT_LSB)

#define CMIF_DSDS_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_LSB               (6)
#define CMIF_DSDS_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_WIDTH             (2)
#define CMIF_DSDS_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_MASK              ((UINT32) (((1<<CMIF_DSDS_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_WIDTH)-1) << CMIF_DSDS_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_LSB) )
#define CMIF_DSDS_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_FLD_WR(reg, val)      (reg |= (val) << CMIF_DSDS_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_LSB)
#define CMIF_DSDS_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_FLD_RD()              ((M_CMIF_DSDS_EXT_RSH_BIT_L1_RD() & CMIF_DSDS_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_MASK) >> CMIF_DSDS_EXT_RSH_BIT_L1_PCCPCH_RSH_BIT_BIT_LSB)

#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_LSB                (4)
#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_WIDTH              (2)
#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_WIDTH)-1) << CMIF_DSDS_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_LSB) )
#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_LSB)
#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_FLD_RD()               ((M_CMIF_DSDS_EXT_RSH_BIT_L1_RD() & CMIF_DSDS_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_MASK) >> CMIF_DSDS_EXT_RSH_BIT_L1_PHCH2_RSH_BIT_BIT_LSB)

#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_LSB                (2)
#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_WIDTH              (2)
#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_WIDTH)-1) << CMIF_DSDS_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_LSB) )
#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_LSB)
#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_FLD_RD()               ((M_CMIF_DSDS_EXT_RSH_BIT_L1_RD() & CMIF_DSDS_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_MASK) >> CMIF_DSDS_EXT_RSH_BIT_L1_PHCH1_RSH_BIT_BIT_LSB)

#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_LSB                (0)
#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_WIDTH              (2)
#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_MASK               ((UINT32) (((1<<CMIF_DSDS_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_WIDTH)-1) << CMIF_DSDS_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_LSB) )
#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_FLD_WR(reg, val)       (reg |= (val) << CMIF_DSDS_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_LSB)
#define CMIF_DSDS_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_FLD_RD()               ((M_CMIF_DSDS_EXT_RSH_BIT_L1_RD() & CMIF_DSDS_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_MASK) >> CMIF_DSDS_EXT_RSH_BIT_L1_PHCH0_RSH_BIT_BIT_LSB)

#define CMIF_DSDS_RXD_CTRL_RXD_EN_BIT_LSB                             (0)
#define CMIF_DSDS_RXD_CTRL_RXD_EN_BIT_WIDTH                           (1)
#define CMIF_DSDS_RXD_CTRL_RXD_EN_BIT_MASK                            ((UINT32) (((1<<CMIF_DSDS_RXD_CTRL_RXD_EN_BIT_WIDTH)-1) << CMIF_DSDS_RXD_CTRL_RXD_EN_BIT_LSB) )
#define CMIF_DSDS_RXD_CTRL_RXD_EN_FLD_WR(reg, val)                    (reg |= (val) << CMIF_DSDS_RXD_CTRL_RXD_EN_BIT_LSB)
#define CMIF_DSDS_RXD_CTRL_RXD_EN_FLD_RD()                            ((M_CMIF_DSDS_RXD_CTRL_RD() & CMIF_DSDS_RXD_CTRL_RXD_EN_BIT_MASK) >> CMIF_DSDS_RXD_CTRL_RXD_EN_BIT_LSB)

#define CMIF_SLOT_BOUNDARY_IND_SLOT_IDX_BIT_LSB                       (8)
#define CMIF_SLOT_BOUNDARY_IND_SLOT_IDX_BIT_WIDTH                     (8)
#define CMIF_SLOT_BOUNDARY_IND_SLOT_IDX_BIT_MASK                      ((UINT32) (((1<<CMIF_SLOT_BOUNDARY_IND_SLOT_IDX_BIT_WIDTH)-1) << CMIF_SLOT_BOUNDARY_IND_SLOT_IDX_BIT_LSB) )
#define CMIF_SLOT_BOUNDARY_IND_SLOT_IDX_FLD_WR(reg, val)              (reg |= (val) << CMIF_SLOT_BOUNDARY_IND_SLOT_IDX_BIT_LSB)
#define CMIF_SLOT_BOUNDARY_IND_SLOT_IDX_FLD_RD()                      ((M_CMIF_SLOT_BOUNDARY_IND_RD() & CMIF_SLOT_BOUNDARY_IND_SLOT_IDX_BIT_MASK) >> CMIF_SLOT_BOUNDARY_IND_SLOT_IDX_BIT_LSB)

#define CMIF_SLOT_BOUNDARY_IND_SLOT_START_IND_BIT_LSB                 (0)
#define CMIF_SLOT_BOUNDARY_IND_SLOT_START_IND_BIT_WIDTH               (1)
#define CMIF_SLOT_BOUNDARY_IND_SLOT_START_IND_BIT_MASK                ((UINT32) (((1<<CMIF_SLOT_BOUNDARY_IND_SLOT_START_IND_BIT_WIDTH)-1) << CMIF_SLOT_BOUNDARY_IND_SLOT_START_IND_BIT_LSB) )
#define CMIF_SLOT_BOUNDARY_IND_SLOT_START_IND_FLD_WR(reg, val)        (reg |= (val) << CMIF_SLOT_BOUNDARY_IND_SLOT_START_IND_BIT_LSB)
#define CMIF_SLOT_BOUNDARY_IND_SLOT_START_IND_FLD_RD()                ((M_CMIF_SLOT_BOUNDARY_IND_RD() & CMIF_SLOT_BOUNDARY_IND_SLOT_START_IND_BIT_MASK) >> CMIF_SLOT_BOUNDARY_IND_SLOT_START_IND_BIT_LSB)

#endif /* __RAKE_GENERAL_CTRL_CMIF_H__ */
