#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Feb 22 02:53:12 2021
# Process ID: 13764
# Current directory: C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16516 C:\Users\chuaz\Desktop\Ultra96\FPGA\Vivado_synthesis\project_1\project_1.xpr
# Log file: C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/vivado.log
# Journal file: C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'F:/CNNIOT/deeplib/alt/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/chuaz/Desktop/CNNproj/Ultra96/FPGA/HLS/MLP_samsung_Vivado', nor could it be found using path 'F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung_Vivado'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for avnet.com:ultra96v2:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/chuaz/Desktop/CNNproj/Ultra96/FPGA/HLS/MLP_samsung_Vivado'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_MLP_0
design_1_rst_ps8_0_100M_0
design_1_axi_smc_6

open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1014.867 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:hls:mlp:1.0 - main
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <design_1> from BD file <C:/Users/chuaz/Desktop/Ultra96/FPGA/Vivado_synthesis/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 22 02:55:59 2021...
