# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.24

# Default target executed when no arguments are given to make.
default_target: all
.PHONY : default_target

# Allow only one "make -f Makefile2" at a time, but pass parallelism.
.NOTPARALLEL:

#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:

# Disable VCS-based implicit rules.
% : %,v

# Disable VCS-based implicit rules.
% : RCS/%

# Disable VCS-based implicit rules.
% : RCS/%,v

# Disable VCS-based implicit rules.
% : SCCS/s.%

# Disable VCS-based implicit rules.
% : s.%

.SUFFIXES: .hpux_make_needs_suffix_list

# Produce verbose output by default.
VERBOSE = 1

# Command-line flag to silence nested $(MAKE).
$(VERBOSE)MAKESILENT = -s

#Suppress display of executed commands.
$(VERBOSE).SILENT:

# A target that is always out of date.
cmake_force:
.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /tools/Xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/bin/cmake

# The command to remove a file.
RM = /tools/Xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/bin/cmake -E rm -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp

#=============================================================================
# Targets provided globally by CMake.

# Special rule for the target edit_cache
edit_cache:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running CMake cache editor..."
	/tools/Xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/bin/ccmake -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR)
.PHONY : edit_cache

# Special rule for the target edit_cache
edit_cache/fast: edit_cache
.PHONY : edit_cache/fast

# Special rule for the target rebuild_cache
rebuild_cache:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running CMake to regenerate build system..."
	/tools/Xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/bin/cmake --regenerate-during-build -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR)
.PHONY : rebuild_cache

# Special rule for the target rebuild_cache
rebuild_cache/fast: rebuild_cache
.PHONY : rebuild_cache/fast

# Special rule for the target list_install_components
list_install_components:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Available install components are: \"Unspecified\""
.PHONY : list_install_components

# Special rule for the target list_install_components
list_install_components/fast: list_install_components
.PHONY : list_install_components/fast

# Special rule for the target install
install: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Install the project..."
	/tools/Xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/bin/cmake -P cmake_install.cmake
.PHONY : install

# Special rule for the target install
install/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Install the project..."
	/tools/Xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/bin/cmake -P cmake_install.cmake
.PHONY : install/fast

# Special rule for the target install/local
install/local: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing only the local directory..."
	/tools/Xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake
.PHONY : install/local

# Special rule for the target install/local
install/local/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing only the local directory..."
	/tools/Xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake
.PHONY : install/local/fast

# Special rule for the target install/strip
install/strip: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing the project stripped..."
	/tools/Xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake
.PHONY : install/strip

# Special rule for the target install/strip
install/strip/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing the project stripped..."
	/tools/Xilinx/Vitis/2024.1/tps/lnx64/cmake-3.24.2/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake
.PHONY : install/strip/fast

# The main all target
all: cmake_check_build_system
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(CMAKE_COMMAND) -E cmake_progress_start /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/CMakeFiles /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/libsrc/standalone/src//CMakeFiles/progress.marks
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 libsrc/standalone/src/all
	$(CMAKE_COMMAND) -E cmake_progress_start /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp/CMakeFiles 0
.PHONY : all

# The main clean target
clean:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 libsrc/standalone/src/clean
.PHONY : clean

# The main clean target
clean/fast: clean
.PHONY : clean/fast

# Prepare targets for installation.
preinstall: all
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 libsrc/standalone/src/preinstall
.PHONY : preinstall

# Prepare targets for installation.
preinstall/fast:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 libsrc/standalone/src/preinstall
.PHONY : preinstall/fast

# clear depends
depend:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1
.PHONY : depend

# Convenience name for target.
libsrc/standalone/src/CMakeFiles/xilstandalone.dir/rule:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 libsrc/standalone/src/CMakeFiles/xilstandalone.dir/rule
.PHONY : libsrc/standalone/src/CMakeFiles/xilstandalone.dir/rule

# Convenience name for target.
xilstandalone: libsrc/standalone/src/CMakeFiles/xilstandalone.dir/rule
.PHONY : xilstandalone

# fast build rule for target.
xilstandalone/fast:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build
.PHONY : xilstandalone/fast

common/inbyte.obj: common/inbyte.c.obj
.PHONY : common/inbyte.obj

# target to build an object file
common/inbyte.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/inbyte.c.obj
.PHONY : common/inbyte.c.obj

common/inbyte.i: common/inbyte.c.i
.PHONY : common/inbyte.i

# target to preprocess a source file
common/inbyte.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/inbyte.c.i
.PHONY : common/inbyte.c.i

common/inbyte.s: common/inbyte.c.s
.PHONY : common/inbyte.s

# target to generate assembly for a file
common/inbyte.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/inbyte.c.s
.PHONY : common/inbyte.c.s

common/intr/xinterrupt_wrap.obj: common/intr/xinterrupt_wrap.c.obj
.PHONY : common/intr/xinterrupt_wrap.obj

# target to build an object file
common/intr/xinterrupt_wrap.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/intr/xinterrupt_wrap.c.obj
.PHONY : common/intr/xinterrupt_wrap.c.obj

common/intr/xinterrupt_wrap.i: common/intr/xinterrupt_wrap.c.i
.PHONY : common/intr/xinterrupt_wrap.i

# target to preprocess a source file
common/intr/xinterrupt_wrap.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/intr/xinterrupt_wrap.c.i
.PHONY : common/intr/xinterrupt_wrap.c.i

common/intr/xinterrupt_wrap.s: common/intr/xinterrupt_wrap.c.s
.PHONY : common/intr/xinterrupt_wrap.s

# target to generate assembly for a file
common/intr/xinterrupt_wrap.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/intr/xinterrupt_wrap.c.s
.PHONY : common/intr/xinterrupt_wrap.c.s

common/outbyte.obj: common/outbyte.c.obj
.PHONY : common/outbyte.obj

# target to build an object file
common/outbyte.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/outbyte.c.obj
.PHONY : common/outbyte.c.obj

common/outbyte.i: common/outbyte.c.i
.PHONY : common/outbyte.i

# target to preprocess a source file
common/outbyte.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/outbyte.c.i
.PHONY : common/outbyte.c.i

common/outbyte.s: common/outbyte.c.s
.PHONY : common/outbyte.s

# target to generate assembly for a file
common/outbyte.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/outbyte.c.s
.PHONY : common/outbyte.c.s

common/print.obj: common/print.c.obj
.PHONY : common/print.obj

# target to build an object file
common/print.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/print.c.obj
.PHONY : common/print.c.obj

common/print.i: common/print.c.i
.PHONY : common/print.i

# target to preprocess a source file
common/print.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/print.c.i
.PHONY : common/print.c.i

common/print.s: common/print.c.s
.PHONY : common/print.s

# target to generate assembly for a file
common/print.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/print.c.s
.PHONY : common/print.c.s

common/xil_assert.obj: common/xil_assert.c.obj
.PHONY : common/xil_assert.obj

# target to build an object file
common/xil_assert.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_assert.c.obj
.PHONY : common/xil_assert.c.obj

common/xil_assert.i: common/xil_assert.c.i
.PHONY : common/xil_assert.i

# target to preprocess a source file
common/xil_assert.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_assert.c.i
.PHONY : common/xil_assert.c.i

common/xil_assert.s: common/xil_assert.c.s
.PHONY : common/xil_assert.s

# target to generate assembly for a file
common/xil_assert.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_assert.c.s
.PHONY : common/xil_assert.c.s

common/xil_mem.obj: common/xil_mem.c.obj
.PHONY : common/xil_mem.obj

# target to build an object file
common/xil_mem.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_mem.c.obj
.PHONY : common/xil_mem.c.obj

common/xil_mem.i: common/xil_mem.c.i
.PHONY : common/xil_mem.i

# target to preprocess a source file
common/xil_mem.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_mem.c.i
.PHONY : common/xil_mem.c.i

common/xil_mem.s: common/xil_mem.c.s
.PHONY : common/xil_mem.s

# target to generate assembly for a file
common/xil_mem.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_mem.c.s
.PHONY : common/xil_mem.c.s

common/xil_printf.obj: common/xil_printf.c.obj
.PHONY : common/xil_printf.obj

# target to build an object file
common/xil_printf.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_printf.c.obj
.PHONY : common/xil_printf.c.obj

common/xil_printf.i: common/xil_printf.c.i
.PHONY : common/xil_printf.i

# target to preprocess a source file
common/xil_printf.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_printf.c.i
.PHONY : common/xil_printf.c.i

common/xil_printf.s: common/xil_printf.c.s
.PHONY : common/xil_printf.s

# target to generate assembly for a file
common/xil_printf.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_printf.c.s
.PHONY : common/xil_printf.c.s

common/xil_testcache.obj: common/xil_testcache.c.obj
.PHONY : common/xil_testcache.obj

# target to build an object file
common/xil_testcache.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_testcache.c.obj
.PHONY : common/xil_testcache.c.obj

common/xil_testcache.i: common/xil_testcache.c.i
.PHONY : common/xil_testcache.i

# target to preprocess a source file
common/xil_testcache.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_testcache.c.i
.PHONY : common/xil_testcache.c.i

common/xil_testcache.s: common/xil_testcache.c.s
.PHONY : common/xil_testcache.s

# target to generate assembly for a file
common/xil_testcache.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_testcache.c.s
.PHONY : common/xil_testcache.c.s

common/xil_testio.obj: common/xil_testio.c.obj
.PHONY : common/xil_testio.obj

# target to build an object file
common/xil_testio.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_testio.c.obj
.PHONY : common/xil_testio.c.obj

common/xil_testio.i: common/xil_testio.c.i
.PHONY : common/xil_testio.i

# target to preprocess a source file
common/xil_testio.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_testio.c.i
.PHONY : common/xil_testio.c.i

common/xil_testio.s: common/xil_testio.c.s
.PHONY : common/xil_testio.s

# target to generate assembly for a file
common/xil_testio.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_testio.c.s
.PHONY : common/xil_testio.c.s

common/xil_testmem.obj: common/xil_testmem.c.obj
.PHONY : common/xil_testmem.obj

# target to build an object file
common/xil_testmem.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_testmem.c.obj
.PHONY : common/xil_testmem.c.obj

common/xil_testmem.i: common/xil_testmem.c.i
.PHONY : common/xil_testmem.i

# target to preprocess a source file
common/xil_testmem.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_testmem.c.i
.PHONY : common/xil_testmem.c.i

common/xil_testmem.s: common/xil_testmem.c.s
.PHONY : common/xil_testmem.s

# target to generate assembly for a file
common/xil_testmem.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_testmem.c.s
.PHONY : common/xil_testmem.c.s

common/xil_util.obj: common/xil_util.c.obj
.PHONY : common/xil_util.obj

# target to build an object file
common/xil_util.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_util.c.obj
.PHONY : common/xil_util.c.obj

common/xil_util.i: common/xil_util.c.i
.PHONY : common/xil_util.i

# target to preprocess a source file
common/xil_util.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_util.c.i
.PHONY : common/xil_util.c.i

common/xil_util.s: common/xil_util.c.s
.PHONY : common/xil_util.s

# target to generate assembly for a file
common/xil_util.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xil_util.c.s
.PHONY : common/xil_util.c.s

common/xplatform_info.obj: common/xplatform_info.c.obj
.PHONY : common/xplatform_info.obj

# target to build an object file
common/xplatform_info.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xplatform_info.c.obj
.PHONY : common/xplatform_info.c.obj

common/xplatform_info.i: common/xplatform_info.c.i
.PHONY : common/xplatform_info.i

# target to preprocess a source file
common/xplatform_info.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xplatform_info.c.i
.PHONY : common/xplatform_info.c.i

common/xplatform_info.s: common/xplatform_info.c.s
.PHONY : common/xplatform_info.s

# target to generate assembly for a file
common/xplatform_info.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/common/xplatform_info.c.s
.PHONY : common/xplatform_info.c.s

riscv/_exit.obj: riscv/_exit.c.obj
.PHONY : riscv/_exit.obj

# target to build an object file
riscv/_exit.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/_exit.c.obj
.PHONY : riscv/_exit.c.obj

riscv/_exit.i: riscv/_exit.c.i
.PHONY : riscv/_exit.i

# target to preprocess a source file
riscv/_exit.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/_exit.c.i
.PHONY : riscv/_exit.c.i

riscv/_exit.s: riscv/_exit.c.s
.PHONY : riscv/_exit.s

# target to generate assembly for a file
riscv/_exit.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/_exit.c.s
.PHONY : riscv/_exit.c.s

riscv/_open.obj: riscv/_open.c.obj
.PHONY : riscv/_open.obj

# target to build an object file
riscv/_open.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/_open.c.obj
.PHONY : riscv/_open.c.obj

riscv/_open.i: riscv/_open.c.i
.PHONY : riscv/_open.i

# target to preprocess a source file
riscv/_open.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/_open.c.i
.PHONY : riscv/_open.c.i

riscv/_open.s: riscv/_open.c.s
.PHONY : riscv/_open.s

# target to generate assembly for a file
riscv/_open.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/_open.c.s
.PHONY : riscv/_open.c.s

riscv/_sbrk.obj: riscv/_sbrk.c.obj
.PHONY : riscv/_sbrk.obj

# target to build an object file
riscv/_sbrk.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/_sbrk.c.obj
.PHONY : riscv/_sbrk.c.obj

riscv/_sbrk.i: riscv/_sbrk.c.i
.PHONY : riscv/_sbrk.i

# target to preprocess a source file
riscv/_sbrk.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/_sbrk.c.i
.PHONY : riscv/_sbrk.c.i

riscv/_sbrk.s: riscv/_sbrk.c.s
.PHONY : riscv/_sbrk.s

# target to generate assembly for a file
riscv/_sbrk.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/_sbrk.c.s
.PHONY : riscv/_sbrk.c.s

riscv/boot.obj: riscv/boot.S.obj
.PHONY : riscv/boot.obj

# target to build an object file
riscv/boot.S.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/boot.S.obj
.PHONY : riscv/boot.S.obj

riscv/close.obj: riscv/close.c.obj
.PHONY : riscv/close.obj

# target to build an object file
riscv/close.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/close.c.obj
.PHONY : riscv/close.c.obj

riscv/close.i: riscv/close.c.i
.PHONY : riscv/close.i

# target to preprocess a source file
riscv/close.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/close.c.i
.PHONY : riscv/close.c.i

riscv/close.s: riscv/close.c.s
.PHONY : riscv/close.s

# target to generate assembly for a file
riscv/close.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/close.c.s
.PHONY : riscv/close.c.s

riscv/errno.obj: riscv/errno.c.obj
.PHONY : riscv/errno.obj

# target to build an object file
riscv/errno.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/errno.c.obj
.PHONY : riscv/errno.c.obj

riscv/errno.i: riscv/errno.c.i
.PHONY : riscv/errno.i

# target to preprocess a source file
riscv/errno.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/errno.c.i
.PHONY : riscv/errno.c.i

riscv/errno.s: riscv/errno.c.s
.PHONY : riscv/errno.s

# target to generate assembly for a file
riscv/errno.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/errno.c.s
.PHONY : riscv/errno.c.s

riscv/fcntl.obj: riscv/fcntl.c.obj
.PHONY : riscv/fcntl.obj

# target to build an object file
riscv/fcntl.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/fcntl.c.obj
.PHONY : riscv/fcntl.c.obj

riscv/fcntl.i: riscv/fcntl.c.i
.PHONY : riscv/fcntl.i

# target to preprocess a source file
riscv/fcntl.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/fcntl.c.i
.PHONY : riscv/fcntl.c.i

riscv/fcntl.s: riscv/fcntl.c.s
.PHONY : riscv/fcntl.s

# target to generate assembly for a file
riscv/fcntl.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/fcntl.c.s
.PHONY : riscv/fcntl.c.s

riscv/fstat.obj: riscv/fstat.c.obj
.PHONY : riscv/fstat.obj

# target to build an object file
riscv/fstat.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/fstat.c.obj
.PHONY : riscv/fstat.c.obj

riscv/fstat.i: riscv/fstat.c.i
.PHONY : riscv/fstat.i

# target to preprocess a source file
riscv/fstat.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/fstat.c.i
.PHONY : riscv/fstat.c.i

riscv/fstat.s: riscv/fstat.c.s
.PHONY : riscv/fstat.s

# target to generate assembly for a file
riscv/fstat.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/fstat.c.s
.PHONY : riscv/fstat.c.s

riscv/read.obj: riscv/read.c.obj
.PHONY : riscv/read.obj

# target to build an object file
riscv/read.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/read.c.obj
.PHONY : riscv/read.c.obj

riscv/read.i: riscv/read.c.i
.PHONY : riscv/read.i

# target to preprocess a source file
riscv/read.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/read.c.i
.PHONY : riscv/read.c.i

riscv/read.s: riscv/read.c.s
.PHONY : riscv/read.s

# target to generate assembly for a file
riscv/read.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/read.c.s
.PHONY : riscv/read.c.s

riscv/riscv_disable_interrupts.obj: riscv/riscv_disable_interrupts.S.obj
.PHONY : riscv/riscv_disable_interrupts.obj

# target to build an object file
riscv/riscv_disable_interrupts.S.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_disable_interrupts.S.obj
.PHONY : riscv/riscv_disable_interrupts.S.obj

riscv/riscv_enable_interrupts.obj: riscv/riscv_enable_interrupts.S.obj
.PHONY : riscv/riscv_enable_interrupts.obj

# target to build an object file
riscv/riscv_enable_interrupts.S.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_enable_interrupts.S.obj
.PHONY : riscv/riscv_enable_interrupts.S.obj

riscv/riscv_flush_dcache.obj: riscv/riscv_flush_dcache.S.obj
.PHONY : riscv/riscv_flush_dcache.obj

# target to build an object file
riscv/riscv_flush_dcache.S.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_flush_dcache.S.obj
.PHONY : riscv/riscv_flush_dcache.S.obj

riscv/riscv_flush_dcache_range.obj: riscv/riscv_flush_dcache_range.S.obj
.PHONY : riscv/riscv_flush_dcache_range.obj

# target to build an object file
riscv/riscv_flush_dcache_range.S.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_flush_dcache_range.S.obj
.PHONY : riscv/riscv_flush_dcache_range.S.obj

riscv/riscv_flush_icache.obj: riscv/riscv_flush_icache.S.obj
.PHONY : riscv/riscv_flush_icache.obj

# target to build an object file
riscv/riscv_flush_icache.S.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_flush_icache.S.obj
.PHONY : riscv/riscv_flush_icache.S.obj

riscv/riscv_flush_icache_range.obj: riscv/riscv_flush_icache_range.S.obj
.PHONY : riscv/riscv_flush_icache_range.obj

# target to build an object file
riscv/riscv_flush_icache_range.S.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_flush_icache_range.S.obj
.PHONY : riscv/riscv_flush_icache_range.S.obj

riscv/riscv_interrupt_handler.obj: riscv/riscv_interrupt_handler.c.obj
.PHONY : riscv/riscv_interrupt_handler.obj

# target to build an object file
riscv/riscv_interrupt_handler.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_interrupt_handler.c.obj
.PHONY : riscv/riscv_interrupt_handler.c.obj

riscv/riscv_interrupt_handler.i: riscv/riscv_interrupt_handler.c.i
.PHONY : riscv/riscv_interrupt_handler.i

# target to preprocess a source file
riscv/riscv_interrupt_handler.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_interrupt_handler.c.i
.PHONY : riscv/riscv_interrupt_handler.c.i

riscv/riscv_interrupt_handler.s: riscv/riscv_interrupt_handler.c.s
.PHONY : riscv/riscv_interrupt_handler.s

# target to generate assembly for a file
riscv/riscv_interrupt_handler.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_interrupt_handler.c.s
.PHONY : riscv/riscv_interrupt_handler.c.s

riscv/riscv_invalidate_dcache.obj: riscv/riscv_invalidate_dcache.S.obj
.PHONY : riscv/riscv_invalidate_dcache.obj

# target to build an object file
riscv/riscv_invalidate_dcache.S.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_invalidate_dcache.S.obj
.PHONY : riscv/riscv_invalidate_dcache.S.obj

riscv/riscv_invalidate_dcache_range.obj: riscv/riscv_invalidate_dcache_range.S.obj
.PHONY : riscv/riscv_invalidate_dcache_range.obj

# target to build an object file
riscv/riscv_invalidate_dcache_range.S.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_invalidate_dcache_range.S.obj
.PHONY : riscv/riscv_invalidate_dcache_range.S.obj

riscv/riscv_invalidate_icache.obj: riscv/riscv_invalidate_icache.S.obj
.PHONY : riscv/riscv_invalidate_icache.obj

# target to build an object file
riscv/riscv_invalidate_icache.S.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_invalidate_icache.S.obj
.PHONY : riscv/riscv_invalidate_icache.S.obj

riscv/riscv_invalidate_icache_range.obj: riscv/riscv_invalidate_icache_range.S.obj
.PHONY : riscv/riscv_invalidate_icache_range.obj

# target to build an object file
riscv/riscv_invalidate_icache_range.S.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_invalidate_icache_range.S.obj
.PHONY : riscv/riscv_invalidate_icache_range.S.obj

riscv/riscv_scrub.obj: riscv/riscv_scrub.S.obj
.PHONY : riscv/riscv_scrub.obj

# target to build an object file
riscv/riscv_scrub.S.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/riscv_scrub.S.obj
.PHONY : riscv/riscv_scrub.S.obj

riscv/trap_handler.obj: riscv/trap_handler.S.obj
.PHONY : riscv/trap_handler.obj

# target to build an object file
riscv/trap_handler.S.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/trap_handler.S.obj
.PHONY : riscv/trap_handler.S.obj

riscv/write.obj: riscv/write.c.obj
.PHONY : riscv/write.obj

# target to build an object file
riscv/write.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/write.c.obj
.PHONY : riscv/write.c.obj

riscv/write.i: riscv/write.c.i
.PHONY : riscv/write.i

# target to preprocess a source file
riscv/write.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/write.c.i
.PHONY : riscv/write.c.i

riscv/write.s: riscv/write.c.s
.PHONY : riscv/write.s

# target to generate assembly for a file
riscv/write.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/write.c.s
.PHONY : riscv/write.c.s

riscv/xil_exception.obj: riscv/xil_exception.c.obj
.PHONY : riscv/xil_exception.obj

# target to build an object file
riscv/xil_exception.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/xil_exception.c.obj
.PHONY : riscv/xil_exception.c.obj

riscv/xil_exception.i: riscv/xil_exception.c.i
.PHONY : riscv/xil_exception.i

# target to preprocess a source file
riscv/xil_exception.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/xil_exception.c.i
.PHONY : riscv/xil_exception.c.i

riscv/xil_exception.s: riscv/xil_exception.c.s
.PHONY : riscv/xil_exception.s

# target to generate assembly for a file
riscv/xil_exception.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/riscv/xil_exception.c.s
.PHONY : riscv/xil_exception.c.s

xmicroblaze_riscv_g.obj: xmicroblaze_riscv_g.c.obj
.PHONY : xmicroblaze_riscv_g.obj

# target to build an object file
xmicroblaze_riscv_g.c.obj:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/xmicroblaze_riscv_g.c.obj
.PHONY : xmicroblaze_riscv_g.c.obj

xmicroblaze_riscv_g.i: xmicroblaze_riscv_g.c.i
.PHONY : xmicroblaze_riscv_g.i

# target to preprocess a source file
xmicroblaze_riscv_g.c.i:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/xmicroblaze_riscv_g.c.i
.PHONY : xmicroblaze_riscv_g.c.i

xmicroblaze_riscv_g.s: xmicroblaze_riscv_g.c.s
.PHONY : xmicroblaze_riscv_g.s

# target to generate assembly for a file
xmicroblaze_riscv_g.c.s:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(MAKE) $(MAKESILENT) -f libsrc/standalone/src/CMakeFiles/xilstandalone.dir/build.make libsrc/standalone/src/CMakeFiles/xilstandalone.dir/xmicroblaze_riscv_g.c.s
.PHONY : xmicroblaze_riscv_g.c.s

# Help Target
help:
	@echo "The following are some of the valid targets for this Makefile:"
	@echo "... all (the default if no target is provided)"
	@echo "... clean"
	@echo "... depend"
	@echo "... edit_cache"
	@echo "... install"
	@echo "... install/local"
	@echo "... install/strip"
	@echo "... list_install_components"
	@echo "... rebuild_cache"
	@echo "... xilstandalone"
	@echo "... common/inbyte.obj"
	@echo "... common/inbyte.i"
	@echo "... common/inbyte.s"
	@echo "... common/intr/xinterrupt_wrap.obj"
	@echo "... common/intr/xinterrupt_wrap.i"
	@echo "... common/intr/xinterrupt_wrap.s"
	@echo "... common/outbyte.obj"
	@echo "... common/outbyte.i"
	@echo "... common/outbyte.s"
	@echo "... common/print.obj"
	@echo "... common/print.i"
	@echo "... common/print.s"
	@echo "... common/xil_assert.obj"
	@echo "... common/xil_assert.i"
	@echo "... common/xil_assert.s"
	@echo "... common/xil_mem.obj"
	@echo "... common/xil_mem.i"
	@echo "... common/xil_mem.s"
	@echo "... common/xil_printf.obj"
	@echo "... common/xil_printf.i"
	@echo "... common/xil_printf.s"
	@echo "... common/xil_testcache.obj"
	@echo "... common/xil_testcache.i"
	@echo "... common/xil_testcache.s"
	@echo "... common/xil_testio.obj"
	@echo "... common/xil_testio.i"
	@echo "... common/xil_testio.s"
	@echo "... common/xil_testmem.obj"
	@echo "... common/xil_testmem.i"
	@echo "... common/xil_testmem.s"
	@echo "... common/xil_util.obj"
	@echo "... common/xil_util.i"
	@echo "... common/xil_util.s"
	@echo "... common/xplatform_info.obj"
	@echo "... common/xplatform_info.i"
	@echo "... common/xplatform_info.s"
	@echo "... riscv/_exit.obj"
	@echo "... riscv/_exit.i"
	@echo "... riscv/_exit.s"
	@echo "... riscv/_open.obj"
	@echo "... riscv/_open.i"
	@echo "... riscv/_open.s"
	@echo "... riscv/_sbrk.obj"
	@echo "... riscv/_sbrk.i"
	@echo "... riscv/_sbrk.s"
	@echo "... riscv/boot.obj"
	@echo "... riscv/close.obj"
	@echo "... riscv/close.i"
	@echo "... riscv/close.s"
	@echo "... riscv/errno.obj"
	@echo "... riscv/errno.i"
	@echo "... riscv/errno.s"
	@echo "... riscv/fcntl.obj"
	@echo "... riscv/fcntl.i"
	@echo "... riscv/fcntl.s"
	@echo "... riscv/fstat.obj"
	@echo "... riscv/fstat.i"
	@echo "... riscv/fstat.s"
	@echo "... riscv/read.obj"
	@echo "... riscv/read.i"
	@echo "... riscv/read.s"
	@echo "... riscv/riscv_disable_interrupts.obj"
	@echo "... riscv/riscv_enable_interrupts.obj"
	@echo "... riscv/riscv_flush_dcache.obj"
	@echo "... riscv/riscv_flush_dcache_range.obj"
	@echo "... riscv/riscv_flush_icache.obj"
	@echo "... riscv/riscv_flush_icache_range.obj"
	@echo "... riscv/riscv_interrupt_handler.obj"
	@echo "... riscv/riscv_interrupt_handler.i"
	@echo "... riscv/riscv_interrupt_handler.s"
	@echo "... riscv/riscv_invalidate_dcache.obj"
	@echo "... riscv/riscv_invalidate_dcache_range.obj"
	@echo "... riscv/riscv_invalidate_icache.obj"
	@echo "... riscv/riscv_invalidate_icache_range.obj"
	@echo "... riscv/riscv_scrub.obj"
	@echo "... riscv/trap_handler.obj"
	@echo "... riscv/write.obj"
	@echo "... riscv/write.i"
	@echo "... riscv/write.s"
	@echo "... riscv/xil_exception.obj"
	@echo "... riscv/xil_exception.i"
	@echo "... riscv/xil_exception.s"
	@echo "... xmicroblaze_riscv_g.obj"
	@echo "... xmicroblaze_riscv_g.i"
	@echo "... xmicroblaze_riscv_g.s"
.PHONY : help



#=============================================================================
# Special targets to cleanup operation of make.

# Special rule to run CMake to check the build system integrity.
# No rule that depends on this can have commands that come from listfiles
# because they might be regenerated.
cmake_check_build_system:
	cd /home/dkr/simula-one-fpga/vitis_workspace/platform/microblaze_riscv_0/standalone_microblaze_riscv_0/bsp/libsrc/build_configs/gen_bsp && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0
.PHONY : cmake_check_build_system

