hdl_api_doc_test
================

This repository is to test some API Doc generators for SystemVerilog code and provide example setup and output.

Doxygen
-------

no direct support ... utilizes a filter that performs on-fly conversion to C++ ... originally developed by Inteligent DV
... now resides on Github https://github.com/SeanOBoyle/DoxygenFilterSystemVerilog ... no longer maintained

Natural Docs
------------

