\cvsection{Experience}

\begin{cventries}
\vspace{-5mm}
%------------------------------------------------

\cventry
{}
{\vspace{-9mm}Embedded hardware engineer \normalfont{at 
\href{http://www.tiempo-secure.com/}{\color{myblue}Tiempo Secure}, Dec 2018 - 
present}} % Job title
{\vspace{-9mm}Grenoble, France} % Location
{} % Date(s)
{
\begin{cvitems}
\item{Worked on a functional model in SystemVerilog/C for Advanced Encryption 
Standard (128, 192 and 256-bit keys).}
\item{Written many SystemVerilog testbenches for cycle-accurate verification of 
many company's IPs.}
\item{Worked on a Python module for encryption/decryption of the firmware of 
our secure processor IP stored in ROM.}
\end{cvitems}
}
\vspace{-5mm}
%------------------------------------------------

\cventry
{}
{\vspace{-9mm}Research associate \normalfont{at 
\href{https://www.ncl.ac.uk/}{\color{myblue}Newcastle University}, Oct 
2014 - Sep 2018}} % Job title
{\vspace{-9mm}Newcastle upon Tyne, UK} % Location
{}
{	
\begin{cvitems}
\item {Lead designer of an asynchronous hardware accelerator prototyped on 
ASIC, and of a custom PCB for its 
validation~{\color{myblue}\href{https://github.com/tuura/papers/tree/master/date-2018}{\textbf{[1]}}}.}
\item {Developed C++ EDA
tools~{\color{myblue}\href{https://github.com/tuura/shutters}{\textbf{[2}}}{\color{myblue}\textbf{,}}
{\color{myblue}\href{https://github.com/tuura/scenco}{\textbf{3]}}}
for area-efficient hardware synthesis, integrated in the
\href{https://workcraft.org/}{\color{myblue}{\textbf{\textsc{Workcraft}}}}
design environment (Java).}
\item {Developed a Haskell 
{\color{myblue}\href{https://github.com/tuura/fantasi/tree/master/doc}{\textbf{tool}}}
for automated synthesis of synchronous hardware accelerators for graph
processing~{\color{myblue}\href{https://youtu.be/Z2w0hiHY3Us}{\textbf{[4}}}{\color{myblue}\textbf{,}}
{\color{myblue}\href{https://poets-project.org/publications}{\textbf{5]}}}.}
\item {Investigated on a systematic approach for the design and automated 
hardware synthesis of Processor Instruction 
Sets~{\color{myblue}\href{https://eprint.ncl.ac.uk/file_store/production/251075/92600BF7-92A0-4B22-897A-01892DDA9E2F.pdf}{\textbf{[6]}}}.}
\item {Worked with the following FPGA boards for prototyping various research 
ideas:~Altera 	
{\color{myblue}\href{https://www.altera.com/solutions/partners/partner-profile/terasic-inc-/board/de4-stratix-iv-development-board.html\#overview}{\textbf{DE4}}}
and Xilinx 	
{\color{myblue}\href{https://www.xilinx.com/products/boards-and-kits/ek-v7-vc707-g.html}{\textbf{Virtex
 7}}}.}
%\item {Expert in asynchronous design techniques at the model- (based on
%	Petri nets) and hardware- levels (dual-rail, bundled-data).}
\end{cvitems}
}
\vspace{-5mm}
%------------------------------------------------

\cventry
{}%\color{myblue}\href{http://www.xeffe.it/}{Xeffe}}
{\vspace{-9mm}Software developer intern \normalfont{at 
{\color{myblue}\href{http://www.xeffe.it/}{Xeffe}}, Feb 2012 - Jul 2012}}
{\vspace{-9mm}Turin, Italy}
{}
{
\begin{cvitems}
Worked on a Java web-application using MySQL and 
the following Java frameworks: Spring, Zkoss and Junit.
\end{cvitems}
}

%------------------------------------------------

\end{cventries}
\vspace{-2mm}