{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686686228559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686686228559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 23:27:08 2023 " "Processing started: Tue Jun 13 23:27:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686686228559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686686228559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686686228559 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686686228810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-behavioral " "Found design unit 1: fifo-behavioral" {  } { { "fifo.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/fifo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686686229171 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/fifo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686686229171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686686229171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behavioral " "Found design unit 1: reg_file-behavioral" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686686229173 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686686229173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686686229173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behavioral " "Found design unit 1: controller-behavioral" {  } { { "controller.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686686229175 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686686229175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686686229175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fifo-behavioral " "Found design unit 1: tb_fifo-behavioral" {  } { { "tb_fifo.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/tb_fifo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686686229177 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "tb_fifo.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/tb_fifo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686686229177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686686229177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate-behavioral " "Found design unit 1: andgate-behavioral" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686686229179 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686686229179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686686229179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo " "Elaborating entity \"fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686686229205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:fifocontroller " "Elaborating entity \"controller\" for hierarchy \"controller:fifocontroller\"" {  } { { "fifo.vhd" "fifocontroller" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/fifo.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686686229207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate andgate:andenable " "Elaborating entity \"andgate\" for hierarchy \"andgate:andenable\"" {  } { { "fifo.vhd" "andenable" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/fifo.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686686229208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:registerfile " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:registerfile\"" {  } { { "fifo.vhd" "registerfile" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/fifo.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686686229210 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "array_next reg_file.vhd(33) " "VHDL Process Statement warning at reg_file.vhd(33): inferring latch(es) for signal or variable \"array_next\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1686686229213 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[0\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229216 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[1\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229216 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[2\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229216 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[3\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229216 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[4\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229216 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[5\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229216 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[6\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229216 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[7\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229216 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[8\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229217 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[9\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229217 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[10\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229217 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[11\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229217 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[12\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229217 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[13\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229217 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[14\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229217 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[15\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229218 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[16\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[16\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229218 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[17\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[17\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229218 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[18\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[18\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229218 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[19\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[19\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229218 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[20\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[20\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229218 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[21\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[21\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229218 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[22\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[22\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229218 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[23\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[23\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229218 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[24\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[24\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229218 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[25\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[25\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229218 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[26\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[26\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229218 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[27\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[27\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229219 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[28\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[28\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229219 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[29\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[29\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229219 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[30\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[30\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229219 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[0\]\[31\] reg_file.vhd(33) " "Inferred latch for \"array_next\[0\]\[31\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229219 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[0\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229219 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[1\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229219 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[2\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229219 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[3\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229219 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[4\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229219 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[5\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229220 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[6\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229220 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[7\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229220 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[8\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229220 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[9\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229220 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[10\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229220 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[11\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229220 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[12\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229220 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[13\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229220 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[14\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229220 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[15\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229220 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[16\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[16\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229220 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[17\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[17\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229221 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[18\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[18\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229221 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[19\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[19\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229221 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[20\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[20\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229221 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[21\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[21\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229221 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[22\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[22\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229221 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[23\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[23\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229222 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[24\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[24\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229222 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[25\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[25\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229222 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[26\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[26\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229222 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[27\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[27\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229222 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[28\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[28\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229222 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[29\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[29\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229222 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[30\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[30\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229222 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[1\]\[31\] reg_file.vhd(33) " "Inferred latch for \"array_next\[1\]\[31\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229223 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[0\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229223 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[1\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229223 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[2\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229223 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[3\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229223 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[4\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229223 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[5\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229223 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[6\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229223 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[7\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229223 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[8\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229223 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[9\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229223 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[10\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229223 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[11\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229224 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[12\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229224 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[13\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229224 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[14\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229224 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[15\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229224 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[16\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[16\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229224 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[17\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[17\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229224 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[18\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[18\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229224 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[19\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[19\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229224 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[20\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[20\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229224 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[21\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[21\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229224 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[22\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[22\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229225 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[23\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[23\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229225 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[24\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[24\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229225 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[25\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[25\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229225 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[26\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[26\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229225 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[27\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[27\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229225 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[28\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[28\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229225 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[29\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[29\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229225 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[30\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[30\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229225 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[2\]\[31\] reg_file.vhd(33) " "Inferred latch for \"array_next\[2\]\[31\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229225 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[0\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229225 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[1\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229226 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[2\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229226 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[3\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229226 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[4\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229226 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[5\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229226 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[6\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229226 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[7\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229226 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[8\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229226 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[9\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229226 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[10\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229226 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[11\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229226 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[12\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229226 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[13\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229227 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[14\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229227 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[15\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229227 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[16\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[16\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229227 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[17\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[17\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229227 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[18\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[18\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229227 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[19\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[19\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229227 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[20\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[20\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229228 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[21\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[21\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229228 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[22\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[22\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229228 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[23\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[23\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229228 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[24\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[24\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229228 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[25\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[25\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229228 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[26\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[26\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229228 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[27\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[27\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229228 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[28\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[28\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229229 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[29\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[29\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229229 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[30\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[30\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229229 "|fifo|reg_file:registerfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array_next\[3\]\[31\] reg_file.vhd(33) " "Inferred latch for \"array_next\[3\]\[31\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686686229229 "|fifo|reg_file:registerfile"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[0\] " "Latch reg_file:registerfile\|array_next\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229920 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229920 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[0\] " "Latch reg_file:registerfile\|array_next\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229921 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[0\] " "Latch reg_file:registerfile\|array_next\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229921 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[0\] " "Latch reg_file:registerfile\|array_next\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229921 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[1\] " "Latch reg_file:registerfile\|array_next\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229921 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[1\] " "Latch reg_file:registerfile\|array_next\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229921 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[1\] " "Latch reg_file:registerfile\|array_next\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229921 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[1\] " "Latch reg_file:registerfile\|array_next\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229922 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[2\] " "Latch reg_file:registerfile\|array_next\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229922 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[2\] " "Latch reg_file:registerfile\|array_next\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229922 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[2\] " "Latch reg_file:registerfile\|array_next\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229922 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[2\] " "Latch reg_file:registerfile\|array_next\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229922 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[3\] " "Latch reg_file:registerfile\|array_next\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229922 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[3\] " "Latch reg_file:registerfile\|array_next\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229922 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[3\] " "Latch reg_file:registerfile\|array_next\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229922 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[3\] " "Latch reg_file:registerfile\|array_next\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229922 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229922 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[4\] " "Latch reg_file:registerfile\|array_next\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229923 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[4\] " "Latch reg_file:registerfile\|array_next\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229923 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[4\] " "Latch reg_file:registerfile\|array_next\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229923 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[4\] " "Latch reg_file:registerfile\|array_next\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229923 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[5\] " "Latch reg_file:registerfile\|array_next\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229923 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[5\] " "Latch reg_file:registerfile\|array_next\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229923 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[5\] " "Latch reg_file:registerfile\|array_next\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229923 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[5\] " "Latch reg_file:registerfile\|array_next\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229923 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[6\] " "Latch reg_file:registerfile\|array_next\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229923 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[6\] " "Latch reg_file:registerfile\|array_next\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229924 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[6\] " "Latch reg_file:registerfile\|array_next\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229924 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[6\] " "Latch reg_file:registerfile\|array_next\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229924 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[7\] " "Latch reg_file:registerfile\|array_next\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229924 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[7\] " "Latch reg_file:registerfile\|array_next\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229924 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[7\] " "Latch reg_file:registerfile\|array_next\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229924 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[7\] " "Latch reg_file:registerfile\|array_next\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229924 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[8\] " "Latch reg_file:registerfile\|array_next\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229924 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[8\] " "Latch reg_file:registerfile\|array_next\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229924 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[8\] " "Latch reg_file:registerfile\|array_next\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229925 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[8\] " "Latch reg_file:registerfile\|array_next\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229925 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[9\] " "Latch reg_file:registerfile\|array_next\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229925 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[9\] " "Latch reg_file:registerfile\|array_next\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229925 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[9\] " "Latch reg_file:registerfile\|array_next\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229925 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[9\] " "Latch reg_file:registerfile\|array_next\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229925 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[10\] " "Latch reg_file:registerfile\|array_next\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229925 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[10\] " "Latch reg_file:registerfile\|array_next\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229925 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229925 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[10\] " "Latch reg_file:registerfile\|array_next\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229926 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[10\] " "Latch reg_file:registerfile\|array_next\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229926 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[11\] " "Latch reg_file:registerfile\|array_next\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229926 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[11\] " "Latch reg_file:registerfile\|array_next\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229926 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[11\] " "Latch reg_file:registerfile\|array_next\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229926 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[11\] " "Latch reg_file:registerfile\|array_next\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229926 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[12\] " "Latch reg_file:registerfile\|array_next\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229926 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[12\] " "Latch reg_file:registerfile\|array_next\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229926 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[12\] " "Latch reg_file:registerfile\|array_next\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229926 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229926 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[12\] " "Latch reg_file:registerfile\|array_next\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229927 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[13\] " "Latch reg_file:registerfile\|array_next\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229927 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[13\] " "Latch reg_file:registerfile\|array_next\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229927 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[13\] " "Latch reg_file:registerfile\|array_next\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229927 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[13\] " "Latch reg_file:registerfile\|array_next\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229927 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[14\] " "Latch reg_file:registerfile\|array_next\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229928 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[14\] " "Latch reg_file:registerfile\|array_next\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229928 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[14\] " "Latch reg_file:registerfile\|array_next\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229928 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[14\] " "Latch reg_file:registerfile\|array_next\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229928 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[15\] " "Latch reg_file:registerfile\|array_next\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229928 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[15\] " "Latch reg_file:registerfile\|array_next\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229929 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[15\] " "Latch reg_file:registerfile\|array_next\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229929 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[15\] " "Latch reg_file:registerfile\|array_next\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229929 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[16\] " "Latch reg_file:registerfile\|array_next\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229929 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[16\] " "Latch reg_file:registerfile\|array_next\[2\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229929 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[16\] " "Latch reg_file:registerfile\|array_next\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229929 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[16\] " "Latch reg_file:registerfile\|array_next\[3\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229929 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[17\] " "Latch reg_file:registerfile\|array_next\[2\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229930 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[17\] " "Latch reg_file:registerfile\|array_next\[1\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229930 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[17\] " "Latch reg_file:registerfile\|array_next\[0\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229930 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[17\] " "Latch reg_file:registerfile\|array_next\[3\]\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229930 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[18\] " "Latch reg_file:registerfile\|array_next\[1\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229930 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[18\] " "Latch reg_file:registerfile\|array_next\[2\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229930 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[18\] " "Latch reg_file:registerfile\|array_next\[0\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229930 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[18\] " "Latch reg_file:registerfile\|array_next\[3\]\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229930 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[19\] " "Latch reg_file:registerfile\|array_next\[2\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229931 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[19\] " "Latch reg_file:registerfile\|array_next\[1\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229931 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[19\] " "Latch reg_file:registerfile\|array_next\[0\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229931 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[19\] " "Latch reg_file:registerfile\|array_next\[3\]\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229931 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[20\] " "Latch reg_file:registerfile\|array_next\[1\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229931 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[20\] " "Latch reg_file:registerfile\|array_next\[2\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229931 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[20\] " "Latch reg_file:registerfile\|array_next\[0\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229931 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[20\] " "Latch reg_file:registerfile\|array_next\[3\]\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229932 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[21\] " "Latch reg_file:registerfile\|array_next\[2\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229932 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[21\] " "Latch reg_file:registerfile\|array_next\[1\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229932 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[21\] " "Latch reg_file:registerfile\|array_next\[0\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229932 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[21\] " "Latch reg_file:registerfile\|array_next\[3\]\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229932 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[22\] " "Latch reg_file:registerfile\|array_next\[1\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229932 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[22\] " "Latch reg_file:registerfile\|array_next\[2\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229932 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[22\] " "Latch reg_file:registerfile\|array_next\[0\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229932 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229932 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[22\] " "Latch reg_file:registerfile\|array_next\[3\]\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229933 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[23\] " "Latch reg_file:registerfile\|array_next\[2\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229933 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[23\] " "Latch reg_file:registerfile\|array_next\[1\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229933 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[23\] " "Latch reg_file:registerfile\|array_next\[0\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229933 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[23\] " "Latch reg_file:registerfile\|array_next\[3\]\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229933 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[24\] " "Latch reg_file:registerfile\|array_next\[1\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229933 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[24\] " "Latch reg_file:registerfile\|array_next\[2\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229933 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[24\] " "Latch reg_file:registerfile\|array_next\[0\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229933 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229933 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[24\] " "Latch reg_file:registerfile\|array_next\[3\]\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229934 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[25\] " "Latch reg_file:registerfile\|array_next\[2\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229934 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[25\] " "Latch reg_file:registerfile\|array_next\[1\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229934 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[25\] " "Latch reg_file:registerfile\|array_next\[0\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229934 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[25\] " "Latch reg_file:registerfile\|array_next\[3\]\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229934 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[26\] " "Latch reg_file:registerfile\|array_next\[1\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229934 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[26\] " "Latch reg_file:registerfile\|array_next\[2\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229934 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[26\] " "Latch reg_file:registerfile\|array_next\[0\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229934 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[26\] " "Latch reg_file:registerfile\|array_next\[3\]\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229934 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[27\] " "Latch reg_file:registerfile\|array_next\[2\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229935 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[27\] " "Latch reg_file:registerfile\|array_next\[1\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229935 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[27\] " "Latch reg_file:registerfile\|array_next\[0\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229935 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[27\] " "Latch reg_file:registerfile\|array_next\[3\]\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229935 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[28\] " "Latch reg_file:registerfile\|array_next\[1\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229935 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[28\] " "Latch reg_file:registerfile\|array_next\[2\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229935 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[28\] " "Latch reg_file:registerfile\|array_next\[0\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229935 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[28\] " "Latch reg_file:registerfile\|array_next\[3\]\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229935 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229935 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[29\] " "Latch reg_file:registerfile\|array_next\[2\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229936 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[29\] " "Latch reg_file:registerfile\|array_next\[1\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229936 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[29\] " "Latch reg_file:registerfile\|array_next\[0\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229936 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[29\] " "Latch reg_file:registerfile\|array_next\[3\]\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229936 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[30\] " "Latch reg_file:registerfile\|array_next\[1\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229936 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[30\] " "Latch reg_file:registerfile\|array_next\[2\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229936 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[30\] " "Latch reg_file:registerfile\|array_next\[0\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229936 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[30\] " "Latch reg_file:registerfile\|array_next\[3\]\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229936 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[2\]\[31\] " "Latch reg_file:registerfile\|array_next\[2\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229936 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[1\]\[31\] " "Latch reg_file:registerfile\|array_next\[1\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229937 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[0\]\[31\] " "Latch reg_file:registerfile\|array_next\[0\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229937 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_file:registerfile\|array_next\[3\]\[31\] " "Latch reg_file:registerfile\|array_next\[3\]\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA andgate:andenable\|wr_en " "Ports D and ENA on the latch are fed by the same signal andgate:andenable\|wr_en" {  } { { "andgate.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/andgate.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686686229937 ""}  } { { "reg_file.vhd" "" { Text "F:/installed program/Quartus II/quartus/bin/Altera_SRC/FIFO BUFFER/reg_file.vhd" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686686229937 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1686686230277 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686686230651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686686230651 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "531 " "Implemented 531 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686686230717 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686686230717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "461 " "Implemented 461 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686686230717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686686230717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 258 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 258 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686686230738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 23:27:10 2023 " "Processing ended: Tue Jun 13 23:27:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686686230738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686686230738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686686230738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686686230738 ""}
