[11/08 00:33:56      0s] 
[11/08 00:33:56      0s] Cadence Innovus(TM) Implementation System.
[11/08 00:33:56      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/08 00:33:56      0s] 
[11/08 00:33:56      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[11/08 00:33:56      0s] Options:	
[11/08 00:33:56      0s] Date:		Wed Nov  8 00:33:56 2023
[11/08 00:33:56      0s] Host:		cad19 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (2cores*2cpus*Intel(R) Pentium(R) CPU G3250 @ 3.20GHz 3072KB)
[11/08 00:33:56      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[11/08 00:33:56      0s] 
[11/08 00:33:56      0s] License:
[11/08 00:33:56      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[11/08 00:33:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/08 00:34:09     13s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/08 00:34:09     13s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[11/08 00:34:09     13s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/08 00:34:09     13s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[11/08 00:34:09     13s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[11/08 00:34:09     13s] @(#)CDS: CPE v20.14-s080
[11/08 00:34:09     13s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[11/08 00:34:09     13s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[11/08 00:34:09     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/08 00:34:09     13s] @(#)CDS: RCDB 11.15.0
[11/08 00:34:09     13s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[11/08 00:34:09     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1853_cad19_cmos_u1MsC0.

[11/08 00:34:09     13s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[11/08 00:34:11     14s] 
[11/08 00:34:11     14s] **INFO:  MMMC transition support version v31-84 
[11/08 00:34:11     14s] 
[11/08 00:34:11     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/08 00:34:11     14s] <CMD> suppressMessage ENCEXT-2799
[11/08 00:34:11     14s] <CMD> getVersion
[11/08 00:34:11     14s] <CMD> getVersion
[11/08 00:34:11     14s] <CMD> getVersion
[11/08 00:34:11     15s] [INFO] Loading PVS 20.11 fill procedures
[11/08 00:34:12     15s] <CMD> win
[11/08 00:46:27    226s] <CMD> save_global dit.globals
[11/08 00:46:34    227s] <CMD> set init_gnd_net VSS
[11/08 00:46:34    227s] <CMD> set init_lef_file ../../../install/FOUNDRY/digital/45nm/LIBS/lef/gsclib045.fixed.lef
[11/08 00:46:34    227s] <CMD> set init_verilog design_dit_netlist.v
[11/08 00:46:34    227s] <CMD> set init_mmmc_file dit.view
[11/08 00:46:34    227s] <CMD> set init_io_file ../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef
[11/08 00:46:34    227s] <CMD> set init_pwr_net VDD
[11/08 00:46:34    227s] <CMD> init_design
[11/08 00:46:34    227s] #% Begin Load MMMC data ... (date=11/08 00:46:34, mem=671.7M)
[11/08 00:46:34    227s] #% End Load MMMC data ... (date=11/08 00:46:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=671.9M, current mem=671.9M)
[11/08 00:46:34    227s] 
[11/08 00:46:34    227s] Loading LEF file ../../../install/FOUNDRY/digital/45nm/LIBS/lef/gsclib045.fixed.lef ...
[11/08 00:46:34    227s] Set DBUPerIGU to M2 pitch 400.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'ECK' in macro 'TLATNCAX4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'DFFHQX8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'NAND4XL' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'MXI2XL' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'TLATNSRXL' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'TLATNSRXL' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'INVX2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI222X4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'DLY3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'EDFFX2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFX2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X3' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA22X4' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'QN' in macro 'SDFFSRX2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'SDFFSRX2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'EDFFHQX1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OAI31X2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'OA21X2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'CLKAND2X6' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/08 00:46:34    227s] Type 'man IMPLF-201' for more detail.
[11/08 00:46:34    227s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/08 00:46:34    227s] To increase the message display limit, refer to the product command reference manual.
[11/08 00:46:34    227s] 
[11/08 00:46:34    227s] viaInitial starts at Wed Nov  8 00:46:34 2023
viaInitial ends at Wed Nov  8 00:46:34 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[11/08 00:46:34    227s] Loading view definition file from dit.view
[11/08 00:46:34    227s] Reading max timing library '/home/install/FOUNDRY/digital/45nm/LIBS/lib/max/slow.lib' ...
[11/08 00:46:35    228s] Read 477 cells in library 'gpdk045bc' 
[11/08 00:46:35    228s] Reading min timing library '/home/install/FOUNDRY/digital/45nm/LIBS/lib/min/fast.lib' ...
[11/08 00:46:35    228s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'dont_use' encountered. The last definition will be retained. (File /home/install/FOUNDRY/digital/45nm/LIBS/lib/min/fast.lib, Line 19302)
[11/08 00:46:35    228s] Read 477 cells in library 'gpdk045wc' 
[11/08 00:46:35    228s] Ending "PreSetAnalysisView" (total cpu=0:00:01.0, real=0:00:01.0, peak res=741.1M, current mem=689.8M)
[11/08 00:46:35    228s] *** End library_loading (cpu=0.02min, real=0.02min, mem=13.5M, fe_cpu=3.81min, fe_real=12.65min, fe_mem=808.1M) ***
[11/08 00:46:35    228s] #% Begin Load netlist data ... (date=11/08 00:46:35, mem=689.8M)
[11/08 00:46:35    228s] *** Begin netlist parsing (mem=808.1M) ***
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
[11/08 00:46:35    228s] Type 'man IMPVL-159' for more detail.
[11/08 00:46:35    228s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/08 00:46:35    228s] To increase the message display limit, refer to the product command reference manual.
[11/08 00:46:35    228s] Created 477 new cells from 2 timing libraries.
[11/08 00:46:35    228s] Reading netlist ...
[11/08 00:46:35    228s] Backslashed names will retain backslash and a trailing blank character.
[11/08 00:46:35    228s] Reading verilog netlist 'design_dit_netlist.v'
[11/08 00:46:35    228s] 
[11/08 00:46:35    228s] *** Memory Usage v#1 (Current mem = 808.113M, initial mem = 284.301M) ***
[11/08 00:46:35    228s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=808.1M) ***
[11/08 00:46:35    228s] #% End Load netlist data ... (date=11/08 00:46:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=699.1M, current mem=699.1M)
[11/08 00:46:36    228s] Top level cell is four_fft.
[11/08 00:46:37    228s] Hooked 954 DB cells to tlib cells.
[11/08 00:46:37    228s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:01.0, peak res=711.4M, current mem=711.4M)
[11/08 00:46:37    228s] Starting recursive module instantiation check.
[11/08 00:46:37    228s] No recursion found.
[11/08 00:46:37    228s] Building hierarchical netlist for Cell four_fft ...
[11/08 00:46:37    228s] *** Netlist is unique.
[11/08 00:46:37    228s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[11/08 00:46:37    228s] ** info: there are 965 modules.
[11/08 00:46:37    228s] ** info: there are 99 stdCell insts.
[11/08 00:46:37    228s] 
[11/08 00:46:37    228s] *** Memory Usage v#1 (Current mem = 836.531M, initial mem = 284.301M) ***
[11/08 00:46:38    228s] Reading IO assignment file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" ...
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 1: VERSION 5.6 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 3: MACRO PDI
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 4: CLASS PAD AREAIO ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 5: ORIGIN 0 0 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 6: SIZE 15 BY 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 7: SYMMETRY X Y ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 8: PIN C
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 9: DIRECTION OUTPUT ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 10: USE SIGNAL ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 11: PORT
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 12: LAYER Metal1 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 13: RECT 1 11 2 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 14: LAYER Metal2 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 15: RECT 1 11 2 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 16: LAYER Metal3 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 17: RECT 1 11 2 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 18: LAYER Metal4 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 19: RECT 1 11 2 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 20: LAYER Metal5 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 21: RECT 1 11 2 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 22: LAYER Metal6 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 23: RECT 1 11 2 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 24: END
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 25: END C
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 26: PIN PAD
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 27: DIRECTION INPUT ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 28: USE SIGNAL ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 29: PORT
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 30: LAYER Metal9 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 31: RECT 4 11 6 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 32: END
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 33: END PAD
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 34: PIN VDD
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 35: DIRECTION INOUT ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 36: USE POWER ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 37: PORT
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 38: LAYER Metal1 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 39: RECT 7 11 10 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 40: LAYER Metal2 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 41: RECT 7 11 10 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 42: LAYER Metal3 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 43: RECT 7 11 10 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 44: LAYER Metal4 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 45: RECT 7 11 10 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 46: LAYER Metal5 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 47: RECT 7 11 10 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 48: LAYER Metal6 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 49: RECT 7 11 10 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 50: END
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 51: END VDD
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 52: PIN VSS
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 53: DIRECTION INOUT ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 54: USE GROUND ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 55: PORT
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 56: LAYER Metal1 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 57: RECT 11 11 14 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 58: LAYER Metal2 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 59: RECT 11 11 14 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 60: LAYER Metal3 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 61: RECT 11 11 14 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 62: LAYER Metal4 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 63: RECT 11 11 14 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 64: LAYER Metal5 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 65: RECT 11 11 14 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 66: LAYER Metal6 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 67: RECT 11 11 14 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 68: END
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 69: END VSS
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 70: END PDI
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 72: MACRO PDO
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 73: CLASS PAD AREAIO ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 74: ORIGIN 0 0 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 75: SIZE 15 BY 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 76: SYMMETRY X Y ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 77: PIN I
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 78: DIRECTION INPUT ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 79: USE SIGNAL ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 80: PORT
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 81: LAYER Metal1 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 82: RECT 1 11 2 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 83: LAYER Metal2 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 84: RECT 1 11 2 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 85: LAYER Metal3 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 86: RECT 1 11 2 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 87: LAYER Metal4 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 88: RECT 1 11 2 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 89: LAYER Metal5 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 90: RECT 1 11 2 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 91: LAYER Metal6 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 92: RECT 1 11 2 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 93: END
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 94: END I
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 95: PIN PAD
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 96: DIRECTION INPUT ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 97: USE SIGNAL ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 98: PORT
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 99: LAYER Metal9 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 100: RECT 4 11 6 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 101: END
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 102: END PAD
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 103: PIN VDD
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 104: DIRECTION INOUT ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 105: USE POWER ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 106: PORT
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 107: LAYER Metal1 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 108: RECT 7 11 10 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 109: LAYER Metal2 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 110: RECT 7 11 10 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 111: LAYER Metal3 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 112: RECT 7 11 10 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 113: LAYER Metal4 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 114: RECT 7 11 10 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 115: LAYER Metal5 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 116: RECT 7 11 10 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 117: LAYER Metal6 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 118: RECT 7 11 10 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 119: END
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 120: END VDD
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 121: PIN VSS
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 122: DIRECTION INOUT ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 123: USE GROUND ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 124: PORT
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 125: LAYER Metal1 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 126: RECT 11 11 14 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 127: LAYER Metal2 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 128: RECT 11 11 14 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 129: LAYER Metal3 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 130: RECT 11 11 14 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 131: LAYER Metal4 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 132: RECT 11 11 14 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 133: LAYER Metal5 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 134: RECT 11 11 14 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 135: LAYER Metal6 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 136: RECT 11 11 14 12 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 137: END
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 138: END VSS
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 139: END PDO
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 144: VERSION 5.7 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 146: MACRO BUMPCELL
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 147: CLASS COVER BUMP ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 148: ORIGIN 0 0 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 149: SIZE 15.0 BY 15.0 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 150: SYMMETRY X Y ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 151: PIN PAD
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 152: DIRECTION INPUT ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 153: USE SIGNAL ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 154: PORT
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 155: CLASS CORE ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 156: LAYER Metal9 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 157: POLYGON
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 158: 0  5
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 159: 0  10
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 160: 5  15
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 161: 10 15
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 162: 15 10
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 163: 15 5
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 164: 10 0
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 165: 5  0 ;
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 166: END
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 167: END PAD
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 168: END BUMPCELL
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **Warn: ignored IO file "../../../install/FOUNDRY/digital/45nm/LIBS/lef/pads.lef" line 170: END LIBRARY
  Reason: unable to recognize keyword.
[11/08 00:46:38    228s] **WARN: (IMPFP-710):	File version 0 is too old.
[11/08 00:46:38    228s] IO file version '0' is too old, will try to place io cell any way.
[11/08 00:46:38    228s] Horizontal Layer M1 offset = 190 (derived)
[11/08 00:46:38    228s] Vertical Layer M2 offset = 200 (derived)
[11/08 00:46:38    228s] Generated pitch 0.2 in Metal9 is different from 0.33 defined in technology file in unpreferred direction.
[11/08 00:46:38    228s] Generated pitch 0.38 in Metal9 is different from 0.33 defined in technology file in preferred direction.
[11/08 00:46:38    228s] Generated pitch 0.285 in Metal8 is different from 0.2 defined in technology file in unpreferred direction.
[11/08 00:46:38    228s] Generated pitch 0.285 in Metal7 is different from 0.2 defined in technology file in preferred direction.
[11/08 00:46:38    228s] Generated pitch 0.19 in Metal6 is different from 0.2 defined in technology file in unpreferred direction.
[11/08 00:46:38    228s] Generated pitch 0.19 in Metal5 is different from 0.2 defined in technology file in preferred direction.
[11/08 00:46:38    228s] Generated pitch 0.19 in Metal4 is different from 0.2 defined in technology file in unpreferred direction.
[11/08 00:46:38    228s] Generated pitch 0.19 in Metal3 is different from 0.2 defined in technology file in preferred direction.
[11/08 00:46:38    228s] Generated pitch 0.19 in Metal2 is different from 0.2 defined in technology file in unpreferred direction.
[11/08 00:46:38    228s] Generated pitch 0.2 in Metal1 is different from 0.19 defined in technology file in unpreferred direction.
[11/08 00:46:38    228s] Set Default Net Delay as 1000 ps.
[11/08 00:46:38    228s] Set Default Net Load as 0.5 pF. 
[11/08 00:46:38    228s] Set Default Input Pin Transition as 0.1 ps.
[11/08 00:46:39    229s] Extraction setup Started 
[11/08 00:46:39    229s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/08 00:46:39    229s] Reading Capacitance Table File ../../../install/FOUNDRY/digital/45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[11/08 00:46:39    229s] Cap table was created using Encounter 10.10-b056_1.
[11/08 00:46:39    229s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[11/08 00:46:39    229s] Set Shrink Factor to 0.90000
[11/08 00:46:39    229s] **WARN: (IMPEXT-2760):	Layer M10 specified in the cap table is ignored because it is greater than the maximum number of layers, 9, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[11/08 00:46:39    229s] **WARN: (IMPEXT-2760):	Layer M11 specified in the cap table is ignored because it is greater than the maximum number of layers, 9, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[11/08 00:46:39    229s] **WARN: (IMPEXT-2771):	Via VIA9 specified in the cap table is ignored because its top layer, M10, is greater than the maximum number of layers, 9, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[11/08 00:46:39    229s] **WARN: (IMPEXT-2771):	Via RV specified in the cap table is ignored because its top layer, M11, is greater than the maximum number of layers, 9, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[11/08 00:46:39    229s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M10 is ignored because the layer is not specified in the technology LEF file.
[11/08 00:46:39    229s] #WARNING (NRDB-21) The number of routing layer 9 in the database does not match with the value of 11 in the Extended Cap Table file.
[11/08 00:46:39    229s] Importing multi-corner RC tables ... 
[11/08 00:46:39    229s] Summary of Active RC-Corners : 
[11/08 00:46:39    229s]  
[11/08 00:46:39    229s]  Analysis View: setup
[11/08 00:46:39    229s]     RC-Corner Name        : cap
[11/08 00:46:39    229s]     RC-Corner Index       : 0
[11/08 00:46:39    229s]     RC-Corner Temperature : 25 Celsius
[11/08 00:46:39    229s]     RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[11/08 00:46:39    229s]     RC-Corner PreRoute Res Factor         : 1
[11/08 00:46:39    229s]     RC-Corner PreRoute Cap Factor         : 1
[11/08 00:46:39    229s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/08 00:46:39    229s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/08 00:46:39    229s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/08 00:46:39    229s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/08 00:46:39    229s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/08 00:46:39    229s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/08 00:46:39    229s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/08 00:46:39    229s]  
[11/08 00:46:39    229s]  Analysis View: hold
[11/08 00:46:39    229s]     RC-Corner Name        : cap
[11/08 00:46:39    229s]     RC-Corner Index       : 0
[11/08 00:46:39    229s]     RC-Corner Temperature : 25 Celsius
[11/08 00:46:39    229s]     RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/45nm/dig/captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[11/08 00:46:39    229s]     RC-Corner PreRoute Res Factor         : 1
[11/08 00:46:39    229s]     RC-Corner PreRoute Cap Factor         : 1
[11/08 00:46:39    229s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/08 00:46:39    229s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/08 00:46:39    229s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/08 00:46:39    229s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/08 00:46:39    229s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/08 00:46:39    229s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/08 00:46:39    229s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/08 00:46:39    229s] LayerId::1 widthSet size::4
[11/08 00:46:39    229s] LayerId::2 widthSet size::4
[11/08 00:46:39    229s] LayerId::3 widthSet size::4
[11/08 00:46:39    229s] LayerId::4 widthSet size::4
[11/08 00:46:39    229s] LayerId::5 widthSet size::4
[11/08 00:46:39    229s] LayerId::6 widthSet size::4
[11/08 00:46:39    229s] LayerId::7 widthSet size::5
[11/08 00:46:39    229s] LayerId::8 widthSet size::5
[11/08 00:46:39    229s] LayerId::9 widthSet size::5
[11/08 00:46:39    229s] Updating RC grid for preRoute extraction ...
[11/08 00:46:39    229s] eee: pegSigSF::1.070000
[11/08 00:46:39    229s] Initializing multi-corner capacitance tables ... 
[11/08 00:46:39    229s] Initializing multi-corner resistance tables ...
[11/08 00:46:39    229s] Creating RPSQ from WeeR and WRes ...
[11/08 00:46:40    229s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:46:40    229s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:46:40    229s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:46:40    229s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:46:40    229s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:46:40    229s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:46:40    229s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:46:40    229s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:46:40    229s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:46:40    229s] **Info: Trial Route has Max Route Layer 15/9.
[11/08 00:46:40    229s] {RT cap 0 9 9 {7 0} 1}
[11/08 00:46:40    229s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[11/08 00:46:40    229s] *Info: initialize multi-corner CTS.
[11/08 00:46:40    229s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=940.1M, current mem=725.2M)
[11/08 00:46:40    229s] Reading timing constraints file 'design_dit_tool.sdc' ...
[11/08 00:46:40    229s] Current (total cpu=0:03:49, real=0:12:44, peak res=955.9M, current mem=955.9M)
[11/08 00:46:40    229s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design_dit_tool.sdc, Line 9).
[11/08 00:46:40    229s] 
[11/08 00:46:40    229s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design_dit_tool.sdc, Line 10).
[11/08 00:46:40    229s] 
[11/08 00:46:40    229s] INFO (CTE): Reading of timing constraints file design_dit_tool.sdc completed, with 2 WARNING
[11/08 00:46:40    229s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=956.8M, current mem=956.8M)
[11/08 00:46:40    229s] Current (total cpu=0:03:49, real=0:12:44, peak res=956.8M, current mem=956.8M)
[11/08 00:46:40    229s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/08 00:46:40    229s] 
[11/08 00:46:40    229s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/08 00:46:40    229s] Summary for sequential cells identification: 
[11/08 00:46:40    229s]   Identified SBFF number: 94
[11/08 00:46:40    229s]   Identified MBFF number: 0
[11/08 00:46:40    229s]   Identified SB Latch number: 0
[11/08 00:46:40    229s]   Identified MB Latch number: 0
[11/08 00:46:40    229s]   Not identified SBFF number: 24
[11/08 00:46:40    229s]   Not identified MBFF number: 0
[11/08 00:46:40    229s]   Not identified SB Latch number: 0
[11/08 00:46:40    229s]   Not identified MB Latch number: 0
[11/08 00:46:40    229s]   Number of sequential cells which are not FFs: 32
[11/08 00:46:40    229s] Total number of combinational cells: 317
[11/08 00:46:40    229s] Total number of sequential cells: 150
[11/08 00:46:40    229s] Total number of tristate cells: 10
[11/08 00:46:40    229s] Total number of level shifter cells: 0
[11/08 00:46:40    229s] Total number of power gating cells: 0
[11/08 00:46:40    229s] Total number of isolation cells: 0
[11/08 00:46:40    229s] Total number of power switch cells: 0
[11/08 00:46:40    229s] Total number of pulse generator cells: 0
[11/08 00:46:40    229s] Total number of always on buffers: 0
[11/08 00:46:40    229s] Total number of retention cells: 0
[11/08 00:46:40    229s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFX6
[11/08 00:46:40    229s] Total number of usable buffers: 8
[11/08 00:46:40    229s] List of unusable buffers: CLKBUFX2 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX3
[11/08 00:46:40    229s] Total number of unusable buffers: 8
[11/08 00:46:40    229s] List of usable inverters: INVX1 INVX12 INVX2 INVX3 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
[11/08 00:46:40    229s] Total number of usable inverters: 10
[11/08 00:46:40    229s] List of unusable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8
[11/08 00:46:40    229s] Total number of unusable inverters: 9
[11/08 00:46:40    229s] List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
[11/08 00:46:40    229s] Total number of identified usable delay cells: 8
[11/08 00:46:40    229s] List of identified unusable delay cells:
[11/08 00:46:40    229s] Total number of identified unusable delay cells: 0
[11/08 00:46:40    229s] 
[11/08 00:46:40    229s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/08 00:46:40    229s] 
[11/08 00:46:40    229s] TimeStamp Deleting Cell Server Begin ...
[11/08 00:46:40    229s] 
[11/08 00:46:40    229s] TimeStamp Deleting Cell Server End ...
[11/08 00:46:40    229s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=986.7M, current mem=986.7M)
[11/08 00:46:40    229s] 
[11/08 00:46:40    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/08 00:46:40    229s] Summary for sequential cells identification: 
[11/08 00:46:40    229s]   Identified SBFF number: 94
[11/08 00:46:40    229s]   Identified MBFF number: 0
[11/08 00:46:40    229s]   Identified SB Latch number: 0
[11/08 00:46:40    229s]   Identified MB Latch number: 0
[11/08 00:46:40    229s]   Not identified SBFF number: 24
[11/08 00:46:40    229s]   Not identified MBFF number: 0
[11/08 00:46:40    229s]   Not identified SB Latch number: 0
[11/08 00:46:40    229s]   Not identified MB Latch number: 0
[11/08 00:46:40    229s]   Number of sequential cells which are not FFs: 32
[11/08 00:46:40    229s]  Visiting view : setup
[11/08 00:46:40    229s]    : PowerDomain = none : Weighted F : unweighted  = 22.40 (1.000) with rcCorner = 0
[11/08 00:46:40    229s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[11/08 00:46:40    229s]  Visiting view : hold
[11/08 00:46:40    229s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[11/08 00:46:40    229s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = -1
[11/08 00:46:40    229s] TLC MultiMap info (StdDelay):
[11/08 00:46:40    229s]   : min + min + 1 + no RcCorner := 3.8ps
[11/08 00:46:40    229s]   : min + min + 1 + cap := 8.3ps
[11/08 00:46:40    229s]   : max + max + 1 + no RcCorner := 11.6ps
[11/08 00:46:40    229s]   : max + max + 1 + cap := 22.4ps
[11/08 00:46:40    229s]  Setting StdDelay to: 22.4ps
[11/08 00:46:40    229s] 
[11/08 00:46:40    229s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/08 00:46:40    229s] 
[11/08 00:46:40    229s] *** Summary of all messages that are not suppressed in this session:
[11/08 00:46:40    229s] Severity  ID               Count  Summary                                  
[11/08 00:46:40    229s] WARNING   IMPLF-201          571  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/08 00:46:40    229s] WARNING   IMPFP-710            1  File version %s is too old.              
[11/08 00:46:40    229s] WARNING   IMPEXT-2710          1  Basic Cap table for layer M%d is ignored...
[11/08 00:46:40    229s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[11/08 00:46:40    229s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[11/08 00:46:40    229s] WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
[11/08 00:46:40    229s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/08 00:46:40    229s] WARNING   TECHLIB-9153         1  Duplicate definition for attribute '%s' ...
[11/08 00:46:40    229s] *** Message Summary: 1534 warning(s), 0 error(s)
[11/08 00:46:40    229s] 
[11/08 00:47:04    231s] <CMD> getIoFlowFlag
[11/08 00:48:12    237s] <CMD> setIoFlowFlag 0
[11/08 00:48:12    237s] <CMD> floorPlan -site CoreSite -r 1 0.699873 4 4 4 4
[11/08 00:48:12    237s] Horizontal Layer M1 offset = 190 (derived)
[11/08 00:48:12    237s] Vertical Layer M2 offset = 200 (derived)
[11/08 00:48:12    237s] Generated pitch 0.2 in Metal9 is different from 0.33 defined in technology file in unpreferred direction.
[11/08 00:48:12    237s] Generated pitch 0.38 in Metal9 is different from 0.33 defined in technology file in preferred direction.
[11/08 00:48:12    237s] Generated pitch 0.285 in Metal8 is different from 0.2 defined in technology file in unpreferred direction.
[11/08 00:48:12    237s] Generated pitch 0.285 in Metal7 is different from 0.2 defined in technology file in preferred direction.
[11/08 00:48:12    237s] Generated pitch 0.19 in Metal6 is different from 0.2 defined in technology file in unpreferred direction.
[11/08 00:48:12    237s] Generated pitch 0.19 in Metal5 is different from 0.2 defined in technology file in preferred direction.
[11/08 00:48:12    237s] Generated pitch 0.19 in Metal4 is different from 0.2 defined in technology file in unpreferred direction.
[11/08 00:48:12    237s] Generated pitch 0.19 in Metal3 is different from 0.2 defined in technology file in preferred direction.
[11/08 00:48:12    237s] Generated pitch 0.19 in Metal2 is different from 0.2 defined in technology file in unpreferred direction.
[11/08 00:48:12    237s] Generated pitch 0.2 in Metal1 is different from 0.19 defined in technology file in unpreferred direction.
[11/08 00:48:12    237s] <CMD> uiSetTool select
[11/08 00:48:12    237s] <CMD> getIoFlowFlag
[11/08 00:48:12    237s] <CMD> fit
[11/08 00:48:40    240s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeRingLayers {}
[11/08 00:48:40    240s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeRingLayers {}
[11/08 00:48:40    240s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeRingLayers {}
[11/08 00:48:40    240s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 00:48:40    240s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 00:50:48    252s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/08 00:50:48    252s] The ring targets are set to core/block ring wires.
[11/08 00:50:48    252s] addRing command will consider rows while creating rings.
[11/08 00:50:48    252s] addRing command will disallow rings to go over rows.
[11/08 00:50:48    252s] addRing command will ignore shorts while creating rings.
[11/08 00:50:48    252s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal7 bottom Metal7 left Metal8 right Metal8} -width {top 1 bottom 1 left 1 right 1} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1 bottom 1 left 1 right 1} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/08 00:50:48    252s] 
[11/08 00:50:48    252s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1140.1M)
[11/08 00:50:48    252s] Ring generation is complete.
[11/08 00:50:48    252s] vias are now being generated.
[11/08 00:50:48    252s] addRing created 8 wires.
[11/08 00:50:48    252s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/08 00:50:48    252s] +--------+----------------+----------------+
[11/08 00:50:48    252s] |  Layer |     Created    |     Deleted    |
[11/08 00:50:48    252s] +--------+----------------+----------------+
[11/08 00:50:48    252s] | Metal7 |        4       |       NA       |
[11/08 00:50:48    252s] |  Via7  |        8       |        0       |
[11/08 00:50:48    252s] | Metal8 |        4       |       NA       |
[11/08 00:50:48    252s] +--------+----------------+----------------+
[11/08 00:51:47    257s] <CMD> setPlaceMode -fp false
[11/08 00:51:47    257s] <CMD> place_design
[11/08 00:51:47    257s] ### Time Record (colorize_geometry) is installed.
[11/08 00:51:47    257s] #Start colorize_geometry on Wed Nov  8 00:51:47 2023
[11/08 00:51:47    257s] #
[11/08 00:51:47    257s] ### Time Record (Pre Callback) is installed.
[11/08 00:51:47    257s] ### Time Record (Pre Callback) is uninstalled.
[11/08 00:51:47    257s] ### Time Record (DB Import) is installed.
[11/08 00:51:47    257s] #create default rule from bind_ndr_rule rule=0x7f477b1b0110 0x7f476466ca88
[11/08 00:51:47    258s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal3. This will cause routability problems for NanoRoute.
[11/08 00:51:47    258s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal5. This will cause routability problems for NanoRoute.
[11/08 00:51:47    258s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1602250145 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[11/08 00:51:47    258s] ### Time Record (DB Import) is uninstalled.
[11/08 00:51:47    258s] ### Time Record (DB Export) is installed.
[11/08 00:51:47    258s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1602250145 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[11/08 00:51:47    258s] ### Time Record (DB Export) is uninstalled.
[11/08 00:51:47    258s] ### Time Record (Post Callback) is installed.
[11/08 00:51:47    258s] ### Time Record (Post Callback) is uninstalled.
[11/08 00:51:47    258s] #
[11/08 00:51:47    258s] #colorize_geometry statistics:
[11/08 00:51:47    258s] #Cpu time = 00:00:00
[11/08 00:51:47    258s] #Elapsed time = 00:00:00
[11/08 00:51:47    258s] #Increased memory = 19.45 (MB)
[11/08 00:51:47    258s] #Total memory = 1054.16 (MB)
[11/08 00:51:47    258s] #Peak memory = 1055.07 (MB)
[11/08 00:51:47    258s] #Number of warnings = 2
[11/08 00:51:47    258s] #Total number of warnings = 3
[11/08 00:51:47    258s] #Number of fails = 0
[11/08 00:51:47    258s] #Total number of fails = 0
[11/08 00:51:47    258s] #Complete colorize_geometry on Wed Nov  8 00:51:47 2023
[11/08 00:51:47    258s] #
[11/08 00:51:47    258s] ### Time Record (colorize_geometry) is uninstalled.
[11/08 00:51:47    258s] ### 
[11/08 00:51:47    258s] ###   Scalability Statistics
[11/08 00:51:47    258s] ### 
[11/08 00:51:47    258s] ### ------------------------+----------------+----------------+----------------+
[11/08 00:51:47    258s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/08 00:51:47    258s] ### ------------------------+----------------+----------------+----------------+
[11/08 00:51:47    258s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/08 00:51:47    258s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/08 00:51:47    258s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/08 00:51:47    258s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/08 00:51:47    258s] ###   Entire Command        |        00:00:00|        00:00:00|             0.7|
[11/08 00:51:47    258s] ### ------------------------+----------------+----------------+----------------+
[11/08 00:51:47    258s] ### 
[11/08 00:51:47    258s] *** Starting placeDesign default flow ***
[11/08 00:51:47    258s] **Info: Trial Route has Max Route Layer 15/9.
[11/08 00:51:47    258s] ### Creating LA Mngr. totSessionCpu=0:04:18 mem=1171.1M
[11/08 00:51:47    258s] ### Creating LA Mngr, finished. totSessionCpu=0:04:18 mem=1171.1M
[11/08 00:51:47    258s] *** Start deleteBufferTree ***
[11/08 00:51:48    258s] Info: Detect buffers to remove automatically.
[11/08 00:51:48    258s] Analyzing netlist ...
[11/08 00:51:48    258s] Updating netlist
[11/08 00:51:48    258s] 
[11/08 00:51:48    258s] *summary: 0 instances (buffers/inverters) removed
[11/08 00:51:48    258s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/08 00:51:48    258s] 
[11/08 00:51:48    258s] TimeStamp Deleting Cell Server Begin ...
[11/08 00:51:48    258s] 
[11/08 00:51:48    258s] TimeStamp Deleting Cell Server End ...
[11/08 00:51:48    258s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 00:51:48    258s] Set Using Default Delay Limit as 101.
[11/08 00:51:48    258s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 00:51:48    258s] Set Default Net Delay as 0 ps.
[11/08 00:51:48    258s] Set Default Net Load as 0 pF. 
[11/08 00:51:48    258s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 00:51:48    258s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 00:51:48    258s] Set Using Default Delay Limit as 1000.
[11/08 00:51:48    258s] Set Default Net Delay as 1000 ps.
[11/08 00:51:48    258s] Set Default Net Load as 0.5 pF. 
[11/08 00:51:48    258s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/08 00:51:48    258s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1185.7M
[11/08 00:51:48    258s] Deleted 0 physical inst  (cell - / prefix -).
[11/08 00:51:48    258s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1185.7M
[11/08 00:51:48    258s] INFO: #ExclusiveGroups=0
[11/08 00:51:48    258s] INFO: There are no Exclusive Groups.
[11/08 00:51:48    258s] Extracting standard cell pins and blockage ...... 
[11/08 00:51:48    258s] Pin and blockage extraction finished
[11/08 00:51:48    258s] Extracting macro/IO cell pins and blockage ...... 
[11/08 00:51:48    258s] Pin and blockage extraction finished
[11/08 00:51:48    258s] *** Starting "NanoPlace(TM) placement v#9 (mem=1185.7M)" ...
[11/08 00:51:48    258s] Wait...
[11/08 00:51:48    259s] *** Build Buffered Sizing Timing Model
[11/08 00:51:48    259s] (cpu=0:00:00.7 mem=1185.7M) ***
[11/08 00:51:48    259s] *** Build Virtual Sizing Timing Model
[11/08 00:51:48    259s] (cpu=0:00:00.8 mem=1185.7M) ***
[11/08 00:51:48    259s] No user-set net weight.
[11/08 00:51:48    259s] Net fanout histogram:
[11/08 00:51:48    259s] 2		: 59 (45.7%) nets
[11/08 00:51:48    259s] 3		: 40 (31.0%) nets
[11/08 00:51:48    259s] 4     -	14	: 30 (23.3%) nets
[11/08 00:51:48    259s] 15    -	39	: 0 (0.0%) nets
[11/08 00:51:48    259s] 40    -	79	: 0 (0.0%) nets
[11/08 00:51:48    259s] 80    -	159	: 0 (0.0%) nets
[11/08 00:51:48    259s] 160   -	319	: 0 (0.0%) nets
[11/08 00:51:48    259s] 320   -	639	: 0 (0.0%) nets
[11/08 00:51:48    259s] 640   -	1279	: 0 (0.0%) nets
[11/08 00:51:48    259s] 1280  -	2559	: 0 (0.0%) nets
[11/08 00:51:48    259s] 2560  -	5119	: 0 (0.0%) nets
[11/08 00:51:48    259s] 5120+		: 0 (0.0%) nets
[11/08 00:51:48    259s] no activity file in design. spp won't run.
[11/08 00:51:48    259s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/08 00:51:48    259s] Scan chains were not defined.
[11/08 00:51:48    259s] z: 2, totalTracks: 1
[11/08 00:51:48    259s] z: 4, totalTracks: 1
[11/08 00:51:48    259s] z: 6, totalTracks: 1
[11/08 00:51:48    259s] z: 8, totalTracks: 1
[11/08 00:51:48    259s] # Building four_fft llgBox search-tree.
[11/08 00:51:48    259s] #std cell=99 (0 fixed + 99 movable) #buf cell=0 #inv cell=17 #block=0 (0 floating + 0 preplaced)
[11/08 00:51:48    259s] #ioInst=0 #net=129 #term=392 #term/net=3.04, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=52
[11/08 00:51:48    259s] stdCell: 99 single + 0 double + 0 multi
[11/08 00:51:48    259s] Total standard cell length = 0.1373 (mm), area = 0.0002 (mm^2)
[11/08 00:51:48    259s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1185.7M
[11/08 00:51:48    259s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1185.7M
[11/08 00:51:48    259s] Core basic site is CoreSite
[11/08 00:51:48    259s] **Info: (IMPSP-307): Design contains fractional 17 cells.
[11/08 00:51:48    259s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1185.7M
[11/08 00:51:48    259s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:1217.7M
[11/08 00:51:48    259s] Use non-trimmed site array because memory saving is not enough.
[11/08 00:51:48    259s] SiteArray: non-trimmed site array dimensions = 10 x 99
[11/08 00:51:48    259s] SiteArray: use 12,288 bytes
[11/08 00:51:48    259s] SiteArray: current memory after site array memory allocation 1217.7M
[11/08 00:51:48    259s] SiteArray: FP blocked sites are writable
[11/08 00:51:48    259s] Estimated cell power/ground rail width = 0.213 um
[11/08 00:51:48    259s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 00:51:48    259s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.064, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF: Starting pre-place ADS at level 1, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1217.7M
[11/08 00:51:48    259s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1217.7M
[11/08 00:51:48    259s] ADSU 0.693 -> 0.693. GS 13.680
[11/08 00:51:48    259s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1217.7M
[11/08 00:51:48    259s] Average module density = 0.693.
[11/08 00:51:48    259s] Density for the design = 0.693.
[11/08 00:51:48    259s]        = stdcell_area 686 sites (235 um^2) / alloc_area 990 sites (339 um^2).
[11/08 00:51:48    259s] Pin Density = 0.3960.
[11/08 00:51:48    259s]             = total # of pins 392 / total area 990.
[11/08 00:51:49    259s] OPERPROF: Starting spMPad at level 1, MEM:1142.7M
[11/08 00:51:49    259s] OPERPROF:   Starting spContextMPad at level 2, MEM:1142.7M
[11/08 00:51:49    259s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1142.7M
[11/08 00:51:49    259s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1142.7M
[11/08 00:51:49    259s] Initial padding reaches pin density 0.600 for top
[11/08 00:51:49    259s] InitPadU 0.693 -> 0.822 for top
[11/08 00:51:49    259s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1142.7M
[11/08 00:51:49    259s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1142.7M
[11/08 00:51:49    259s] === lastAutoLevel = 5 
[11/08 00:51:49    259s] OPERPROF: Starting spInitNetWt at level 1, MEM:1142.7M
[11/08 00:51:49    259s] no activity file in design. spp won't run.
[11/08 00:51:49    259s] [spp] 0
[11/08 00:51:49    259s] [adp] 0:1:1:3
[11/08 00:51:49    259s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.390, REAL:0.554, MEM:1192.7M
[11/08 00:51:49    259s] Clock gating cells determined by native netlist tracing.
[11/08 00:51:49    259s] no activity file in design. spp won't run.
[11/08 00:51:49    259s] no activity file in design. spp won't run.
[11/08 00:51:49    259s] OPERPROF: Starting npMain at level 1, MEM:1194.7M
[11/08 00:51:50    259s] OPERPROF:   Starting npPlace at level 2, MEM:1195.7M
[11/08 00:51:50    259s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[11/08 00:51:50    259s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[11/08 00:51:50    259s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1195.7M
[11/08 00:51:50    259s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[11/08 00:51:50    259s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[11/08 00:51:50    259s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1195.7M
[11/08 00:51:50    259s] exp_mt_sequential is set from setPlaceMode option to 1
[11/08 00:51:50    259s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[11/08 00:51:50    259s] place_exp_mt_interval set to default 32
[11/08 00:51:50    259s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/08 00:51:50    259s] Iteration  3: Total net bbox = 6.628e+00 (3.30e+00 3.33e+00)
[11/08 00:51:50    259s]               Est.  stn bbox = 6.808e+00 (3.40e+00 3.41e+00)
[11/08 00:51:50    259s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1197.1M
[11/08 00:51:50    259s] Total number of setup views is 1.
[11/08 00:51:50    259s] Total number of active setup views is 1.
[11/08 00:51:50    259s] Active setup views:
[11/08 00:51:50    259s]     setup
[11/08 00:51:50    259s] Iteration  4: Total net bbox = 3.435e+02 (2.29e+02 1.15e+02)
[11/08 00:51:50    259s]               Est.  stn bbox = 3.503e+02 (2.34e+02 1.17e+02)
[11/08 00:51:50    259s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1197.1M
[11/08 00:51:50    259s] Iteration  5: Total net bbox = 4.530e+02 (3.02e+02 1.51e+02)
[11/08 00:51:50    259s]               Est.  stn bbox = 4.710e+02 (3.17e+02 1.54e+02)
[11/08 00:51:50    259s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1197.1M
[11/08 00:51:50    259s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.040, MEM:1197.1M
[11/08 00:51:50    259s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:1.042, MEM:1197.1M
[11/08 00:51:50    259s] [adp] clock
[11/08 00:51:50    259s] [adp] weight, nr nets, wire length
[11/08 00:51:50    259s] [adp]      0        0  0.000000
[11/08 00:51:50    259s] [adp] data
[11/08 00:51:50    259s] [adp] weight, nr nets, wire length
[11/08 00:51:50    259s] [adp]      0      129  1472.678500
[11/08 00:51:50    259s] [adp] 0.000000|0.000000|0.000000
[11/08 00:51:50    259s] Iteration  6: Total net bbox = 1.473e+03 (8.07e+02 6.66e+02)
[11/08 00:51:50    259s]               Est.  stn bbox = 1.552e+03 (8.52e+02 7.00e+02)
[11/08 00:51:50    259s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1197.1M
[11/08 00:51:50    259s] *** cost = 1.473e+03 (8.07e+02 6.66e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
[11/08 00:51:50    259s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[11/08 00:51:50    259s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1197.1M
[11/08 00:51:50    259s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1197.1M
[11/08 00:51:50    259s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/08 00:51:50    259s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[11/08 00:51:50    259s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/08 00:51:50    259s] Type 'man IMPSP-9025' for more detail.
[11/08 00:51:50    259s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1197.1M
[11/08 00:51:50    259s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1197.1M
[11/08 00:51:50    259s] z: 2, totalTracks: 1
[11/08 00:51:50    259s] z: 4, totalTracks: 1
[11/08 00:51:50    259s] z: 6, totalTracks: 1
[11/08 00:51:50    259s] z: 8, totalTracks: 1
[11/08 00:51:50    259s] #spOpts: mergeVia=F 
[11/08 00:51:50    259s] All LLGs are deleted
[11/08 00:51:50    259s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1197.1M
[11/08 00:51:50    259s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1197.1M
[11/08 00:51:50    259s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1197.1M
[11/08 00:51:50    259s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1197.1M
[11/08 00:51:50    259s] Core basic site is CoreSite
[11/08 00:51:50    259s] **Info: (IMPSP-307): Design contains fractional 17 cells.
[11/08 00:51:50    259s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1197.1M
[11/08 00:51:50    259s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.003, MEM:1213.1M
[11/08 00:51:50    259s] Fast DP-INIT is on for default
[11/08 00:51:50    259s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 00:51:50    259s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.027, MEM:1213.1M
[11/08 00:51:50    259s] OPERPROF:       Starting CMU at level 4, MEM:1213.1M
[11/08 00:51:50    259s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1213.1M
[11/08 00:51:50    259s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.031, MEM:1213.1M
[11/08 00:51:50    259s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1213.1MB).
[11/08 00:51:50    259s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.035, MEM:1213.1M
[11/08 00:51:50    259s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.035, MEM:1213.1M
[11/08 00:51:50    259s] TDRefine: refinePlace mode is spiral
[11/08 00:51:50    259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1853.1
[11/08 00:51:50    259s] OPERPROF: Starting RefinePlace at level 1, MEM:1213.1M
[11/08 00:51:50    259s] *** Starting refinePlace (0:04:20 mem=1213.1M) ***
[11/08 00:51:50    259s] Total net bbox length = 1.473e+03 (8.068e+02 6.659e+02) (ext = 9.940e+02)
[11/08 00:51:50    259s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 00:51:50    259s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1213.1M
[11/08 00:51:50    259s] Starting refinePlace ...
[11/08 00:51:50    259s] ** Cut row section cpu time 0:00:00.0.
[11/08 00:51:50    259s]    Spread Effort: high, standalone mode, useDDP on.
[11/08 00:51:50    259s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1213.1MB) @(0:04:20 - 0:04:20).
[11/08 00:51:50    259s] Move report: preRPlace moves 99 insts, mean move: 1.13 um, max move: 3.05 um 
[11/08 00:51:50    259s] 	Max move on inst (g3491__6783): (19.80, 9.77) --> (18.00, 11.02)
[11/08 00:51:50    259s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: ADDFXL
[11/08 00:51:50    259s] wireLenOptFixPriorityInst 0 inst fixed
[11/08 00:51:50    259s] Placement tweakage begins.
[11/08 00:51:50    259s] wire length = 5.991e+02
[11/08 00:51:50    259s] wire length = 5.882e+02
[11/08 00:51:50    259s] Placement tweakage ends.
[11/08 00:51:50    259s] Move report: tweak moves 24 insts, mean move: 1.47 um, max move: 4.00 um 
[11/08 00:51:50    259s] 	Max move on inst (g3): (22.80, 17.86) --> (18.80, 17.86)
[11/08 00:51:50    259s] 
[11/08 00:51:50    259s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 00:51:50    259s] Move report: legalization moves 11 insts, mean move: 0.36 um, max move: 1.71 um spiral
[11/08 00:51:50    259s] 	Max move on inst (g3503): (14.40, 17.86) --> (14.40, 16.15)
[11/08 00:51:50    259s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1218.1MB) @(0:04:20 - 0:04:20).
[11/08 00:51:50    259s] Move report: Detail placement moves 99 insts, mean move: 1.24 um, max move: 4.57 um 
[11/08 00:51:50    259s] 	Max move on inst (g3): (22.02, 19.01) --> (18.60, 17.86)
[11/08 00:51:50    259s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1218.1MB
[11/08 00:51:50    259s] Statistics of distance of Instance movement in refine placement:
[11/08 00:51:50    259s]   maximum (X+Y) =         4.57 um
[11/08 00:51:50    259s]   inst (g3) with max move: (22.0155, 19.0125) -> (18.6, 17.86)
[11/08 00:51:50    259s]   mean    (X+Y) =         1.24 um
[11/08 00:51:50    259s] Summary Report:
[11/08 00:51:50    259s] Instances move: 99 (out of 99 movable)
[11/08 00:51:50    259s] Instances flipped: 0
[11/08 00:51:50    259s] Mean displacement: 1.24 um
[11/08 00:51:50    259s] Max displacement: 4.57 um (Instance: g3) (22.0155, 19.0125) -> (18.6, 17.86)
[11/08 00:51:50    259s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[11/08 00:51:50    259s] Total instances moved : 99
[11/08 00:51:50    259s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.019, MEM:1218.1M
[11/08 00:51:50    259s] Total net bbox length = 1.542e+03 (8.305e+02 7.111e+02) (ext = 9.739e+02)
[11/08 00:51:50    259s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1218.1MB
[11/08 00:51:50    259s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1218.1MB) @(0:04:20 - 0:04:20).
[11/08 00:51:50    259s] *** Finished refinePlace (0:04:20 mem=1218.1M) ***
[11/08 00:51:50    259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1853.1
[11/08 00:51:50    259s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.028, MEM:1218.1M
[11/08 00:51:50    259s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1218.1M
[11/08 00:51:50    259s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1218.1M
[11/08 00:51:50    259s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1218.1M
[11/08 00:51:50    259s] All LLGs are deleted
[11/08 00:51:50    259s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1218.1M
[11/08 00:51:50    259s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1218.1M
[11/08 00:51:50    259s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1212.1M
[11/08 00:51:50    259s] *** End of Placement (cpu=0:00:01.4, real=0:00:02.0, mem=1212.1M) ***
[11/08 00:51:50    259s] z: 2, totalTracks: 1
[11/08 00:51:50    259s] z: 4, totalTracks: 1
[11/08 00:51:50    259s] z: 6, totalTracks: 1
[11/08 00:51:50    259s] z: 8, totalTracks: 1
[11/08 00:51:50    259s] #spOpts: mergeVia=F 
[11/08 00:51:50    259s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1212.1M
[11/08 00:51:50    259s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1212.1M
[11/08 00:51:50    259s] Core basic site is CoreSite
[11/08 00:51:50    259s] **Info: (IMPSP-307): Design contains fractional 17 cells.
[11/08 00:51:50    259s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1212.1M
[11/08 00:51:50    259s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:1212.1M
[11/08 00:51:50    259s] Fast DP-INIT is on for default
[11/08 00:51:50    259s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 00:51:50    259s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1212.1M
[11/08 00:51:50    259s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.031, MEM:1212.1M
[11/08 00:51:50    259s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1212.1M
[11/08 00:51:50    259s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1212.1M
[11/08 00:51:50    259s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
[11/08 00:51:50    259s] Density distribution unevenness ratio = 3.584%
[11/08 00:51:50    259s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1212.1M
[11/08 00:51:50    259s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1212.1M
[11/08 00:51:50    259s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1212.1M
[11/08 00:51:50    259s] All LLGs are deleted
[11/08 00:51:50    259s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1212.1M
[11/08 00:51:50    259s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1212.1M
[11/08 00:51:50    259s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:1212.1M
[11/08 00:51:50    259s] *** Free Virtual Timing Model ...(mem=1212.1M)
[11/08 00:51:50    259s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 00:51:50    259s] Set Using Default Delay Limit as 101.
[11/08 00:51:50    259s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 00:51:50    259s] Set Default Net Delay as 0 ps.
[11/08 00:51:50    259s] Set Default Net Load as 0 pF. 
[11/08 00:51:50    259s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 00:51:50    259s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 00:51:50    259s] Set Using Default Delay Limit as 1000.
[11/08 00:51:50    259s] Set Default Net Delay as 1000 ps.
[11/08 00:51:50    259s] Set Default Net Load as 0.5 pF. 
[11/08 00:51:50    259s] Info: Disable timing driven in postCTS congRepair.
[11/08 00:51:50    259s] 
[11/08 00:51:50    259s] Starting congRepair ...
[11/08 00:51:50    259s] User Input Parameters:
[11/08 00:51:50    259s] - Congestion Driven    : On
[11/08 00:51:50    259s] - Timing Driven        : Off
[11/08 00:51:50    259s] - Area-Violation Based : On
[11/08 00:51:50    259s] - Start Rollback Level : -5
[11/08 00:51:50    259s] - Legalized            : On
[11/08 00:51:50    259s] - Window Based         : Off
[11/08 00:51:50    259s] - eDen incr mode       : Off
[11/08 00:51:50    259s] - Small incr mode      : Off
[11/08 00:51:50    259s] 
[11/08 00:51:50    259s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1202.6M
[11/08 00:51:50    259s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.013, MEM:1202.6M
[11/08 00:51:50    259s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1202.6M
[11/08 00:51:50    259s] Starting Early Global Route congestion estimation: mem = 1202.6M
[11/08 00:51:50    259s] (I)       Started Import and model ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Create place DB ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Import place data ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Read instances and placement ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Read nets ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Create route DB ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       == Non-default Options ==
[11/08 00:51:50    259s] (I)       Maximum routing layer                              : 9
[11/08 00:51:50    259s] (I)       Number of threads                                  : 1
[11/08 00:51:50    259s] (I)       Use non-blocking free Dbs wires                    : false
[11/08 00:51:50    259s] (I)       Method to set GCell size                           : row
[11/08 00:51:50    259s] (I)       Counted 16 PG shapes. We will not process PG shapes layer by layer.
[11/08 00:51:50    259s] (I)       Started Import route data (1T) ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Use row-based GCell size
[11/08 00:51:50    259s] (I)       Use row-based GCell align
[11/08 00:51:50    259s] (I)       GCell unit size   : 3420
[11/08 00:51:50    259s] (I)       GCell multiplier  : 1
[11/08 00:51:50    259s] (I)       GCell row height  : 3420
[11/08 00:51:50    259s] (I)       Actual row height : 3420
[11/08 00:51:50    259s] (I)       GCell align ref   : 8000 8360
[11/08 00:51:50    259s] [NR-eGR] Track table information for default rule: 
[11/08 00:51:50    259s] [NR-eGR] Metal1 has no routable track
[11/08 00:51:50    259s] [NR-eGR] Metal2 has single uniform track structure
[11/08 00:51:50    259s] [NR-eGR] Metal3 has single uniform track structure
[11/08 00:51:50    259s] [NR-eGR] Metal4 has single uniform track structure
[11/08 00:51:50    259s] [NR-eGR] Metal5 has single uniform track structure
[11/08 00:51:50    259s] [NR-eGR] Metal6 has single uniform track structure
[11/08 00:51:50    259s] [NR-eGR] Metal7 has single uniform track structure
[11/08 00:51:50    259s] [NR-eGR] Metal8 has single uniform track structure
[11/08 00:51:50    259s] [NR-eGR] Metal9 has single uniform track structure
[11/08 00:51:50    259s] (I)       ================ Default via =================
[11/08 00:51:50    259s] (I)       +---+------------------+---------------------+
[11/08 00:51:50    259s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut     |
[11/08 00:51:50    259s] (I)       +---+------------------+---------------------+
[11/08 00:51:50    259s] (I)       | 1 |    2  VIA12_1C_H |    9  VIA12_2C_HS   |
[11/08 00:51:50    259s] (I)       | 2 |   14  VIA23_1C_V |   20  VIA23_2C_N    |
[11/08 00:51:50    259s] (I)       | 3 |   24  VIA34_1C_H |   29  VIA34_2C_W    |
[11/08 00:51:50    259s] (I)       | 4 |   34  VIA45_1C_H |   42  VIA45_2ST_N   |
[11/08 00:51:50    259s] (I)       | 5 |   45  VIA5_0_VH  |   50  VIA5_0_X2N_VH |
[11/08 00:51:50    259s] (I)       | 6 |   58  VIA6_0_HV  |   62  VIA6_0_X2V_HV |
[11/08 00:51:50    259s] (I)       | 7 |   65  VIA7_0_VH  |   69  VIA7_0_X2V_VH |
[11/08 00:51:50    259s] (I)       | 8 |   72  VIA8_0_VH  |   77  VIA8_0_X2N_VH |
[11/08 00:51:50    259s] (I)       +---+------------------+---------------------+
[11/08 00:51:50    259s] (I)       Started Read blockages ( Layer 2-9 ) ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Read routing blockages ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Read instance blockages ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Read PG blockages ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] [NR-eGR] Read 24 PG shapes
[11/08 00:51:50    259s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Read boundary cut boxes ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] [NR-eGR] #Routing Blockages  : 0
[11/08 00:51:50    259s] [NR-eGR] #Instance Blockages : 0
[11/08 00:51:50    259s] [NR-eGR] #PG Blockages       : 24
[11/08 00:51:50    259s] [NR-eGR] #Halo Blockages     : 0
[11/08 00:51:50    259s] [NR-eGR] #Boundary Blockages : 0
[11/08 00:51:50    259s] (I)       Finished Read blockages ( Layer 2-9 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Read blackboxes ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/08 00:51:50    259s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Read prerouted ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 00:51:50    259s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Read unlegalized nets ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Read nets ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] [NR-eGR] Read numTotalNets=106  numIgnoredNets=0
[11/08 00:51:50    259s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Set up via pillars ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       early_global_route_priority property id does not exist.
[11/08 00:51:50    259s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Model blockages into capacity
[11/08 00:51:50    259s] (I)       Read Num Blocks=24  Num Prerouted Wires=0  Num CS=0
[11/08 00:51:50    259s] (I)       Started Initialize 3D capacity ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Layer 1 (V) : #blockages 0 : #preroutes 0
[11/08 00:51:50    259s] (I)       Layer 2 (H) : #blockages 0 : #preroutes 0
[11/08 00:51:50    259s] (I)       Layer 3 (V) : #blockages 0 : #preroutes 0
[11/08 00:51:50    259s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[11/08 00:51:50    259s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[11/08 00:51:50    259s] (I)       Layer 6 (H) : #blockages 12 : #preroutes 0
[11/08 00:51:50    259s] (I)       Layer 7 (V) : #blockages 12 : #preroutes 0
[11/08 00:51:50    259s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/08 00:51:50    259s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       -- layer congestion ratio --
[11/08 00:51:50    259s] (I)       Layer 1 : 0.100000
[11/08 00:51:50    259s] (I)       Layer 2 : 0.700000
[11/08 00:51:50    259s] (I)       Layer 3 : 0.700000
[11/08 00:51:50    259s] (I)       Layer 4 : 0.700000
[11/08 00:51:50    259s] (I)       Layer 5 : 0.700000
[11/08 00:51:50    259s] (I)       Layer 6 : 0.700000
[11/08 00:51:50    259s] (I)       Layer 7 : 0.700000
[11/08 00:51:50    259s] (I)       Layer 8 : 0.700000
[11/08 00:51:50    259s] (I)       Layer 9 : 0.700000
[11/08 00:51:50    259s] (I)       ----------------------------
[11/08 00:51:50    259s] (I)       Number of ignored nets                =      0
[11/08 00:51:50    259s] (I)       Number of connected nets              =      0
[11/08 00:51:50    259s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/08 00:51:50    259s] (I)       Number of clock nets                  =      0.  Ignored: No
[11/08 00:51:50    259s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/08 00:51:50    259s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/08 00:51:50    259s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 00:51:50    259s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/08 00:51:50    259s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/08 00:51:50    259s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 00:51:50    259s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 00:51:50    259s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Read aux data ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Others data preparation ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Create route kernel ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Ndr track 0 does not exist
[11/08 00:51:50    259s] (I)       ---------------------Grid Graph Info--------------------
[11/08 00:51:50    259s] (I)       Routing area        : (0, 0) - (55600, 50920)
[11/08 00:51:50    259s] (I)       Core area           : (8000, 8360) - (47600, 42560)
[11/08 00:51:50    259s] (I)       Site width          :   400  (dbu)
[11/08 00:51:50    259s] (I)       Row height          :  3420  (dbu)
[11/08 00:51:50    259s] (I)       GCell row height    :  3420  (dbu)
[11/08 00:51:50    259s] (I)       GCell width         :  3420  (dbu)
[11/08 00:51:50    259s] (I)       GCell height        :  3420  (dbu)
[11/08 00:51:50    259s] (I)       Grid                :    16    15     9
[11/08 00:51:50    259s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 00:51:50    259s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[11/08 00:51:50    259s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[11/08 00:51:50    259s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[11/08 00:51:50    259s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[11/08 00:51:50    259s] (I)       Default wire pitch  :   240   280   280   280   280   280   280   280   280
[11/08 00:51:50    259s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[11/08 00:51:50    259s] (I)       First track coord   :     0   200   190   200   190   200   760   200   950
[11/08 00:51:50    259s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[11/08 00:51:50    259s] (I)       Total num of tracks :     0   139   134   139   134   139    88   139    66
[11/08 00:51:50    259s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 00:51:50    259s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 00:51:50    259s] (I)       --------------------------------------------------------
[11/08 00:51:50    259s] 
[11/08 00:51:50    259s] [NR-eGR] ============ Routing rule table ============
[11/08 00:51:50    259s] [NR-eGR] Rule id: 0  Nets: 106 
[11/08 00:51:50    259s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/08 00:51:50    259s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[11/08 00:51:50    259s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/08 00:51:50    259s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/08 00:51:50    259s] [NR-eGR] ========================================
[11/08 00:51:50    259s] [NR-eGR] 
[11/08 00:51:50    259s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/08 00:51:50    259s] (I)       blocked tracks on layer2 : = 0 / 2085 (0.00%)
[11/08 00:51:50    259s] (I)       blocked tracks on layer3 : = 0 / 2144 (0.00%)
[11/08 00:51:50    259s] (I)       blocked tracks on layer4 : = 0 / 2085 (0.00%)
[11/08 00:51:50    259s] (I)       blocked tracks on layer5 : = 0 / 2144 (0.00%)
[11/08 00:51:50    259s] (I)       blocked tracks on layer6 : = 0 / 2085 (0.00%)
[11/08 00:51:50    259s] (I)       blocked tracks on layer7 : = 309 / 1408 (21.95%)
[11/08 00:51:50    259s] (I)       blocked tracks on layer8 : = 376 / 2085 (18.03%)
[11/08 00:51:50    259s] (I)       blocked tracks on layer9 : = 0 / 1056 (0.00%)
[11/08 00:51:50    259s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Reset routing kernel
[11/08 00:51:50    259s] (I)       Started Global Routing ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Initialization ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       totalPins=317  totalGlobalPin=291 (91.80%)
[11/08 00:51:50    259s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Net group 1 ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Generate topology ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       total 2D Cap : 14426 = (6448 H, 7978 V)
[11/08 00:51:50    259s] [NR-eGR] Layer group 1: route 106 net(s) in layer range [2, 9]
[11/08 00:51:50    259s] (I)       
[11/08 00:51:50    259s] (I)       ============  Phase 1a Route ============
[11/08 00:51:50    259s] (I)       Started Phase 1a ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Pattern routing (1T) ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Usage: 329 = (204 H, 125 V) = (3.16% H, 1.57% V) = (3.488e+02um H, 2.138e+02um V)
[11/08 00:51:50    259s] (I)       Started Add via demand to 2D ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       
[11/08 00:51:50    259s] (I)       ============  Phase 1b Route ============
[11/08 00:51:50    259s] (I)       Started Phase 1b ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Usage: 329 = (204 H, 125 V) = (3.16% H, 1.57% V) = (3.488e+02um H, 2.138e+02um V)
[11/08 00:51:50    259s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.625900e+02um
[11/08 00:51:50    259s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/08 00:51:50    259s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/08 00:51:50    259s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       
[11/08 00:51:50    259s] (I)       ============  Phase 1c Route ============
[11/08 00:51:50    259s] (I)       Started Phase 1c ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Usage: 329 = (204 H, 125 V) = (3.16% H, 1.57% V) = (3.488e+02um H, 2.138e+02um V)
[11/08 00:51:50    259s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       
[11/08 00:51:50    259s] (I)       ============  Phase 1d Route ============
[11/08 00:51:50    259s] (I)       Started Phase 1d ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Usage: 329 = (204 H, 125 V) = (3.16% H, 1.57% V) = (3.488e+02um H, 2.138e+02um V)
[11/08 00:51:50    259s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       
[11/08 00:51:50    259s] (I)       ============  Phase 1e Route ============
[11/08 00:51:50    259s] (I)       Started Phase 1e ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Route legalization ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Usage: 329 = (204 H, 125 V) = (3.16% H, 1.57% V) = (3.488e+02um H, 2.138e+02um V)
[11/08 00:51:50    259s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.625900e+02um
[11/08 00:51:50    259s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       
[11/08 00:51:50    259s] (I)       ============  Phase 1l Route ============
[11/08 00:51:50    259s] (I)       Started Phase 1l ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Layer assignment (1T) ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Clean cong LA ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/08 00:51:50    259s] (I)       Layer  2:       1946       210         0           0        1915    ( 0.00%) 
[11/08 00:51:50    259s] (I)       Layer  3:       2010       225         0           0        2025    ( 0.00%) 
[11/08 00:51:50    259s] (I)       Layer  4:       1946        57         0           0        1915    ( 0.00%) 
[11/08 00:51:50    259s] (I)       Layer  5:       2010         0         0           0        2025    ( 0.00%) 
[11/08 00:51:50    259s] (I)       Layer  6:       1946         0         0           0        1915    ( 0.00%) 
[11/08 00:51:50    259s] (I)       Layer  7:       1026         0         0          90        1260    ( 6.67%) 
[11/08 00:51:50    259s] (I)       Layer  8:       1598         0         0           0        1915    ( 0.00%) 
[11/08 00:51:50    259s] (I)       Layer  9:        990         0         0           0        1012    ( 0.00%) 
[11/08 00:51:50    259s] (I)       Total:         13472       492         0          90       13982    ( 0.64%) 
[11/08 00:51:50    259s] (I)       
[11/08 00:51:50    259s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/08 00:51:50    259s] [NR-eGR]                        OverCon            
[11/08 00:51:50    259s] [NR-eGR]                         #Gcell     %Gcell
[11/08 00:51:50    259s] [NR-eGR]       Layer                (0)    OverCon 
[11/08 00:51:50    259s] [NR-eGR] ----------------------------------------------
[11/08 00:51:50    259s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/08 00:51:50    259s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/08 00:51:50    259s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/08 00:51:50    259s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/08 00:51:50    259s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/08 00:51:50    259s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/08 00:51:50    259s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/08 00:51:50    259s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/08 00:51:50    259s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/08 00:51:50    259s] [NR-eGR] ----------------------------------------------
[11/08 00:51:50    259s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/08 00:51:50    259s] [NR-eGR] 
[11/08 00:51:50    259s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Export 3D cong map ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       total 2D Cap : 14431 = (6449 H, 7982 V)
[11/08 00:51:50    259s] (I)       Started Export 2D cong map ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/08 00:51:50    259s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 00:51:50    259s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1202.6M
[11/08 00:51:50    259s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.058, MEM:1202.6M
[11/08 00:51:50    259s] OPERPROF: Starting HotSpotCal at level 1, MEM:1202.6M
[11/08 00:51:50    259s] [hotspot] +------------+---------------+---------------+
[11/08 00:51:50    259s] [hotspot] |            |   max hotspot | total hotspot |
[11/08 00:51:50    259s] [hotspot] +------------+---------------+---------------+
[11/08 00:51:50    259s] [hotspot] | normalized |          0.00 |          0.00 |
[11/08 00:51:50    259s] [hotspot] +------------+---------------+---------------+
[11/08 00:51:50    259s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 00:51:50    259s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 00:51:50    259s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1202.6M
[11/08 00:51:50    259s] Skipped repairing congestion.
[11/08 00:51:50    259s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1202.6M
[11/08 00:51:50    259s] Starting Early Global Route wiring: mem = 1202.6M
[11/08 00:51:50    259s] (I)       Started Free existing wires ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       ============= Track Assignment ============
[11/08 00:51:50    259s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Track Assignment (1T) ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/08 00:51:50    259s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Run Multi-thread track assignment
[11/08 00:51:50    259s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Export ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] [NR-eGR] Started Export DB wires ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] [NR-eGR] Started Export all nets ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] [NR-eGR] Started Set wire vias ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] [NR-eGR] --------------------------------------------------------------------------
[11/08 00:51:50    259s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 317
[11/08 00:51:50    259s] [NR-eGR] Metal2  (2V) length: 1.462750e+02um, number of vias: 360
[11/08 00:51:50    259s] [NR-eGR] Metal3  (3H) length: 3.600000e+02um, number of vias: 85
[11/08 00:51:50    259s] [NR-eGR] Metal4  (4V) length: 1.011750e+02um, number of vias: 0
[11/08 00:51:50    259s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[11/08 00:51:50    259s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[11/08 00:51:50    259s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[11/08 00:51:50    259s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[11/08 00:51:50    259s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[11/08 00:51:50    259s] [NR-eGR] Total length: 6.074500e+02um, number of vias: 762
[11/08 00:51:50    259s] [NR-eGR] --------------------------------------------------------------------------
[11/08 00:51:50    259s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/08 00:51:50    259s] [NR-eGR] --------------------------------------------------------------------------
[11/08 00:51:50    259s] (I)       Started Update net boxes ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Update timing ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Started Postprocess design ( Curr Mem: 1202.62 MB )
[11/08 00:51:50    259s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1186.62 MB )
[11/08 00:51:50    259s] Early Global Route wiring runtime: 0.01 seconds, mem = 1186.6M
[11/08 00:51:50    259s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.006, MEM:1186.6M
[11/08 00:51:50    259s] Tdgp not successfully inited but do clear! skip clearing
[11/08 00:51:50    259s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/08 00:51:50    259s] *** Finishing placeDesign default flow ***
[11/08 00:51:50    259s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1186.6M **
[11/08 00:51:50    259s] Tdgp not successfully inited but do clear! skip clearing
[11/08 00:51:50    259s] 
[11/08 00:51:50    259s] *** Summary of all messages that are not suppressed in this session:
[11/08 00:51:50    259s] Severity  ID               Count  Summary                                  
[11/08 00:51:50    259s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/08 00:51:50    259s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/08 00:51:50    259s] *** Message Summary: 3 warning(s), 0 error(s)
[11/08 00:51:50    259s] 
[11/08 00:52:08    261s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeRingLayers {}
[11/08 00:52:08    261s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeRingLayers {}
[11/08 00:52:08    261s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeRingOffset 1.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeRingThreshold 1.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeRingLayers {}
[11/08 00:52:08    261s] <CMD> set sprCreateIeStripeWidth 10.0
[11/08 00:52:08    261s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/08 00:54:38    274s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/08 00:54:38    274s] addStripe will allow jog to connect padcore ring and block ring.
[11/08 00:54:38    274s] 
[11/08 00:54:38    274s] Stripes will stop at the boundary of the specified area.
[11/08 00:54:38    274s] When breaking rings, the power planner will consider the existence of blocks.
[11/08 00:54:38    274s] Stripes will not extend to closest target.
[11/08 00:54:38    274s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/08 00:54:38    274s] Stripes will not be created over regions without power planning wires.
[11/08 00:54:38    274s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/08 00:54:38    274s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/08 00:54:38    274s] Offset for stripe breaking is set to 0.
[11/08 00:54:38    274s] <CMD> addStripe -nets {VDD VSS} -layer Metal1 -direction horizontal -width 1.8 -spacing 1.8 -number_of_sets 6 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/08 00:54:38    274s] 
[11/08 00:54:38    274s] Initialize fgc environment(mem: 1201.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1201.5M)
[11/08 00:54:38    274s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1201.5M)
[11/08 00:54:38    274s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1201.5M)
[11/08 00:54:38    274s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1201.5M)
[11/08 00:54:38    274s] Starting stripe generation ...
[11/08 00:54:38    274s] Non-Default Mode Option Settings :
[11/08 00:54:38    274s]   NONE
[11/08 00:54:38    274s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 2.000000 5.080000 24.799999 5.080000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:54:38    274s] Type 'man IMPPP-354' for more detail.
[11/08 00:54:38    274s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 2.000000 7.420000 24.799999 7.420000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:54:38    274s] Type 'man IMPPP-354' for more detail.
[11/08 00:54:38    274s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 2.000000 9.760000 24.799999 9.760000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:54:38    274s] Type 'man IMPPP-354' for more detail.
[11/08 00:54:38    274s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 2.000000 12.100000 24.799999 12.100000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:54:38    274s] Type 'man IMPPP-354' for more detail.
[11/08 00:54:38    274s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 2.000000 14.440000 24.799999 14.440000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:54:38    274s] Type 'man IMPPP-354' for more detail.
[11/08 00:54:38    274s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 2.000000 16.780001 24.799999 16.780001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:54:38    274s] Type 'man IMPPP-354' for more detail.
[11/08 00:54:38    274s] Stripe generation is complete.
[11/08 00:54:38    274s] vias are now being generated.
[11/08 00:54:38    274s] addStripe created 12 wires.
[11/08 00:54:38    274s] ViaGen created 84 vias, deleted 0 via to avoid violation.
[11/08 00:54:38    274s] +--------+----------------+----------------+
[11/08 00:54:38    274s] |  Layer |     Created    |     Deleted    |
[11/08 00:54:38    274s] +--------+----------------+----------------+
[11/08 00:54:38    274s] | Metal1 |       12       |       NA       |
[11/08 00:54:38    274s] |  Via1  |       12       |        0       |
[11/08 00:54:38    274s] |  Via2  |       12       |        0       |
[11/08 00:54:38    274s] |  Via3  |       12       |        0       |
[11/08 00:54:38    274s] |  Via4  |       12       |        0       |
[11/08 00:54:38    274s] |  Via5  |       12       |        0       |
[11/08 00:54:38    274s] |  Via6  |       12       |        0       |
[11/08 00:54:38    274s] |  Via7  |       12       |        0       |
[11/08 00:54:38    274s] +--------+----------------+----------------+
[11/08 00:57:18    288s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/08 00:57:18    288s] addStripe will allow jog to connect padcore ring and block ring.
[11/08 00:57:18    288s] 
[11/08 00:57:18    288s] Stripes will stop at the boundary of the specified area.
[11/08 00:57:18    288s] When breaking rings, the power planner will consider the existence of blocks.
[11/08 00:57:18    288s] Stripes will not extend to closest target.
[11/08 00:57:18    288s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/08 00:57:18    288s] Stripes will not be created over regions without power planning wires.
[11/08 00:57:18    288s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/08 00:57:18    288s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/08 00:57:18    288s] Offset for stripe breaking is set to 0.
[11/08 00:57:18    288s] <CMD> addStripe -nets {VDD VSS} -layer Metal7 -direction horizontal -width 1.8 -spacing 1.8 -number_of_sets 6 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/08 00:57:18    288s] 
[11/08 00:57:18    288s] Initialize fgc environment(mem: 1201.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1201.5M)
[11/08 00:57:18    288s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1201.5M)
[11/08 00:57:18    288s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1201.5M)
[11/08 00:57:18    288s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1201.5M)
[11/08 00:57:18    288s] Starting stripe generation ...
[11/08 00:57:18    288s] Non-Default Mode Option Settings :
[11/08 00:57:18    288s]   NONE
[11/08 00:57:18    288s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 2.000000 7.420000 24.799999 7.420000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:57:18    288s] Type 'man IMPPP-354' for more detail.
[11/08 00:57:18    288s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 2.000000 9.760000 24.799999 9.760000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:57:18    288s] Type 'man IMPPP-354' for more detail.
[11/08 00:57:18    288s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 2.000000 12.100000 24.799999 12.100000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:57:18    288s] Type 'man IMPPP-354' for more detail.
[11/08 00:57:18    288s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 2.000000 14.440000 24.799999 14.440000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:57:18    288s] Type 'man IMPPP-354' for more detail.
[11/08 00:57:18    288s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 2.000000 16.780001 24.799999 16.780001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:57:18    288s] Type 'man IMPPP-354' for more detail.
[11/08 00:57:18    288s] Stripe generation is complete.
[11/08 00:57:18    288s] vias are now being generated.
[11/08 00:57:18    288s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal7 & Metal1 at (0.00, 7.78) (2.53, 9.58).
[11/08 00:57:18    288s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal7 & Metal1 at (24.28, 7.78) (27.80, 9.58).
[11/08 00:57:18    288s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal7 & Metal1 at (0.00, 10.12) (2.33, 11.92).
[11/08 00:57:18    288s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal7 & Metal1 at (25.67, 10.12) (27.80, 11.92).
[11/08 00:57:18    288s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal7 & Metal1 at (0.00, 12.46) (2.07, 14.26).
[11/08 00:57:18    288s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal7 & Metal1 at (25.67, 12.46) (27.80, 14.26).
[11/08 00:57:18    288s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal7 & Metal1 at (0.00, 14.80) (2.27, 16.60).
[11/08 00:57:18    288s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal7 & Metal1 at (25.67, 14.80) (27.80, 16.60).
[11/08 00:57:18    288s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal7 & Metal1 at (0.00, 17.14) (2.46, 18.94).
[11/08 00:57:18    288s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal7 & Metal1 at (25.08, 17.14) (27.80, 18.94).
[11/08 00:57:18    288s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal7 & Metal1 at (0.00, 19.48) (2.46, 21.28).
[11/08 00:57:18    288s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer Metal7 & Metal1 at (25.08, 19.48) (27.80, 21.28).
[11/08 00:57:18    288s] addStripe created 7 wires.
[11/08 00:57:18    288s] ViaGen created 38 vias, deleted 36 vias to avoid violation.
[11/08 00:57:18    288s] +--------+----------------+----------------+
[11/08 00:57:18    288s] |  Layer |     Created    |     Deleted    |
[11/08 00:57:18    288s] +--------+----------------+----------------+
[11/08 00:57:18    288s] |  Via1  |        6       |        6       |
[11/08 00:57:18    288s] |  Via2  |        6       |        6       |
[11/08 00:57:18    288s] |  Via3  |        6       |        6       |
[11/08 00:57:18    288s] |  Via4  |        6       |        6       |
[11/08 00:57:18    288s] |  Via5  |        6       |        6       |
[11/08 00:57:18    288s] |  Via6  |        6       |        6       |
[11/08 00:57:18    288s] | Metal7 |        7       |       NA       |
[11/08 00:57:18    288s] |  Via7  |        2       |        0       |
[11/08 00:57:18    288s] +--------+----------------+----------------+
[11/08 00:57:40    290s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/08 00:57:40    290s] addStripe will allow jog to connect padcore ring and block ring.
[11/08 00:57:40    290s] 
[11/08 00:57:40    290s] Stripes will stop at the boundary of the specified area.
[11/08 00:57:40    290s] When breaking rings, the power planner will consider the existence of blocks.
[11/08 00:57:40    290s] Stripes will not extend to closest target.
[11/08 00:57:40    290s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/08 00:57:40    290s] Stripes will not be created over regions without power planning wires.
[11/08 00:57:40    290s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/08 00:57:40    290s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/08 00:57:40    290s] Offset for stripe breaking is set to 0.
[11/08 00:57:40    290s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 6 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/08 00:57:40    290s] 
[11/08 00:57:40    290s] Initialize fgc environment(mem: 1201.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1201.5M)
[11/08 00:57:40    290s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1201.5M)
[11/08 00:57:40    290s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1201.5M)
[11/08 00:57:40    290s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1201.5M)
[11/08 00:57:40    290s] Starting stripe generation ...
[11/08 00:57:40    290s] Non-Default Mode Option Settings :
[11/08 00:57:40    290s]   NONE
[11/08 00:57:40    290s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 7.780000 2.180000 7.780000 22.280001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:57:40    290s] Type 'man IMPPP-354' for more detail.
[11/08 00:57:40    290s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10.660000 2.180000 10.660000 22.280001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:57:40    290s] Type 'man IMPPP-354' for more detail.
[11/08 00:57:40    290s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 13.540000 2.180000 13.540000 22.280001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:57:40    290s] Type 'man IMPPP-354' for more detail.
[11/08 00:57:40    290s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 16.420000 2.180000 16.420000 22.280001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:57:40    290s] Type 'man IMPPP-354' for more detail.
[11/08 00:57:40    290s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 19.299999 2.180000 19.299999 22.280001 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[11/08 00:57:40    290s] Type 'man IMPPP-354' for more detail.
[11/08 00:57:40    290s] Stripe generation is complete.
[11/08 00:57:40    290s] vias are now being generated.
[11/08 00:57:40    290s] addStripe created 7 wires.
[11/08 00:57:40    290s] ViaGen created 51 vias, deleted 0 via to avoid violation.
[11/08 00:57:40    290s] +--------+----------------+----------------+
[11/08 00:57:40    290s] |  Layer |     Created    |     Deleted    |
[11/08 00:57:40    290s] +--------+----------------+----------------+
[11/08 00:57:40    290s] |  Via7  |       51       |        0       |
[11/08 00:57:40    290s] | Metal8 |        7       |       NA       |
[11/08 00:57:40    290s] +--------+----------------+----------------+
[11/08 00:57:51    291s] <CMD> zoomBox 0.55450 1.07500 54.21300 24.88000
[11/08 00:57:51    291s] <CMD> zoomBox 2.34700 3.07050 47.95700 23.30500
[11/08 00:57:51    291s] <CMD> zoomBox 0.54700 1.07450 54.20600 24.88000
[11/08 00:57:52    291s] <CMD> zoomBox -4.13650 -3.98050 70.13250 28.96850
[11/08 00:58:32    295s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/08 00:58:32    295s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[11/08 00:58:32    295s] *** Begin SPECIAL ROUTE on Wed Nov  8 00:58:32 2023 ***
[11/08 00:58:32    295s] SPECIAL ROUTE ran on directory: /home/cmos/Desktop/DSD_project_only_floor_planning
[11/08 00:58:32    295s] SPECIAL ROUTE ran on machine: cad19 (Linux 3.10.0-1160.el7.x86_64 Pentium IV 3.20Ghz)
[11/08 00:58:32    295s] 
[11/08 00:58:32    295s] Begin option processing ...
[11/08 00:58:32    295s] srouteConnectPowerBump set to false
[11/08 00:58:32    295s] routeSelectNet set to "VDD VSS"
[11/08 00:58:32    295s] routeSpecial set to true
[11/08 00:58:32    295s] srouteBlockPin set to "useLef"
[11/08 00:58:32    295s] srouteBottomLayerLimit set to 1
[11/08 00:58:32    295s] srouteBottomTargetLayerLimit set to 1
[11/08 00:58:32    295s] srouteConnectConverterPin set to false
[11/08 00:58:32    295s] srouteCrossoverViaBottomLayer set to 1
[11/08 00:58:32    295s] srouteCrossoverViaTopLayer set to 9
[11/08 00:58:32    295s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/08 00:58:32    295s] srouteFollowCorePinEnd set to 3
[11/08 00:58:32    295s] srouteJogControl set to "preferWithChanges differentLayer"
[11/08 00:58:32    295s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/08 00:58:32    295s] sroutePadPinAllPorts set to true
[11/08 00:58:32    295s] sroutePreserveExistingRoutes set to true
[11/08 00:58:32    295s] srouteRoutePowerBarPortOnBothDir set to true
[11/08 00:58:32    295s] srouteStopBlockPin set to "nearestTarget"
[11/08 00:58:32    295s] srouteTopLayerLimit set to 9
[11/08 00:58:32    295s] srouteTopTargetLayerLimit set to 9
[11/08 00:58:32    295s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2318.00 megs.
[11/08 00:58:32    295s] 
[11/08 00:58:32    295s] Reading DB technology information...
[11/08 00:58:32    295s] Finished reading DB technology information.
[11/08 00:58:32    295s] Reading floorplan and netlist information...
[11/08 00:58:32    295s] Finished reading floorplan and netlist information.
[11/08 00:58:32    295s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/08 00:58:32    295s] LayerId::1 widthSet size::4
[11/08 00:58:32    295s] LayerId::2 widthSet size::4
[11/08 00:58:32    295s] LayerId::3 widthSet size::4
[11/08 00:58:32    295s] LayerId::4 widthSet size::4
[11/08 00:58:32    295s] LayerId::5 widthSet size::4
[11/08 00:58:32    295s] LayerId::6 widthSet size::4
[11/08 00:58:32    295s] LayerId::7 widthSet size::5
[11/08 00:58:32    295s] LayerId::8 widthSet size::5
[11/08 00:58:32    295s] LayerId::9 widthSet size::5
[11/08 00:58:32    295s] Updating RC grid for preRoute extraction ...
[11/08 00:58:32    295s] eee: pegSigSF::1.070000
[11/08 00:58:32    295s] Initializing multi-corner capacitance tables ... 
[11/08 00:58:32    295s] Initializing multi-corner resistance tables ...
[11/08 00:58:32    295s] Creating RPSQ from WeeR and WRes ...
[11/08 00:58:32    295s] eee: l::1 avDens::0.004784 usedTrk::1.722222 availTrk::360.000000 sigTrk::1.722222
[11/08 00:58:32    295s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:58:32    295s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:58:32    295s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:58:32    295s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:58:32    295s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:58:32    295s] eee: l::7 avDens::0.071589 usedTrk::17.181286 availTrk::240.000000 sigTrk::17.181286
[11/08 00:58:32    295s] eee: l::8 avDens::0.049451 usedTrk::16.912281 availTrk::342.000000 sigTrk::16.912281
[11/08 00:58:32    295s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/08 00:58:32    295s] **Info: Trial Route has Max Route Layer 15/9.
[11/08 00:58:32    295s] {RT cap 0 9 9 {7 0} 1}
[11/08 00:58:32    295s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[11/08 00:58:32    295s] Read in 19 layers, 9 routing layers, 1 overlap layer
[11/08 00:58:32    295s] Read in 2 nondefault rules, 0 used
[11/08 00:58:32    295s] Read in 487 macros, 20 used
[11/08 00:58:32    295s] Read in 99 components
[11/08 00:58:32    295s]   99 core components: 0 unplaced, 99 placed, 0 fixed
[11/08 00:58:32    295s] Read in 12 physical pins
[11/08 00:58:32    295s]   12 physical pins: 0 unplaced, 0 placed, 12 fixed
[11/08 00:58:32    295s] Read in 64 logical pins
[11/08 00:58:32    295s] Read in 53 nets
[11/08 00:58:32    295s] Read in 2 special nets, 2 routed
[11/08 00:58:32    295s] Read in 12 terminals
[11/08 00:58:32    295s] 2 nets selected.
[11/08 00:58:32    295s] 
[11/08 00:58:32    295s] Begin power routing ...
[11/08 00:58:32    295s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[11/08 00:58:32    295s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[11/08 00:58:32    295s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/08 00:58:32    295s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/08 00:58:32    295s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/08 00:58:32    295s] Type 'man IMPSR-1256' for more detail.
[11/08 00:58:32    295s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/08 00:58:32    295s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[11/08 00:58:32    295s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/08 00:58:32    295s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/08 00:58:32    295s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/08 00:58:32    295s] Type 'man IMPSR-1256' for more detail.
[11/08 00:58:32    295s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/08 00:58:32    295s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/08 00:58:32    295s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/08 00:58:32    295s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/08 00:58:32    295s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/08 00:58:32    295s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/08 00:58:32    295s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/08 00:58:32    295s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/08 00:58:32    295s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/08 00:58:32    295s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/08 00:58:32    295s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/08 00:58:32    295s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/08 00:58:32    295s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/08 00:58:32    295s] CPU time for FollowPin 0 seconds
[11/08 00:58:32    295s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/08 00:58:32    295s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/08 00:58:32    295s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/08 00:58:32    295s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/08 00:58:32    295s] CPU time for FollowPin 0 seconds
[11/08 00:58:32    295s] **WARN: (IMPPP-531):	ViaGen Warning: Due to MAXVIASTACK rule violation, viaGen fail to generate via on layer Via5 at (2.87, 7.59) (3.12, 7.67).
[11/08 00:58:32    296s]   Number of IO ports routed: 0
[11/08 00:58:32    296s]   Number of Block ports routed: 0
[11/08 00:58:32    296s]   Number of Stripe ports routed: 6
[11/08 00:58:32    296s]   Number of Core ports routed: 12  open: 4
[11/08 00:58:32    296s]   Number of Pad ports routed: 0
[11/08 00:58:32    296s]   Number of Power Bump ports routed: 0
[11/08 00:58:32    296s]   Number of Followpin connections: 8
[11/08 00:58:32    296s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2324.00 megs.
[11/08 00:58:32    296s] 
[11/08 00:58:32    296s] 
[11/08 00:58:32    296s] 
[11/08 00:58:32    296s]  Begin updating DB with routing results ...
[11/08 00:58:32    296s]  Updating DB with 12 io pins ...
[11/08 00:58:32    296s]  Updating DB with 7 via definition ...
[11/08 00:58:32    296s] 
sroute post-processing starts at Wed Nov  8 00:58:32 2023
The viaGen is rebuilding shadow vias for net VDD.
[11/08 00:58:32    296s] sroute post-processing ends at Wed Nov  8 00:58:32 2023
sroute created 32 wires.
[11/08 00:58:32    296s] ViaGen created 52 vias, deleted 20 vias to avoid violation.
[11/08 00:58:32    296s] +--------+----------------+----------------+
[11/08 00:58:32    296s] |  Layer |     Created    |     Deleted    |
[11/08 00:58:32    296s] +--------+----------------+----------------+
[11/08 00:58:32    296s] | Metal1 |       26       |       NA       |
[11/08 00:58:32    296s] |  Via1  |       10       |        5       |
[11/08 00:58:32    296s] |  Via2  |       10       |        5       |
[11/08 00:58:32    296s] |  Via3  |       10       |        5       |
[11/08 00:58:32    296s] |  Via4  |       10       |        5       |
[11/08 00:58:32    296s] | Metal5 |        6       |       NA       |
[11/08 00:58:32    296s] |  Via5  |        4       |        0       |
[11/08 00:58:32    296s] |  Via6  |        4       |        0       |
[11/08 00:58:32    296s] |  Via7  |        4       |        0       |
[11/08 00:58:32    296s] +--------+----------------+----------------+
[11/08 01:00:05    304s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/08 01:00:05    304s] <CMD> setEndCapMode -reset
[11/08 01:00:05    304s] <CMD> setEndCapMode -boundary_tap false
[11/08 01:00:05    304s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/08 01:00:05    304s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VLMDefaultSetup
[11/08 01:00:05    304s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/08 01:00:05    304s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY3X1 DLY2X1 BUFX6 DLY4X1 DLY1X1 BUFX8 DLY3X4 DLY2X4 DLY1X4 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX16 INVX6 INVX4 INVX20 INVX3 INVX2 INVX12 INVX1} -maxAllowedDelay 1
[11/08 01:00:05    304s] <CMD> setPlaceMode -reset
[11/08 01:00:05    304s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/08 01:00:07    304s] <CMD> setPlaceMode -fp false
[11/08 01:00:07    304s] <CMD> place_design
[11/08 01:00:07    304s] ### Time Record (colorize_geometry) is installed.
[11/08 01:00:07    304s] #Start colorize_geometry on Wed Nov  8 01:00:07 2023
[11/08 01:00:07    304s] #
[11/08 01:00:07    304s] ### Time Record (Pre Callback) is installed.
[11/08 01:00:07    304s] ### Time Record (Pre Callback) is uninstalled.
[11/08 01:00:07    304s] ### Time Record (DB Import) is installed.
[11/08 01:00:07    304s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal3. This will cause routability problems for NanoRoute.
[11/08 01:00:07    304s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal5. This will cause routability problems for NanoRoute.
[11/08 01:00:07    304s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=961665708 placement=737534071 pin_access=1 inst_pattern=1 halo=0
[11/08 01:00:07    304s] ### Time Record (DB Import) is uninstalled.
[11/08 01:00:07    304s] ### Time Record (DB Export) is installed.
[11/08 01:00:07    304s] ### export design design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=961665708 placement=737534071 pin_access=1 inst_pattern=1 halo=0
[11/08 01:00:07    304s] ### Time Record (DB Export) is uninstalled.
[11/08 01:00:07    304s] ### Time Record (Post Callback) is installed.
[11/08 01:00:07    304s] ### Time Record (Post Callback) is uninstalled.
[11/08 01:00:07    304s] #
[11/08 01:00:07    304s] #colorize_geometry statistics:
[11/08 01:00:07    304s] #Cpu time = 00:00:00
[11/08 01:00:07    304s] #Elapsed time = 00:00:00
[11/08 01:00:07    304s] #Increased memory = -11.61 (MB)
[11/08 01:00:07    304s] #Total memory = 1031.84 (MB)
[11/08 01:00:07    304s] #Peak memory = 1076.61 (MB)
[11/08 01:00:07    304s] #Number of warnings = 2
[11/08 01:00:07    304s] #Total number of warnings = 5
[11/08 01:00:07    304s] #Number of fails = 0
[11/08 01:00:07    304s] #Total number of fails = 0
[11/08 01:00:07    304s] #Complete colorize_geometry on Wed Nov  8 01:00:07 2023
[11/08 01:00:07    304s] #
[11/08 01:00:07    304s] ### import design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[11/08 01:00:07    304s] ### Time Record (colorize_geometry) is uninstalled.
[11/08 01:00:07    304s] ### 
[11/08 01:00:07    304s] ###   Scalability Statistics
[11/08 01:00:07    304s] ### 
[11/08 01:00:07    304s] ### ------------------------+----------------+----------------+----------------+
[11/08 01:00:07    304s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/08 01:00:07    304s] ### ------------------------+----------------+----------------+----------------+
[11/08 01:00:07    304s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/08 01:00:07    304s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/08 01:00:07    304s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/08 01:00:07    304s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/08 01:00:07    304s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/08 01:00:07    304s] ### ------------------------+----------------+----------------+----------------+
[11/08 01:00:07    304s] ### 
[11/08 01:00:07    304s] *** Starting placeDesign default flow ***
[11/08 01:00:07    304s] ### Creating LA Mngr. totSessionCpu=0:05:05 mem=1199.2M
[11/08 01:00:07    304s] ### Creating LA Mngr, finished. totSessionCpu=0:05:05 mem=1199.2M
[11/08 01:00:07    304s] *** Start deleteBufferTree ***
[11/08 01:00:07    304s] Info: Detect buffers to remove automatically.
[11/08 01:00:07    304s] Analyzing netlist ...
[11/08 01:00:07    304s] Updating netlist
[11/08 01:00:07    304s] 
[11/08 01:00:07    304s] *summary: 0 instances (buffers/inverters) removed
[11/08 01:00:07    304s] *** Finish deleteBufferTree (0:00:00.0) ***
[11/08 01:00:07    304s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 01:00:07    304s] Set Using Default Delay Limit as 101.
[11/08 01:00:07    304s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 01:00:07    304s] Set Default Net Delay as 0 ps.
[11/08 01:00:07    304s] Set Default Net Load as 0 pF. 
[11/08 01:00:07    304s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 01:00:07    304s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 01:00:07    304s] Set Using Default Delay Limit as 1000.
[11/08 01:00:07    304s] Set Default Net Delay as 1000 ps.
[11/08 01:00:07    304s] Set Default Net Load as 0.5 pF. 
[11/08 01:00:07    304s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/08 01:00:07    304s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1204.2M
[11/08 01:00:07    304s] Deleted 0 physical inst  (cell - / prefix -).
[11/08 01:00:07    304s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1204.2M
[11/08 01:00:07    304s] INFO: #ExclusiveGroups=0
[11/08 01:00:07    304s] INFO: There are no Exclusive Groups.
[11/08 01:00:07    304s] *** Starting "NanoPlace(TM) placement v#9 (mem=1204.2M)" ...
[11/08 01:00:08    305s] *** Build Buffered Sizing Timing Model
[11/08 01:00:08    305s] (cpu=0:00:00.7 mem=1205.2M) ***
[11/08 01:00:08    305s] *** Build Virtual Sizing Timing Model
[11/08 01:00:08    305s] (cpu=0:00:00.8 mem=1212.2M) ***
[11/08 01:00:08    305s] No user-set net weight.
[11/08 01:00:08    305s] Net fanout histogram:
[11/08 01:00:08    305s] 2		: 59 (45.7%) nets
[11/08 01:00:08    305s] 3		: 40 (31.0%) nets
[11/08 01:00:08    305s] 4     -	14	: 30 (23.3%) nets
[11/08 01:00:08    305s] 15    -	39	: 0 (0.0%) nets
[11/08 01:00:08    305s] 40    -	79	: 0 (0.0%) nets
[11/08 01:00:08    305s] 80    -	159	: 0 (0.0%) nets
[11/08 01:00:08    305s] 160   -	319	: 0 (0.0%) nets
[11/08 01:00:08    305s] 320   -	639	: 0 (0.0%) nets
[11/08 01:00:08    305s] 640   -	1279	: 0 (0.0%) nets
[11/08 01:00:08    305s] 1280  -	2559	: 0 (0.0%) nets
[11/08 01:00:08    305s] 2560  -	5119	: 0 (0.0%) nets
[11/08 01:00:08    305s] 5120+		: 0 (0.0%) nets
[11/08 01:00:08    305s] no activity file in design. spp won't run.
[11/08 01:00:08    305s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/08 01:00:08    305s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/08 01:00:08    305s] Define the scan chains before using this option.
[11/08 01:00:08    305s] Type 'man IMPSP-9042' for more detail.
[11/08 01:00:08    305s] z: 2, totalTracks: 1
[11/08 01:00:08    305s] z: 4, totalTracks: 1
[11/08 01:00:08    305s] z: 6, totalTracks: 1
[11/08 01:00:08    305s] z: 8, totalTracks: 1
[11/08 01:00:08    305s] #std cell=99 (0 fixed + 99 movable) #buf cell=0 #inv cell=17 #block=0 (0 floating + 0 preplaced)
[11/08 01:00:08    305s] #ioInst=0 #net=129 #term=392 #term/net=3.04, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=52
[11/08 01:00:08    305s] stdCell: 99 single + 0 double + 0 multi
[11/08 01:00:08    305s] Total standard cell length = 0.1373 (mm), area = 0.0002 (mm^2)
[11/08 01:00:08    305s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1216.2M
[11/08 01:00:08    305s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1216.2M
[11/08 01:00:08    305s] Core basic site is CoreSite
[11/08 01:00:08    305s] **Info: (IMPSP-307): Design contains fractional 17 cells.
[11/08 01:00:08    305s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1216.2M
[11/08 01:00:08    305s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1217.2M
[11/08 01:00:08    305s] SiteArray: non-trimmed site array dimensions = 10 x 99
[11/08 01:00:08    305s] SiteArray: use 12,288 bytes
[11/08 01:00:08    305s] SiteArray: current memory after site array memory allocation 1217.2M
[11/08 01:00:08    305s] SiteArray: FP blocked sites are writable
[11/08 01:00:08    305s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 01:00:08    305s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF: Starting pre-place ADS at level 1, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1217.2M
[11/08 01:00:08    305s] ADSU 0.693 -> 0.693. GS 13.680
[11/08 01:00:08    305s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1217.2M
[11/08 01:00:08    305s] Average module density = 0.693.
[11/08 01:00:08    305s] Density for the design = 0.693.
[11/08 01:00:08    305s]        = stdcell_area 686 sites (235 um^2) / alloc_area 990 sites (339 um^2).
[11/08 01:00:08    305s] Pin Density = 0.3960.
[11/08 01:00:08    305s]             = total # of pins 392 / total area 990.
[11/08 01:00:08    305s] OPERPROF: Starting spMPad at level 1, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:   Starting spContextMPad at level 2, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1217.2M
[11/08 01:00:08    305s] Initial padding reaches pin density 0.600 for top
[11/08 01:00:08    305s] InitPadU 0.693 -> 0.822 for top
[11/08 01:00:08    305s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1217.2M
[11/08 01:00:08    305s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1217.2M
[11/08 01:00:08    305s] === lastAutoLevel = 5 
[11/08 01:00:08    305s] OPERPROF: Starting spInitNetWt at level 1, MEM:1217.2M
[11/08 01:00:08    305s] no activity file in design. spp won't run.
[11/08 01:00:08    305s] [spp] 0
[11/08 01:00:08    305s] [adp] 0:1:1:3
[11/08 01:00:08    305s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.040, REAL:0.042, MEM:1234.5M
[11/08 01:00:08    305s] Clock gating cells determined by native netlist tracing.
[11/08 01:00:08    305s] no activity file in design. spp won't run.
[11/08 01:00:08    305s] no activity file in design. spp won't run.
[11/08 01:00:08    305s] OPERPROF: Starting npMain at level 1, MEM:1236.5M
[11/08 01:00:08    305s] OPERPROF:   Starting npPlace at level 2, MEM:1236.5M
[11/08 01:00:08    305s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[11/08 01:00:08    305s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[11/08 01:00:08    305s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1236.5M
[11/08 01:00:08    305s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[11/08 01:00:08    305s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[11/08 01:00:08    305s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1236.5M
[11/08 01:00:08    305s] Iteration  3: Total net bbox = 6.628e+00 (3.30e+00 3.33e+00)
[11/08 01:00:08    305s]               Est.  stn bbox = 6.808e+00 (3.40e+00 3.41e+00)
[11/08 01:00:08    305s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1237.9M
[11/08 01:00:08    305s] Total number of setup views is 1.
[11/08 01:00:08    305s] Total number of active setup views is 1.
[11/08 01:00:08    305s] Active setup views:
[11/08 01:00:08    305s]     setup
[11/08 01:00:08    305s] Iteration  4: Total net bbox = 3.435e+02 (2.29e+02 1.15e+02)
[11/08 01:00:08    305s]               Est.  stn bbox = 3.503e+02 (2.34e+02 1.17e+02)
[11/08 01:00:08    305s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1237.9M
[11/08 01:00:08    305s] Iteration  5: Total net bbox = 4.530e+02 (3.02e+02 1.51e+02)
[11/08 01:00:08    305s]               Est.  stn bbox = 4.710e+02 (3.17e+02 1.54e+02)
[11/08 01:00:08    305s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1237.9M
[11/08 01:00:08    305s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.039, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.041, MEM:1237.9M
[11/08 01:00:08    305s] [adp] clock
[11/08 01:00:08    305s] [adp] weight, nr nets, wire length
[11/08 01:00:08    305s] [adp]      0        0  0.000000
[11/08 01:00:08    305s] [adp] data
[11/08 01:00:08    305s] [adp] weight, nr nets, wire length
[11/08 01:00:08    305s] [adp]      0      129  1472.678500
[11/08 01:00:08    305s] [adp] 0.000000|0.000000|0.000000
[11/08 01:00:08    305s] Iteration  6: Total net bbox = 7.613e+02 (3.95e+02 3.66e+02)
[11/08 01:00:08    305s]               Est.  stn bbox = 8.056e+02 (4.16e+02 3.90e+02)
[11/08 01:00:08    305s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1237.9M
[11/08 01:00:08    305s] *** cost = 7.613e+02 (3.95e+02 3.66e+02) (cpu for global=0:00:00.1) real=0:00:00.0***
[11/08 01:00:08    305s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[11/08 01:00:08    305s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1237.9M
[11/08 01:00:08    305s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/08 01:00:08    305s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[11/08 01:00:08    305s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/08 01:00:08    305s] Type 'man IMPSP-9025' for more detail.
[11/08 01:00:08    305s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1237.9M
[11/08 01:00:08    305s] z: 2, totalTracks: 1
[11/08 01:00:08    305s] z: 4, totalTracks: 1
[11/08 01:00:08    305s] z: 6, totalTracks: 1
[11/08 01:00:08    305s] z: 8, totalTracks: 1
[11/08 01:00:08    305s] #spOpts: mergeVia=F 
[11/08 01:00:08    305s] All LLGs are deleted
[11/08 01:00:08    305s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1237.9M
[11/08 01:00:08    305s] Core basic site is CoreSite
[11/08 01:00:08    305s] **Info: (IMPSP-307): Design contains fractional 17 cells.
[11/08 01:00:08    305s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1237.9M
[11/08 01:00:08    305s] Fast DP-INIT is on for default
[11/08 01:00:08    305s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 01:00:08    305s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.026, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:       Starting CMU at level 4, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:1237.9M
[11/08 01:00:08    305s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1237.9MB).
[11/08 01:00:08    305s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.034, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.034, MEM:1237.9M
[11/08 01:00:08    305s] TDRefine: refinePlace mode is spiral
[11/08 01:00:08    305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1853.2
[11/08 01:00:08    305s] OPERPROF: Starting RefinePlace at level 1, MEM:1237.9M
[11/08 01:00:08    305s] *** Starting refinePlace (0:05:06 mem=1237.9M) ***
[11/08 01:00:08    305s] Total net bbox length = 8.035e+02 (4.332e+02 3.703e+02) (ext = 3.380e+02)
[11/08 01:00:08    305s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/08 01:00:08    305s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1237.9M
[11/08 01:00:08    305s] Starting refinePlace ...
[11/08 01:00:08    305s] ** Cut row section cpu time 0:00:00.0.
[11/08 01:00:08    305s]    Spread Effort: high, standalone mode, useDDP on.
[11/08 01:00:08    305s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1237.9MB) @(0:05:06 - 0:05:06).
[11/08 01:00:08    305s] Move report: preRPlace moves 99 insts, mean move: 1.13 um, max move: 3.05 um 
[11/08 01:00:08    305s] 	Max move on inst (g3491__6783): (19.80, 9.77) --> (18.00, 11.02)
[11/08 01:00:08    305s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: ADDFXL
[11/08 01:00:08    305s] wireLenOptFixPriorityInst 0 inst fixed
[11/08 01:00:08    305s] Placement tweakage begins.
[11/08 01:00:08    305s] wire length = 9.237e+02
[11/08 01:00:08    305s] wire length = 9.138e+02
[11/08 01:00:08    305s] Placement tweakage ends.
[11/08 01:00:08    305s] Move report: tweak moves 19 insts, mean move: 1.63 um, max move: 4.00 um 
[11/08 01:00:08    305s] 	Max move on inst (g3507__4733): (22.00, 11.02) --> (18.00, 11.02)
[11/08 01:00:08    305s] 
[11/08 01:00:08    305s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/08 01:00:08    305s] Move report: legalization moves 5 insts, mean move: 0.12 um, max move: 0.20 um spiral
[11/08 01:00:08    305s] 	Max move on inst (g3579): (10.20, 7.60) --> (10.00, 7.60)
[11/08 01:00:08    305s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1237.9MB) @(0:05:06 - 0:05:06).
[11/08 01:00:08    305s] Move report: Detail placement moves 99 insts, mean move: 1.15 um, max move: 3.22 um 
[11/08 01:00:08    305s] 	Max move on inst (g3507__4733): (20.90, 10.70) --> (18.00, 11.02)
[11/08 01:00:08    305s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1237.9MB
[11/08 01:00:08    305s] Statistics of distance of Instance movement in refine placement:
[11/08 01:00:08    305s]   maximum (X+Y) =         3.22 um
[11/08 01:00:08    305s]   inst (g3507__4733) with max move: (20.8995, 10.696) -> (18, 11.02)
[11/08 01:00:08    305s]   mean    (X+Y) =         1.15 um
[11/08 01:00:08    305s] Summary Report:
[11/08 01:00:08    305s] Instances move: 99 (out of 99 movable)
[11/08 01:00:08    305s] Instances flipped: 0
[11/08 01:00:08    305s] Mean displacement: 1.15 um
[11/08 01:00:08    305s] Max displacement: 3.22 um (Instance: g3507__4733) (20.8995, 10.696) -> (18, 11.02)
[11/08 01:00:08    305s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: XOR2X1
[11/08 01:00:08    305s] Total instances moved : 99
[11/08 01:00:08    305s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.017, MEM:1237.9M
[11/08 01:00:08    305s] Total net bbox length = 8.747e+02 (4.653e+02 4.094e+02) (ext = 3.159e+02)
[11/08 01:00:08    305s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1237.9MB
[11/08 01:00:08    305s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1237.9MB) @(0:05:06 - 0:05:06).
[11/08 01:00:08    305s] *** Finished refinePlace (0:05:06 mem=1237.9M) ***
[11/08 01:00:08    305s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1853.2
[11/08 01:00:08    305s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.020, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1237.9M
[11/08 01:00:08    305s] All LLGs are deleted
[11/08 01:00:08    305s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:1237.9M
[11/08 01:00:08    305s] *** End of Placement (cpu=0:00:01.1, real=0:00:01.0, mem=1237.9M) ***
[11/08 01:00:08    305s] z: 2, totalTracks: 1
[11/08 01:00:08    305s] z: 4, totalTracks: 1
[11/08 01:00:08    305s] z: 6, totalTracks: 1
[11/08 01:00:08    305s] z: 8, totalTracks: 1
[11/08 01:00:08    305s] #spOpts: mergeVia=F 
[11/08 01:00:08    305s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1237.9M
[11/08 01:00:08    305s] Core basic site is CoreSite
[11/08 01:00:08    305s] **Info: (IMPSP-307): Design contains fractional 17 cells.
[11/08 01:00:08    305s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1237.9M
[11/08 01:00:08    305s] Fast DP-INIT is on for default
[11/08 01:00:08    305s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/08 01:00:08    305s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.030, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1237.9M
[11/08 01:00:08    305s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
[11/08 01:00:08    305s] Density distribution unevenness ratio = 3.445%
[11/08 01:00:08    305s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1237.9M
[11/08 01:00:08    305s] All LLGs are deleted
[11/08 01:00:08    305s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1237.9M
[11/08 01:00:08    305s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:1237.9M
[11/08 01:00:08    305s] *** Free Virtual Timing Model ...(mem=1237.9M)
[11/08 01:00:08    305s] Starting IO pin assignment...
[11/08 01:00:08    305s] The design is not routed. Using placement based method for pin assignment.
[11/08 01:00:08    305s] Completed IO pin assignment.
[11/08 01:00:08    305s] **INFO: Enable pre-place timing setting for timing analysis
[11/08 01:00:08    305s] Set Using Default Delay Limit as 101.
[11/08 01:00:08    306s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/08 01:00:08    306s] Set Default Net Delay as 0 ps.
[11/08 01:00:08    306s] Set Default Net Load as 0 pF. 
[11/08 01:00:08    306s] **INFO: Analyzing IO path groups for slack adjustment
[11/08 01:00:08    306s] **INFO: Disable pre-place timing setting for timing analysis
[11/08 01:00:08    306s] Set Using Default Delay Limit as 1000.
[11/08 01:00:08    306s] Set Default Net Delay as 1000 ps.
[11/08 01:00:08    306s] Set Default Net Load as 0.5 pF. 
[11/08 01:00:08    306s] Info: Disable timing driven in postCTS congRepair.
[11/08 01:00:08    306s] 
[11/08 01:00:08    306s] Starting congRepair ...
[11/08 01:00:08    306s] User Input Parameters:
[11/08 01:00:08    306s] - Congestion Driven    : On
[11/08 01:00:08    306s] - Timing Driven        : Off
[11/08 01:00:08    306s] - Area-Violation Based : On
[11/08 01:00:08    306s] - Start Rollback Level : -5
[11/08 01:00:08    306s] - Legalized            : On
[11/08 01:00:08    306s] - Window Based         : Off
[11/08 01:00:08    306s] - eDen incr mode       : Off
[11/08 01:00:08    306s] - Small incr mode      : Off
[11/08 01:00:08    306s] 
[11/08 01:00:08    306s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1228.4M
[11/08 01:00:08    306s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1228.4M
[11/08 01:00:08    306s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1228.4M
[11/08 01:00:08    306s] Starting Early Global Route congestion estimation: mem = 1228.4M
[11/08 01:00:08    306s] (I)       Started Import and model ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Create place DB ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Import place data ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Read instances and placement ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Read nets ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Create route DB ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       == Non-default Options ==
[11/08 01:00:08    306s] (I)       Maximum routing layer                              : 9
[11/08 01:00:08    306s] (I)       Number of threads                                  : 1
[11/08 01:00:08    306s] (I)       Use non-blocking free Dbs wires                    : false
[11/08 01:00:08    306s] (I)       Method to set GCell size                           : row
[11/08 01:00:08    306s] (I)       Counted 243 PG shapes. We will not process PG shapes layer by layer.
[11/08 01:00:08    306s] (I)       Started Import route data (1T) ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Use row-based GCell size
[11/08 01:00:08    306s] (I)       Use row-based GCell align
[11/08 01:00:08    306s] (I)       GCell unit size   : 3420
[11/08 01:00:08    306s] (I)       GCell multiplier  : 1
[11/08 01:00:08    306s] (I)       GCell row height  : 3420
[11/08 01:00:08    306s] (I)       Actual row height : 3420
[11/08 01:00:08    306s] (I)       GCell align ref   : 8000 8360
[11/08 01:00:08    306s] [NR-eGR] Track table information for default rule: 
[11/08 01:00:08    306s] [NR-eGR] Metal1 has no routable track
[11/08 01:00:08    306s] [NR-eGR] Metal2 has single uniform track structure
[11/08 01:00:08    306s] [NR-eGR] Metal3 has single uniform track structure
[11/08 01:00:08    306s] [NR-eGR] Metal4 has single uniform track structure
[11/08 01:00:08    306s] [NR-eGR] Metal5 has single uniform track structure
[11/08 01:00:08    306s] [NR-eGR] Metal6 has single uniform track structure
[11/08 01:00:08    306s] [NR-eGR] Metal7 has single uniform track structure
[11/08 01:00:08    306s] [NR-eGR] Metal8 has single uniform track structure
[11/08 01:00:08    306s] [NR-eGR] Metal9 has single uniform track structure
[11/08 01:00:08    306s] (I)       ================ Default via =================
[11/08 01:00:08    306s] (I)       +---+------------------+---------------------+
[11/08 01:00:08    306s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut     |
[11/08 01:00:08    306s] (I)       +---+------------------+---------------------+
[11/08 01:00:08    306s] (I)       | 1 |    2  VIA12_1C_H |    9  VIA12_2C_HS   |
[11/08 01:00:08    306s] (I)       | 2 |   14  VIA23_1C_V |   20  VIA23_2C_N    |
[11/08 01:00:08    306s] (I)       | 3 |   24  VIA34_1C_H |   29  VIA34_2C_W    |
[11/08 01:00:08    306s] (I)       | 4 |   34  VIA45_1C_H |   42  VIA45_2ST_N   |
[11/08 01:00:08    306s] (I)       | 5 |   45  VIA5_0_VH  |   50  VIA5_0_X2N_VH |
[11/08 01:00:08    306s] (I)       | 6 |   58  VIA6_0_HV  |   62  VIA6_0_X2V_HV |
[11/08 01:00:08    306s] (I)       | 7 |   65  VIA7_0_VH  |   69  VIA7_0_X2V_VH |
[11/08 01:00:08    306s] (I)       | 8 |   72  VIA8_0_VH  |   77  VIA8_0_X2N_VH |
[11/08 01:00:08    306s] (I)       +---+------------------+---------------------+
[11/08 01:00:08    306s] (I)       Started Read blockages ( Layer 2-9 ) ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Read routing blockages ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Read instance blockages ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Read PG blockages ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] [NR-eGR] Read 365 PG shapes
[11/08 01:00:08    306s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Read boundary cut boxes ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] [NR-eGR] #Routing Blockages  : 0
[11/08 01:00:08    306s] [NR-eGR] #Instance Blockages : 0
[11/08 01:00:08    306s] [NR-eGR] #PG Blockages       : 365
[11/08 01:00:08    306s] [NR-eGR] #Halo Blockages     : 0
[11/08 01:00:08    306s] [NR-eGR] #Boundary Blockages : 0
[11/08 01:00:08    306s] (I)       Finished Read blockages ( Layer 2-9 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Read blackboxes ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Design has 0 blackboxes considered as all layer blockages.
[11/08 01:00:08    306s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Read prerouted ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/08 01:00:08    306s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Read unlegalized nets ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Read nets ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] [NR-eGR] Read numTotalNets=129  numIgnoredNets=0
[11/08 01:00:08    306s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Set up via pillars ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       early_global_route_priority property id does not exist.
[11/08 01:00:08    306s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Model blockages into capacity
[11/08 01:00:08    306s] (I)       Read Num Blocks=365  Num Prerouted Wires=0  Num CS=0
[11/08 01:00:08    306s] (I)       Started Initialize 3D capacity ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Layer 1 (V) : #blockages 34 : #preroutes 0
[11/08 01:00:08    306s] (I)       Layer 2 (H) : #blockages 34 : #preroutes 0
[11/08 01:00:08    306s] (I)       Layer 3 (V) : #blockages 34 : #preroutes 0
[11/08 01:00:08    306s] (I)       Layer 4 (H) : #blockages 39 : #preroutes 0
[11/08 01:00:08    306s] (I)       Layer 5 (V) : #blockages 32 : #preroutes 0
[11/08 01:00:08    306s] (I)       Layer 6 (H) : #blockages 104 : #preroutes 0
[11/08 01:00:08    306s] (I)       Layer 7 (V) : #blockages 88 : #preroutes 0
[11/08 01:00:08    306s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[11/08 01:00:08    306s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       -- layer congestion ratio --
[11/08 01:00:08    306s] (I)       Layer 1 : 0.100000
[11/08 01:00:08    306s] (I)       Layer 2 : 0.700000
[11/08 01:00:08    306s] (I)       Layer 3 : 0.700000
[11/08 01:00:08    306s] (I)       Layer 4 : 0.700000
[11/08 01:00:08    306s] (I)       Layer 5 : 0.700000
[11/08 01:00:08    306s] (I)       Layer 6 : 0.700000
[11/08 01:00:08    306s] (I)       Layer 7 : 0.700000
[11/08 01:00:08    306s] (I)       Layer 8 : 0.700000
[11/08 01:00:08    306s] (I)       Layer 9 : 0.700000
[11/08 01:00:08    306s] (I)       ----------------------------
[11/08 01:00:08    306s] (I)       Number of ignored nets                =      0
[11/08 01:00:08    306s] (I)       Number of connected nets              =      0
[11/08 01:00:08    306s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[11/08 01:00:08    306s] (I)       Number of clock nets                  =      0.  Ignored: No
[11/08 01:00:08    306s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[11/08 01:00:08    306s] (I)       Number of special nets                =      0.  Ignored: Yes
[11/08 01:00:08    306s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[11/08 01:00:08    306s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[11/08 01:00:08    306s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[11/08 01:00:08    306s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[11/08 01:00:08    306s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/08 01:00:08    306s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Read aux data ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Others data preparation ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Create route kernel ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Ndr track 0 does not exist
[11/08 01:00:08    306s] (I)       ---------------------Grid Graph Info--------------------
[11/08 01:00:08    306s] (I)       Routing area        : (0, 0) - (55600, 50920)
[11/08 01:00:08    306s] (I)       Core area           : (8000, 8360) - (47600, 42560)
[11/08 01:00:08    306s] (I)       Site width          :   400  (dbu)
[11/08 01:00:08    306s] (I)       Row height          :  3420  (dbu)
[11/08 01:00:08    306s] (I)       GCell row height    :  3420  (dbu)
[11/08 01:00:08    306s] (I)       GCell width         :  3420  (dbu)
[11/08 01:00:08    306s] (I)       GCell height        :  3420  (dbu)
[11/08 01:00:08    306s] (I)       Grid                :    16    15     9
[11/08 01:00:08    306s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/08 01:00:08    306s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[11/08 01:00:08    306s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[11/08 01:00:08    306s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[11/08 01:00:08    306s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[11/08 01:00:08    306s] (I)       Default wire pitch  :   240   280   280   280   280   280   280   280   280
[11/08 01:00:08    306s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[11/08 01:00:08    306s] (I)       First track coord   :     0   200   190   200   190   200   760   200   950
[11/08 01:00:08    306s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[11/08 01:00:08    306s] (I)       Total num of tracks :     0   139   134   139   134   139    88   139    66
[11/08 01:00:08    306s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[11/08 01:00:08    306s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/08 01:00:08    306s] (I)       --------------------------------------------------------
[11/08 01:00:08    306s] 
[11/08 01:00:08    306s] [NR-eGR] ============ Routing rule table ============
[11/08 01:00:08    306s] [NR-eGR] Rule id: 0  Nets: 129 
[11/08 01:00:08    306s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[11/08 01:00:08    306s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[11/08 01:00:08    306s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/08 01:00:08    306s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[11/08 01:00:08    306s] [NR-eGR] ========================================
[11/08 01:00:08    306s] [NR-eGR] 
[11/08 01:00:08    306s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[11/08 01:00:08    306s] (I)       blocked tracks on layer2 : = 261 / 2085 (12.52%)
[11/08 01:00:08    306s] (I)       blocked tracks on layer3 : = 253 / 2144 (11.80%)
[11/08 01:00:08    306s] (I)       blocked tracks on layer4 : = 261 / 2085 (12.52%)
[11/08 01:00:08    306s] (I)       blocked tracks on layer5 : = 1237 / 2144 (57.70%)
[11/08 01:00:08    306s] (I)       blocked tracks on layer6 : = 179 / 2085 (8.59%)
[11/08 01:00:08    306s] (I)       blocked tracks on layer7 : = 1278 / 1408 (90.77%)
[11/08 01:00:08    306s] (I)       blocked tracks on layer8 : = 1788 / 2085 (85.76%)
[11/08 01:00:08    306s] (I)       blocked tracks on layer9 : = 0 / 1056 (0.00%)
[11/08 01:00:08    306s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Reset routing kernel
[11/08 01:00:08    306s] (I)       Started Global Routing ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Initialization ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       totalPins=392  totalGlobalPin=353 (90.05%)
[11/08 01:00:08    306s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Net group 1 ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Generate topology ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       total 2D Cap : 10013 = (4011 H, 6002 V)
[11/08 01:00:08    306s] [NR-eGR] Layer group 1: route 129 net(s) in layer range [2, 9]
[11/08 01:00:08    306s] (I)       
[11/08 01:00:08    306s] (I)       ============  Phase 1a Route ============
[11/08 01:00:08    306s] (I)       Started Phase 1a ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Pattern routing (1T) ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Usage: 472 = (247 H, 225 V) = (6.16% H, 3.75% V) = (4.224e+02um H, 3.848e+02um V)
[11/08 01:00:08    306s] (I)       Started Add via demand to 2D ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       
[11/08 01:00:08    306s] (I)       ============  Phase 1b Route ============
[11/08 01:00:08    306s] (I)       Started Phase 1b ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Usage: 472 = (247 H, 225 V) = (6.16% H, 3.75% V) = (4.224e+02um H, 3.848e+02um V)
[11/08 01:00:08    306s] (I)       Overflow of layer group 1: 0.44% H + 0.00% V. EstWL: 8.071200e+02um
[11/08 01:00:08    306s] (I)       Congestion metric : 0.44%H 0.00%V, 0.44%HV
[11/08 01:00:08    306s] (I)       Congestion threshold : each 60.00, sum 90.00
[11/08 01:00:08    306s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       
[11/08 01:00:08    306s] (I)       ============  Phase 1c Route ============
[11/08 01:00:08    306s] (I)       Started Phase 1c ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Usage: 472 = (247 H, 225 V) = (6.16% H, 3.75% V) = (4.224e+02um H, 3.848e+02um V)
[11/08 01:00:08    306s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       
[11/08 01:00:08    306s] (I)       ============  Phase 1d Route ============
[11/08 01:00:08    306s] (I)       Started Phase 1d ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Usage: 472 = (247 H, 225 V) = (6.16% H, 3.75% V) = (4.224e+02um H, 3.848e+02um V)
[11/08 01:00:08    306s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       
[11/08 01:00:08    306s] (I)       ============  Phase 1e Route ============
[11/08 01:00:08    306s] (I)       Started Phase 1e ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Route legalization ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Usage: 472 = (247 H, 225 V) = (6.16% H, 3.75% V) = (4.224e+02um H, 3.848e+02um V)
[11/08 01:00:08    306s] [NR-eGR] Early Global Route overflow of layer group 1: 0.44% H + 0.00% V. EstWL: 8.071200e+02um
[11/08 01:00:08    306s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       
[11/08 01:00:08    306s] (I)       ============  Phase 1l Route ============
[11/08 01:00:08    306s] (I)       Started Phase 1l ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Layer assignment (1T) ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Clean cong LA ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[11/08 01:00:08    306s] (I)       Layer  2:       1723       294         0         162        1752    ( 8.46%) 
[11/08 01:00:08    306s] (I)       Layer  3:       1852       257         0          99        1926    ( 4.89%) 
[11/08 01:00:08    306s] (I)       Layer  4:       1723        77         0         162        1752    ( 8.46%) 
[11/08 01:00:08    306s] (I)       Layer  5:        850         3         0        1080         945    (53.33%) 
[11/08 01:00:08    306s] (I)       Layer  6:       1799        17         0          68        1846    ( 3.55%) 
[11/08 01:00:08    306s] (I)       Layer  7:        115         0         0         978         372    (72.44%) 
[11/08 01:00:08    306s] (I)       Layer  8:        284        20         0         820        1094    (42.84%) 
[11/08 01:00:08    306s] (I)       Layer  9:        990        16         0           0        1012    ( 0.00%) 
[11/08 01:00:08    306s] (I)       Total:          9336       684         0        3369       10699    (23.95%) 
[11/08 01:00:08    306s] (I)       
[11/08 01:00:08    306s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/08 01:00:08    306s] [NR-eGR]                        OverCon            
[11/08 01:00:08    306s] [NR-eGR]                         #Gcell     %Gcell
[11/08 01:00:08    306s] [NR-eGR]       Layer                (2)    OverCon 
[11/08 01:00:08    306s] [NR-eGR] ----------------------------------------------
[11/08 01:00:08    306s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[11/08 01:00:08    306s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[11/08 01:00:08    306s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[11/08 01:00:08    306s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[11/08 01:00:08    306s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[11/08 01:00:08    306s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[11/08 01:00:08    306s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[11/08 01:00:08    306s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[11/08 01:00:08    306s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[11/08 01:00:08    306s] [NR-eGR] ----------------------------------------------
[11/08 01:00:08    306s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[11/08 01:00:08    306s] [NR-eGR] 
[11/08 01:00:08    306s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Export 3D cong map ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       total 2D Cap : 10032 = (4016 H, 6016 V)
[11/08 01:00:08    306s] (I)       Started Export 2D cong map ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[11/08 01:00:08    306s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/08 01:00:08    306s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1228.4M
[11/08 01:00:08    306s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.019, MEM:1228.4M
[11/08 01:00:08    306s] OPERPROF: Starting HotSpotCal at level 1, MEM:1228.4M
[11/08 01:00:08    306s] [hotspot] +------------+---------------+---------------+
[11/08 01:00:08    306s] [hotspot] |            |   max hotspot | total hotspot |
[11/08 01:00:08    306s] [hotspot] +------------+---------------+---------------+
[11/08 01:00:08    306s] [hotspot] | normalized |          0.00 |          0.00 |
[11/08 01:00:08    306s] [hotspot] +------------+---------------+---------------+
[11/08 01:00:08    306s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/08 01:00:08    306s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/08 01:00:08    306s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1228.4M
[11/08 01:00:08    306s] Skipped repairing congestion.
[11/08 01:00:08    306s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1228.4M
[11/08 01:00:08    306s] Starting Early Global Route wiring: mem = 1228.4M
[11/08 01:00:08    306s] (I)       Started Free existing wires ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       ============= Track Assignment ============
[11/08 01:00:08    306s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Track Assignment (1T) ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[11/08 01:00:08    306s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Run Multi-thread track assignment
[11/08 01:00:08    306s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Export ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] [NR-eGR] Started Export DB wires ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] [NR-eGR] Started Export all nets ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] [NR-eGR] Started Set wire vias ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] [NR-eGR] --------------------------------------------------------------------------
[11/08 01:00:08    306s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 340
[11/08 01:00:08    306s] [NR-eGR] Metal2  (2V) length: 3.225050e+02um, number of vias: 414
[11/08 01:00:08    306s] [NR-eGR] Metal3  (3H) length: 4.032100e+02um, number of vias: 112
[11/08 01:00:08    306s] [NR-eGR] Metal4  (4V) length: 1.264450e+02um, number of vias: 13
[11/08 01:00:08    306s] [NR-eGR] Metal5  (5H) length: 4.900000e+00um, number of vias: 12
[11/08 01:00:08    306s] [NR-eGR] Metal6  (6V) length: 1.900000e-01um, number of vias: 8
[11/08 01:00:08    306s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 8
[11/08 01:00:08    306s] [NR-eGR] Metal8  (8V) length: 4.085000e+00um, number of vias: 17
[11/08 01:00:08    306s] [NR-eGR] Metal9  (9H) length: 3.969000e+01um, number of vias: 0
[11/08 01:00:08    306s] [NR-eGR] Total length: 9.010250e+02um, number of vias: 924
[11/08 01:00:08    306s] [NR-eGR] --------------------------------------------------------------------------
[11/08 01:00:08    306s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[11/08 01:00:08    306s] [NR-eGR] --------------------------------------------------------------------------
[11/08 01:00:08    306s] (I)       Started Update net boxes ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Update timing ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Started Postprocess design ( Curr Mem: 1228.38 MB )
[11/08 01:00:08    306s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1214.38 MB )
[11/08 01:00:08    306s] Early Global Route wiring runtime: 0.01 seconds, mem = 1214.4M
[11/08 01:00:08    306s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.007, MEM:1214.4M
[11/08 01:00:08    306s] Tdgp not successfully inited but do clear! skip clearing
[11/08 01:00:08    306s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/08 01:00:08    306s] *** Finishing placeDesign default flow ***
[11/08 01:00:08    306s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 1214.4M **
[11/08 01:00:08    306s] Tdgp not successfully inited but do clear! skip clearing
[11/08 01:00:08    306s] 
[11/08 01:00:08    306s] *** Summary of all messages that are not suppressed in this session:
[11/08 01:00:08    306s] Severity  ID               Count  Summary                                  
[11/08 01:00:08    306s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/08 01:00:08    306s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/08 01:00:08    306s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/08 01:00:08    306s] *** Message Summary: 4 warning(s), 0 error(s)
[11/08 01:00:08    306s] 
[11/08 01:00:46    309s] <CMD> saveDesign dit.enc
[11/08 01:00:46    309s] #% Begin save design ... (date=11/08 01:00:46, mem=1034.5M)
[11/08 01:00:46    309s] % Begin Save ccopt configuration ... (date=11/08 01:00:46, mem=1036.5M)
[11/08 01:00:46    309s] % End Save ccopt configuration ... (date=11/08 01:00:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1037.4M, current mem=1037.4M)
[11/08 01:00:46    309s] % Begin Save netlist data ... (date=11/08 01:00:46, mem=1037.4M)
[11/08 01:00:46    309s] Writing Binary DB to dit.enc.dat/four_fft.v.bin in single-threaded mode...
[11/08 01:00:46    309s] % End Save netlist data ... (date=11/08 01:00:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1037.5M, current mem=1037.5M)
[11/08 01:00:46    309s] Saving symbol-table file ...
[11/08 01:00:46    309s] Saving congestion map file dit.enc.dat/four_fft.route.congmap.gz ...
[11/08 01:00:46    309s] % Begin Save AAE data ... (date=11/08 01:00:46, mem=1037.6M)
[11/08 01:00:46    309s] Saving AAE Data ...
[11/08 01:00:46    309s] % End Save AAE data ... (date=11/08 01:00:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1037.7M, current mem=1037.7M)
[11/08 01:00:46    309s] Saving preference file dit.enc.dat/gui.pref.tcl ...
[11/08 01:00:46    309s] Saving mode setting ...
[11/08 01:00:46    309s] Saving global file ...
[11/08 01:00:47    309s] % Begin Save floorplan data ... (date=11/08 01:00:47, mem=1038.6M)
[11/08 01:00:47    309s] Saving floorplan file ...
[11/08 01:00:47    309s] % End Save floorplan data ... (date=11/08 01:00:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1038.6M, current mem=1038.6M)
[11/08 01:00:47    309s] Saving Drc markers ...
[11/08 01:00:47    309s] ... 4 markers are saved ...
[11/08 01:00:47    309s] ... 0 geometry drc markers are saved ...
[11/08 01:00:47    309s] ... 0 antenna drc markers are saved ...
[11/08 01:00:47    309s] % Begin Save placement data ... (date=11/08 01:00:47, mem=1038.7M)
[11/08 01:00:47    309s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/08 01:00:47    309s] Save Adaptive View Pruning View Names to Binary file
[11/08 01:00:47    309s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1217.1M) ***
[11/08 01:00:47    309s] % End Save placement data ... (date=11/08 01:00:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1038.7M, current mem=1038.7M)
[11/08 01:00:47    309s] % Begin Save routing data ... (date=11/08 01:00:47, mem=1038.7M)
[11/08 01:00:47    309s] Saving route file ...
[11/08 01:00:47    309s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1214.1M) ***
[11/08 01:00:47    309s] % End Save routing data ... (date=11/08 01:00:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1038.8M, current mem=1038.8M)
[11/08 01:00:47    309s] Saving property file dit.enc.dat/four_fft.prop
[11/08 01:00:47    309s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1217.1M) ***
[11/08 01:00:47    309s] % Begin Save power constraints data ... (date=11/08 01:00:47, mem=1039.4M)
[11/08 01:00:47    309s] % End Save power constraints data ... (date=11/08 01:00:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1039.5M, current mem=1039.5M)
[11/08 01:00:47    310s] Generated self-contained design dit.enc.dat
[11/08 01:00:47    310s] #% End save design ... (date=11/08 01:00:47, total cpu=0:00:00.5, real=0:00:01.0, peak res=1042.0M, current mem=1042.0M)
[11/08 01:00:47    310s] *** Message Summary: 0 warning(s), 0 error(s)
[11/08 01:00:47    310s] 
[11/08 01:00:47    310s] <CMD> saveDesign dit.enc
[11/08 01:00:47    310s] #% Begin save design ... (date=11/08 01:00:47, mem=1042.0M)
[11/08 01:00:47    310s] % Begin Save ccopt configuration ... (date=11/08 01:00:47, mem=1042.0M)
[11/08 01:00:48    310s] % End Save ccopt configuration ... (date=11/08 01:00:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=1042.0M, current mem=1042.0M)
[11/08 01:00:48    310s] % Begin Save netlist data ... (date=11/08 01:00:48, mem=1042.0M)
[11/08 01:00:48    310s] Writing Binary DB to dit.enc.dat.tmp/four_fft.v.bin in single-threaded mode...
[11/08 01:00:48    310s] % End Save netlist data ... (date=11/08 01:00:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.0M, current mem=1042.0M)
[11/08 01:00:48    310s] Saving symbol-table file ...
[11/08 01:00:48    310s] Saving congestion map file dit.enc.dat.tmp/four_fft.route.congmap.gz ...
[11/08 01:00:48    310s] % Begin Save AAE data ... (date=11/08 01:00:48, mem=1042.0M)
[11/08 01:00:48    310s] Saving AAE Data ...
[11/08 01:00:48    310s] % End Save AAE data ... (date=11/08 01:00:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.0M, current mem=1042.0M)
[11/08 01:00:48    310s] Saving preference file dit.enc.dat.tmp/gui.pref.tcl ...
[11/08 01:00:48    310s] Saving mode setting ...
[11/08 01:00:48    310s] Saving global file ...
[11/08 01:00:48    310s] % Begin Save floorplan data ... (date=11/08 01:00:48, mem=1042.1M)
[11/08 01:00:48    310s] Saving floorplan file ...
[11/08 01:00:48    310s] % End Save floorplan data ... (date=11/08 01:00:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.1M, current mem=1042.1M)
[11/08 01:00:48    310s] Saving Drc markers ...
[11/08 01:00:48    310s] ... 4 markers are saved ...
[11/08 01:00:48    310s] ... 0 geometry drc markers are saved ...
[11/08 01:00:48    310s] ... 0 antenna drc markers are saved ...
[11/08 01:00:48    310s] % Begin Save placement data ... (date=11/08 01:00:48, mem=1042.1M)
[11/08 01:00:48    310s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/08 01:00:48    310s] Save Adaptive View Pruning View Names to Binary file
[11/08 01:00:48    310s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1254.0M) ***
[11/08 01:00:48    310s] % End Save placement data ... (date=11/08 01:00:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.1M, current mem=1042.1M)
[11/08 01:00:48    310s] % Begin Save routing data ... (date=11/08 01:00:48, mem=1042.1M)
[11/08 01:00:48    310s] Saving route file ...
[11/08 01:00:48    310s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1251.0M) ***
[11/08 01:00:48    310s] % End Save routing data ... (date=11/08 01:00:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.1M, current mem=1042.1M)
[11/08 01:00:48    310s] Saving property file dit.enc.dat.tmp/four_fft.prop
[11/08 01:00:48    310s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1254.0M) ***
[11/08 01:00:48    310s] % Begin Save power constraints data ... (date=11/08 01:00:48, mem=1042.2M)
[11/08 01:00:48    310s] % End Save power constraints data ... (date=11/08 01:00:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.2M, current mem=1042.2M)
[11/08 01:00:49    310s] Generated self-contained design dit.enc.dat.tmp
[11/08 01:00:49    310s] #% End save design ... (date=11/08 01:00:49, total cpu=0:00:00.5, real=0:00:02.0, peak res=1042.4M, current mem=1042.4M)
[11/08 01:00:49    310s] *** Message Summary: 0 warning(s), 0 error(s)
[11/08 01:00:49    310s] 
[11/08 01:01:03    312s] <CMD> win off
