# Reading pref.tcl
# do lab02_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Users/lucca/Projetos 3 semestre/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/lucca/Projetos 3 semestre/lab02/lab02.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:04:35 on Feb 26,2025
# vcom -reportprogress 300 -93 -work work C:/Users/lucca/Projetos 3 semestre/lab02/lab02.vhd 
# -- Loading package STANDARD
# -- Compiling entity Lab02
# -- Compiling architecture Logica of Lab02
# End time: 15:04:35 on Feb 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab02
# vsim work.lab02 
# Start time: 15:04:44 on Feb 26,2025
# Loading std.standard
# Loading work.lab02(logica)
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 400ps sim:/lab02/x1
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave modify -driver freeze -pattern constant -value 1 -starttime 400ps -endtime 800ps Edit:/lab02/x1
wave create -driver freeze -pattern clock -initialvalue 0 -period 400ps -dutycycle 50 -starttime 0ps -endtime 800ps sim:/lab02/x2
add wave -position end  sim:/lab02/f
add wave -position end  sim:/lab02/g
run
# End time: 15:06:46 on Feb 26,2025, Elapsed time: 0:02:02
# Errors: 0, Warnings: 0
wave editwrite -file {C:/Users/lucca/Projetos 3 semestre/lab02/vhdlcode.do}
