# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:25:40 on Jul 04,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v ../../../../v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module ila_0
# -- Skipping module dist_mem_gen_1
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Skipping module imem_0
# 
# Top level modules:
# 	ila_0
# 	dist_mem_gen_1
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 00:25:40 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:25:40 on Jul 04,2025
# vcom -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(56): (vcom-1598) Library "mult_gen_v12_0_16" not found.
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(57): (vcom-1136) Unknown identifier "mult_gen_v12_0_16".
# ** Note: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(59): VHDL Compiler exiting
# End time: 00:25:40 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
# Error in macro ./tb_top_compile.do line 30
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 00:25:40 on Jul 04,2025
# vcom -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(56): (vcom-1598) Library "mult_gen_v12_0_16" not found.
# ** Error: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(57): (vcom-1136) Unknown identifier "mult_gen_v12_0_16".
# ** Note: ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd(59): VHDL Compiler exiting
# End time: 00:25:40 on Jul 04,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# child process exited abnormally
#     while executing
# "exec <nul: {G:\modeltech64_2020.4\win64\vcom.EXE} -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "G:\\modeltech64_2020.4\\win64\\vcom  -93 -work xil_defaultlib  \
# "../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \
# "
