==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.064 MB.
INFO: [HLS 200-10] Analyzing design file 'fpga/LZW_HW.cpp' ... 
WARNING: [HLS 207-5175] shift count >= width of type: fpga/LZW_HW.cpp:17:22
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.34 seconds. CPU system time: 0.19 seconds. Elapsed time: 5.43 seconds; current allocated memory: 209.196 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'MurmurHash2(unsigned char const*, int, unsigned int)' into 'LZW_encoding_HW(unsigned char*, unsigned int, unsigned int*)' (fpga/LZW_HW.cpp:50:0)
INFO: [HLS 214-178] Inlining function 'Murmur_find(unsigned int, int)' into 'LZW_encoding_HW(unsigned char*, unsigned int, unsigned int*)' (fpga/LZW_HW.cpp:50:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.9 seconds. CPU system time: 0.38 seconds. Elapsed time: 8.71 seconds; current allocated memory: 211.153 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.154 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 212.784 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 211.874 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_1' (fpga/LZW_HW.cpp:11) in function 'LZW_encoding_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (fpga/LZW_HW.cpp:37) in function 'LZW_encoding_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (fpga/LZW_HW.cpp:37) in function 'LZW_encoding_HW' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (fpga/LZW_HW.cpp:37) in function 'LZW_encoding_HW' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fpga/LZW_HW.cpp:79:44) to (fpga/LZW_HW.cpp:37:22) in function 'LZW_encoding_HW'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fpga/LZW_HW.cpp:11:47) to (fpga/LZW_HW.cpp:37:22) in function 'LZW_encoding_HW'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'LZW_encoding_HW' (fpga/LZW_HW.cpp:49)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 232.867 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_74_2' (fpga/LZW_HW.cpp:54:18) in function 'LZW_encoding_HW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'table' (fpga/LZW_HW.cpp:64:18)
INFO: [HLS 200-472] Inferring partial write operation for 'substring_array' (fpga/LZW_HW.cpp:70:44)
INFO: [HLS 200-472] Inferring partial write operation for 'substring_array' (fpga/LZW_HW.cpp:79:48)
INFO: [HLS 200-472] Inferring partial write operation for 'table' (fpga/LZW_HW.cpp:102:25)
INFO: [HLS 200-472] Inferring partial write operation for 'substring_array' (fpga/LZW_HW.cpp:105:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 226.761 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LZW_encoding_HW' ...
WARNING: [SYN 201-107] Renaming port name 'LZW_encoding_HW/table' to 'LZW_encoding_HW/table_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LZW_encoding_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_61_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln39_1', fpga/LZW_HW.cpp:39)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln39_2', fpga/LZW_HW.cpp:39)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln39', fpga/LZW_HW.cpp:39)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 228.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 230.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LZW_encoding_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LZW_encoding_HW/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LZW_encoding_HW/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LZW_encoding_HW/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LZW_encoding_HW/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LZW_encoding_HW' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'data_in', 'len', 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_32ns_32_1_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.064 MB.
INFO: [HLS 200-10] Analyzing design file 'fpga/LZW_HW.cpp' ... 
WARNING: [HLS 207-5175] shift count >= width of type: fpga/LZW_HW.cpp:17:22
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.32 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.65 seconds; current allocated memory: 209.196 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'MurmurHash2(unsigned char const*, int, unsigned int)' into 'LZW_encoding_HW(unsigned char*, unsigned int, unsigned int*)' (fpga/LZW_HW.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'Murmur_find(unsigned int, int)' into 'LZW_encoding_HW(unsigned char*, unsigned int, unsigned int*)' (fpga/LZW_HW.cpp:51:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.48 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.21 seconds; current allocated memory: 211.153 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.154 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 212.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 211.891 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_1' (fpga/LZW_HW.cpp:11) in function 'LZW_encoding_HW' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_75_2' (fpga/LZW_HW.cpp:55) in function 'LZW_encoding_HW' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_37_1' (fpga/LZW_HW.cpp:37) in function 'LZW_encoding_HW': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_37_1' (fpga/LZW_HW.cpp:37) in function 'LZW_encoding_HW': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_37_1' (fpga/LZW_HW.cpp:37) in function 'LZW_encoding_HW': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fpga/LZW_HW.cpp:81:44) to (fpga/LZW_HW.cpp:37:22) in function 'LZW_encoding_HW'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (fpga/LZW_HW.cpp:11:47) to (fpga/LZW_HW.cpp:37:22) in function 'LZW_encoding_HW'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'LZW_encoding_HW' (fpga/LZW_HW.cpp:50)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 232.875 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_75_2' (fpga/LZW_HW.cpp:55:18) in function 'LZW_encoding_HW' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'table' (fpga/LZW_HW.cpp:65:18)
INFO: [HLS 200-472] Inferring partial write operation for 'substring_array' (fpga/LZW_HW.cpp:71:44)
INFO: [HLS 200-472] Inferring partial write operation for 'substring_array' (fpga/LZW_HW.cpp:81:48)
INFO: [HLS 200-472] Inferring partial write operation for 'table' (fpga/LZW_HW.cpp:104:25)
INFO: [HLS 200-472] Inferring partial write operation for 'substring_array' (fpga/LZW_HW.cpp:107:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 226.758 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'LZW_encoding_HW' ...
WARNING: [SYN 201-107] Renaming port name 'LZW_encoding_HW/table' to 'LZW_encoding_HW/table_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LZW_encoding_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_62_1'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_75_2': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 228.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 230.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LZW_encoding_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LZW_encoding_HW/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LZW_encoding_HW/data_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LZW_encoding_HW/len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'LZW_encoding_HW/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'LZW_encoding_HW' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'data_in', 'len', 'data_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32ns_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LZW_encoding_HW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.65 seconds; current allocated memory: 234.546 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'LZW_encoding_HW_mul_8ns_32ns_32_1_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'LZW_encoding_HW_mul_32s_32ns_32_1_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'LZW_encoding_HW_table_r_ram (RAM)' using auto RAMs with power-on initialization.
