
  [
    {
      "year": 2024,
      "title": "Hardware and Software Co-Simulation Methodology for Processing-in-Memory Bitcell Application",
      "image": "",
      "journal": "ICEIC 2024",
      "authors": ["J.-G. Lee", "S.-U. Kang", "M.-S. Choo"],
      "link": "https://ieeexplore.ieee.org/document/10457160"
    },
    {
      "year": 2024,
      "title": "Analysis of ADC Quantization Effect in Processing-In-Memory Macro in Various Low-Precision Deep Neural Networks",
      "image": "",
      "journal": "ICEIC 2024",
      "authors": ["S.-M. Jin", "S.-U. Kang", "M.-S. Choo"],
      "link": "https://ieeexplore.ieee.org/document/10457226"
    },
    {
      "year": 2024,
      "title": "A 4.5-to-14 GHz PLL-Based Clock Driver with Wide-Range 3-Shaped LC-VCOs for DRAM Test",
      "image": "",
      "journal": "JSTS",
      "authors": ["Chan-Ho Kye", "Jihee Kim", "Deog-Kyoon Jeong", "Min-Seong Choo"],
      "link": "https://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE11825975"
    },
    {
      "year": 2024,
      "title": "3.2-GHz Digital Phase-Locked Loop with Autocorrelation-based Direct Jitter Correction",
      "image": "",
      "journal": "IEEE TCASII",
      "authors": [
        "Gijin Park",
        "Sunoh Yeom",
        "In-Woo Jang",
        "Dongjun Lee",
        "Jaeduk Han",
        "Min-Seong Choo"
      ],
      "link": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10507171"
    },
    {
      "year": 2024,
      "title": "A Compact Single-Channel 1 GS/s 8-Bit 3-Stage Capacitor Array-Assisted Charge-Injection DAC-Based SAR ADC",
      "image": "",
      "journal": "IEEE TCASI",
      "authors": [
        "Chanho Kye",
        "Yu-Jin Byeon",
        "Kyojin Choo",
        "Min-Seong Choo"
      ],
      "link": "https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10586762"
    },
    {
      "year": 2024,
      "title": "High-Precision Built-In Phase Noise Measurement Circuit with Hybrid ΔΣ Time-to-Digital Converter For SoC Clocking Applications",
      "image": "",
      "journal": "IEEE TCASII",
      "authors": [
        "Jihun Choi",
        "Hojin Kim",
        "Hyungdong Roh",
        "Youngjae Cho",
        "Michael Choi",
        "Min-Seong Choo and Jeongjin Roh"
      ],
      "link": "https://ieeexplore.ieee.org/abstract/document/10614194"
    },
    {
      "year": 2022,
      "title": "An Automated Design Methodology for Ring Voltage-Controlled Oscillators in Nanometer CMOS Technologies",
      "image": "img/j11.png",
      "journal": "IEEE ACCESS",
      "authors": [
        "Dongjun Lee",
        "Gijin Park",
        "Jaeduk Han",
        "Min-Seong Choo"
      ],
      "link": "https://ieeexplore.ieee.org/abstract/document/10002363/"
    }
  ,  
  {
    "year": 2021,
    "title": "A PVT Variation-Robust All-Digital Injection-Locked Clock Multiplier with Real-Time Offset Tracking using Time-Division Dual Calibration",
    "image": "img/j10.png",
    "journal": "IEEE Journal of Solid-State Circuits (JSSC)",
    "authors": [
      "M.-S. Choo",
      "S. Kim",
      "H.-G. Ko",
      "S.-Y. Cho",
      "K. Park",
      "J. Lee",
      "S. Shin",
      "H. Chi",
      "D.-K. Jeong"
    ],
    "link": "https://ieeexplore.ieee.org/document/9386211"
  },
  {
    "year": 2021,
    "title": "A 4-20-Gb/s 1.87-pJ/b Continuous-Rate Digital CDR Circuit With Unlimited Frequency Acquisition Capability in 65-nm CMOS",
    "image": "img/j9.png",
    "journal": "IEEE Journal of Solid-State Circuits (JSSC)",
    "authors": [
      "K. Park",
      "K. Lee",
      "S.-Y. Choo",
      "J. Lee",
      "J. Hwang",
      "M.-S. Choo",
      "D.-K. Jeong"
    ],
    "link": "https://ieeexplore.ieee.org/abstract/document/9239394"
  },
  {
    "year": 2020,
    "title": "Review of Injection-Locked Oscillators",
    "image": "img/j8.png",
    "journal": "Journal of Semiconductor Engineering (JSE)",
    "authors": [
      "M.-S. Choo",
      "D.-K. Jeong"
    ],
    "link": "https://koreascience.kr/article/JAKO202021262090393.page"
  },
  {
    "year": 2019,
    "title": "A 15-GHz, 17.8-mW, 213-fs Injection-Locked PLL With Maximized Injection Strength Using Adjustment of Phase Domain Response",
    "image": "img/j7.png",
    "journal": "IEEE Transactions on Circuits and Systems-II: Express Briefs (TCAS-II)",
    "authors": [
      "M.-S. Choo",
      "Y. Song",
      "S.-Y. Cho",
      "H.-G. Ko",
      "K. Park",
      "D.-K. Jeong"
    ],
    "link": "https://koreascience.kr/article/JAKO202021262090393.page"
  },
  {
    "year": 2019,
    "title": "A Current-Mode Digital AOT 4-Phase Buck Voltage Regulator",
    "image": "img/j5.png",
    "journal": "IEEE Solid-State Circuits Letters (SSC-L)",
    "authors": [
      "M. Choi",
      "C.-H. Kye",
      "J. Oh",
      "M.-S. Choo",
      "D.-K. Jeong"
    ],
    "link": "https://ieeexplore.ieee.org/abstract/document/8771119"
  },
  {
    "year": 2019,
    "title": "A 4-to-20Gb/s 1.87 pJ/b referenceless digital CDR with unlimited frequency detection capability in 65nm CMOS",
    "image": "img/c6.png",
    "journal": "IEEE Symposium on VLSI Circuits (VLSIC)",
    "authors": [
      "K. Park",
      "K. Lee",
      "S.-Y. Cho",
      "J. Lee",
      "J. Hwang",
      "M.-S. Choo",
      "D.-K. Jeong"
    ],
    "link": "https://ieeexplore.ieee.org/abstract/document/8778157"
  },
  {
    "year": 2019,
    "title": "A Synthesizable Digital AOT 4-Phase Buck Voltage Regulator for Digital Systems with 0.0054mm2 Controller and 80ns Recovery Time",
    "image": "img/c5.png",
    "journal": "IEEE International Solid-State Circuits Conference (ISSCC)",
    "authors": [
      "M. Choi",
      "C.-H. Kye",
      "J. Oh",
      "M.-S. Choo",
      "D.-K. Jeong"
    ],
    "link": "https://ieeexplore.ieee.org/abstract/document/8662453"
  },
  {
    "year": 2018,
    "title": "A 10-Gb/s, 0.03-mm2, 1.28-pJ/bit Half-Rate All-Digital Injection-Locked Clock and Data Recovery with Maximum Timing-Margin Tracking Loop",
    "image": "img/c4.png",
    "journal": "IEEE Asian Solid-State Circuits Conference (A-SSCC) invited to JSSC",
    "authors": [
      "M.-S. Choo",
      "H.-G. Ko",
      "S.-Y. Cho",
      "K. Lee",
      "D.-K. Jeong"
    ],
    "link": "https://ieeexplore.ieee.org/abstract/document/8579270"
  },
  {
    "year": 2018,
    "title": "An optimum injection-timing tracking loop for 5-GHz, 1.13-mW/GHz RO-based injection-locked PLL with 152-fs integrated jitter",
    "image": "img/j4.png",
    "journal": "IEEE Transactions on Circuits and Systems-II: Express Briefs (TCAS-II)",
    "authors": [
      "M.-S. Choo",
      "H.-G. Ko",
      "S.-Y. Cho",
      "K. Lee",
      "D.-K. Jeong"
    ],
    "link": "https://ieeexplore.ieee.org/abstract/document/8514813"
  },
  {
    "year": 2018,
    "title": "A 2.5–5.6 GHz subharmonically injection-locked all-digital PLL with dual-edge complementary switched injection",
    "image": "img/j3.png",
    "journal": "IEEE Transactions on Circuits and Systems-I: Regular Links (TCAS-I)",
    "authors": [
      "S.-Y. Cho",
      "S. Kim",
      "M.-S. Choo",
      "H.-G. Ko",
      "J. Lee",
      "W. Bae",
      "D.-K. Jeong"
    ],
    "link": "https://ieeexplore.ieee.org/abstract/document/8292824"
  },
  {
    "year": 2017,
    "title": "A 55.1 mW 1.62-to-8.1 Gb/s video interface receiver generating up to 680 MHz stream clock over 20 dB loss channel",
    "image": "img/j2.png",
    "journal": "IEEE Transactions on Circuits and Systems-II: Express Briefs (TCAS-II)",
    "authors": [
      "K. Park",
      "J. Lee",
      "K. Lee",
      "M.-S. Choo",
      "S. Jang",
      "S.-H. Chu",
      "S. Kim",
      "D.-K. Jeong"
    ],
    "link": "https://ieeexplore.ieee.org/abstract/document/8022928"
  },
  {
    "year": 2017,
    "title": "A 2.5GHz injection-locked ADPLL with 197fsrms integrated jitter and −65dBc reference spur using time-division dual calibration",
    "image": "img/c3.png",
    "journal": "IEEE International Solid-State Circuits Conference (ISSCC)",
    "authors": [
      "S. Kim",
      "H.-G. Ko",
      "S.-Y. Cho",
      "J. Lee",
      "S. Shin",
      "M.-S. Choo",
      "H. Chi",
      "D.-K. Jeong"
    ],
    "link": "https://ieeexplore.ieee.org/abstract/document/7870477"
  },
  {
    "year": 2016,
    "title": "A 285-fs rms Integrated Jitter Injection-Locked Ring PLL with Charge-Stored Complementary Switch Injection Technique",
    "image": "img/j1.png",
    "journal": "Journal of Semiconductor Technology and Science (JSTS)",
    "authors": [
      "S. Kim",
      "S. Jang",
      "S.-Y. Cho",
      "M.-S. Choo",
      "G.-S. Jeong",
      "W. Bae",
      "D.-K. Jeong"
    ],
    "link": "https://koreascience.kr/article/JAKO201607959403082.page"
  },
  {
    "year": 2016,
    "title": "A theoretical analysis of phase shift in pulse injection-locked oscillators",
    "image": "img/c2.png",
    "journal": "IEEE International Symposium on Circuits and Systems (ISCAS)",
    "authors": [
      "J. Lee",
      "S. Kim",
      "M.-S. Choo",
      "S.-Y. Cho",
      "H.-G. Ko",
      "D.-K. Jeong"
    ],
    "link": "https://ieeexplore.ieee.org/abstract/document/7538886"
  },
  {
    "year": 2015,
    "title": "A 5-GHz subharmonically injection-locked all-digital PLL with complementary switched injection",
    "image": "img/c1.png",
    "journal": "European Solid-State Circuits Conference (ESSCIRC)",
    "authors": [
      "S.-Y. Cho",
      "S. Kim",
      "M.-S. Choo",
      "J. Lee",
      "H.-G. Ko",
      "S. Jang",
      "S.-H. Chu",
      "W. Bae",
      "Y. Kim",
      "D.-K. Jeong"
    ],
    "link": "https://ieeexplore.ieee.org/abstract/document/7313908"
  }
]