{"sha": "8c32cbc9216667838c44092195f782b9e2ccd2ee", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OGMzMmNiYzkyMTY2Njc4MzhjNDQwOTIxOTVmNzgyYjllMmNjZDJlZQ==", "commit": {"author": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2008-05-05T12:56:15Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2008-05-05T12:56:15Z"}, "message": "* config/i386/i386.md\n\t(*float<SSEMODEI24:mode><MODEF:mode>2_sse_interunit): Use only\n\tone insn template instead of template series.\n\t(*xordi_1_rex64): Ditto.\n\t(*xordi_2_rex64): Ditto.\n\nFrom-SVN: r134946", "tree": {"sha": "d4aa24dd79fbbb5f96ef6f38bc5de773c92e9e22", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d4aa24dd79fbbb5f96ef6f38bc5de773c92e9e22"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8c32cbc9216667838c44092195f782b9e2ccd2ee", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8c32cbc9216667838c44092195f782b9e2ccd2ee", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8c32cbc9216667838c44092195f782b9e2ccd2ee", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8c32cbc9216667838c44092195f782b9e2ccd2ee/comments", "author": null, "committer": null, "parents": [{"sha": "06d10aafc795b81a5ce00c796a2c9ca2c468c465", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/06d10aafc795b81a5ce00c796a2c9ca2c468c465", "html_url": "https://github.com/Rust-GCC/gccrs/commit/06d10aafc795b81a5ce00c796a2c9ca2c468c465"}], "stats": {"total": 26, "additions": 14, "deletions": 12}, "files": [{"sha": "828666f7d59e2ee1421b2f1c0ff557e82cceaf3e", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 1, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c32cbc9216667838c44092195f782b9e2ccd2ee/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c32cbc9216667838c44092195f782b9e2ccd2ee/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=8c32cbc9216667838c44092195f782b9e2ccd2ee", "patch": "@@ -1,6 +1,14 @@\n+2008-05-05  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/i386.md\n+\t(*float<SSEMODEI24:mode><MODEF:mode>2_sse_interunit): Use only\n+\tone insn template instead of template series.\n+\t(*xordi_1_rex64): Ditto.\n+\t(*xordi_2_rex64): Ditto.\n+\n 2008-05-05  Ira Rosen  <irar@il.ibm.com>\n \n-        PR tree-optimization/36119\n+\tPR tree-optimization/36119\n \t* tree-vect-transform.c (vectorizable_assignment): Set NCOPIES to 1\n \tin case of SLP.\n "}, {"sha": "2a8c16ec60bc98a9b6aec72ed5f91cf90e62c882", "filename": "gcc/config/i386/i386.md", "status": "modified", "additions": 5, "deletions": 11, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c32cbc9216667838c44092195f782b9e2ccd2ee/gcc%2Fconfig%2Fi386%2Fi386.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c32cbc9216667838c44092195f782b9e2ccd2ee/gcc%2Fconfig%2Fi386%2Fi386.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.md?ref=8c32cbc9216667838c44092195f782b9e2ccd2ee", "patch": "@@ -5231,9 +5231,7 @@\n   \"(<SSEMODEI24:MODE>mode != DImode || TARGET_64BIT)\n    && SSE_FLOAT_MODE_P (<MODEF:MODE>mode) && TARGET_SSE_MATH\n    && (TARGET_INTER_UNIT_CONVERSIONS || optimize_size)\"\n-  \"@\n-   cvtsi2s<MODEF:ssemodefsuffix><SSEMODEI24:rex64suffix>\\t{%1, %0|%0, %1}\n-   cvtsi2s<MODEF:ssemodefsuffix><SSEMODEI24:rex64suffix>\\t{%1, %0|%0, %1}\"\n+  \"cvtsi2s<MODEF:ssemodefsuffix><SSEMODEI24:rex64suffix>\\t{%1, %0|%0, %1}\"\n   [(set_attr \"type\" \"sseicvt\")\n    (set_attr \"mode\" \"<MODEF:MODE>\")\n    (set_attr \"athlon_decode\" \"double,direct\")\n@@ -9739,11 +9737,9 @@\n    (clobber (reg:CC FLAGS_REG))]\n   \"TARGET_64BIT\n    && ix86_binary_operator_ok (XOR, DImode, operands)\"\n-  \"@\n-   xor{q}\\t{%2, %0|%0, %2}\n-   xor{q}\\t{%2, %0|%0, %2}\"\n+  \"xor{q}\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"alu\")\n-   (set_attr \"mode\" \"DI,DI\")])\n+   (set_attr \"mode\" \"DI\")])\n \n (define_insn \"*xordi_2_rex64\"\n   [(set (reg FLAGS_REG)\n@@ -9755,11 +9751,9 @@\n   \"TARGET_64BIT\n    && ix86_match_ccmode (insn, CCNOmode)\n    && ix86_binary_operator_ok (XOR, DImode, operands)\"\n-  \"@\n-   xor{q}\\t{%2, %0|%0, %2}\n-   xor{q}\\t{%2, %0|%0, %2}\"\n+  \"xor{q}\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"alu\")\n-   (set_attr \"mode\" \"DI,DI\")])\n+   (set_attr \"mode\" \"DI\")])\n \n (define_insn \"*xordi_3_rex64\"\n   [(set (reg FLAGS_REG)"}]}