// Seed: 1131680825
module module_0 (
    input  wand id_0,
    output wire id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output supply1 id_2,
    input wire id_3
);
  wire id_5;
  reg  id_6;
  module_0(
      id_3, id_2
  );
  always @(1 or posedge 1) id_6 = #id_7 1;
  wire id_8;
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wand id_3,
    input tri1 id_4
);
  wire id_6;
  module_0(
      id_3, id_2
  );
endmodule
