Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5e13271dfb284a08862738eb37fe2bae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RCA_behav xil_defaultlib.testbench_RCA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 1 for port 'cout' [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_4/project_4.srcs/sources_1/imports/new/testbench_RCA.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_Add_1bit
Compiling module xil_defaultlib.RCA(WIDTH=16)
Compiling module xil_defaultlib.testbench_RCA
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_RCA_behav
