@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":8:7:8:16|Synthesizing work.top_module.sample_arch.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:40:24:45|Signal status is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:48:24:53|Signal option is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":8:7:8:27|Synthesizing work.i2c_master_controller.beh_i2c_master_controller.
@N: CD231 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":60:13:60:14|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "1000000000000".
@W: CG296 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":107:16:107:22|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":119:12:119:17|Referenced variable addr_i is not in sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":134:12:134:17|Referenced variable data_i is not in sensitivity list.
@W: CD434 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":153:42:153:47|Signal addr_i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":153:49:153:54|Signal data_i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":10:7:10:16|Synthesizing work.wb_manager.rtl.
@N: CD231 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":43:14:43:15|Using onehot encoding for type state_t. For example, enumeration idle is mapped to "100000".
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\efb_i2c_VHDL.vhd":14:7:14:18|Synthesizing work.efb_i2c_vhdl.structure.
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2302:10:2302:12|Synthesizing work.efb.syn_black_box.
Post processing for work.efb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":106:10:106:11|Synthesizing work.bb.syn_black_box.
Post processing for work.bb.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1490:10:1490:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":1483:10:1483:12|Synthesizing work.vhi.syn_black_box.
Post processing for work.vhi.syn_black_box
Post processing for work.efb_i2c_vhdl.structure
Post processing for work.wb_manager.rtl
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":110:2:110:5|Latch generated from process for signal nState(0 to 5); possible missing assignment in an if or case statement.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":96:2:96:3|All reachable assignments to status(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":96:2:96:3|All reachable assignments to status(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":96:2:96:3|All reachable assignments to status(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":96:2:96:3|All reachable assignments to status(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":96:2:96:3|All reachable assignments to status(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@A: CL282 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":96:2:96:3|Feedback mux created for signal status[7:5]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.i2c_master_controller.beh_i2c_master_controller
@W: CL240 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":16:2:16:7|Signal data_o is floating; a simulation mismatch is possible.
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_master_controller.vhd":155:2:155:5|Latch generated from process for signal nState(0 to 12); possible missing assignment in an if or case statement.
@N: CD630 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":8:7:8:15|Synthesizing work.heartbeat.beh_arch.
Post processing for work.heartbeat.beh_arch
@W: CL271 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":30:1:30:2|Pruning unused bits 32 to 21 of iCounter(32 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.top_module.sample_arch
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:25|All reachable assignments to main.i2c_data_i(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:25|All reachable assignments to main.i2c_data_i(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:25|All reachable assignments to main.i2c_data_i(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|All reachable assignments to main.addr_i(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|All reachable assignments to main.addr_i(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL177 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Sharing sequential element addr_i. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|Sharing sequential element addr_i. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL251 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:8:24:13|All reachable assignments to main.addr_i(0) assign 1, register removed by optimization
@W: CL251 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:25|All reachable assignments to main.i2c_data_i(7 downto 4) assign 1, register removed by optimization
@W: CL251 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":24:16:24:25|All reachable assignments to main.i2c_data_i(2) assign 1, register removed by optimization
@W: CL246 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":16:3:16:8|Input port bits 7 to 3 of option(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":13:2:13:8|Input usb_osc is unused.
