Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Nov  3 21:23:07 2025
| Host         : DESKTOP-NG70LRJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ad4134fw_wrapper_timing_summary_routed.rpt -pb ad4134fw_wrapper_timing_summary_routed.pb -rpx ad4134fw_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ad4134fw_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         8           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       16          
ULMTCS-1   Warning           Control Sets use limits recommend reduction         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.789        0.000                      0                26139        0.014        0.000                      0                26139        7.000        0.000                       0                  8924  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                   ------------       ----------      --------------
ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_ad4134fw_clk_wiz_0_0                         {0.000 10.000}     20.000          50.000          
  clkfbout_ad4134fw_clk_wiz_0_0                         {0.000 10.000}     20.000          50.000          
clk_fpga_0                                              {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_ad4134fw_clk_wiz_0_0                              11.011        0.000                      0                25796        0.014        0.000                      0                25796        8.750        0.000                       0                  8885  
  clkfbout_ad4134fw_clk_wiz_0_0                                                                                                                                                                          17.845        0.000                       0                     3  
clk_fpga_0                                                   17.111        0.000                      0                   46        0.122        0.000                      0                   46        9.020        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_ad4134fw_clk_wiz_0_0       10.544        0.000                      0                  312        0.192        0.000                      0                  312  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_out1_ad4134fw_clk_wiz_0_0        9.789        0.000                      0                  124        1.649        0.000                      0                  124  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_fpga_0                     
(none)                         clk_fpga_0                     clk_out1_ad4134fw_clk_wiz_0_0  
(none)                         clk_out1_ad4134fw_clk_wiz_0_0  clk_out1_ad4134fw_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_fpga_0                                                    
(none)                         clk_out1_ad4134fw_clk_wiz_0_0                                 
(none)                         clkfbout_ad4134fw_clk_wiz_0_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
  To Clock:  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ad4134fw_clk_wiz_0_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.011ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 1.510ns (17.075%)  route 7.333ns (82.925%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 21.545 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.670     1.670    <hidden>
    SLICE_X33Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  <hidden>
                         net (fo=403, routed)         5.038     7.164    <hidden>
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.149     7.313 r  <hidden>
                         net (fo=14, routed)          0.759     8.072    <hidden>
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.325     8.397 r  <hidden>
                         net (fo=34, routed)          0.637     9.034    <hidden>
    SLICE_X2Y8           LUT6 (Prop_lut6_I4_O)        0.332     9.366 f  <hidden>
                         net (fo=2, routed)           0.447     9.813    <hidden>
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.124     9.937 f  <hidden>
                         net (fo=1, routed)           0.452    10.389    <hidden>
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.124    10.513 r  <hidden>
                         net (fo=1, routed)           0.000    10.513    <hidden>
    SLICE_X0Y9           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.545    21.545    <hidden>
    SLICE_X0Y9           FDRE                                         r  <hidden>
                         clock pessimism              0.004    21.549    
                         clock uncertainty           -0.102    21.447    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.077    21.524    <hidden>
  -------------------------------------------------------------------
                         required time                         21.524    
                         arrival time                         -10.513    
  -------------------------------------------------------------------
                         slack                                 11.011    

Slack (MET) :             11.093ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.713ns  (logic 1.386ns (15.907%)  route 7.327ns (84.093%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 21.545 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.670     1.670    <hidden>
    SLICE_X33Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  <hidden>
                         net (fo=403, routed)         5.038     7.164    <hidden>
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.149     7.313 r  <hidden>
                         net (fo=14, routed)          0.759     8.072    <hidden>
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.325     8.397 r  <hidden>
                         net (fo=34, routed)          0.888     9.285    <hidden>
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.332     9.617 r  <hidden>
                         net (fo=2, routed)           0.642    10.259    <hidden>
    SLICE_X1Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.383 r  <hidden>
                         net (fo=1, routed)           0.000    10.383    <hidden>
    SLICE_X1Y9           FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.545    21.545    <hidden>
    SLICE_X1Y9           FDSE                                         r  <hidden>
                         clock pessimism              0.004    21.549    
                         clock uncertainty           -0.102    21.447    
    SLICE_X1Y9           FDSE (Setup_fdse_C_D)        0.029    21.476    <hidden>
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 11.093    

Slack (MET) :             11.194ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 1.386ns (16.091%)  route 7.228ns (83.909%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 21.545 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.670     1.670    <hidden>
    SLICE_X33Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  <hidden>
                         net (fo=403, routed)         5.038     7.164    <hidden>
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.149     7.313 r  <hidden>
                         net (fo=14, routed)          0.759     8.072    <hidden>
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.325     8.397 r  <hidden>
                         net (fo=34, routed)          1.147     9.544    <hidden>
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.332     9.876 f  <hidden>
                         net (fo=1, routed)           0.284    10.160    <hidden>
    SLICE_X5Y15          LUT5 (Prop_lut5_I2_O)        0.124    10.284 r  <hidden>
                         net (fo=1, routed)           0.000    10.284    <hidden>
    SLICE_X5Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.545    21.545    <hidden>
    SLICE_X5Y15          FDRE                                         r  <hidden>
                         clock pessimism              0.004    21.549    
                         clock uncertainty           -0.102    21.447    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)        0.031    21.478    <hidden>
  -------------------------------------------------------------------
                         required time                         21.478    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                 11.194    

Slack (MET) :             11.280ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 1.421ns (16.667%)  route 7.105ns (83.333%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 21.545 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.670     1.670    <hidden>
    SLICE_X33Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  <hidden>
                         net (fo=403, routed)         5.038     7.164    <hidden>
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.149     7.313 r  <hidden>
                         net (fo=14, routed)          0.759     8.072    <hidden>
    SLICE_X3Y16          LUT4 (Prop_lut4_I1_O)        0.332     8.404 r  <hidden>
                         net (fo=1, routed)           0.639     9.043    <hidden>
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.152     9.195 r  <hidden>
                         net (fo=1, routed)           0.669     9.864    <hidden>
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.332    10.196 r  <hidden>
                         net (fo=1, routed)           0.000    10.196    <hidden>
    SLICE_X3Y15          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.545    21.545    <hidden>
    SLICE_X3Y15          FDSE                                         r  <hidden>
                         clock pessimism              0.004    21.549    
                         clock uncertainty           -0.102    21.447    
    SLICE_X3Y15          FDSE (Setup_fdse_C_D)        0.029    21.476    <hidden>
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                 11.280    

Slack (MET) :             11.292ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.510ns  (logic 1.510ns (17.744%)  route 7.000ns (82.256%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 21.541 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.670     1.670    <hidden>
    SLICE_X33Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  <hidden>
                         net (fo=403, routed)         5.038     7.164    <hidden>
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.149     7.313 r  <hidden>
                         net (fo=14, routed)          0.759     8.072    <hidden>
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.325     8.397 r  <hidden>
                         net (fo=34, routed)          0.646     9.043    <hidden>
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.332     9.375 r  <hidden>
                         net (fo=1, routed)           0.154     9.529    <hidden>
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.124     9.653 r  <hidden>
                         net (fo=1, routed)           0.403    10.056    <hidden>
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.124    10.180 r  <hidden>
                         net (fo=1, routed)           0.000    10.180    <hidden>
    SLICE_X1Y15          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.541    21.541    <hidden>
    SLICE_X1Y15          FDRE                                         r  <hidden>
                         clock pessimism              0.004    21.545    
                         clock uncertainty           -0.102    21.443    
    SLICE_X1Y15          FDRE (Setup_fdre_C_D)        0.029    21.472    <hidden>
  -------------------------------------------------------------------
                         required time                         21.472    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                 11.292    

Slack (MET) :             11.667ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.930ns (12.080%)  route 6.769ns (87.920%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 21.547 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.670     1.670    <hidden>
    SLICE_X33Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  <hidden>
                         net (fo=403, routed)         5.038     7.164    <hidden>
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.149     7.313 r  <hidden>
                         net (fo=14, routed)          0.759     8.072    <hidden>
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.325     8.397 r  <hidden>
                         net (fo=34, routed)          0.972     9.369    <hidden>
    SLICE_X1Y6           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.547    21.547    <hidden>
    SLICE_X1Y6           FDRE                                         r  <hidden>
                         clock pessimism              0.004    21.551    
                         clock uncertainty           -0.102    21.449    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.413    21.036    <hidden>
  -------------------------------------------------------------------
                         required time                         21.036    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 11.667    

Slack (MET) :             11.667ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 0.930ns (12.080%)  route 6.769ns (87.920%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 21.547 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.670     1.670    <hidden>
    SLICE_X33Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  <hidden>
                         net (fo=403, routed)         5.038     7.164    <hidden>
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.149     7.313 r  <hidden>
                         net (fo=14, routed)          0.759     8.072    <hidden>
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.325     8.397 r  <hidden>
                         net (fo=34, routed)          0.972     9.369    <hidden>
    SLICE_X1Y6           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.547    21.547    <hidden>
    SLICE_X1Y6           FDRE                                         r  <hidden>
                         clock pessimism              0.004    21.551    
                         clock uncertainty           -0.102    21.449    
    SLICE_X1Y6           FDRE (Setup_fdre_C_CE)      -0.413    21.036    <hidden>
  -------------------------------------------------------------------
                         required time                         21.036    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 11.667    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 0.930ns (12.331%)  route 6.612ns (87.669%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 21.550 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.670     1.670    <hidden>
    SLICE_X33Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  <hidden>
                         net (fo=403, routed)         5.038     7.164    <hidden>
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.149     7.313 r  <hidden>
                         net (fo=14, routed)          0.759     8.072    <hidden>
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.325     8.397 r  <hidden>
                         net (fo=34, routed)          0.815     9.212    <hidden>
    SLICE_X2Y7           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.550    21.550    <hidden>
    SLICE_X2Y7           FDRE                                         r  <hidden>
                         clock pessimism              0.004    21.554    
                         clock uncertainty           -0.102    21.452    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.413    21.039    <hidden>
  -------------------------------------------------------------------
                         required time                         21.039    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 0.930ns (12.331%)  route 6.612ns (87.669%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 21.550 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.670     1.670    <hidden>
    SLICE_X33Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  <hidden>
                         net (fo=403, routed)         5.038     7.164    <hidden>
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.149     7.313 r  <hidden>
                         net (fo=14, routed)          0.759     8.072    <hidden>
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.325     8.397 r  <hidden>
                         net (fo=34, routed)          0.815     9.212    <hidden>
    SLICE_X2Y7           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.550    21.550    <hidden>
    SLICE_X2Y7           FDRE                                         r  <hidden>
                         clock pessimism              0.004    21.554    
                         clock uncertainty           -0.102    21.452    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.413    21.039    <hidden>
  -------------------------------------------------------------------
                         required time                         21.039    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 0.930ns (12.331%)  route 6.612ns (87.669%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 21.550 - 20.000 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.670     1.670    <hidden>
    SLICE_X33Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  <hidden>
                         net (fo=403, routed)         5.038     7.164    <hidden>
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.149     7.313 r  <hidden>
                         net (fo=14, routed)          0.759     8.072    <hidden>
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.325     8.397 r  <hidden>
                         net (fo=34, routed)          0.815     9.212    <hidden>
    SLICE_X2Y7           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.550    21.550    <hidden>
    SLICE_X2Y7           FDRE                                         r  <hidden>
                         clock pessimism              0.004    21.554    
                         clock uncertainty           -0.102    21.452    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.413    21.039    <hidden>
  -------------------------------------------------------------------
                         required time                         21.039    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                 11.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.347%)  route 0.183ns (49.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.556     0.556    <hidden>
    SLICE_X22Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  <hidden>
                         net (fo=1, routed)           0.183     0.880    <hidden>
    SLICE_X21Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.925 r  <hidden>
                         net (fo=1, routed)           0.000     0.925    <hidden>
    SLICE_X21Y15         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.824     0.824    <hidden>
    SLICE_X21Y15         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.819    
    SLICE_X21Y15         FDRE (Hold_fdre_C_D)         0.092     0.911    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 ad4134fw_i/bram_tester/bram_test_control/U0/ip2bus_data_i_D1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.390%)  route 0.197ns (54.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.554     0.554    ad4134fw_i/bram_tester/bram_test_control/U0/s_axi_aclk
    SLICE_X24Y17         FDRE                                         r  ad4134fw_i/bram_tester/bram_test_control/U0/ip2bus_data_i_D1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  ad4134fw_i/bram_tester/bram_test_control/U0/ip2bus_data_i_D1_reg[6]/Q
                         net (fo=1, routed)           0.197     0.915    ad4134fw_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[25]
    SLICE_X21Y16         FDRE                                         r  ad4134fw_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.823     0.823    ad4134fw_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y16         FDRE                                         r  ad4134fw_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X21Y16         FDRE (Hold_fdre_C_D)         0.076     0.894    ad4134fw_i/bram_tester/bram_test_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_test_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.655%)  route 0.152ns (54.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.552     0.552    <hidden>
    SLICE_X23Y19         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  <hidden>
                         net (fo=1, routed)           0.152     0.832    ad4134fw_i/bram_tester/bram_test_control/U0/gpio_core_1/s_axi_wdata[13]
    SLICE_X21Y20         FDRE                                         r  ad4134fw_i/bram_tester/bram_test_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.819     0.819    ad4134fw_i/bram_tester/bram_test_control/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y20         FDRE                                         r  ad4134fw_i/bram_tester/bram_test_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)        -0.006     0.808    ad4134fw_i/bram_tester/bram_test_control/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.560     0.560    <hidden>
    SLICE_X13Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  <hidden>
                         net (fo=64, routed)          0.206     0.907    <hidden>
    SLICE_X12Y17         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.826     0.826    <hidden>
    SLICE_X12Y17         RAMD32                                       r  <hidden>
                         clock pessimism             -0.253     0.573    
    SLICE_X12Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.560     0.560    <hidden>
    SLICE_X13Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  <hidden>
                         net (fo=64, routed)          0.206     0.907    <hidden>
    SLICE_X12Y17         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.826     0.826    <hidden>
    SLICE_X12Y17         RAMD32                                       r  <hidden>
                         clock pessimism             -0.253     0.573    
    SLICE_X12Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.560     0.560    <hidden>
    SLICE_X13Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  <hidden>
                         net (fo=64, routed)          0.206     0.907    <hidden>
    SLICE_X12Y17         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.826     0.826    <hidden>
    SLICE_X12Y17         RAMD32                                       r  <hidden>
                         clock pessimism             -0.253     0.573    
    SLICE_X12Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.560     0.560    <hidden>
    SLICE_X13Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  <hidden>
                         net (fo=64, routed)          0.206     0.907    <hidden>
    SLICE_X12Y17         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.826     0.826    <hidden>
    SLICE_X12Y17         RAMD32                                       r  <hidden>
                         clock pessimism             -0.253     0.573    
    SLICE_X12Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.560     0.560    <hidden>
    SLICE_X13Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  <hidden>
                         net (fo=64, routed)          0.206     0.907    <hidden>
    SLICE_X12Y17         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.826     0.826    <hidden>
    SLICE_X12Y17         RAMD32                                       r  <hidden>
                         clock pessimism             -0.253     0.573    
    SLICE_X12Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.560     0.560    <hidden>
    SLICE_X13Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  <hidden>
                         net (fo=64, routed)          0.206     0.907    <hidden>
    SLICE_X12Y17         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.826     0.826    <hidden>
    SLICE_X12Y17         RAMD32                                       r  <hidden>
                         clock pessimism             -0.253     0.573    
    SLICE_X12Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.560     0.560    <hidden>
    SLICE_X13Y17         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  <hidden>
                         net (fo=64, routed)          0.206     0.907    <hidden>
    SLICE_X12Y17         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.826     0.826    <hidden>
    SLICE_X12Y17         RAMS32                                       r  <hidden>
                         clock pessimism             -0.253     0.573    
    SLICE_X12Y17         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ad4134fw_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y0      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y0      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y0      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y0      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y6      <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ad4134fw_clk_wiz_0_0
  To Clock:  clkfbout_ad4134fw_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ad4134fw_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       17.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.111ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 1.752ns (68.512%)  route 0.805ns (31.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.753     3.061    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y1          SRL16E                                       r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     4.689 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.805     5.494    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/Q
    SLICE_X41Y1          LUT3 (Prop_lut3_I2_O)        0.124     5.618 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     5.618    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.577    22.770    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.230    23.000    
                         clock uncertainty           -0.302    22.698    
    SLICE_X41Y1          FDRE (Setup_fdre_C_D)        0.031    22.729    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         22.729    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                 17.111    

Slack (MET) :             17.545ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.792%)  route 1.057ns (62.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.518     3.581 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.708     4.289    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.413 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     4.762    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.577    22.770    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.269    23.038    
                         clock uncertainty           -0.302    22.736    
    SLICE_X43Y1          FDRE (Setup_fdre_C_R)       -0.429    22.307    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.307    
                         arrival time                          -4.762    
  -------------------------------------------------------------------
                         slack                                 17.545    

Slack (MET) :             17.545ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.792%)  route 1.057ns (62.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.518     3.581 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.708     4.289    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.413 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     4.762    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.577    22.770    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.269    23.038    
                         clock uncertainty           -0.302    22.736    
    SLICE_X43Y1          FDRE (Setup_fdre_C_R)       -0.429    22.307    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.307    
                         arrival time                          -4.762    
  -------------------------------------------------------------------
                         slack                                 17.545    

Slack (MET) :             17.545ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.792%)  route 1.057ns (62.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.518     3.581 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.708     4.289    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.413 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     4.762    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.577    22.770    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.269    23.038    
                         clock uncertainty           -0.302    22.736    
    SLICE_X43Y1          FDRE (Setup_fdre_C_R)       -0.429    22.307    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.307    
                         arrival time                          -4.762    
  -------------------------------------------------------------------
                         slack                                 17.545    

Slack (MET) :             17.545ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.792%)  route 1.057ns (62.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.518     3.581 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.708     4.289    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.413 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     4.762    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.577    22.770    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.269    23.038    
                         clock uncertainty           -0.302    22.736    
    SLICE_X43Y1          FDRE (Setup_fdre_C_R)       -0.429    22.307    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         22.307    
                         arrival time                          -4.762    
  -------------------------------------------------------------------
                         slack                                 17.545    

Slack (MET) :             17.545ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.792%)  route 1.057ns (62.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.518     3.581 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.708     4.289    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.413 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     4.762    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.577    22.770    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.269    23.038    
                         clock uncertainty           -0.302    22.736    
    SLICE_X43Y1          FDRE (Setup_fdre_C_R)       -0.429    22.307    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         22.307    
                         arrival time                          -4.762    
  -------------------------------------------------------------------
                         slack                                 17.545    

Slack (MET) :             17.545ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.642ns (37.792%)  route 1.057ns (62.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.518     3.581 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.708     4.289    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X42Y2          LUT1 (Prop_lut1_I0_O)        0.124     4.413 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.348     4.762    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.577    22.770    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.269    23.038    
                         clock uncertainty           -0.302    22.736    
    SLICE_X43Y1          FDRE (Setup_fdre_C_R)       -0.429    22.307    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         22.307    
                         arrival time                          -4.762    
  -------------------------------------------------------------------
                         slack                                 17.545    

Slack (MET) :             17.651ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.672ns (37.363%)  route 1.127ns (62.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y2          FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDSE (Prop_fdse_C_Q)         0.518     3.581 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.799     4.380    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X41Y2          LUT2 (Prop_lut2_I0_O)        0.154     4.534 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.327     4.862    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_i_1_n_0
    SLICE_X42Y2          FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.577    22.770    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y2          FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg/C
                         clock pessimism              0.294    23.063    
                         clock uncertainty           -0.302    22.761    
    SLICE_X42Y2          FDSE (Setup_fdse_C_D)       -0.248    22.513    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         22.513    
                         arrival time                          -4.862    
  -------------------------------------------------------------------
                         slack                                 17.651    

Slack (MET) :             18.005ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.456ns (39.870%)  route 0.688ns (60.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.688     4.207    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X42Y2          FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.577    22.770    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y2          FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism              0.269    23.038    
                         clock uncertainty           -0.302    22.736    
    SLICE_X42Y2          FDSE (Setup_fdse_C_S)       -0.524    22.212    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         22.212    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                 18.005    

Slack (MET) :             18.005ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.456ns (39.870%)  route 0.688ns (60.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.688     4.207    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X42Y2          FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.577    22.770    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y2          FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.269    23.038    
                         clock uncertainty           -0.302    22.736    
    SLICE_X42Y2          FDSE (Setup_fdse_C_S)       -0.524    22.212    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         22.212    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                 18.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.130    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.862     1.232    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.934    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.075     1.009    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.582%)  route 0.085ns (31.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.085     1.160    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X42Y1          LUT4 (Prop_lut4_I1_O)        0.045     1.205 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.205    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X42Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.862     1.232    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.285     0.947    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.121     1.068    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X42Y0          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDRE (Prop_fdre_C_Q)         0.164     1.098 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.153    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X42Y0          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.862     1.232    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X42Y0          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.934    
    SLICE_X42Y0          FDRE (Hold_fdre_C_D)         0.060     0.994    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.128     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.053     1.115    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X41Y1          LUT5 (Prop_lut5_I4_O)        0.099     1.214 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.214    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.862     1.232    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.298     0.934    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.092     1.026    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.125%)  route 0.107ns (33.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.164     1.098 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.107     1.205    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X41Y1          LUT2 (Prop_lut2_I0_O)        0.045     1.250 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.250    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.862     1.232    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.282     0.950    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.092     1.042    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.164     1.098 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.141     1.239    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/p_0_in
    SLICE_X42Y2          LUT2 (Prop_lut2_I1_O)        0.045     1.284 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.284    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X42Y2          FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.862     1.232    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y2          FDSE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.282     0.950    
    SLICE_X42Y2          FDSE (Hold_fdse_C_D)         0.120     1.070    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X43Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.173     1.248    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X42Y1          LUT4 (Prop_lut4_I2_O)        0.045     1.293 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.293    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X42Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.862     1.232    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.285     0.947    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.120     1.067    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.128     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     1.181    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.862     1.232    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.298     0.934    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.017     0.951    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.153%)  route 0.101ns (30.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.128     1.062 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.101     1.162    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_1_in4_in
    SLICE_X41Y1          LUT5 (Prop_lut5_I1_O)        0.098     1.260 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.260    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.862     1.232    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.298     0.934    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.091     1.025    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.284%)  route 0.185ns (56.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.185     1.259    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/p_3_in6_in
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.862     1.232    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X41Y1          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.282     0.950    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.071     1.021    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X41Y2    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X42Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X42Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X41Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X41Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X41Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X41Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X41Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X41Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y2    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y2    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X42Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X42Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X42Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X42Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y2    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y2    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X42Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X42Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X42Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X42Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X41Y1    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.544ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 0.704ns (9.396%)  route 6.789ns (90.604%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          6.215     9.734    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.858 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.573    10.432    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X41Y76         LUT4 (Prop_lut4_I2_O)        0.124    10.556 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.556    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[1]_i_1_n_0
    SLICE_X41Y76         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.551    21.551    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X41Y76         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[1]/C
                         clock pessimism              0.000    21.551    
                         clock uncertainty           -0.482    21.069    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)        0.031    21.100    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.100    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                 10.544    

Slack (MET) :             10.562ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 0.730ns (9.709%)  route 6.789ns (90.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          6.215     9.734    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.858 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.573    10.432    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X41Y76         LUT4 (Prop_lut4_I2_O)        0.150    10.582 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.582    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_1_n_0
    SLICE_X41Y76         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.551    21.551    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X41Y76         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[2]/C
                         clock pessimism              0.000    21.551    
                         clock uncertainty           -0.482    21.069    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)        0.075    21.144    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.144    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                 10.562    

Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.606ns (8.982%)  route 6.141ns (91.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.414     5.933    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X43Y7          LUT1 (Prop_lut1_I0_O)        0.150     6.083 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=85, routed)          3.726     9.810    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn_0
    SLICE_X14Y8          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.500    21.500    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X14Y8          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]/C
                         clock pessimism              0.000    21.500    
                         clock uncertainty           -0.482    21.018    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.631    20.387    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         20.387    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.606ns (8.982%)  route 6.141ns (91.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.414     5.933    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X43Y7          LUT1 (Prop_lut1_I0_O)        0.150     6.083 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=85, routed)          3.726     9.810    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn_0
    SLICE_X14Y8          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.500    21.500    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X14Y8          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[20]/C
                         clock pessimism              0.000    21.500    
                         clock uncertainty           -0.482    21.018    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.631    20.387    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[20]
  -------------------------------------------------------------------
                         required time                         20.387    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.606ns (8.982%)  route 6.141ns (91.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.414     5.933    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn
    SLICE_X43Y7          LUT1 (Prop_lut1_I0_O)        0.150     6.083 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=85, routed)          3.726     9.810    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn_0
    SLICE_X14Y8          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.500    21.500    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X14Y8          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]/C
                         clock pessimism              0.000    21.500    
                         clock uncertainty           -0.482    21.018    
    SLICE_X14Y8          FDRE (Setup_fdre_C_R)       -0.631    20.387    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.rd_skid_buf_reg[21]
  -------------------------------------------------------------------
                         required time                         20.387    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.630ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 0.704ns (9.507%)  route 6.701ns (90.493%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          6.215     9.734    ad4134fw_i/SPI_Control/spi_controller_0/U0/rstn
    SLICE_X43Y76         LUT6 (Prop_lut6_I3_O)        0.124     9.858 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2/O
                         net (fo=3, routed)           0.486    10.344    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[2]_i_2_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I4_O)        0.124    10.468 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.468    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state[0]_i_1_n_0
    SLICE_X41Y76         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.551    21.551    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X41Y76         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[0]/C
                         clock pessimism              0.000    21.551    
                         clock uncertainty           -0.482    21.069    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)        0.029    21.098    ad4134fw_i/SPI_Control/spi_controller_0/U0/FSM_sequential_spi_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.098    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                 10.630    

Slack (MET) :             10.671ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.612ns (9.240%)  route 6.011ns (90.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.518     9.037    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.156     9.193 r  ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.493     9.686    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y17          FDRE                                         r  ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.499    21.499    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y17          FDRE                                         r  ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.482    21.017    
    SLICE_X9Y17          FDRE (Setup_fdre_C_R)       -0.660    20.357    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         20.357    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 10.671    

Slack (MET) :             10.671ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.612ns (9.240%)  route 6.011ns (90.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.518     9.037    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.156     9.193 r  ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.493     9.686    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y17          FDRE                                         r  ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.499    21.499    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y17          FDRE                                         r  ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.482    21.017    
    SLICE_X9Y17          FDRE (Setup_fdre_C_R)       -0.660    20.357    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         20.357    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 10.671    

Slack (MET) :             10.671ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.612ns (9.240%)  route 6.011ns (90.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.518     9.037    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.156     9.193 r  ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.493     9.686    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y17          FDRE                                         r  ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.499    21.499    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y17          FDRE                                         r  ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.482    21.017    
    SLICE_X9Y17          FDRE (Setup_fdre_C_R)       -0.660    20.357    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         20.357    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 10.671    

Slack (MET) :             10.671ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.612ns (9.240%)  route 6.011ns (90.760%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.518     9.037    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.156     9.193 r  ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.493     9.686    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X9Y17          FDRE                                         r  ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.499    21.499    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X9Y17          FDRE                                         r  ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.000    21.499    
                         clock uncertainty           -0.482    21.017    
    SLICE_X9Y17          FDRE (Setup_fdre_C_R)       -0.660    20.357    ad4134fw_i/ADC_BRAM/adc_bram_enable/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         20.357    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 10.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.919%)  route 0.505ns (73.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          0.505     1.579    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X37Y2          LUT6 (Prop_lut6_I3_O)        0.045     1.624 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1/O
                         net (fo=1, routed)           0.000     1.624    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.860     0.860    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X37Y2          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.482     1.342    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.091     1.433    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_BRST_MAX_WO_NARROW.brst_cnt_max_reg
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.231ns (31.664%)  route 0.499ns (68.336%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          0.165     1.239    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.284 f  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_3/O
                         net (fo=2, routed)           0.334     1.618    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_3_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.663 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1/O
                         net (fo=1, routed)           0.000     1.663    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.860     0.860    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X37Y2          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_reg/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.482     1.342    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.092     1.434    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.231ns (28.436%)  route 0.581ns (71.564%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          0.165     1.239    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X40Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.284 f  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_3/O
                         net (fo=2, routed)           0.416     1.701    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_3_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.746 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1/O
                         net (fo=1, routed)           0.000     1.746    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.860     0.860    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X37Y2          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_reg/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.482     1.342    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.092     1.434    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.496%)  route 0.679ns (78.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          0.679     1.754    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X37Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_i_1/O
                         net (fo=1, routed)           0.000     1.799    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_i_1_n_0
    SLICE_X37Y5          FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.859     0.859    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X37Y5          FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_reg/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.482     1.341    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.091     1.432    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.184ns (19.282%)  route 0.770ns (80.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          0.770     1.845    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X38Y5          LUT4 (Prop_lut4_I2_O)        0.043     1.888 r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_zero_i_1/O
                         net (fo=1, routed)           0.000     1.888    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_zero_i_1_n_0
    SLICE_X38Y5          FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.859     0.859    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X38Y5          FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_zero_reg/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.482     1.341    
    SLICE_X38Y5          FDRE (Hold_fdre_C_D)         0.133     1.474    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_zero_reg
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.186ns (19.451%)  route 0.770ns (80.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          0.770     1.845    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X38Y5          LUT6 (Prop_lut6_I3_O)        0.045     1.890 r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1/O
                         net (fo=1, routed)           0.000     1.890    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0
    SLICE_X38Y5          FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.859     0.859    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X38Y5          FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_reg/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.482     1.341    
    SLICE_X38Y5          FDRE (Hold_fdre_C_D)         0.121     1.462    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.528%)  route 0.818ns (81.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          0.818     1.892    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X34Y3          LUT6 (Prop_lut6_I1_O)        0.045     1.937 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_i_1/O
                         net (fo=1, routed)           0.000     1.937    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_i_1_n_0
    SLICE_X34Y3          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.832     0.832    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X34Y3          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.482     1.314    
    SLICE_X34Y3          FDRE (Hold_fdre_C_D)         0.121     1.435    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_one_reg
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.060%)  route 0.790ns (80.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          0.790     1.864    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X35Y3          LUT6 (Prop_lut6_I3_O)        0.045     1.909 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1/O
                         net (fo=1, routed)           0.000     1.909    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0
    SLICE_X35Y3          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.832     0.832    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X35Y3          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_reg/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.482     1.314    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.091     1.405    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rlast_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.186ns (18.240%)  route 0.834ns (81.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          0.834     1.908    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aresetn
    SLICE_X41Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rlast_int_i_1/O
                         net (fo=1, routed)           0.000     1.953    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rlast_int_i_1_n_0
    SLICE_X41Y5          FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rlast_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.861     0.861    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X41Y5          FDRE                                         r  ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rlast_int_reg/C
                         clock pessimism              0.000     0.861    
                         clock uncertainty            0.482     1.343    
    SLICE_X41Y5          FDRE (Hold_fdre_C_D)         0.092     1.435    ad4134fw_i/bram_tester/bram_read/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_rlast_int_reg
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_ad4134fw_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.187ns (17.878%)  route 0.859ns (82.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          0.859     1.933    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aresetn
    SLICE_X34Y2          LUT4 (Prop_lut4_I1_O)        0.046     1.979 r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_i_1/O
                         net (fo=1, routed)           0.000     1.979    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg_0
    SLICE_X34Y2          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.833     0.833    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X34Y2          FDRE                                         r  ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.482     1.315    
    SLICE_X34Y2          FDRE (Hold_fdre_C_D)         0.133     1.448    ad4134fw_i/ADC_BRAM/ADC_BRAM_READ/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.531    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.789ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 0.580ns (7.344%)  route 7.318ns (92.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          6.307     9.826    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.950 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=48, routed)          1.011    10.961    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y72         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.551    21.551    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y72         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[0]/C
                         clock pessimism              0.000    21.551    
                         clock uncertainty           -0.482    21.069    
    SLICE_X38Y72         FDCE (Recov_fdce_C_CLR)     -0.319    20.750    ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[0]
  -------------------------------------------------------------------
                         required time                         20.750    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  9.789    

Slack (MET) :             9.789ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 0.580ns (7.344%)  route 7.318ns (92.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          6.307     9.826    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.950 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=48, routed)          1.011    10.961    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y72         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.551    21.551    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y72         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[1]/C
                         clock pessimism              0.000    21.551    
                         clock uncertainty           -0.482    21.069    
    SLICE_X38Y72         FDCE (Recov_fdce_C_CLR)     -0.319    20.750    ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[1]
  -------------------------------------------------------------------
                         required time                         20.750    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  9.789    

Slack (MET) :             9.789ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 0.580ns (7.344%)  route 7.318ns (92.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          6.307     9.826    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.950 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=48, routed)          1.011    10.961    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y72         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.551    21.551    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y72         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[2]/C
                         clock pessimism              0.000    21.551    
                         clock uncertainty           -0.482    21.069    
    SLICE_X38Y72         FDCE (Recov_fdce_C_CLR)     -0.319    20.750    ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[2]
  -------------------------------------------------------------------
                         required time                         20.750    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  9.789    

Slack (MET) :             9.789ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 0.580ns (7.344%)  route 7.318ns (92.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 21.551 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          6.307     9.826    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.950 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=48, routed)          1.011    10.961    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X38Y72         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.551    21.551    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X38Y72         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[3]/C
                         clock pessimism              0.000    21.551    
                         clock uncertainty           -0.482    21.069    
    SLICE_X38Y72         FDCE (Recov_fdce_C_CLR)     -0.319    20.750    ad4134fw_i/SPI_Control/ad4134_control_0/U0/reset_count_reg[3]
  -------------------------------------------------------------------
                         required time                         20.750    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  9.789    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 0.580ns (7.467%)  route 7.187ns (92.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 21.549 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          6.307     9.826    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.950 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=48, routed)          0.880    10.830    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X40Y74         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.549    21.549    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X40Y74         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[10]/C
                         clock pessimism              0.000    21.549    
                         clock uncertainty           -0.482    21.067    
    SLICE_X40Y74         FDCE (Recov_fdce_C_CLR)     -0.405    20.662    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[10]
  -------------------------------------------------------------------
                         required time                         20.662    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 0.580ns (7.467%)  route 7.187ns (92.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 21.549 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          6.307     9.826    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.950 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=48, routed)          0.880    10.830    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X40Y74         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.549    21.549    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X40Y74         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[11]/C
                         clock pessimism              0.000    21.549    
                         clock uncertainty           -0.482    21.067    
    SLICE_X40Y74         FDCE (Recov_fdce_C_CLR)     -0.405    20.662    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[11]
  -------------------------------------------------------------------
                         required time                         20.662    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 0.580ns (7.467%)  route 7.187ns (92.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 21.549 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          6.307     9.826    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.950 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=48, routed)          0.880    10.830    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X40Y74         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.549    21.549    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X40Y74         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[12]/C
                         clock pessimism              0.000    21.549    
                         clock uncertainty           -0.482    21.067    
    SLICE_X40Y74         FDCE (Recov_fdce_C_CLR)     -0.405    20.662    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[12]
  -------------------------------------------------------------------
                         required time                         20.662    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 0.580ns (7.467%)  route 7.187ns (92.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 21.549 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          6.307     9.826    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.950 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=48, routed)          0.880    10.830    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X40Y74         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.549    21.549    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X40Y74         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[7]/C
                         clock pessimism              0.000    21.549    
                         clock uncertainty           -0.482    21.067    
    SLICE_X40Y74         FDCE (Recov_fdce_C_CLR)     -0.405    20.662    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[7]
  -------------------------------------------------------------------
                         required time                         20.662    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 0.580ns (7.467%)  route 7.187ns (92.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 21.549 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          6.307     9.826    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.950 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=48, routed)          0.880    10.830    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X40Y74         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.549    21.549    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X40Y74         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[8]/C
                         clock pessimism              0.000    21.549    
                         clock uncertainty           -0.482    21.067    
    SLICE_X40Y74         FDCE (Recov_fdce_C_CLR)     -0.405    20.662    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[8]
  -------------------------------------------------------------------
                         required time                         20.662    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  9.831    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 0.580ns (7.467%)  route 7.187ns (92.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 21.549 - 20.000 ) 
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          6.307     9.826    ad4134fw_i/SPI_Control/ad4134_control_0/U0/rstn
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.950 f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2/O
                         net (fo=48, routed)          0.880    10.830    ad4134fw_i/SPI_Control/ad4134_control_0/U0/write_i_i_2_n_0
    SLICE_X40Y74         FDCE                                         f  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487    21.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    18.310 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    19.909    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.549    21.549    ad4134fw_i/SPI_Control/ad4134_control_0/U0/clk
    SLICE_X40Y74         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[9]/C
                         clock pessimism              0.000    21.549    
                         clock uncertainty           -0.482    21.067    
    SLICE_X40Y74         FDCE (Recov_fdce_C_CLR)     -0.405    20.662    ad4134fw_i/SPI_Control/ad4134_control_0/U0/FSM_onehot_setup_state_reg[9]
  -------------------------------------------------------------------
                         required time                         20.662    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  9.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/debug_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.184ns (9.703%)  route 1.712ns (90.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.520     2.595    ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/rst_n
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.043     2.638 f  ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/wea_i_2/O
                         net (fo=3, routed)           0.192     2.830    ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/wea_i_2_n_0
    SLICE_X36Y9          FDCE                                         f  ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/debug_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.858     0.858    ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/clk
    SLICE_X36Y9          FDCE                                         r  ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/debug_reg[0]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.482     1.340    
    SLICE_X36Y9          FDCE (Remov_fdce_C_CLR)     -0.159     1.181    ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/debug_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.649ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/wea_reg/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.184ns (9.703%)  route 1.712ns (90.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.520     2.595    ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/rst_n
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.043     2.638 f  ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/wea_i_2/O
                         net (fo=3, routed)           0.192     2.830    ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/wea_i_2_n_0
    SLICE_X36Y9          FDCE                                         f  ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/wea_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.858     0.858    ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/clk
    SLICE_X36Y9          FDCE                                         r  ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/wea_reg/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.482     1.340    
    SLICE_X36Y9          FDCE (Remov_fdce_C_CLR)     -0.159     1.181    ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/wea_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.652ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.184ns (9.703%)  route 1.712ns (90.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.520     2.595    ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/rst_n
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.043     2.638 f  ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/wea_i_2/O
                         net (fo=3, routed)           0.192     2.830    ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/wea_i_2_n_0
    SLICE_X36Y9          FDPE                                         f  ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.858     0.858    ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/clk
    SLICE_X36Y9          FDPE                                         r  ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.482     1.340    
    SLICE_X36Y9          FDPE (Remov_fdpe_C_PRE)     -0.162     1.178    ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             2.128ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.183ns (7.797%)  route 2.164ns (92.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.985     3.059    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.042     3.101 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.179     3.281    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X33Y15         FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.825     0.825    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X33Y15         FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.482     1.307    
    SLICE_X33Y15         FDCE (Remov_fdce_C_CLR)     -0.154     1.153    ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.128ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.183ns (7.797%)  route 2.164ns (92.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.985     3.059    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.042     3.101 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.179     3.281    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X33Y15         FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.825     0.825    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X33Y15         FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.482     1.307    
    SLICE_X33Y15         FDCE (Remov_fdce_C_CLR)     -0.154     1.153    ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.131ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.183ns (7.797%)  route 2.164ns (92.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.985     3.059    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.042     3.101 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.179     3.281    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X33Y15         FDPE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.825     0.825    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X33Y15         FDPE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.482     1.307    
    SLICE_X33Y15         FDPE (Remov_fdpe_C_PRE)     -0.157     1.150    ad4134fw_i/bram_tester/bram_writer_0/U0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           3.281    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.241ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.183ns (7.373%)  route 2.299ns (92.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.985     3.059    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.042     3.101 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.314     3.416    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X34Y19         FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.822     0.822    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X34Y19         FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[0]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.482     1.304    
    SLICE_X34Y19         FDCE (Remov_fdce_C_CLR)     -0.129     1.175    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.241ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.183ns (7.373%)  route 2.299ns (92.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.985     3.059    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.042     3.101 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.314     3.416    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X34Y19         FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.822     0.822    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X34Y19         FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[0]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.482     1.304    
    SLICE_X34Y19         FDCE (Remov_fdce_C_CLR)     -0.129     1.175    ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.241ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.183ns (7.373%)  route 2.299ns (92.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.985     3.059    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.042     3.101 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.314     3.416    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X34Y19         FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.822     0.822    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X34Y19         FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[10]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.482     1.304    
    SLICE_X34Y19         FDCE (Remov_fdce_C_CLR)     -0.129     1.175    ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.241ns  (arrival time - required time)
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ad4134fw_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.183ns (7.373%)  route 2.299ns (92.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          1.985     3.059    ad4134fw_i/bram_tester/bram_writer_0/U0/reset_n
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.042     3.101 f  ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3/O
                         net (fo=48, routed)          0.314     3.416    ad4134fw_i/bram_tester/bram_writer_0/U0/addr_cnt[10]_i_3_n_0
    SLICE_X34Y19         FDCE                                         f  ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.822     0.822    ad4134fw_i/bram_tester/bram_writer_0/U0/clk
    SLICE_X34Y19         FDCE                                         r  ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[11]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.482     1.304    
    SLICE_X34Y19         FDCE (Remov_fdce_C_CLR)     -0.129     1.175    ad4134fw_i/bram_tester/bram_writer_0/U0/data_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  2.241    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.585ns  (logic 0.124ns (3.458%)  route 3.461ns (96.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.461     3.461    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.124     3.585 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.585    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.577     2.769    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.619ns  (logic 0.045ns (2.779%)  route 1.574ns (97.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.574     1.574    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X41Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.619 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.619    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.862     1.232    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.542ns  (logic 0.580ns (10.465%)  route 4.962ns (89.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    3.063ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          4.962     8.481    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X38Y56         LUT1 (Prop_lut1_I0_O)        0.124     8.605 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     8.605    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X38Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.565     1.565    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X38Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.353ns  (logic 0.186ns (7.905%)  route 2.167ns (92.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 f  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.167     3.242    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X38Y56         LUT1 (Prop_lut1_I0_O)        0.045     3.287 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.287    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X38Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.858     0.858    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X38Y56         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ad4134fw_clk_wiz_0_0
  To Clock:  clk_out1_ad4134fw_clk_wiz_0_0

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.241ns  (logic 0.642ns (8.867%)  route 6.599ns (91.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.743     1.743    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     2.261 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          6.109     8.370    <hidden>
    SLICE_X0Y14          LUT1 (Prop_lut1_I0_O)        0.124     8.494 f  <hidden>
                         net (fo=3, routed)           0.489     8.984    <hidden>
    SLICE_X0Y14          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.542     1.542    <hidden>
    SLICE_X0Y14          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.241ns  (logic 0.642ns (8.867%)  route 6.599ns (91.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.743     1.743    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     2.261 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          6.109     8.370    <hidden>
    SLICE_X0Y14          LUT1 (Prop_lut1_I0_O)        0.124     8.494 f  <hidden>
                         net (fo=3, routed)           0.489     8.984    <hidden>
    SLICE_X0Y14          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.542     1.542    <hidden>
    SLICE_X0Y14          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.241ns  (logic 0.642ns (8.867%)  route 6.599ns (91.133%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.743     1.743    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     2.261 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          6.109     8.370    <hidden>
    SLICE_X0Y14          LUT1 (Prop_lut1_I0_O)        0.124     8.494 f  <hidden>
                         net (fo=3, routed)           0.489     8.984    <hidden>
    SLICE_X0Y14          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.542     1.542    <hidden>
    SLICE_X0Y14          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.870ns  (logic 0.672ns (9.782%)  route 6.198ns (90.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.743     1.743    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     2.261 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          5.577     7.838    <hidden>
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.154     7.992 f  <hidden>
                         net (fo=3, routed)           0.621     8.613    <hidden>
    SLICE_X1Y3           FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.547     1.547    <hidden>
    SLICE_X1Y3           FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.870ns  (logic 0.672ns (9.782%)  route 6.198ns (90.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.743     1.743    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     2.261 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          5.577     7.838    <hidden>
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.154     7.992 f  <hidden>
                         net (fo=3, routed)           0.621     8.613    <hidden>
    SLICE_X1Y3           FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.547     1.547    <hidden>
    SLICE_X1Y3           FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.870ns  (logic 0.672ns (9.782%)  route 6.198ns (90.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.743     1.743    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     2.261 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          5.577     7.838    <hidden>
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.154     7.992 f  <hidden>
                         net (fo=3, routed)           0.621     8.613    <hidden>
    SLICE_X1Y3           FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.547     1.547    <hidden>
    SLICE_X1Y3           FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 0.642ns (9.374%)  route 6.207ns (90.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.743     1.743    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     2.261 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          5.577     7.838    <hidden>
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.124     7.962 f  <hidden>
                         net (fo=3, routed)           0.630     8.592    <hidden>
    SLICE_X3Y0           FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.552     1.552    <hidden>
    SLICE_X3Y0           FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 0.642ns (9.374%)  route 6.207ns (90.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.743     1.743    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     2.261 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          5.577     7.838    <hidden>
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.124     7.962 f  <hidden>
                         net (fo=3, routed)           0.630     8.592    <hidden>
    SLICE_X3Y0           FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.552     1.552    <hidden>
    SLICE_X3Y0           FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 0.642ns (9.374%)  route 6.207ns (90.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.743     1.743    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     2.261 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          5.577     7.838    <hidden>
    SLICE_X1Y2           LUT1 (Prop_lut1_I0_O)        0.124     7.962 f  <hidden>
                         net (fo=3, routed)           0.630     8.592    <hidden>
    SLICE_X3Y0           FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.552     1.552    <hidden>
    SLICE_X3Y0           FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.745ns  (logic 0.672ns (9.964%)  route 6.073ns (90.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.743     1.743    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518     2.261 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          5.413     7.674    <hidden>
    SLICE_X5Y2           LUT1 (Prop_lut1_I0_O)        0.154     7.828 f  <hidden>
                         net (fo=3, routed)           0.660     8.488    <hidden>
    SLICE_X1Y2           FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.487     1.487    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.548     1.548    <hidden>
    SLICE_X1Y2           FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.208%)  route 0.559ns (72.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.590     0.590    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          0.378     1.132    <hidden>
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.177 f  <hidden>
                         net (fo=3, routed)           0.181     1.358    <hidden>
    SLICE_X38Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.860     0.860    <hidden>
    SLICE_X38Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.208%)  route 0.559ns (72.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.590     0.590    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          0.378     1.132    <hidden>
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.177 f  <hidden>
                         net (fo=3, routed)           0.181     1.358    <hidden>
    SLICE_X38Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.860     0.860    <hidden>
    SLICE_X38Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.209ns (27.208%)  route 0.559ns (72.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.590     0.590    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          0.378     1.132    <hidden>
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.177 f  <hidden>
                         net (fo=3, routed)           0.181     1.358    <hidden>
    SLICE_X38Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.860     0.860    <hidden>
    SLICE_X38Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.208ns (25.174%)  route 0.618ns (74.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.590     0.590    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          0.378     1.132    <hidden>
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.044     1.176 f  <hidden>
                         net (fo=3, routed)           0.240     1.416    <hidden>
    SLICE_X40Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.862     0.862    <hidden>
    SLICE_X40Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.208ns (25.174%)  route 0.618ns (74.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.590     0.590    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          0.378     1.132    <hidden>
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.044     1.176 f  <hidden>
                         net (fo=3, routed)           0.240     1.416    <hidden>
    SLICE_X40Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.862     0.862    <hidden>
    SLICE_X40Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.208ns (25.174%)  route 0.618ns (74.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.590     0.590    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          0.378     1.132    <hidden>
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.044     1.176 f  <hidden>
                         net (fo=3, routed)           0.240     1.416    <hidden>
    SLICE_X40Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.862     0.862    <hidden>
    SLICE_X40Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.209ns (20.697%)  route 0.801ns (79.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.590     0.590    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          0.581     1.334    <hidden>
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.379 f  <hidden>
                         net (fo=3, routed)           0.220     1.599    <hidden>
    SLICE_X43Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.860     0.860    <hidden>
    SLICE_X43Y41         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.209ns (20.697%)  route 0.801ns (79.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.590     0.590    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          0.581     1.334    <hidden>
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.379 f  <hidden>
                         net (fo=3, routed)           0.220     1.599    <hidden>
    SLICE_X43Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.860     0.860    <hidden>
    SLICE_X43Y41         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.209ns (20.697%)  route 0.801ns (79.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.590     0.590    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          0.581     1.334    <hidden>
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.379 f  <hidden>
                         net (fo=3, routed)           0.220     1.599    <hidden>
    SLICE_X43Y41         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.860     0.860    <hidden>
    SLICE_X43Y41         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.208ns (18.162%)  route 0.937ns (81.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.590     0.590    ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X42Y55         FDRE                                         r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  ad4134fw_i/Processing_Subsystem/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=38, routed)          0.760     1.514    <hidden>
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.044     1.558 f  <hidden>
                         net (fo=3, routed)           0.177     1.735    <hidden>
    SLICE_X43Y30         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.812     0.812    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.851     0.851    <hidden>
    SLICE_X43Y30         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 4.163ns (59.915%)  route 2.785ns (40.085%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/C
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/Q
                         net (fo=1, routed)           0.662     1.180    ad4134fw_i/ad4134_data_0/U0/dclk_active__0
    SLICE_X42Y67         LUT2 (Prop_lut2_I0_O)        0.124     1.304 r  ad4134fw_i/ad4134_data_0/U0/dclk_out_INST_0/O
                         net (fo=1, routed)           2.123     3.427    dclk_out_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.521     6.948 r  dclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.948    dclk_out
    J16                                                               r  dclk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_int_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            odr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 4.005ns (67.381%)  route 1.939ns (32.619%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/C
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/Q
                         net (fo=1, routed)           1.939     2.395    odr_out_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.549     5.944 r  odr_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.944    odr_out
    L17                                                               r  odr_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.846ns  (logic 0.642ns (34.780%)  route 1.204ns (65.220%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/Q
                         net (fo=8, routed)           1.204     1.722    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]
    SLICE_X43Y68         LUT6 (Prop_lut6_I2_O)        0.124     1.846 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    ad4134fw_i/ad4134_data_0/U0/odr_tracker[0]_i_1_n_0
    SLICE_X43Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.587ns  (logic 0.642ns (40.444%)  route 0.945ns (59.556%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/Q
                         net (fo=7, routed)           0.945     1.463    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]
    SLICE_X42Y68         LUT5 (Prop_lut5_I3_O)        0.124     1.587 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[3]_i_1/O
                         net (fo=1, routed)           0.000     1.587    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[3]
    SLICE_X42Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.568ns  (logic 0.642ns (40.934%)  route 0.926ns (59.066%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/Q
                         net (fo=7, routed)           0.926     1.444    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]
    SLICE_X42Y68         LUT6 (Prop_lut6_I4_O)        0.124     1.568 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[2]_i_1/O
                         net (fo=1, routed)           0.000     1.568    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[2]
    SLICE_X42Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.519ns  (logic 0.642ns (42.271%)  route 0.877ns (57.729%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/Q
                         net (fo=8, routed)           0.877     1.395    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]
    SLICE_X42Y68         LUT4 (Prop_lut4_I1_O)        0.124     1.519 r  ad4134fw_i/ad4134_data_0/U0/dclk_active/O
                         net (fo=1, routed)           0.000     1.519    ad4134fw_i/ad4134_data_0/U0/dclk_active_n_0
    SLICE_X42Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.508ns  (logic 0.580ns (38.468%)  route 0.928ns (61.532%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/Q
                         net (fo=7, routed)           0.928     1.384    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.508 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[5]_i_1/O
                         net (fo=1, routed)           0.000     1.508    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[5]
    SLICE_X43Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_int_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.503ns  (logic 0.580ns (38.577%)  route 0.923ns (61.423%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/Q
                         net (fo=8, routed)           0.923     1.379    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.503 r  ad4134fw_i/ad4134_data_0/U0/odr_int/O
                         net (fo=1, routed)           0.000     1.503    ad4134fw_i/ad4134_data_0/U0/odr_int_n_0
    SLICE_X43Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.503ns  (logic 0.580ns (38.596%)  route 0.923ns (61.404%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/Q
                         net (fo=7, routed)           0.923     1.379    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.124     1.503 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[4]_i_1/O
                         net (fo=1, routed)           0.000     1.503    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[4]
    SLICE_X43Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.377ns  (logic 0.642ns (46.631%)  route 0.735ns (53.369%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/C
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/Q
                         net (fo=8, routed)           0.735     1.253    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124     1.377 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[1]_i_1/O
                         net (fo=1, routed)           0.000     1.377    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[1]
    SLICE_X42Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.186ns (65.884%)  route 0.096ns (34.116%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/Q
                         net (fo=7, routed)           0.096     0.237    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]
    SLICE_X42Y68         LUT5 (Prop_lut5_I0_O)        0.045     0.282 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[3]_i_1/O
                         net (fo=1, routed)           0.000     0.282    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[3]
    SLICE_X42Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/C
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/Q
                         net (fo=7, routed)           0.098     0.239    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]
    SLICE_X42Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[2]_i_1/O
                         net (fo=1, routed)           0.000     0.284    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[2]
    SLICE_X42Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/C
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/Q
                         net (fo=7, routed)           0.109     0.250    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.295 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[1]
    SLICE_X42Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.538%)  route 0.111ns (37.462%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/C
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/Q
                         net (fo=7, routed)           0.111     0.252    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]
    SLICE_X42Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.297 r  ad4134fw_i/ad4134_data_0/U0/dclk_active/O
                         net (fo=1, routed)           0.000     0.297    ad4134fw_i/ad4134_data_0/U0/dclk_active_n_0
    SLICE_X42Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.684%)  route 0.104ns (33.316%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/Q
                         net (fo=7, routed)           0.104     0.268    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.313 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[4]_i_1/O
                         net (fo=1, routed)           0.000     0.313    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[4]
    SLICE_X43Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.209ns (66.052%)  route 0.107ns (33.948%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/C
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/Q
                         net (fo=7, routed)           0.107     0.271    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.316 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[5]_i_1/O
                         net (fo=1, routed)           0.000     0.316    ad4134fw_i/ad4134_data_0/U0/p_0_in__0[5]
    SLICE_X43Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_int_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.209ns (63.296%)  route 0.121ns (36.704%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/C
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/Q
                         net (fo=8, routed)           0.121     0.285    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.330 r  ad4134fw_i/ad4134_data_0/U0/odr_int/O
                         net (fo=1, routed)           0.000     0.330    ad4134fw_i/ad4134_data_0/U0/odr_int_n_0
    SLICE_X43Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.668%)  route 0.188ns (50.332%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/C
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/Q
                         net (fo=8, routed)           0.188     0.329    ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.374 r  ad4134fw_i/ad4134_data_0/U0/odr_tracker[0]_i_1/O
                         net (fo=1, routed)           0.000     0.374    ad4134fw_i/ad4134_data_0/U0/odr_tracker[0]_i_1_n_0
    SLICE_X43Y68         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/odr_int_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            odr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.391ns (74.746%)  route 0.470ns (25.254%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/C
    SLICE_X43Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/Q
                         net (fo=1, routed)           0.470     0.611    odr_out_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.250     1.861 r  odr_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.861    odr_out
    L17                                                               r  odr_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.431ns (65.787%)  route 0.744ns (34.213%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDCE                         0.000     0.000 r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/C
    SLICE_X42Y68         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/Q
                         net (fo=1, routed)           0.217     0.381    ad4134fw_i/ad4134_data_0/U0/dclk_active__0
    SLICE_X42Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.426 r  ad4134fw_i/ad4134_data_0/U0/dclk_out_INST_0/O
                         net (fo=1, routed)           0.527     0.953    dclk_out_OBUF
    J16                  OBUF (Prop_obuf_I_O)         1.222     2.175 r  dclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.175    dclk_out
    J16                                                               r  dclk_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 0.609ns (8.500%)  route 6.556ns (91.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.715     9.234    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.153     9.387 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.841    10.228    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_int_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 0.609ns (8.500%)  route 6.556ns (91.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.715     9.234    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.153     9.387 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.841    10.228    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X43Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 0.609ns (8.500%)  route 6.556ns (91.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.715     9.234    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.153     9.387 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.841    10.228    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X43Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 0.609ns (8.500%)  route 6.556ns (91.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.715     9.234    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.153     9.387 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.841    10.228    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 0.609ns (8.500%)  route 6.556ns (91.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.715     9.234    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.153     9.387 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.841    10.228    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 0.609ns (8.500%)  route 6.556ns (91.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.715     9.234    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.153     9.387 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.841    10.228    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 0.609ns (8.500%)  route 6.556ns (91.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.715     9.234    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.153     9.387 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.841    10.228    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X43Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 0.609ns (8.500%)  route 6.556ns (91.500%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.755     3.063    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456     3.519 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          5.715     9.234    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.153     9.387 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.841    10.228    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X43Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 0.185ns (6.227%)  route 2.786ns (93.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.470     3.545    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.044     3.589 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.316     3.904    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/dclk_active_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_int_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 0.185ns (6.227%)  route 2.786ns (93.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.470     3.545    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.044     3.589 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.316     3.904    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X43Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_int_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 0.185ns (6.227%)  route 2.786ns (93.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.470     3.545    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.044     3.589 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.316     3.904    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X43Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 0.185ns (6.227%)  route 2.786ns (93.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.470     3.545    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.044     3.589 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.316     3.904    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 0.185ns (6.227%)  route 2.786ns (93.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.470     3.545    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.044     3.589 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.316     3.904    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 0.185ns (6.227%)  route 2.786ns (93.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.470     3.545    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.044     3.589 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.316     3.904    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X42Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 0.185ns (6.227%)  route 2.786ns (93.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.470     3.545    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.044     3.589 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.316     3.904    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X43Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 0.185ns (6.227%)  route 2.786ns (93.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.593     0.934    ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y2          FDRE                                         r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  ad4134fw_i/Processing_Subsystem/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=51, routed)          2.470     3.545    ad4134fw_i/ad4134_data_0/U0/rst_n
    SLICE_X42Y66         LUT1 (Prop_lut1_I0_O)        0.044     3.589 f  ad4134fw_i/ad4134_data_0/U0/odr_int_i_1/O
                         net (fo=15, routed)          0.316     3.904    ad4134fw_i/ad4134_data_0/U0/odr_int_i_1_n_0
    SLICE_X43Y68         FDCE                                         f  ad4134fw_i/ad4134_data_0/U0/odr_tracker_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ad4134fw_clk_wiz_0_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.353ns  (logic 4.166ns (49.875%)  route 4.187ns (50.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.740     1.740    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y19         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.478     2.218 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           4.187     6.405    lopt_1
    F17                  OBUF (Prop_obuf_I_O)         3.688    10.093 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.093    LEDS[1]
    F17                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.904ns  (logic 3.970ns (50.228%)  route 3.934ns (49.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.742     1.742    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y19         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     2.198 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           3.934     6.132    lopt
    F16                  OBUF (Prop_obuf_I_O)         3.514     9.646 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.646    LEDS[0]
    F16                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.463ns  (logic 3.941ns (52.812%)  route 3.522ns (47.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.742     1.742    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y19         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     2.198 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/Q
                         net (fo=1, routed)           3.522     5.720    lopt_5
    G14                  OBUF (Prop_obuf_I_O)         3.485     9.205 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.205    LEDS[5]
    G14                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.401ns  (logic 4.156ns (56.158%)  route 3.245ns (43.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.740     1.740    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y19         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.478     2.218 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           3.245     5.463    lopt_2
    G15                  OBUF (Prop_obuf_I_O)         3.678     9.141 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.141    LEDS[2]
    G15                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/debug_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.323ns  (logic 4.003ns (54.658%)  route 3.320ns (45.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.750     1.750    ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/clk
    SLICE_X36Y9          FDCE                                         r  ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/debug_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.456     2.206 r  ad4134fw_i/ADC_BRAM/ad4134_to_bram_0/U0/debug_reg[0]/Q
                         net (fo=1, routed)           3.320     5.526    debug_OBUF[0]
    L14                  OBUF (Prop_obuf_I_O)         3.547     9.073 r  debug_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.073    debug[0]
    L14                                                               r  debug[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.297ns  (logic 4.034ns (55.279%)  route 3.263ns (44.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.740     1.740    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y19         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518     2.258 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           3.263     5.521    lopt_3
    H15                  OBUF (Prop_obuf_I_O)         3.516     9.037 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.037    LEDS[3]
    H15                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 4.017ns (57.885%)  route 2.923ns (42.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.742     1.742    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y19         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.456     2.198 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/Q
                         net (fo=1, routed)           2.923     5.121    lopt_4
    K14                  OBUF (Prop_obuf_I_O)         3.561     8.682 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.682    LEDS[4]
    K14                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.841ns  (logic 3.969ns (58.022%)  route 2.872ns (41.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.742     1.742    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y19         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456     2.198 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/Q
                         net (fo=1, routed)           2.872     5.070    lopt_6
    J15                  OBUF (Prop_obuf_I_O)         3.513     8.583 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.583    LEDS[6]
    J15                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.413ns  (logic 4.101ns (63.955%)  route 2.311ns (36.045%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.734     1.734    ad4134fw_i/ad4134_data_0/U0/clk
    SLICE_X43Y67         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.456     2.190 r  ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/Q
                         net (fo=10, routed)          0.188     2.378    ad4134fw_i/ad4134_data_0/U0/slow_clk
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.124     2.502 r  ad4134fw_i/ad4134_data_0/U0/dclk_out_INST_0/O
                         net (fo=1, routed)           2.123     4.625    dclk_out_OBUF
    J16                  OBUF (Prop_obuf_I_O)         3.521     8.147 r  dclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     8.147    dclk_out
    J16                                                               r  dclk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.929ns  (logic 4.052ns (68.335%)  route 1.877ns (31.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677     1.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        1.735     1.735    ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/clk
    SLICE_X42Y66         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.518     2.253 r  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/Q
                         net (fo=2, routed)           1.877     4.130    spi_clk_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.534     7.664 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     7.664    spi_clk
    J18                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/spi_controller_0/U0/cs_n_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.388ns (80.170%)  route 0.343ns (19.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.578     0.578    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X43Y76         FDPE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/cs_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDPE (Prop_fdpe_C_Q)         0.141     0.719 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/cs_n_i_reg/Q
                         net (fo=2, routed)           0.343     1.062    spi_cs_n_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.247     2.309 r  spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     2.309    spi_cs_n
    K17                                                               r  spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hb_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.400ns (79.862%)  route 0.353ns (20.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.588     0.588    <hidden>
    SLICE_X43Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  <hidden>
                         net (fo=2, routed)           0.353     1.082    hb_led_OBUF[0]
    J14                  OBUF (Prop_obuf_I_O)         1.259     2.341 r  hb_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.341    hb_led[0]
    J14                                                               r  hb_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.368ns (76.123%)  route 0.429ns (23.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.577     0.577    ad4134fw_i/SPI_Control/spi_controller_0/U0/clk
    SLICE_X43Y74         FDRE                                         r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  ad4134fw_i/SPI_Control/spi_controller_0/U0/mosi_reg/Q
                         net (fo=2, routed)           0.429     1.147    mosi_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.227     2.374 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     2.374    mosi
    G17                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.398ns (76.424%)  route 0.431ns (23.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.585     0.585    ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/clk
    SLICE_X42Y66         FDCE                                         r  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164     0.749 r  ad4134fw_i/SPI_Control/ad4134_clock_generator/U0/spi_clk_i_reg/Q
                         net (fo=2, routed)           0.431     1.180    spi_clk_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.234     2.415 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.415    spi_clk
    J18                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dclk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.408ns (69.898%)  route 0.606ns (30.102%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.584     0.584    ad4134fw_i/ad4134_data_0/U0/clk
    SLICE_X43Y67         FDCE                                         r  ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  ad4134fw_i/ad4134_data_0/U0/slow_clk_reg/Q
                         net (fo=10, routed)          0.079     0.804    ad4134fw_i/ad4134_data_0/U0/slow_clk
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.849 r  ad4134fw_i/ad4134_data_0/U0/dclk_out_INST_0/O
                         net (fo=1, routed)           0.527     1.376    dclk_out_OBUF
    J16                  OBUF (Prop_obuf_I_O)         1.222     2.598 r  dclk_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.598    dclk_out
    J16                                                               r  dclk_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.355ns (60.860%)  route 0.872ns (39.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.584     0.584    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y19         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]_lopt_replica/Q
                         net (fo=1, routed)           0.872     1.596    lopt_6
    J15                  OBUF (Prop_obuf_I_O)         1.214     2.810 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.810    LEDS[6]
    J15                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.403ns (61.619%)  route 0.874ns (38.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.584     0.584    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y19         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]_lopt_replica/Q
                         net (fo=1, routed)           0.874     1.598    lopt_4
    K14                  OBUF (Prop_obuf_I_O)         1.262     2.860 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.860    LEDS[4]
    K14                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.328ns (55.799%)  route 1.052ns (44.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.584     0.584    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y19         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]_lopt_replica/Q
                         net (fo=1, routed)           1.052     1.776    lopt_5
    G14                  OBUF (Prop_obuf_I_O)         1.187     2.963 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.963    LEDS[5]
    G14                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.381ns (57.722%)  route 1.011ns (42.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.582     0.582    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y19         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           1.011     1.757    lopt_3
    H15                  OBUF (Prop_obuf_I_O)         1.217     2.973 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.973    LEDS[3]
    H15                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ad4134fw_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.409ns (58.021%)  route 1.020ns (41.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8884, routed)        0.582     0.582    ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y19         FDRE                                         r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.148     0.730 r  ad4134fw_i/leds_RnM/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           1.020     1.749    lopt_2
    G15                  OBUF (Prop_obuf_I_O)         1.261     3.011 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.011    LEDS[2]
    G15                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ad4134fw_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ad4134fw_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ad4134fw_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          1.677    11.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     8.139 f  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     9.899    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.000 f  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677    11.677    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_buf_ad4134fw_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ad4134fw_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ad4134fw_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  ad4134fw_i/Processing_Subsystem/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=35, routed)          0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_ad4134fw_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/clkfbout_buf_ad4134fw_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  ad4134fw_i/Processing_Subsystem/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





