
TP_Synthese.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf8c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000069c  0800c11c  0800c11c  0000d11c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c7b8  0800c7b8  0000e06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c7b8  0800c7b8  0000d7b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c7c0  0800c7c0  0000e06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c7c0  0800c7c0  0000d7c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c7c4  0800c7c4  0000d7c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800c7c8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000056dc  2000006c  0800c834  0000e06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005748  0800c834  0000e748  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000243c2  00000000  00000000  0000e09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054cb  00000000  00000000  0003245e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e40  00000000  00000000  00037930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001777  00000000  00000000  00039770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ce98  00000000  00000000  0003aee7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002751f  00000000  00000000  00067d7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105b64  00000000  00000000  0008f29e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00194e02  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000870c  00000000  00000000  00194e48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0019d554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c104 	.word	0x0800c104

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800c104 	.word	0x0800c104

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005a2:	4b10      	ldr	r3, [pc, #64]	@ (80005e4 <MX_DMA_Init+0x48>)
 80005a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005a6:	4a0f      	ldr	r2, [pc, #60]	@ (80005e4 <MX_DMA_Init+0x48>)
 80005a8:	f043 0301 	orr.w	r3, r3, #1
 80005ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80005ae:	4b0d      	ldr	r3, [pc, #52]	@ (80005e4 <MX_DMA_Init+0x48>)
 80005b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80005b2:	f003 0301 	and.w	r3, r3, #1
 80005b6:	607b      	str	r3, [r7, #4]
 80005b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80005ba:	2200      	movs	r2, #0
 80005bc:	2105      	movs	r1, #5
 80005be:	2010      	movs	r0, #16
 80005c0:	f001 fe34 	bl	800222c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80005c4:	2010      	movs	r0, #16
 80005c6:	f001 fe4d 	bl	8002264 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2105      	movs	r1, #5
 80005ce:	2011      	movs	r0, #17
 80005d0:	f001 fe2c 	bl	800222c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80005d4:	2011      	movs	r0, #17
 80005d6:	f001 fe45 	bl	8002264 <HAL_NVIC_EnableIRQ>

}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40021000 	.word	0x40021000

080005e8 <drv_uart_receive>:

extern SemaphoreHandle_t uartRxSemaphore;
extern uint8_t rxCharBuffer;

uint8_t drv_uart_receive(char * pData, uint16_t size)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	460b      	mov	r3, r1
 80005f2:	807b      	strh	r3, [r7, #2]
		xSemaphoreTake(uartRxSemaphore, portMAX_DELAY);
 80005f4:	4b07      	ldr	r3, [pc, #28]	@ (8000614 <drv_uart_receive+0x2c>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f04f 31ff 	mov.w	r1, #4294967295
 80005fc:	4618      	mov	r0, r3
 80005fe:	f008 fdb1 	bl	8009164 <xQueueSemaphoreTake>
		*pData = rxCharBuffer;
 8000602:	4b05      	ldr	r3, [pc, #20]	@ (8000618 <drv_uart_receive+0x30>)
 8000604:	781a      	ldrb	r2, [r3, #0]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	701a      	strb	r2, [r3, #0]

	return 0;
 800060a:	2300      	movs	r3, #0
}
 800060c:	4618      	mov	r0, r3
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	2000039c 	.word	0x2000039c
 8000618:	200003a0 	.word	0x200003a0

0800061c <drv_uart_transmit>:

uint8_t drv_uart_transmit(const char * pData, uint16_t size)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8000628:	887a      	ldrh	r2, [r7, #2]
 800062a:	f04f 33ff 	mov.w	r3, #4294967295
 800062e:	6879      	ldr	r1, [r7, #4]
 8000630:	4803      	ldr	r0, [pc, #12]	@ (8000640 <drv_uart_transmit+0x24>)
 8000632:	f006 ff73 	bl	800751c <HAL_UART_Transmit>

	return 0;
 8000636:	2300      	movs	r3, #0
}
 8000638:	4618      	mov	r0, r3
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	200005fc 	.word	0x200005fc

08000644 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000644:	b480      	push	{r7}
 8000646:	b085      	sub	sp, #20
 8000648:	af00      	add	r7, sp, #0
 800064a:	60f8      	str	r0, [r7, #12]
 800064c:	60b9      	str	r1, [r7, #8]
 800064e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	4a07      	ldr	r2, [pc, #28]	@ (8000670 <vApplicationGetIdleTaskMemory+0x2c>)
 8000654:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000656:	68bb      	ldr	r3, [r7, #8]
 8000658:	4a06      	ldr	r2, [pc, #24]	@ (8000674 <vApplicationGetIdleTaskMemory+0x30>)
 800065a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	2280      	movs	r2, #128	@ 0x80
 8000660:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000662:	bf00      	nop
 8000664:	3714      	adds	r7, #20
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	2000008c 	.word	0x2000008c
 8000674:	2000012c 	.word	0x2000012c

08000678 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000678:	b5b0      	push	{r4, r5, r7, lr}
 800067a:	b088      	sub	sp, #32
 800067c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800067e:	4b0a      	ldr	r3, [pc, #40]	@ (80006a8 <MX_FREERTOS_Init+0x30>)
 8000680:	1d3c      	adds	r4, r7, #4
 8000682:	461d      	mov	r5, r3
 8000684:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000686:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000688:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800068c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000690:	1d3b      	adds	r3, r7, #4
 8000692:	2100      	movs	r1, #0
 8000694:	4618      	mov	r0, r3
 8000696:	f008 fafc 	bl	8008c92 <osThreadCreate>
 800069a:	4603      	mov	r3, r0
 800069c:	4a03      	ldr	r2, [pc, #12]	@ (80006ac <MX_FREERTOS_Init+0x34>)
 800069e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80006a0:	bf00      	nop
 80006a2:	3720      	adds	r7, #32
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bdb0      	pop	{r4, r5, r7, pc}
 80006a8:	0800c128 	.word	0x0800c128
 80006ac:	20000088 	.word	0x20000088

080006b0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80006b8:	2001      	movs	r0, #1
 80006ba:	f008 fb36 	bl	8008d2a <osDelay>
 80006be:	e7fb      	b.n	80006b8 <StartDefaultTask+0x8>

080006c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b08a      	sub	sp, #40	@ 0x28
 80006c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c6:	f107 0314 	add.w	r3, r7, #20
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
 80006ce:	605a      	str	r2, [r3, #4]
 80006d0:	609a      	str	r2, [r3, #8]
 80006d2:	60da      	str	r2, [r3, #12]
 80006d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006d6:	4b38      	ldr	r3, [pc, #224]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 80006d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006da:	4a37      	ldr	r2, [pc, #220]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 80006dc:	f043 0304 	orr.w	r3, r3, #4
 80006e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006e2:	4b35      	ldr	r3, [pc, #212]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 80006e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e6:	f003 0304 	and.w	r3, r3, #4
 80006ea:	613b      	str	r3, [r7, #16]
 80006ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ee:	4b32      	ldr	r3, [pc, #200]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 80006f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f2:	4a31      	ldr	r2, [pc, #196]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 80006f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006fa:	4b2f      	ldr	r3, [pc, #188]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 80006fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000702:	60fb      	str	r3, [r7, #12]
 8000704:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000706:	4b2c      	ldr	r3, [pc, #176]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 8000708:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800070a:	4a2b      	ldr	r2, [pc, #172]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 800070c:	f043 0301 	orr.w	r3, r3, #1
 8000710:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000712:	4b29      	ldr	r3, [pc, #164]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 8000714:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800071e:	4b26      	ldr	r3, [pc, #152]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 8000720:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000722:	4a25      	ldr	r2, [pc, #148]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 8000724:	f043 0302 	orr.w	r3, r3, #2
 8000728:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800072a:	4b23      	ldr	r3, [pc, #140]	@ (80007b8 <MX_GPIO_Init+0xf8>)
 800072c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072e:	f003 0302 	and.w	r3, r3, #2
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 8000736:	2201      	movs	r2, #1
 8000738:	2101      	movs	r1, #1
 800073a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800073e:	f002 f92f 	bl	80029a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	2120      	movs	r1, #32
 8000746:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800074a:	f002 f929 	bl	80029a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 800074e:	2201      	movs	r2, #1
 8000750:	2180      	movs	r1, #128	@ 0x80
 8000752:	481a      	ldr	r0, [pc, #104]	@ (80007bc <MX_GPIO_Init+0xfc>)
 8000754:	f002 f924 	bl	80029a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000758:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800075c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800075e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000762:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	2300      	movs	r3, #0
 8000766:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000768:	f107 0314 	add.w	r3, r7, #20
 800076c:	4619      	mov	r1, r3
 800076e:	4814      	ldr	r0, [pc, #80]	@ (80007c0 <MX_GPIO_Init+0x100>)
 8000770:	f001 ff6c 	bl	800264c <HAL_GPIO_Init>

  /*Configure GPIO pins : VU_nRESET_Pin LD2_Pin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 8000774:	2321      	movs	r3, #33	@ 0x21
 8000776:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000778:	2301      	movs	r3, #1
 800077a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000780:	2300      	movs	r3, #0
 8000782:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000784:	f107 0314 	add.w	r3, r7, #20
 8000788:	4619      	mov	r1, r3
 800078a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800078e:	f001 ff5d 	bl	800264c <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 8000792:	2380      	movs	r3, #128	@ 0x80
 8000794:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000796:	2301      	movs	r3, #1
 8000798:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079a:	2300      	movs	r3, #0
 800079c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800079e:	2300      	movs	r3, #0
 80007a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 80007a2:	f107 0314 	add.w	r3, r7, #20
 80007a6:	4619      	mov	r1, r3
 80007a8:	4804      	ldr	r0, [pc, #16]	@ (80007bc <MX_GPIO_Init+0xfc>)
 80007aa:	f001 ff4f 	bl	800264c <HAL_GPIO_Init>

}
 80007ae:	bf00      	nop
 80007b0:	3728      	adds	r7, #40	@ 0x28
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40021000 	.word	0x40021000
 80007bc:	48000400 	.word	0x48000400
 80007c0:	48000800 	.word	0x48000800

080007c4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80007c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007ca:	4a1c      	ldr	r2, [pc, #112]	@ (800083c <MX_I2C2_Init+0x78>)
 80007cc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 80007ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007d0:	4a1b      	ldr	r2, [pc, #108]	@ (8000840 <MX_I2C2_Init+0x7c>)
 80007d2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80007d4:	4b18      	ldr	r3, [pc, #96]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007da:	4b17      	ldr	r3, [pc, #92]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007dc:	2201      	movs	r2, #1
 80007de:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007e0:	4b15      	ldr	r3, [pc, #84]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80007e6:	4b14      	ldr	r3, [pc, #80]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007ec:	4b12      	ldr	r3, [pc, #72]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007f2:	4b11      	ldr	r3, [pc, #68]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000838 <MX_I2C2_Init+0x74>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80007fe:	480e      	ldr	r0, [pc, #56]	@ (8000838 <MX_I2C2_Init+0x74>)
 8000800:	f002 f8e6 	bl	80029d0 <HAL_I2C_Init>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800080a:	f000 fc69 	bl	80010e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800080e:	2100      	movs	r1, #0
 8000810:	4809      	ldr	r0, [pc, #36]	@ (8000838 <MX_I2C2_Init+0x74>)
 8000812:	f002 fe2d 	bl	8003470 <HAL_I2CEx_ConfigAnalogFilter>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800081c:	f000 fc60 	bl	80010e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000820:	2100      	movs	r1, #0
 8000822:	4805      	ldr	r0, [pc, #20]	@ (8000838 <MX_I2C2_Init+0x74>)
 8000824:	f002 fe6f 	bl	8003506 <HAL_I2CEx_ConfigDigitalFilter>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800082e:	f000 fc57 	bl	80010e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	2000032c 	.word	0x2000032c
 800083c:	40005800 	.word	0x40005800
 8000840:	10d19ce4 	.word	0x10d19ce4

08000844 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b0ac      	sub	sp, #176	@ 0xb0
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]
 800085a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800085c:	f107 0314 	add.w	r3, r7, #20
 8000860:	2288      	movs	r2, #136	@ 0x88
 8000862:	2100      	movs	r1, #0
 8000864:	4618      	mov	r0, r3
 8000866:	f00a fcb7 	bl	800b1d8 <memset>
  if(i2cHandle->Instance==I2C2)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	4a21      	ldr	r2, [pc, #132]	@ (80008f4 <HAL_I2C_MspInit+0xb0>)
 8000870:	4293      	cmp	r3, r2
 8000872:	d13b      	bne.n	80008ec <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000874:	2380      	movs	r3, #128	@ 0x80
 8000876:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000878:	2300      	movs	r3, #0
 800087a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800087c:	f107 0314 	add.w	r3, r7, #20
 8000880:	4618      	mov	r0, r3
 8000882:	f003 fd23 	bl	80042cc <HAL_RCCEx_PeriphCLKConfig>
 8000886:	4603      	mov	r3, r0
 8000888:	2b00      	cmp	r3, #0
 800088a:	d001      	beq.n	8000890 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800088c:	f000 fc28 	bl	80010e0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000890:	4b19      	ldr	r3, [pc, #100]	@ (80008f8 <HAL_I2C_MspInit+0xb4>)
 8000892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000894:	4a18      	ldr	r2, [pc, #96]	@ (80008f8 <HAL_I2C_MspInit+0xb4>)
 8000896:	f043 0302 	orr.w	r3, r3, #2
 800089a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800089c:	4b16      	ldr	r3, [pc, #88]	@ (80008f8 <HAL_I2C_MspInit+0xb4>)
 800089e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a0:	f003 0302 	and.w	r3, r3, #2
 80008a4:	613b      	str	r3, [r7, #16]
 80008a6:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80008a8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80008ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008b0:	2312      	movs	r3, #18
 80008b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	2300      	movs	r3, #0
 80008b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008bc:	2303      	movs	r3, #3
 80008be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80008c2:	2304      	movs	r3, #4
 80008c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008cc:	4619      	mov	r1, r3
 80008ce:	480b      	ldr	r0, [pc, #44]	@ (80008fc <HAL_I2C_MspInit+0xb8>)
 80008d0:	f001 febc 	bl	800264c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80008d4:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <HAL_I2C_MspInit+0xb4>)
 80008d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008d8:	4a07      	ldr	r2, [pc, #28]	@ (80008f8 <HAL_I2C_MspInit+0xb4>)
 80008da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80008de:	6593      	str	r3, [r2, #88]	@ 0x58
 80008e0:	4b05      	ldr	r3, [pc, #20]	@ (80008f8 <HAL_I2C_MspInit+0xb4>)
 80008e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80008e8:	60fb      	str	r3, [r7, #12]
 80008ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80008ec:	bf00      	nop
 80008ee:	37b0      	adds	r7, #176	@ 0xb0
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40005800 	.word	0x40005800
 80008f8:	40021000 	.word	0x40021000
 80008fc:	48000400 	.word	0x48000400

08000900 <MCP23S17_Write>:
// Shadow registers to keep track of LED states
// Default to 0xFF (all LEDs OFF, assuming active-low)
static uint8_t shadow_gpio_a = 0x00;
static uint8_t shadow_gpio_b = 0x00;

static void MCP23S17_Write(uint8_t reg, uint8_t value) {
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	460a      	mov	r2, r1
 800090a:	71fb      	strb	r3, [r7, #7]
 800090c:	4613      	mov	r3, r2
 800090e:	71bb      	strb	r3, [r7, #6]
    uint8_t data[3];
    data[0] = MCP_OPCODE_WRITE;
 8000910:	2340      	movs	r3, #64	@ 0x40
 8000912:	733b      	strb	r3, [r7, #12]
    data[1] = reg;
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	737b      	strb	r3, [r7, #13]
    data[2] = value;
 8000918:	79bb      	ldrb	r3, [r7, #6]
 800091a:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 800091c:	2200      	movs	r2, #0
 800091e:	2180      	movs	r1, #128	@ 0x80
 8000920:	4809      	ldr	r0, [pc, #36]	@ (8000948 <MCP23S17_Write+0x48>)
 8000922:	f002 f83d 	bl	80029a0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, data, 3, HAL_MAX_DELAY);
 8000926:	f107 010c 	add.w	r1, r7, #12
 800092a:	f04f 33ff 	mov.w	r3, #4294967295
 800092e:	2203      	movs	r2, #3
 8000930:	4806      	ldr	r0, [pc, #24]	@ (800094c <MCP23S17_Write+0x4c>)
 8000932:	f005 fde5 	bl	8006500 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000936:	2201      	movs	r2, #1
 8000938:	2180      	movs	r1, #128	@ 0x80
 800093a:	4803      	ldr	r0, [pc, #12]	@ (8000948 <MCP23S17_Write+0x48>)
 800093c:	f002 f830 	bl	80029a0 <HAL_GPIO_WritePin>
}
 8000940:	bf00      	nop
 8000942:	3710      	adds	r7, #16
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	48000400 	.word	0x48000400
 800094c:	20000548 	.word	0x20000548

08000950 <MCP23S17_Read>:

static uint8_t MCP23S17_Read(uint8_t reg) {
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af02      	add	r7, sp, #8
 8000956:	4603      	mov	r3, r0
 8000958:	71fb      	strb	r3, [r7, #7]
    uint8_t txData[3];
    uint8_t rxData[3];

    txData[0] = MCP_OPCODE_READ;
 800095a:	2341      	movs	r3, #65	@ 0x41
 800095c:	733b      	strb	r3, [r7, #12]
    txData[1] = reg;
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	737b      	strb	r3, [r7, #13]
    txData[2] = 0x00; // Dummy byte
 8000962:	2300      	movs	r3, #0
 8000964:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 8000966:	2200      	movs	r2, #0
 8000968:	2180      	movs	r1, #128	@ 0x80
 800096a:	480c      	ldr	r0, [pc, #48]	@ (800099c <MCP23S17_Read+0x4c>)
 800096c:	f002 f818 	bl	80029a0 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi3, txData, rxData, 3, HAL_MAX_DELAY);
 8000970:	f107 0208 	add.w	r2, r7, #8
 8000974:	f107 010c 	add.w	r1, r7, #12
 8000978:	f04f 33ff 	mov.w	r3, #4294967295
 800097c:	9300      	str	r3, [sp, #0]
 800097e:	2303      	movs	r3, #3
 8000980:	4807      	ldr	r0, [pc, #28]	@ (80009a0 <MCP23S17_Read+0x50>)
 8000982:	f005 ff33 	bl	80067ec <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000986:	2201      	movs	r2, #1
 8000988:	2180      	movs	r1, #128	@ 0x80
 800098a:	4804      	ldr	r0, [pc, #16]	@ (800099c <MCP23S17_Read+0x4c>)
 800098c:	f002 f808 	bl	80029a0 <HAL_GPIO_WritePin>

    return rxData[2];
 8000990:	7abb      	ldrb	r3, [r7, #10]
}
 8000992:	4618      	mov	r0, r3
 8000994:	3710      	adds	r7, #16
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	48000400 	.word	0x48000400
 80009a0:	20000548 	.word	0x20000548

080009a4 <MCP23S17_Init>:

static void MCP23S17_Init(void) {
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
    // Hardware Reset
    HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_RESET);
 80009a8:	2200      	movs	r2, #0
 80009aa:	2101      	movs	r1, #1
 80009ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009b0:	f001 fff6 	bl	80029a0 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80009b4:	2001      	movs	r0, #1
 80009b6:	f001 fb5d 	bl	8002074 <HAL_Delay>
    HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 80009ba:	2201      	movs	r2, #1
 80009bc:	2101      	movs	r1, #1
 80009be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009c2:	f001 ffed 	bl	80029a0 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80009c6:	2001      	movs	r0, #1
 80009c8:	f001 fb54 	bl	8002074 <HAL_Delay>

    // Configure Port A and B as outputs (IODIR = 0x00)
    MCP23S17_Write(MCP_IODIRA, 0x00);
 80009cc:	2100      	movs	r1, #0
 80009ce:	2000      	movs	r0, #0
 80009d0:	f7ff ff96 	bl	8000900 <MCP23S17_Write>
    MCP23S17_Write(MCP_IODIRB, 0x00);
 80009d4:	2100      	movs	r1, #0
 80009d6:	2001      	movs	r0, #1
 80009d8:	f7ff ff92 	bl	8000900 <MCP23S17_Write>

    // Set all LEDs OFF by default (active-low) using shadow registers
    shadow_gpio_a = 0xFF;
 80009dc:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <MCP23S17_Init+0x60>)
 80009de:	22ff      	movs	r2, #255	@ 0xff
 80009e0:	701a      	strb	r2, [r3, #0]
    shadow_gpio_b = 0xFF;
 80009e2:	4b09      	ldr	r3, [pc, #36]	@ (8000a08 <MCP23S17_Init+0x64>)
 80009e4:	22ff      	movs	r2, #255	@ 0xff
 80009e6:	701a      	strb	r2, [r3, #0]
    MCP23S17_Write(MCP_GPIOA, shadow_gpio_a);
 80009e8:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <MCP23S17_Init+0x60>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	4619      	mov	r1, r3
 80009ee:	2012      	movs	r0, #18
 80009f0:	f7ff ff86 	bl	8000900 <MCP23S17_Write>
    MCP23S17_Write(MCP_GPIOB, shadow_gpio_b);
 80009f4:	4b04      	ldr	r3, [pc, #16]	@ (8000a08 <MCP23S17_Init+0x64>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	4619      	mov	r1, r3
 80009fa:	2013      	movs	r0, #19
 80009fc:	f7ff ff80 	bl	8000900 <MCP23S17_Write>
}
 8000a00:	bf00      	nop
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	20000398 	.word	0x20000398
 8000a08:	20000399 	.word	0x20000399

08000a0c <Test_First_LED>:

static void Test_First_LED(void) {
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
    // Test GPIOA Pin 0
    // Note: This test function bypasses shadow register update for simplicity in test,
    // or it should update them. Let's just blink it.
    MCP23S17_Write(MCP_GPIOA, 0xFE); // LED 0 ON (Active Low)
 8000a10:	21fe      	movs	r1, #254	@ 0xfe
 8000a12:	2012      	movs	r0, #18
 8000a14:	f7ff ff74 	bl	8000900 <MCP23S17_Write>
    HAL_Delay(500);
 8000a18:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a1c:	f001 fb2a 	bl	8002074 <HAL_Delay>
    MCP23S17_Write(MCP_GPIOA, 0xFF); // LED 0 OFF
 8000a20:	21ff      	movs	r1, #255	@ 0xff
 8000a22:	2012      	movs	r0, #18
 8000a24:	f7ff ff6c 	bl	8000900 <MCP23S17_Write>
}
 8000a28:	bf00      	nop
 8000a2a:	bd80      	pop	{r7, pc}

08000a2c <LED_Chenillard>:

static void LED_Chenillard(void) {
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
    // Run through GPIOA
    for (int i = 0; i < 8; i++) {
 8000a32:	2300      	movs	r3, #0
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	e010      	b.n	8000a5a <LED_Chenillard+0x2e>
        MCP23S17_Write(MCP_GPIOA, ~(1 << i));
 8000a38:	2201      	movs	r2, #1
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	43db      	mvns	r3, r3
 8000a44:	b2db      	uxtb	r3, r3
 8000a46:	4619      	mov	r1, r3
 8000a48:	2012      	movs	r0, #18
 8000a4a:	f7ff ff59 	bl	8000900 <MCP23S17_Write>
        HAL_Delay(100);
 8000a4e:	2064      	movs	r0, #100	@ 0x64
 8000a50:	f001 fb10 	bl	8002074 <HAL_Delay>
    for (int i = 0; i < 8; i++) {
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	3301      	adds	r3, #1
 8000a58:	607b      	str	r3, [r7, #4]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2b07      	cmp	r3, #7
 8000a5e:	ddeb      	ble.n	8000a38 <LED_Chenillard+0xc>
    }
    MCP23S17_Write(MCP_GPIOA, 0xFF);
 8000a60:	21ff      	movs	r1, #255	@ 0xff
 8000a62:	2012      	movs	r0, #18
 8000a64:	f7ff ff4c 	bl	8000900 <MCP23S17_Write>
    
    // Run through GPIOB
    for (int i = 0; i < 8; i++) {
 8000a68:	2300      	movs	r3, #0
 8000a6a:	603b      	str	r3, [r7, #0]
 8000a6c:	e010      	b.n	8000a90 <LED_Chenillard+0x64>
        MCP23S17_Write(MCP_GPIOB, ~(1 << i));
 8000a6e:	2201      	movs	r2, #1
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	fa02 f303 	lsl.w	r3, r2, r3
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	43db      	mvns	r3, r3
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	2013      	movs	r0, #19
 8000a80:	f7ff ff3e 	bl	8000900 <MCP23S17_Write>
        HAL_Delay(100);
 8000a84:	2064      	movs	r0, #100	@ 0x64
 8000a86:	f001 faf5 	bl	8002074 <HAL_Delay>
    for (int i = 0; i < 8; i++) {
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	3301      	adds	r3, #1
 8000a8e:	603b      	str	r3, [r7, #0]
 8000a90:	683b      	ldr	r3, [r7, #0]
 8000a92:	2b07      	cmp	r3, #7
 8000a94:	ddeb      	ble.n	8000a6e <LED_Chenillard+0x42>
    }
    MCP23S17_Write(MCP_GPIOB, 0xFF);
 8000a96:	21ff      	movs	r1, #255	@ 0xff
 8000a98:	2013      	movs	r0, #19
 8000a9a:	f7ff ff31 	bl	8000900 <MCP23S17_Write>

    // Restore state from shadow registers after animation
    MCP23S17_Write(MCP_GPIOA, shadow_gpio_a);
 8000a9e:	4b08      	ldr	r3, [pc, #32]	@ (8000ac0 <LED_Chenillard+0x94>)
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	2012      	movs	r0, #18
 8000aa6:	f7ff ff2b 	bl	8000900 <MCP23S17_Write>
    MCP23S17_Write(MCP_GPIOB, shadow_gpio_b);
 8000aaa:	4b06      	ldr	r3, [pc, #24]	@ (8000ac4 <LED_Chenillard+0x98>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	4619      	mov	r1, r3
 8000ab0:	2013      	movs	r0, #19
 8000ab2:	f7ff ff25 	bl	8000900 <MCP23S17_Write>
}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000398 	.word	0x20000398
 8000ac4:	20000399 	.word	0x20000399

08000ac8 <Blink_All_LEDs>:

static void Blink_All_LEDs(void) {
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
    for(int i=0; i<3; i++) {
 8000ace:	2300      	movs	r3, #0
 8000ad0:	607b      	str	r3, [r7, #4]
 8000ad2:	e018      	b.n	8000b06 <Blink_All_LEDs+0x3e>
        MCP23S17_Write(MCP_GPIOA, 0x00); // All ON
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	2012      	movs	r0, #18
 8000ad8:	f7ff ff12 	bl	8000900 <MCP23S17_Write>
        MCP23S17_Write(MCP_GPIOB, 0x00);
 8000adc:	2100      	movs	r1, #0
 8000ade:	2013      	movs	r0, #19
 8000ae0:	f7ff ff0e 	bl	8000900 <MCP23S17_Write>
        HAL_Delay(200);
 8000ae4:	20c8      	movs	r0, #200	@ 0xc8
 8000ae6:	f001 fac5 	bl	8002074 <HAL_Delay>
        MCP23S17_Write(MCP_GPIOA, 0xFF); // All OFF
 8000aea:	21ff      	movs	r1, #255	@ 0xff
 8000aec:	2012      	movs	r0, #18
 8000aee:	f7ff ff07 	bl	8000900 <MCP23S17_Write>
        MCP23S17_Write(MCP_GPIOB, 0xFF);
 8000af2:	21ff      	movs	r1, #255	@ 0xff
 8000af4:	2013      	movs	r0, #19
 8000af6:	f7ff ff03 	bl	8000900 <MCP23S17_Write>
        HAL_Delay(200);
 8000afa:	20c8      	movs	r0, #200	@ 0xc8
 8000afc:	f001 faba 	bl	8002074 <HAL_Delay>
    for(int i=0; i<3; i++) {
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3301      	adds	r3, #1
 8000b04:	607b      	str	r3, [r7, #4]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2b02      	cmp	r3, #2
 8000b0a:	dde3      	ble.n	8000ad4 <Blink_All_LEDs+0xc>
    }
    // Restore state from shadow registers
    MCP23S17_Write(MCP_GPIOA, shadow_gpio_a);
 8000b0c:	4b07      	ldr	r3, [pc, #28]	@ (8000b2c <Blink_All_LEDs+0x64>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	4619      	mov	r1, r3
 8000b12:	2012      	movs	r0, #18
 8000b14:	f7ff fef4 	bl	8000900 <MCP23S17_Write>
    MCP23S17_Write(MCP_GPIOB, shadow_gpio_b);
 8000b18:	4b05      	ldr	r3, [pc, #20]	@ (8000b30 <Blink_All_LEDs+0x68>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	2013      	movs	r0, #19
 8000b20:	f7ff feee 	bl	8000900 <MCP23S17_Write>
}
 8000b24:	bf00      	nop
 8000b26:	3708      	adds	r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	20000398 	.word	0x20000398
 8000b30:	20000399 	.word	0x20000399

08000b34 <shell_control_led>:

int shell_control_led(h_shell_t *h_shell, int argc, char **argv) {
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b08e      	sub	sp, #56	@ 0x38
 8000b38:	af02      	add	r7, sp, #8
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	60b9      	str	r1, [r7, #8]
 8000b3e:	607a      	str	r2, [r7, #4]
    if (argc != 4) {
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	2b04      	cmp	r3, #4
 8000b44:	d015      	beq.n	8000b72 <shell_control_led+0x3e>
        int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Usage: l <port> <pin> <state>\r\n");
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000b4c:	4a57      	ldr	r2, [pc, #348]	@ (8000cac <shell_control_led+0x178>)
 8000b4e:	2128      	movs	r1, #40	@ 0x28
 8000b50:	4618      	mov	r0, r3
 8000b52:	f00a fa33 	bl	800afbc <sniprintf>
 8000b56:	6178      	str	r0, [r7, #20]
        h_shell->drv.transmit(h_shell->print_buffer, size);
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000b5e:	68fa      	ldr	r2, [r7, #12]
 8000b60:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000b64:	6979      	ldr	r1, [r7, #20]
 8000b66:	b289      	uxth	r1, r1
 8000b68:	4610      	mov	r0, r2
 8000b6a:	4798      	blx	r3
        return -1;
 8000b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b70:	e097      	b.n	8000ca2 <shell_control_led+0x16e>
    }

    char port = argv[1][0];
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	3304      	adds	r3, #4
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    int pin = atoi(argv[2]);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	3308      	adds	r3, #8
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4618      	mov	r0, r3
 8000b86:	f00a f85f 	bl	800ac48 <atoi>
 8000b8a:	6278      	str	r0, [r7, #36]	@ 0x24
    int state = atoi(argv[3]);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	330c      	adds	r3, #12
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4618      	mov	r0, r3
 8000b94:	f00a f858 	bl	800ac48 <atoi>
 8000b98:	6238      	str	r0, [r7, #32]

    if ((port != 'A' && port != 'B') || pin < 0 || pin > 7 || (state != 0 && state != 1)) {
 8000b9a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000b9e:	2b41      	cmp	r3, #65	@ 0x41
 8000ba0:	d003      	beq.n	8000baa <shell_control_led+0x76>
 8000ba2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000ba6:	2b42      	cmp	r3, #66	@ 0x42
 8000ba8:	d10b      	bne.n	8000bc2 <shell_control_led+0x8e>
 8000baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	db08      	blt.n	8000bc2 <shell_control_led+0x8e>
 8000bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb2:	2b07      	cmp	r3, #7
 8000bb4:	dc05      	bgt.n	8000bc2 <shell_control_led+0x8e>
 8000bb6:	6a3b      	ldr	r3, [r7, #32]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d018      	beq.n	8000bee <shell_control_led+0xba>
 8000bbc:	6a3b      	ldr	r3, [r7, #32]
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d015      	beq.n	8000bee <shell_control_led+0xba>
        int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Invalid arguments\r\n");
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000bc8:	4a39      	ldr	r2, [pc, #228]	@ (8000cb0 <shell_control_led+0x17c>)
 8000bca:	2128      	movs	r1, #40	@ 0x28
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f00a f9f5 	bl	800afbc <sniprintf>
 8000bd2:	61b8      	str	r0, [r7, #24]
        h_shell->drv.transmit(h_shell->print_buffer, size);
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000bda:	68fa      	ldr	r2, [r7, #12]
 8000bdc:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000be0:	69b9      	ldr	r1, [r7, #24]
 8000be2:	b289      	uxth	r1, r1
 8000be4:	4610      	mov	r0, r2
 8000be6:	4798      	blx	r3
        return -1;
 8000be8:	f04f 33ff 	mov.w	r3, #4294967295
 8000bec:	e059      	b.n	8000ca2 <shell_control_led+0x16e>
    }

    uint8_t *shadow_reg;
    uint8_t reg_addr;

    if (port == 'A') {
 8000bee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000bf2:	2b41      	cmp	r3, #65	@ 0x41
 8000bf4:	d105      	bne.n	8000c02 <shell_control_led+0xce>
        shadow_reg = &shadow_gpio_a;
 8000bf6:	4b2f      	ldr	r3, [pc, #188]	@ (8000cb4 <shell_control_led+0x180>)
 8000bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        reg_addr = MCP_GPIOA;
 8000bfa:	2312      	movs	r3, #18
 8000bfc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000c00:	e004      	b.n	8000c0c <shell_control_led+0xd8>
    } else {
        shadow_reg = &shadow_gpio_b;
 8000c02:	4b2d      	ldr	r3, [pc, #180]	@ (8000cb8 <shell_control_led+0x184>)
 8000c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
        reg_addr = MCP_GPIOB;
 8000c06:	2313      	movs	r3, #19
 8000c08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    }

    // Update shadow register
    if (state == 1) {
 8000c0c:	6a3b      	ldr	r3, [r7, #32]
 8000c0e:	2b01      	cmp	r3, #1
 8000c10:	d10f      	bne.n	8000c32 <shell_control_led+0xfe>
        // ON -> Active Low -> Bit = 0
        *shadow_reg &= ~(1 << pin);
 8000c12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	b25a      	sxtb	r2, r3
 8000c18:	2101      	movs	r1, #1
 8000c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c20:	b25b      	sxtb	r3, r3
 8000c22:	43db      	mvns	r3, r3
 8000c24:	b25b      	sxtb	r3, r3
 8000c26:	4013      	ands	r3, r2
 8000c28:	b25b      	sxtb	r3, r3
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c2e:	701a      	strb	r2, [r3, #0]
 8000c30:	e00c      	b.n	8000c4c <shell_control_led+0x118>
    } else {
        // OFF -> Active Low -> Bit = 1
        *shadow_reg |= (1 << pin);
 8000c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	b25a      	sxtb	r2, r3
 8000c38:	2101      	movs	r1, #1
 8000c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c40:	b25b      	sxtb	r3, r3
 8000c42:	4313      	orrs	r3, r2
 8000c44:	b25b      	sxtb	r3, r3
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c4a:	701a      	strb	r2, [r3, #0]
    }

    // Write to hardware
    if(led_driver.write) {
 8000c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000cbc <shell_control_led+0x188>)
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d007      	beq.n	8000c64 <shell_control_led+0x130>
        led_driver.write(reg_addr, *shadow_reg);
 8000c54:	4b19      	ldr	r3, [pc, #100]	@ (8000cbc <shell_control_led+0x188>)
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000c5a:	7811      	ldrb	r1, [r2, #0]
 8000c5c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000c60:	4610      	mov	r0, r2
 8000c62:	4798      	blx	r3
    }

    int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED %c%d -> %s\r\n", port, pin, state ? "ON" : "OFF");
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000c6a:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8000c6e:	6a3b      	ldr	r3, [r7, #32]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <shell_control_led+0x144>
 8000c74:	4b12      	ldr	r3, [pc, #72]	@ (8000cc0 <shell_control_led+0x18c>)
 8000c76:	e000      	b.n	8000c7a <shell_control_led+0x146>
 8000c78:	4b12      	ldr	r3, [pc, #72]	@ (8000cc4 <shell_control_led+0x190>)
 8000c7a:	9301      	str	r3, [sp, #4]
 8000c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c7e:	9300      	str	r3, [sp, #0]
 8000c80:	4613      	mov	r3, r2
 8000c82:	4a11      	ldr	r2, [pc, #68]	@ (8000cc8 <shell_control_led+0x194>)
 8000c84:	2128      	movs	r1, #40	@ 0x28
 8000c86:	f00a f999 	bl	800afbc <sniprintf>
 8000c8a:	61f8      	str	r0, [r7, #28]
h_shell->drv.transmit(h_shell->print_buffer, size);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000c92:	68fa      	ldr	r2, [r7, #12]
 8000c94:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000c98:	69f9      	ldr	r1, [r7, #28]
 8000c9a:	b289      	uxth	r1, r1
 8000c9c:	4610      	mov	r0, r2
 8000c9e:	4798      	blx	r3

    return 0;
 8000ca0:	2300      	movs	r3, #0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3730      	adds	r7, #48	@ 0x30
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	0800c144 	.word	0x0800c144
 8000cb0:	0800c164 	.word	0x0800c164
 8000cb4:	20000398 	.word	0x20000398
 8000cb8:	20000399 	.word	0x20000399
 8000cbc:	20000380 	.word	0x20000380
 8000cc0:	0800c178 	.word	0x0800c178
 8000cc4:	0800c17c 	.word	0x0800c17c
 8000cc8:	0800c180 	.word	0x0800c180

08000ccc <shell_chenillard>:

int shell_chenillard(h_shell_t *h_shell, int argc, char **argv) {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b086      	sub	sp, #24
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	60f8      	str	r0, [r7, #12]
 8000cd4:	60b9      	str	r1, [r7, #8]
 8000cd6:	607a      	str	r2, [r7, #4]
    int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Running Chenillard...\r\n");
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000cde:	4a0e      	ldr	r2, [pc, #56]	@ (8000d18 <shell_chenillard+0x4c>)
 8000ce0:	2128      	movs	r1, #40	@ 0x28
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f00a f96a 	bl	800afbc <sniprintf>
 8000ce8:	6178      	str	r0, [r7, #20]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000cf0:	68fa      	ldr	r2, [r7, #12]
 8000cf2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000cf6:	6979      	ldr	r1, [r7, #20]
 8000cf8:	b289      	uxth	r1, r1
 8000cfa:	4610      	mov	r0, r2
 8000cfc:	4798      	blx	r3
    
    if (led_driver.chenillard) {
 8000cfe:	4b07      	ldr	r3, [pc, #28]	@ (8000d1c <shell_chenillard+0x50>)
 8000d00:	691b      	ldr	r3, [r3, #16]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d002      	beq.n	8000d0c <shell_chenillard+0x40>
        led_driver.chenillard();
 8000d06:	4b05      	ldr	r3, [pc, #20]	@ (8000d1c <shell_chenillard+0x50>)
 8000d08:	691b      	ldr	r3, [r3, #16]
 8000d0a:	4798      	blx	r3
    }
    return 0;
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3718      	adds	r7, #24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	0800c194 	.word	0x0800c194
 8000d1c:	20000380 	.word	0x20000380

08000d20 <shell_blink_all>:

int shell_blink_all(h_shell_t *h_shell, int argc, char **argv) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
    int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Blinking All LEDs...\r\n");
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000d32:	4a0e      	ldr	r2, [pc, #56]	@ (8000d6c <shell_blink_all+0x4c>)
 8000d34:	2128      	movs	r1, #40	@ 0x28
 8000d36:	4618      	mov	r0, r3
 8000d38:	f00a f940 	bl	800afbc <sniprintf>
 8000d3c:	6178      	str	r0, [r7, #20]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000d44:	68fa      	ldr	r2, [r7, #12]
 8000d46:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000d4a:	6979      	ldr	r1, [r7, #20]
 8000d4c:	b289      	uxth	r1, r1
 8000d4e:	4610      	mov	r0, r2
 8000d50:	4798      	blx	r3

    if (led_driver.blink_all) {
 8000d52:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <shell_blink_all+0x50>)
 8000d54:	695b      	ldr	r3, [r3, #20]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d002      	beq.n	8000d60 <shell_blink_all+0x40>
        led_driver.blink_all();
 8000d5a:	4b05      	ldr	r3, [pc, #20]	@ (8000d70 <shell_blink_all+0x50>)
 8000d5c:	695b      	ldr	r3, [r3, #20]
 8000d5e:	4798      	blx	r3
    }
    return 0;
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3718      	adds	r7, #24
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	0800c1ac 	.word	0x0800c1ac
 8000d70:	20000380 	.word	0x20000380

08000d74 <LED_Driver_Init>:

void LED_Driver_Init(LED_Driver_t *driver) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
    driver->init = MCP23S17_Init;
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	4a0c      	ldr	r2, [pc, #48]	@ (8000db0 <LED_Driver_Init+0x3c>)
 8000d80:	601a      	str	r2, [r3, #0]
    driver->write = MCP23S17_Write;
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4a0b      	ldr	r2, [pc, #44]	@ (8000db4 <LED_Driver_Init+0x40>)
 8000d86:	605a      	str	r2, [r3, #4]
    driver->read = MCP23S17_Read;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000db8 <LED_Driver_Init+0x44>)
 8000d8c:	609a      	str	r2, [r3, #8]
    driver->test_first_led = Test_First_LED;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4a0a      	ldr	r2, [pc, #40]	@ (8000dbc <LED_Driver_Init+0x48>)
 8000d92:	60da      	str	r2, [r3, #12]
    driver->chenillard = LED_Chenillard;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc0 <LED_Driver_Init+0x4c>)
 8000d98:	611a      	str	r2, [r3, #16]
    driver->blink_all = Blink_All_LEDs;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4a09      	ldr	r2, [pc, #36]	@ (8000dc4 <LED_Driver_Init+0x50>)
 8000d9e:	615a      	str	r2, [r3, #20]

    // Perform hardware initialization
    driver->init();
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4798      	blx	r3
}
 8000da6:	bf00      	nop
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	080009a5 	.word	0x080009a5
 8000db4:	08000901 	.word	0x08000901
 8000db8:	08000951 	.word	0x08000951
 8000dbc:	08000a0d 	.word	0x08000a0d
 8000dc0:	08000a2d 	.word	0x08000a2d
 8000dc4:	08000ac9 	.word	0x08000ac9

08000dc8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000dd0:	1d39      	adds	r1, r7, #4
 8000dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	4803      	ldr	r0, [pc, #12]	@ (8000de8 <__io_putchar+0x20>)
 8000dda:	f006 fb9f 	bl	800751c <HAL_UART_Transmit>

	return ch;
 8000dde:	687b      	ldr	r3, [r7, #4]
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	200005fc 	.word	0x200005fc

08000dec <ShellTask>:


void ShellTask(void * unused)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	f5ad 7d5c 	sub.w	sp, sp, #880	@ 0x370
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000df8:	f5a3 735b 	sub.w	r3, r3, #876	@ 0x36c
 8000dfc:	6018      	str	r0, [r3, #0]
	h_shell_t h_shell;
	drv_shell_t drv_shell;

	drv_shell.transmit = drv_uart_transmit;
 8000dfe:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000e02:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8000e06:	4a1e      	ldr	r2, [pc, #120]	@ (8000e80 <ShellTask+0x94>)
 8000e08:	601a      	str	r2, [r3, #0]
	drv_shell.receive = drv_uart_receive;
 8000e0a:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000e0e:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8000e12:	4a1c      	ldr	r2, [pc, #112]	@ (8000e84 <ShellTask+0x98>)
 8000e14:	605a      	str	r2, [r3, #4]

	h_shell.drv = drv_shell;
 8000e16:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000e1a:	f5a3 7357 	sub.w	r3, r3, #860	@ 0x35c
 8000e1e:	f507 725c 	add.w	r2, r7, #880	@ 0x370
 8000e22:	f5a2 7259 	sub.w	r2, r2, #868	@ 0x364
 8000e26:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 8000e2a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e2e:	e883 0003 	stmia.w	r3, {r0, r1}

	shell_init(&h_shell);
 8000e32:	f107 0314 	add.w	r3, r7, #20
 8000e36:	4618      	mov	r0, r3
 8000e38:	f000 fc72 	bl	8001720 <shell_init>

	// Init LED Driver and add command
	LED_Driver_Init(&led_driver);
 8000e3c:	4812      	ldr	r0, [pc, #72]	@ (8000e88 <ShellTask+0x9c>)
 8000e3e:	f7ff ff99 	bl	8000d74 <LED_Driver_Init>
	shell_add(&h_shell, 'l', shell_control_led, "Control LEDs: l <port> <pin> <state>");
 8000e42:	f107 0014 	add.w	r0, r7, #20
 8000e46:	4b11      	ldr	r3, [pc, #68]	@ (8000e8c <ShellTask+0xa0>)
 8000e48:	4a11      	ldr	r2, [pc, #68]	@ (8000e90 <ShellTask+0xa4>)
 8000e4a:	216c      	movs	r1, #108	@ 0x6c
 8000e4c:	f000 fc94 	bl	8001778 <shell_add>
	shell_add(&h_shell, 'k', shell_chenillard, "Chenillard effect");
 8000e50:	f107 0014 	add.w	r0, r7, #20
 8000e54:	4b0f      	ldr	r3, [pc, #60]	@ (8000e94 <ShellTask+0xa8>)
 8000e56:	4a10      	ldr	r2, [pc, #64]	@ (8000e98 <ShellTask+0xac>)
 8000e58:	216b      	movs	r1, #107	@ 0x6b
 8000e5a:	f000 fc8d 	bl	8001778 <shell_add>
	shell_add(&h_shell, 'b', shell_blink_all, "Blink all LEDs");
 8000e5e:	f107 0014 	add.w	r0, r7, #20
 8000e62:	4b0e      	ldr	r3, [pc, #56]	@ (8000e9c <ShellTask+0xb0>)
 8000e64:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea0 <ShellTask+0xb4>)
 8000e66:	2162      	movs	r1, #98	@ 0x62
 8000e68:	f000 fc86 	bl	8001778 <shell_add>

	shell_run(&h_shell);
 8000e6c:	f107 0314 	add.w	r3, r7, #20
 8000e70:	4618      	mov	r0, r3
 8000e72:	f000 fd2d 	bl	80018d0 <shell_run>
}
 8000e76:	bf00      	nop
 8000e78:	f507 775c 	add.w	r7, r7, #880	@ 0x370
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	0800061d 	.word	0x0800061d
 8000e84:	080005e9 	.word	0x080005e9
 8000e88:	20000380 	.word	0x20000380
 8000e8c:	0800c1c4 	.word	0x0800c1c4
 8000e90:	08000b35 	.word	0x08000b35
 8000e94:	0800c1ec 	.word	0x0800c1ec
 8000e98:	08000ccd 	.word	0x08000ccd
 8000e9c:	0800c200 	.word	0x0800c200
 8000ea0:	08000d21 	.word	0x08000d21

08000ea4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eaa:	f001 f8a3 	bl	8001ff4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eae:	f000 f857 	bl	8000f60 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000eb2:	f000 f8a6 	bl	8001002 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb6:	f7ff fc03 	bl	80006c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eba:	f7ff fb6f 	bl	800059c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ebe:	f000 ffdb 	bl	8001e78 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000ec2:	f000 fd8f 	bl	80019e4 <MX_SPI3_Init>
  MX_I2C2_Init();
 8000ec6:	f7ff fc7d 	bl	80007c4 <MX_I2C2_Init>
  MX_SAI2_Init();
 8000eca:	f000 f90f 	bl	80010ec <MX_SAI2_Init>
  /* USER CODE BEGIN 2 */
  __HAL_SAI_ENABLE(&hsai_BlockA2);
 8000ece:	4b1b      	ldr	r3, [pc, #108]	@ (8000f3c <main+0x98>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	4b19      	ldr	r3, [pc, #100]	@ (8000f3c <main+0x98>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000edc:	601a      	str	r2, [r3, #0]

  sgtl5000_handle.hi2c = &hi2c2;
 8000ede:	4b18      	ldr	r3, [pc, #96]	@ (8000f40 <main+0x9c>)
 8000ee0:	4a18      	ldr	r2, [pc, #96]	@ (8000f44 <main+0xa0>)
 8000ee2:	601a      	str	r2, [r3, #0]
  sgtl5000_handle.i2c_address = SGTL5000_I2C_ADDR_WRITE;
 8000ee4:	4b16      	ldr	r3, [pc, #88]	@ (8000f40 <main+0x9c>)
 8000ee6:	2214      	movs	r2, #20
 8000ee8:	809a      	strh	r2, [r3, #4]
  sgtl5000_init(&sgtl5000_handle);
 8000eea:	4815      	ldr	r0, [pc, #84]	@ (8000f40 <main+0x9c>)
 8000eec:	f000 faf2 	bl	80014d4 <sgtl5000_init>

  uartRxSemaphore = xSemaphoreCreateBinary();
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	f008 f84b 	bl	8008f90 <xQueueGenericCreate>
 8000efa:	4603      	mov	r3, r0
 8000efc:	4a12      	ldr	r2, [pc, #72]	@ (8000f48 <main+0xa4>)
 8000efe:	6013      	str	r3, [r2, #0]
  HAL_UART_Receive_IT(&huart2, &rxCharBuffer, 1);
 8000f00:	2201      	movs	r2, #1
 8000f02:	4912      	ldr	r1, [pc, #72]	@ (8000f4c <main+0xa8>)
 8000f04:	4812      	ldr	r0, [pc, #72]	@ (8000f50 <main+0xac>)
 8000f06:	f006 fb93 	bl	8007630 <HAL_UART_Receive_IT>

  if (xTaskCreate(ShellTask, "Shell", 1024, NULL, 1, NULL) != pdPASS)
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	9301      	str	r3, [sp, #4]
 8000f0e:	2301      	movs	r3, #1
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	2300      	movs	r3, #0
 8000f14:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f18:	490e      	ldr	r1, [pc, #56]	@ (8000f54 <main+0xb0>)
 8000f1a:	480f      	ldr	r0, [pc, #60]	@ (8000f58 <main+0xb4>)
 8000f1c:	f008 fb12 	bl	8009544 <xTaskCreate>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d004      	beq.n	8000f30 <main+0x8c>
  {
	  printf("Task Creation Failed\r\n");
 8000f26:	480d      	ldr	r0, [pc, #52]	@ (8000f5c <main+0xb8>)
 8000f28:	f00a f840 	bl	800afac <puts>
	  Error_Handler();
 8000f2c:	f000 f8d8 	bl	80010e0 <Error_Handler>
  }
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000f30:	f7ff fba2 	bl	8000678 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000f34:	f007 fea6 	bl	8008c84 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f38:	bf00      	nop
 8000f3a:	e7fd      	b.n	8000f38 <main+0x94>
 8000f3c:	200003ac 	.word	0x200003ac
 8000f40:	200003a4 	.word	0x200003a4
 8000f44:	2000032c 	.word	0x2000032c
 8000f48:	2000039c 	.word	0x2000039c
 8000f4c:	200003a0 	.word	0x200003a0
 8000f50:	200005fc 	.word	0x200005fc
 8000f54:	0800c210 	.word	0x0800c210
 8000f58:	08000ded 	.word	0x08000ded
 8000f5c:	0800c218 	.word	0x0800c218

08000f60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b096      	sub	sp, #88	@ 0x58
 8000f64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f66:	f107 0314 	add.w	r3, r7, #20
 8000f6a:	2244      	movs	r2, #68	@ 0x44
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f00a f932 	bl	800b1d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f74:	463b      	mov	r3, r7
 8000f76:	2200      	movs	r2, #0
 8000f78:	601a      	str	r2, [r3, #0]
 8000f7a:	605a      	str	r2, [r3, #4]
 8000f7c:	609a      	str	r2, [r3, #8]
 8000f7e:	60da      	str	r2, [r3, #12]
 8000f80:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f82:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000f86:	f002 fb19 	bl	80035bc <HAL_PWREx_ControlVoltageScaling>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000f90:	f000 f8a6 	bl	80010e0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f94:	2302      	movs	r3, #2
 8000f96:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f9c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f9e:	2310      	movs	r3, #16
 8000fa0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000faa:	2301      	movs	r3, #1
 8000fac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000fae:	230a      	movs	r3, #10
 8000fb0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000fb2:	2307      	movs	r3, #7
 8000fb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f002 fb50 	bl	8003668 <HAL_RCC_OscConfig>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000fce:	f000 f887 	bl	80010e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd2:	230f      	movs	r3, #15
 8000fd4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000fe6:	463b      	mov	r3, r7
 8000fe8:	2104      	movs	r1, #4
 8000fea:	4618      	mov	r0, r3
 8000fec:	f002 ff18 	bl	8003e20 <HAL_RCC_ClockConfig>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ff6:	f000 f873 	bl	80010e0 <Error_Handler>
  }
}
 8000ffa:	bf00      	nop
 8000ffc:	3758      	adds	r7, #88	@ 0x58
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b0a2      	sub	sp, #136	@ 0x88
 8001006:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001008:	463b      	mov	r3, r7
 800100a:	2288      	movs	r2, #136	@ 0x88
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f00a f8e2 	bl	800b1d8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8001014:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001018:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 800101a:	2300      	movs	r3, #0
 800101c:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800101e:	2302      	movs	r3, #2
 8001020:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001022:	2301      	movs	r3, #1
 8001024:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 8001026:	230d      	movs	r3, #13
 8001028:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 800102a:	2311      	movs	r3, #17
 800102c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800102e:	2302      	movs	r3, #2
 8001030:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001032:	2302      	movs	r3, #2
 8001034:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8001036:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800103a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800103c:	463b      	mov	r3, r7
 800103e:	4618      	mov	r0, r3
 8001040:	f003 f944 	bl	80042cc <HAL_RCCEx_PeriphCLKConfig>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 800104a:	f000 f849 	bl	80010e0 <Error_Handler>
  }
}
 800104e:	bf00      	nop
 8001050:	3788      	adds	r7, #136	@ 0x88
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
	...

08001058 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a10      	ldr	r2, [pc, #64]	@ (80010a8 <HAL_UART_RxCpltCallback+0x50>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d119      	bne.n	800109e <HAL_UART_RxCpltCallback+0x46>
  {
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800106a:	2300      	movs	r3, #0
 800106c:	60fb      	str	r3, [r7, #12]

    xSemaphoreGiveFromISR(uartRxSemaphore, &xHigherPriorityTaskWoken);
 800106e:	4b0f      	ldr	r3, [pc, #60]	@ (80010ac <HAL_UART_RxCpltCallback+0x54>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f107 020c 	add.w	r2, r7, #12
 8001076:	4611      	mov	r1, r2
 8001078:	4618      	mov	r0, r3
 800107a:	f007 ffe3 	bl	8009044 <xQueueGiveFromISR>

    HAL_UART_Receive_IT(&huart2, &rxCharBuffer, 1);
 800107e:	2201      	movs	r2, #1
 8001080:	490b      	ldr	r1, [pc, #44]	@ (80010b0 <HAL_UART_RxCpltCallback+0x58>)
 8001082:	480c      	ldr	r0, [pc, #48]	@ (80010b4 <HAL_UART_RxCpltCallback+0x5c>)
 8001084:	f006 fad4 	bl	8007630 <HAL_UART_Receive_IT>

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d007      	beq.n	800109e <HAL_UART_RxCpltCallback+0x46>
 800108e:	4b0a      	ldr	r3, [pc, #40]	@ (80010b8 <HAL_UART_RxCpltCallback+0x60>)
 8001090:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001094:	601a      	str	r2, [r3, #0]
 8001096:	f3bf 8f4f 	dsb	sy
 800109a:	f3bf 8f6f 	isb	sy
  }
}
 800109e:	bf00      	nop
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40004400 	.word	0x40004400
 80010ac:	2000039c 	.word	0x2000039c
 80010b0:	200003a0 	.word	0x200003a0
 80010b4:	200005fc 	.word	0x200005fc
 80010b8:	e000ed04 	.word	0xe000ed04

080010bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a04      	ldr	r2, [pc, #16]	@ (80010dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d101      	bne.n	80010d2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80010ce:	f000 ffb1 	bl	8002034 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40001000 	.word	0x40001000

080010e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010e4:	b672      	cpsid	i
}
 80010e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <Error_Handler+0x8>

080010ec <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 80010f0:	4b2a      	ldr	r3, [pc, #168]	@ (800119c <MX_SAI2_Init+0xb0>)
 80010f2:	4a2b      	ldr	r2, [pc, #172]	@ (80011a0 <MX_SAI2_Init+0xb4>)
 80010f4:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 80010f6:	4b29      	ldr	r3, [pc, #164]	@ (800119c <MX_SAI2_Init+0xb0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 80010fc:	4b27      	ldr	r3, [pc, #156]	@ (800119c <MX_SAI2_Init+0xb0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001102:	4b26      	ldr	r3, [pc, #152]	@ (800119c <MX_SAI2_Init+0xb0>)
 8001104:	2200      	movs	r2, #0
 8001106:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001108:	4b24      	ldr	r3, [pc, #144]	@ (800119c <MX_SAI2_Init+0xb0>)
 800110a:	2200      	movs	r2, #0
 800110c:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800110e:	4b23      	ldr	r3, [pc, #140]	@ (800119c <MX_SAI2_Init+0xb0>)
 8001110:	2200      	movs	r2, #0
 8001112:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001114:	4b21      	ldr	r3, [pc, #132]	@ (800119c <MX_SAI2_Init+0xb0>)
 8001116:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800111a:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800111c:	4b1f      	ldr	r3, [pc, #124]	@ (800119c <MX_SAI2_Init+0xb0>)
 800111e:	2200      	movs	r2, #0
 8001120:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001122:	4b1e      	ldr	r3, [pc, #120]	@ (800119c <MX_SAI2_Init+0xb0>)
 8001124:	2200      	movs	r2, #0
 8001126:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001128:	4b1c      	ldr	r3, [pc, #112]	@ (800119c <MX_SAI2_Init+0xb0>)
 800112a:	2200      	movs	r2, #0
 800112c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800112e:	4b1b      	ldr	r3, [pc, #108]	@ (800119c <MX_SAI2_Init+0xb0>)
 8001130:	2200      	movs	r2, #0
 8001132:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001134:	2302      	movs	r3, #2
 8001136:	2200      	movs	r2, #0
 8001138:	2100      	movs	r1, #0
 800113a:	4818      	ldr	r0, [pc, #96]	@ (800119c <MX_SAI2_Init+0xb0>)
 800113c:	f004 fbe0 	bl	8005900 <HAL_SAI_InitProtocol>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8001146:	f7ff ffcb 	bl	80010e0 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 800114a:	4b16      	ldr	r3, [pc, #88]	@ (80011a4 <MX_SAI2_Init+0xb8>)
 800114c:	4a16      	ldr	r2, [pc, #88]	@ (80011a8 <MX_SAI2_Init+0xbc>)
 800114e:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8001150:	4b14      	ldr	r3, [pc, #80]	@ (80011a4 <MX_SAI2_Init+0xb8>)
 8001152:	2203      	movs	r2, #3
 8001154:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8001156:	4b13      	ldr	r3, [pc, #76]	@ (80011a4 <MX_SAI2_Init+0xb8>)
 8001158:	2201      	movs	r2, #1
 800115a:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800115c:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <MX_SAI2_Init+0xb8>)
 800115e:	2200      	movs	r2, #0
 8001160:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001162:	4b10      	ldr	r3, [pc, #64]	@ (80011a4 <MX_SAI2_Init+0xb8>)
 8001164:	2200      	movs	r2, #0
 8001166:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001168:	4b0e      	ldr	r3, [pc, #56]	@ (80011a4 <MX_SAI2_Init+0xb8>)
 800116a:	2200      	movs	r2, #0
 800116c:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 800116e:	4b0d      	ldr	r3, [pc, #52]	@ (80011a4 <MX_SAI2_Init+0xb8>)
 8001170:	2200      	movs	r2, #0
 8001172:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001174:	4b0b      	ldr	r3, [pc, #44]	@ (80011a4 <MX_SAI2_Init+0xb8>)
 8001176:	2200      	movs	r2, #0
 8001178:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800117a:	4b0a      	ldr	r3, [pc, #40]	@ (80011a4 <MX_SAI2_Init+0xb8>)
 800117c:	2200      	movs	r2, #0
 800117e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001180:	2302      	movs	r3, #2
 8001182:	2200      	movs	r2, #0
 8001184:	2100      	movs	r1, #0
 8001186:	4807      	ldr	r0, [pc, #28]	@ (80011a4 <MX_SAI2_Init+0xb8>)
 8001188:	f004 fbba 	bl	8005900 <HAL_SAI_InitProtocol>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8001192:	f7ff ffa5 	bl	80010e0 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	200003ac 	.word	0x200003ac
 80011a0:	40015804 	.word	0x40015804
 80011a4:	20000430 	.word	0x20000430
 80011a8:	40015824 	.word	0x40015824

080011ac <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08a      	sub	sp, #40	@ 0x28
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a64      	ldr	r2, [pc, #400]	@ (800134c <HAL_SAI_MspInit+0x1a0>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d15e      	bne.n	800127c <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 80011be:	4b64      	ldr	r3, [pc, #400]	@ (8001350 <HAL_SAI_MspInit+0x1a4>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d113      	bne.n	80011ee <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80011c6:	4b63      	ldr	r3, [pc, #396]	@ (8001354 <HAL_SAI_MspInit+0x1a8>)
 80011c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ca:	4a62      	ldr	r2, [pc, #392]	@ (8001354 <HAL_SAI_MspInit+0x1a8>)
 80011cc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80011d2:	4b60      	ldr	r3, [pc, #384]	@ (8001354 <HAL_SAI_MspInit+0x1a8>)
 80011d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011da:	613b      	str	r3, [r7, #16]
 80011dc:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 80011de:	2200      	movs	r2, #0
 80011e0:	2105      	movs	r1, #5
 80011e2:	204b      	movs	r0, #75	@ 0x4b
 80011e4:	f001 f822 	bl	800222c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 80011e8:	204b      	movs	r0, #75	@ 0x4b
 80011ea:	f001 f83b 	bl	8002264 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 80011ee:	4b58      	ldr	r3, [pc, #352]	@ (8001350 <HAL_SAI_MspInit+0x1a4>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	3301      	adds	r3, #1
 80011f4:	4a56      	ldr	r2, [pc, #344]	@ (8001350 <HAL_SAI_MspInit+0x1a4>)
 80011f6:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80011f8:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80011fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fe:	2302      	movs	r3, #2
 8001200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001206:	2300      	movs	r3, #0
 8001208:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800120a:	230d      	movs	r3, #13
 800120c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4619      	mov	r1, r3
 8001214:	4850      	ldr	r0, [pc, #320]	@ (8001358 <HAL_SAI_MspInit+0x1ac>)
 8001216:	f001 fa19 	bl	800264c <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 800121a:	4b50      	ldr	r3, [pc, #320]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 800121c:	4a50      	ldr	r2, [pc, #320]	@ (8001360 <HAL_SAI_MspInit+0x1b4>)
 800121e:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8001220:	4b4e      	ldr	r3, [pc, #312]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 8001222:	2201      	movs	r2, #1
 8001224:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001226:	4b4d      	ldr	r3, [pc, #308]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 8001228:	2210      	movs	r2, #16
 800122a:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800122c:	4b4b      	ldr	r3, [pc, #300]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 800122e:	2200      	movs	r2, #0
 8001230:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8001232:	4b4a      	ldr	r3, [pc, #296]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 8001234:	2280      	movs	r2, #128	@ 0x80
 8001236:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001238:	4b48      	ldr	r3, [pc, #288]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 800123a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800123e:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001240:	4b46      	ldr	r3, [pc, #280]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 8001242:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001246:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8001248:	4b44      	ldr	r3, [pc, #272]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 800124a:	2220      	movs	r2, #32
 800124c:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 800124e:	4b43      	ldr	r3, [pc, #268]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 8001250:	2200      	movs	r2, #0
 8001252:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8001254:	4841      	ldr	r0, [pc, #260]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 8001256:	f001 f813 	bl	8002280 <HAL_DMA_Init>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8001260:	f7ff ff3e 	bl	80010e0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	4a3d      	ldr	r2, [pc, #244]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 8001268:	671a      	str	r2, [r3, #112]	@ 0x70
 800126a:	4a3c      	ldr	r2, [pc, #240]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	4a3a      	ldr	r2, [pc, #232]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 8001274:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001276:	4a39      	ldr	r2, [pc, #228]	@ (800135c <HAL_SAI_MspInit+0x1b0>)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a38      	ldr	r2, [pc, #224]	@ (8001364 <HAL_SAI_MspInit+0x1b8>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d15e      	bne.n	8001344 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8001286:	4b32      	ldr	r3, [pc, #200]	@ (8001350 <HAL_SAI_MspInit+0x1a4>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d113      	bne.n	80012b6 <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800128e:	4b31      	ldr	r3, [pc, #196]	@ (8001354 <HAL_SAI_MspInit+0x1a8>)
 8001290:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001292:	4a30      	ldr	r2, [pc, #192]	@ (8001354 <HAL_SAI_MspInit+0x1a8>)
 8001294:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001298:	6613      	str	r3, [r2, #96]	@ 0x60
 800129a:	4b2e      	ldr	r3, [pc, #184]	@ (8001354 <HAL_SAI_MspInit+0x1a8>)
 800129c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800129e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012a2:	60fb      	str	r3, [r7, #12]
 80012a4:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2105      	movs	r1, #5
 80012aa:	204b      	movs	r0, #75	@ 0x4b
 80012ac:	f000 ffbe 	bl	800222c <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 80012b0:	204b      	movs	r0, #75	@ 0x4b
 80012b2:	f000 ffd7 	bl	8002264 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 80012b6:	4b26      	ldr	r3, [pc, #152]	@ (8001350 <HAL_SAI_MspInit+0x1a4>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	3301      	adds	r3, #1
 80012bc:	4a24      	ldr	r2, [pc, #144]	@ (8001350 <HAL_SAI_MspInit+0x1a4>)
 80012be:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80012c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c6:	2302      	movs	r3, #2
 80012c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ce:	2300      	movs	r3, #0
 80012d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80012d2:	230d      	movs	r3, #13
 80012d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	4822      	ldr	r0, [pc, #136]	@ (8001368 <HAL_SAI_MspInit+0x1bc>)
 80012de:	f001 f9b5 	bl	800264c <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 80012e2:	4b22      	ldr	r3, [pc, #136]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 80012e4:	4a22      	ldr	r2, [pc, #136]	@ (8001370 <HAL_SAI_MspInit+0x1c4>)
 80012e6:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 80012e8:	4b20      	ldr	r3, [pc, #128]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 80012ea:	2201      	movs	r2, #1
 80012ec:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012ee:	4b1f      	ldr	r3, [pc, #124]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 80012f4:	4b1d      	ldr	r3, [pc, #116]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 80012fa:	4b1c      	ldr	r3, [pc, #112]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 80012fc:	2280      	movs	r2, #128	@ 0x80
 80012fe:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001300:	4b1a      	ldr	r3, [pc, #104]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 8001302:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001306:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001308:	4b18      	ldr	r3, [pc, #96]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 800130a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800130e:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8001310:	4b16      	ldr	r3, [pc, #88]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 8001312:	2220      	movs	r2, #32
 8001314:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8001316:	4b15      	ldr	r3, [pc, #84]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 8001318:	2200      	movs	r2, #0
 800131a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 800131c:	4813      	ldr	r0, [pc, #76]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 800131e:	f000 ffaf 	bl	8002280 <HAL_DMA_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8001328:	f7ff feda 	bl	80010e0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4a0f      	ldr	r2, [pc, #60]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 8001330:	671a      	str	r2, [r3, #112]	@ 0x70
 8001332:	4a0e      	ldr	r2, [pc, #56]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4a0c      	ldr	r2, [pc, #48]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 800133c:	66da      	str	r2, [r3, #108]	@ 0x6c
 800133e:	4a0b      	ldr	r2, [pc, #44]	@ (800136c <HAL_SAI_MspInit+0x1c0>)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001344:	bf00      	nop
 8001346:	3728      	adds	r7, #40	@ 0x28
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40015804 	.word	0x40015804
 8001350:	20000544 	.word	0x20000544
 8001354:	40021000 	.word	0x40021000
 8001358:	48000400 	.word	0x48000400
 800135c:	200004b4 	.word	0x200004b4
 8001360:	4002006c 	.word	0x4002006c
 8001364:	40015824 	.word	0x40015824
 8001368:	48000800 	.word	0x48000800
 800136c:	200004fc 	.word	0x200004fc
 8001370:	40020080 	.word	0x40020080

08001374 <sgtl5000_i2c_write_register>:
#include "sgtl5000.h"
#include "main.h"
#include <stdio.h>

HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t value) {
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af02      	add	r7, sp, #8
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	460b      	mov	r3, r1
 800137e:	807b      	strh	r3, [r7, #2]
 8001380:	4613      	mov	r3, r2
 8001382:	803b      	strh	r3, [r7, #0]
    uint8_t data[4];
    data[0] = (reg >> 8) & 0xFF;        // High byte of the register address
 8001384:	887b      	ldrh	r3, [r7, #2]
 8001386:	0a1b      	lsrs	r3, r3, #8
 8001388:	b29b      	uxth	r3, r3
 800138a:	b2db      	uxtb	r3, r3
 800138c:	723b      	strb	r3, [r7, #8]
    data[1] = reg & 0xFF;               // Low byte of the register address
 800138e:	887b      	ldrh	r3, [r7, #2]
 8001390:	b2db      	uxtb	r3, r3
 8001392:	727b      	strb	r3, [r7, #9]
    data[2] = (value >> 8) & 0xFF;      // High byte of the value
 8001394:	883b      	ldrh	r3, [r7, #0]
 8001396:	0a1b      	lsrs	r3, r3, #8
 8001398:	b29b      	uxth	r3, r3
 800139a:	b2db      	uxtb	r3, r3
 800139c:	72bb      	strb	r3, [r7, #10]
    data[3] = value & 0xFF;             // Low byte of the value
 800139e:	883b      	ldrh	r3, [r7, #0]
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	72fb      	strb	r3, [r7, #11]

    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, data, 4, HAL_MAX_DELAY);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6818      	ldr	r0, [r3, #0]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	8899      	ldrh	r1, [r3, #4]
 80013ac:	f107 0208 	add.w	r2, r7, #8
 80013b0:	f04f 33ff 	mov.w	r3, #4294967295
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	2304      	movs	r3, #4
 80013b8:	f001 fba6 	bl	8002b08 <HAL_I2C_Master_Transmit>
 80013bc:	4603      	mov	r3, r0
 80013be:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d005      	beq.n	80013d2 <sgtl5000_i2c_write_register+0x5e>
        printf("SGTL5000 Write Error: Reg 0x%04X, Val 0x%04X, Status %d\r\n", reg, value, status);
 80013c6:	8879      	ldrh	r1, [r7, #2]
 80013c8:	883a      	ldrh	r2, [r7, #0]
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	4803      	ldr	r0, [pc, #12]	@ (80013dc <sgtl5000_i2c_write_register+0x68>)
 80013ce:	f009 fd85 	bl	800aedc <iprintf>
    }
    return status;
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	0800c230 	.word	0x0800c230

080013e0 <sgtl5000_i2c_read_register>:

HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t *value) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af02      	add	r7, sp, #8
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	460b      	mov	r3, r1
 80013ea:	607a      	str	r2, [r7, #4]
 80013ec:	817b      	strh	r3, [r7, #10]
    uint8_t reg_addr[2];
    uint8_t data_rx[2];

    reg_addr[0] = (reg >> 8) & 0xFF;    // High byte of the register address
 80013ee:	897b      	ldrh	r3, [r7, #10]
 80013f0:	0a1b      	lsrs	r3, r3, #8
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	753b      	strb	r3, [r7, #20]
    reg_addr[1] = reg & 0xFF;           // Low byte of the register address
 80013f8:	897b      	ldrh	r3, [r7, #10]
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	757b      	strb	r3, [r7, #21]

    // Send register address
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, reg_addr, 2, HAL_MAX_DELAY);
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	6818      	ldr	r0, [r3, #0]
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	8899      	ldrh	r1, [r3, #4]
 8001406:	f107 0214 	add.w	r2, r7, #20
 800140a:	f04f 33ff 	mov.w	r3, #4294967295
 800140e:	9300      	str	r3, [sp, #0]
 8001410:	2302      	movs	r3, #2
 8001412:	f001 fb79 	bl	8002b08 <HAL_I2C_Master_Transmit>
 8001416:	4603      	mov	r3, r0
 8001418:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 800141a:	7dfb      	ldrb	r3, [r7, #23]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d007      	beq.n	8001430 <sgtl5000_i2c_read_register+0x50>
        printf("SGTL5000 Read Error (Addr Tx): Reg 0x%04X, Status %d\r\n", reg, status);
 8001420:	897b      	ldrh	r3, [r7, #10]
 8001422:	7dfa      	ldrb	r2, [r7, #23]
 8001424:	4619      	mov	r1, r3
 8001426:	4817      	ldr	r0, [pc, #92]	@ (8001484 <sgtl5000_i2c_read_register+0xa4>)
 8001428:	f009 fd58 	bl	800aedc <iprintf>
        return status;
 800142c:	7dfb      	ldrb	r3, [r7, #23]
 800142e:	e024      	b.n	800147a <sgtl5000_i2c_read_register+0x9a>
    }

    // Receive data
    status = HAL_I2C_Master_Receive(h_sgtl5000->hi2c, h_sgtl5000->i2c_address, data_rx, 2, HAL_MAX_DELAY);
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	6818      	ldr	r0, [r3, #0]
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	8899      	ldrh	r1, [r3, #4]
 8001438:	f107 0210 	add.w	r2, r7, #16
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	2302      	movs	r3, #2
 8001444:	f001 fc78 	bl	8002d38 <HAL_I2C_Master_Receive>
 8001448:	4603      	mov	r3, r0
 800144a:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 800144c:	7dfb      	ldrb	r3, [r7, #23]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d007      	beq.n	8001462 <sgtl5000_i2c_read_register+0x82>
        printf("SGTL5000 Read Error (Data Rx): Reg 0x%04X, Status %d\r\n", reg, status);
 8001452:	897b      	ldrh	r3, [r7, #10]
 8001454:	7dfa      	ldrb	r2, [r7, #23]
 8001456:	4619      	mov	r1, r3
 8001458:	480b      	ldr	r0, [pc, #44]	@ (8001488 <sgtl5000_i2c_read_register+0xa8>)
 800145a:	f009 fd3f 	bl	800aedc <iprintf>
        return status;
 800145e:	7dfb      	ldrb	r3, [r7, #23]
 8001460:	e00b      	b.n	800147a <sgtl5000_i2c_read_register+0x9a>
    }

    *value = (data_rx[0] << 8) | data_rx[1]; // Combine bytes to 16-bit value
 8001462:	7c3b      	ldrb	r3, [r7, #16]
 8001464:	b21b      	sxth	r3, r3
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	b21a      	sxth	r2, r3
 800146a:	7c7b      	ldrb	r3, [r7, #17]
 800146c:	b21b      	sxth	r3, r3
 800146e:	4313      	orrs	r3, r2
 8001470:	b21b      	sxth	r3, r3
 8001472:	b29a      	uxth	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 8001478:	2300      	movs	r3, #0
}
 800147a:	4618      	mov	r0, r3
 800147c:	3718      	adds	r7, #24
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	0800c26c 	.word	0x0800c26c
 8001488:	0800c2a4 	.word	0x0800c2a4

0800148c <sgtl5000_i2c_set_bit>:

HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t *h_sgtl5000, uint16_t reg, uint16_t mask) {
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	807b      	strh	r3, [r7, #2]
 8001498:	4613      	mov	r3, r2
 800149a:	803b      	strh	r3, [r7, #0]
    uint16_t current_value;
    HAL_StatusTypeDef ret = sgtl5000_i2c_read_register(h_sgtl5000, reg, &current_value);
 800149c:	f107 020c 	add.w	r2, r7, #12
 80014a0:	887b      	ldrh	r3, [r7, #2]
 80014a2:	4619      	mov	r1, r3
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f7ff ff9b 	bl	80013e0 <sgtl5000_i2c_read_register>
 80014aa:	4603      	mov	r3, r0
 80014ac:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) return ret;
 80014ae:	7bfb      	ldrb	r3, [r7, #15]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <sgtl5000_i2c_set_bit+0x2c>
 80014b4:	7bfb      	ldrb	r3, [r7, #15]
 80014b6:	e009      	b.n	80014cc <sgtl5000_i2c_set_bit+0x40>
    return sgtl5000_i2c_write_register(h_sgtl5000, reg, current_value | mask);
 80014b8:	89ba      	ldrh	r2, [r7, #12]
 80014ba:	883b      	ldrh	r3, [r7, #0]
 80014bc:	4313      	orrs	r3, r2
 80014be:	b29a      	uxth	r2, r3
 80014c0:	887b      	ldrh	r3, [r7, #2]
 80014c2:	4619      	mov	r1, r3
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f7ff ff55 	bl	8001374 <sgtl5000_i2c_write_register>
 80014ca:	4603      	mov	r3, r0
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3710      	adds	r7, #16
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <sgtl5000_init>:
    HAL_StatusTypeDef ret = sgtl5000_i2c_read_register(h_sgtl5000, reg, &current_value);
    if (ret != HAL_OK) return ret;
    return sgtl5000_i2c_write_register(h_sgtl5000, reg, current_value & ~mask);
}

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t *h_sgtl5000) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret = HAL_OK;
 80014dc:	2300      	movs	r3, #0
 80014de:	73fb      	strb	r3, [r7, #15]
    uint16_t chip_id_value;

    printf("SGTL5000: Starting initialization...\r\n");
 80014e0:	485f      	ldr	r0, [pc, #380]	@ (8001660 <sgtl5000_init+0x18c>)
 80014e2:	f009 fd63 	bl	800afac <puts>

    // --- 1. Read CHIP_ID to verify communication ---
    ret = sgtl5000_i2c_read_register(h_sgtl5000, SGTL5000_CHIP_ID, &chip_id_value);
 80014e6:	f107 030c 	add.w	r3, r7, #12
 80014ea:	461a      	mov	r2, r3
 80014ec:	2100      	movs	r1, #0
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7ff ff76 	bl	80013e0 <sgtl5000_i2c_read_register>
 80014f4:	4603      	mov	r3, r0
 80014f6:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) {
 80014f8:	7bfb      	ldrb	r3, [r7, #15]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d006      	beq.n	800150c <sgtl5000_init+0x38>
        printf("SGTL5000: Failed to read CHIP_ID. Status: %d\r\n", ret);
 80014fe:	7bfb      	ldrb	r3, [r7, #15]
 8001500:	4619      	mov	r1, r3
 8001502:	4858      	ldr	r0, [pc, #352]	@ (8001664 <sgtl5000_init+0x190>)
 8001504:	f009 fcea 	bl	800aedc <iprintf>
        return ret;
 8001508:	7bfb      	ldrb	r3, [r7, #15]
 800150a:	e0a4      	b.n	8001656 <sgtl5000_init+0x182>
    }
    printf("SGTL5000: CHIP_ID = 0x%04X \r\n", chip_id_value);
 800150c:	89bb      	ldrh	r3, [r7, #12]
 800150e:	4619      	mov	r1, r3
 8001510:	4855      	ldr	r0, [pc, #340]	@ (8001668 <sgtl5000_init+0x194>)
 8001512:	f009 fce3 	bl	800aedc <iprintf>


    // Power up LINEOUT, HP, ADC, DAC, REFTOP, VAG (from ANA_POWER register)
    // Value: 0x6AFF (bits: LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, 0x6AFF);
 8001516:	f646 22ff 	movw	r2, #27391	@ 0x6aff
 800151a:	2130      	movs	r1, #48	@ 0x30
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f7ff ff29 	bl	8001374 <sgtl5000_i2c_write_register>
 8001522:	4603      	mov	r3, r0
 8001524:	461a      	mov	r2, r3
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	4313      	orrs	r3, r2
 800152a:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_ANA_POWER set to 0x6AFF\r\n");
 800152c:	484f      	ldr	r0, [pc, #316]	@ (800166c <sgtl5000_init+0x198>)
 800152e:	f009 fd3d 	bl	800afac <puts>

    // Configure charge pump to use VDDIO rail (bit 5 and bit 6 of LINREG_CTRL)
    // This is needed if VDDA and VDDIO are > 3.1V (e.g., 3.3V)
    ret |= sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, (1 << 5) | (1 << 6));
 8001532:	2260      	movs	r2, #96	@ 0x60
 8001534:	2126      	movs	r1, #38	@ 0x26
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f7ff ffa8 	bl	800148c <sgtl5000_i2c_set_bit>
 800153c:	4603      	mov	r3, r0
 800153e:	461a      	mov	r2, r3
 8001540:	7bfb      	ldrb	r3, [r7, #15]
 8001542:	4313      	orrs	r3, r2
 8001544:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_LINREG_CTRL charge pump configured\r\n");
 8001546:	484a      	ldr	r0, [pc, #296]	@ (8001670 <sgtl5000_init+0x19c>)
 8001548:	f009 fd30 	bl	800afac <puts>

    // Set ground, ADC, DAC reference voltage (VDDA/2) and bias current.
    // Assuming VDDA = 3.3V, VDDA/2 is approx 1.65V. The default 0.8V is 0x0118.
    // For 1.575V VAG_VAL (0x01FF) and BIAS_CTRL = -50% (bit 1) and SMALL_POP = 1 (bit 0)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, 0x01FF);
 800154c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8001550:	2128      	movs	r1, #40	@ 0x28
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff ff0e 	bl	8001374 <sgtl5000_i2c_write_register>
 8001558:	4603      	mov	r3, r0
 800155a:	461a      	mov	r2, r3
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	4313      	orrs	r3, r2
 8001560:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_REF_CTRL set to 0x01FF\r\n");
 8001562:	4844      	ldr	r0, [pc, #272]	@ (8001674 <sgtl5000_init+0x1a0>)
 8001564:	f009 fd22 	bl	800afac <puts>

    // Set LINEOUT reference voltage to VDDIO/2 (1.65 V) and bias current to 0.36 mA
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, 0x031E);
 8001568:	f240 321e 	movw	r2, #798	@ 0x31e
 800156c:	212c      	movs	r1, #44	@ 0x2c
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f7ff ff00 	bl	8001374 <sgtl5000_i2c_write_register>
 8001574:	4603      	mov	r3, r0
 8001576:	461a      	mov	r2, r3
 8001578:	7bfb      	ldrb	r3, [r7, #15]
 800157a:	4313      	orrs	r3, r2
 800157c:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_LINE_OUT_CTRL set to 0x031E\r\n");
 800157e:	483e      	ldr	r0, [pc, #248]	@ (8001678 <sgtl5000_init+0x1a4>)
 8001580:	f009 fd14 	bl	800afac <puts>

    // Enable short detect mode for headphone (HP_OUT)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, 0x1106);
 8001584:	f241 1206 	movw	r2, #4358	@ 0x1106
 8001588:	213c      	movs	r1, #60	@ 0x3c
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f7ff fef2 	bl	8001374 <sgtl5000_i2c_write_register>
 8001590:	4603      	mov	r3, r0
 8001592:	461a      	mov	r2, r3
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	4313      	orrs	r3, r2
 8001598:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_SHORT_CTRL set to 0x1106\r\n");
 800159a:	4838      	ldr	r0, [pc, #224]	@ (800167c <sgtl5000_init+0x1a8>)
 800159c:	f009 fd06 	bl	800afac <puts>

    // Enable Zero-cross detect for HP_OUT and ADC (CHIP_ANA_CTRL)
    // And set ADC input to Line-In
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, 0x0004); // SELECT_ADC = LINEIN
 80015a0:	2204      	movs	r2, #4
 80015a2:	2124      	movs	r1, #36	@ 0x24
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f7ff fee5 	bl	8001374 <sgtl5000_i2c_write_register>
 80015aa:	4603      	mov	r3, r0
 80015ac:	461a      	mov	r2, r3
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_ANA_CTRL set to 0x0004 (ADC from Line-In)\r\n");
 80015b4:	4832      	ldr	r0, [pc, #200]	@ (8001680 <sgtl5000_init+0x1ac>)
 80015b6:	f009 fcf9 	bl	800afac <puts>

    // Power up desired digital blocks: I2S_IN, I2S_OUT, DAC, ADC
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, 0x0073);
 80015ba:	2273      	movs	r2, #115	@ 0x73
 80015bc:	2102      	movs	r1, #2
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff fed8 	bl	8001374 <sgtl5000_i2c_write_register>
 80015c4:	4603      	mov	r3, r0
 80015c6:	461a      	mov	r2, r3
 80015c8:	7bfb      	ldrb	r3, [r7, #15]
 80015ca:	4313      	orrs	r3, r2
 80015cc:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_DIG_POWER set to 0x0073\r\n");
 80015ce:	482d      	ldr	r0, [pc, #180]	@ (8001684 <sgtl5000_init+0x1b0>)
 80015d0:	f009 fcec 	bl	800afac <puts>

    // --- 3. System MCLK and Sample Clock ---

    // Configure SYS_FS (sample rate) to 48 kHz. MCLK_FREQ is for 256*Fs
    // For 48kHz, SYS_FS = 0x0002 (bits 3:2)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, 0x0004); // SYS_FS = 48kHz (bit 2 is 1)
 80015d4:	2204      	movs	r2, #4
 80015d6:	2104      	movs	r1, #4
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f7ff fecb 	bl	8001374 <sgtl5000_i2c_write_register>
 80015de:	4603      	mov	r3, r0
 80015e0:	461a      	mov	r2, r3
 80015e2:	7bfb      	ldrb	r3, [r7, #15]
 80015e4:	4313      	orrs	r3, r2
 80015e6:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_CLK_CTRL set to 0x0004 (48kHz SYS_FS)\r\n");
 80015e8:	4827      	ldr	r0, [pc, #156]	@ (8001688 <sgtl5000_init+0x1b4>)
 80015ea:	f009 fcdf 	bl	800afac <puts>

    // Configure I2S interface in slave mode (SGTL5000 acts as slave to STM32)
    // I2S_MS=0 (Slave), I2S_DLEN=16 bits (0x10)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, 0x0130);
 80015ee:	f44f 7298 	mov.w	r2, #304	@ 0x130
 80015f2:	2106      	movs	r1, #6
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7ff febd 	bl	8001374 <sgtl5000_i2c_write_register>
 80015fa:	4603      	mov	r3, r0
 80015fc:	461a      	mov	r2, r3
 80015fe:	7bfb      	ldrb	r3, [r7, #15]
 8001600:	4313      	orrs	r3, r2
 8001602:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_I2S_CTRL set to 0x0130 (I2S Slave, 16-bit)\r\n");
 8001604:	4821      	ldr	r0, [pc, #132]	@ (800168c <sgtl5000_init+0x1b8>)
 8001606:	f009 fcd1 	bl	800afac <puts>

    // --- 4. Input/Output Routing ---

    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, 0x0000); // DAC_MUTE = 0
 800160a:	2200      	movs	r2, #0
 800160c:	210e      	movs	r1, #14
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff feb0 	bl	8001374 <sgtl5000_i2c_write_register>
 8001614:	4603      	mov	r3, r0
 8001616:	461a      	mov	r2, r3
 8001618:	7bfb      	ldrb	r3, [r7, #15]
 800161a:	4313      	orrs	r3, r2
 800161c:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_ADCDAC_CTRL set to 0x0000 (DAC Unmuted)\r\n");
 800161e:	481c      	ldr	r0, [pc, #112]	@ (8001690 <sgtl5000_init+0x1bc>)
 8001620:	f009 fcc4 	bl	800afac <puts>

    // Set DAC volume (0dB, max)
    ret |= sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, 0x3C3C); // 0x3C = 0dB
 8001624:	f643 423c 	movw	r2, #15420	@ 0x3c3c
 8001628:	2110      	movs	r1, #16
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff fea2 	bl	8001374 <sgtl5000_i2c_write_register>
 8001630:	4603      	mov	r3, r0
 8001632:	461a      	mov	r2, r3
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	4313      	orrs	r3, r2
 8001638:	73fb      	strb	r3, [r7, #15]
    printf("SGTL5000: CHIP_DAC_VOL set to 0x3C3C (0dB)\r\n");
 800163a:	4816      	ldr	r0, [pc, #88]	@ (8001694 <sgtl5000_init+0x1c0>)
 800163c:	f009 fcb6 	bl	800afac <puts>

    if (ret != HAL_OK) {
 8001640:	7bfb      	ldrb	r3, [r7, #15]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d003      	beq.n	800164e <sgtl5000_init+0x17a>
        printf("SGTL5000: Initialization failed during one or more steps.\r\n");
 8001646:	4814      	ldr	r0, [pc, #80]	@ (8001698 <sgtl5000_init+0x1c4>)
 8001648:	f009 fcb0 	bl	800afac <puts>
 800164c:	e002      	b.n	8001654 <sgtl5000_init+0x180>
    } else {
        printf("SGTL5000: Initialization complete.\r\n");
 800164e:	4813      	ldr	r0, [pc, #76]	@ (800169c <sgtl5000_init+0x1c8>)
 8001650:	f009 fcac 	bl	800afac <puts>
    }

    return ret;
 8001654:	7bfb      	ldrb	r3, [r7, #15]
}
 8001656:	4618      	mov	r0, r3
 8001658:	3710      	adds	r7, #16
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	0800c2dc 	.word	0x0800c2dc
 8001664:	0800c304 	.word	0x0800c304
 8001668:	0800c334 	.word	0x0800c334
 800166c:	0800c354 	.word	0x0800c354
 8001670:	0800c37c 	.word	0x0800c37c
 8001674:	0800c3b0 	.word	0x0800c3b0
 8001678:	0800c3d8 	.word	0x0800c3d8
 800167c:	0800c404 	.word	0x0800c404
 8001680:	0800c430 	.word	0x0800c430
 8001684:	0800c46c 	.word	0x0800c46c
 8001688:	0800c494 	.word	0x0800c494
 800168c:	0800c4cc 	.word	0x0800c4cc
 8001690:	0800c508 	.word	0x0800c508
 8001694:	0800c540 	.word	0x0800c540
 8001698:	0800c56c 	.word	0x0800c56c
 800169c:	0800c5a8 	.word	0x0800c5a8

080016a0 <sh_help>:

#include "shell.h"

#include <stdio.h>

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 80016a0:	b590      	push	{r4, r7, lr}
 80016a2:	b089      	sub	sp, #36	@ 0x24
 80016a4:	af02      	add	r7, sp, #8
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	60b9      	str	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]
 80016b0:	e029      	b.n	8001706 <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80016b8:	68f9      	ldr	r1, [r7, #12]
 80016ba:	697a      	ldr	r2, [r7, #20]
 80016bc:	4613      	mov	r3, r2
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	4413      	add	r3, r2
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	440b      	add	r3, r1
 80016c6:	3304      	adds	r3, #4
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	461c      	mov	r4, r3
 80016cc:	68f9      	ldr	r1, [r7, #12]
 80016ce:	697a      	ldr	r2, [r7, #20]
 80016d0:	4613      	mov	r3, r2
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	4413      	add	r3, r2
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	440b      	add	r3, r1
 80016da:	330c      	adds	r3, #12
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	9300      	str	r3, [sp, #0]
 80016e0:	4623      	mov	r3, r4
 80016e2:	4a0e      	ldr	r2, [pc, #56]	@ (800171c <sh_help+0x7c>)
 80016e4:	2128      	movs	r1, #40	@ 0x28
 80016e6:	f009 fc69 	bl	800afbc <sniprintf>
 80016ea:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80016f2:	68fa      	ldr	r2, [r7, #12]
 80016f4:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80016f8:	6939      	ldr	r1, [r7, #16]
 80016fa:	b289      	uxth	r1, r1
 80016fc:	4610      	mov	r0, r2
 80016fe:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	3301      	adds	r3, #1
 8001704:	617b      	str	r3, [r7, #20]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	697a      	ldr	r2, [r7, #20]
 800170c:	429a      	cmp	r2, r3
 800170e:	dbd0      	blt.n	80016b2 <sh_help+0x12>
	}

	return 0;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	371c      	adds	r7, #28
 8001716:	46bd      	mov	sp, r7
 8001718:	bd90      	pop	{r4, r7, pc}
 800171a:	bf00      	nop
 800171c:	0800c5cc 	.word	0x0800c5cc

08001720 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
	int size = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001738:	4a0c      	ldr	r2, [pc, #48]	@ (800176c <shell_init+0x4c>)
 800173a:	2128      	movs	r1, #40	@ 0x28
 800173c:	4618      	mov	r0, r3
 800173e:	f009 fc3d 	bl	800afbc <sniprintf>
 8001742:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001750:	68f9      	ldr	r1, [r7, #12]
 8001752:	b289      	uxth	r1, r1
 8001754:	4610      	mov	r0, r2
 8001756:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 8001758:	4b05      	ldr	r3, [pc, #20]	@ (8001770 <shell_init+0x50>)
 800175a:	4a06      	ldr	r2, [pc, #24]	@ (8001774 <shell_init+0x54>)
 800175c:	2168      	movs	r1, #104	@ 0x68
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f000 f80a 	bl	8001778 <shell_add>
}
 8001764:	bf00      	nop
 8001766:	3710      	adds	r7, #16
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	0800c5d8 	.word	0x0800c5d8
 8001770:	0800c600 	.word	0x0800c600
 8001774:	080016a1 	.word	0x080016a1

08001778 <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	607a      	str	r2, [r7, #4]
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	460b      	mov	r3, r1
 8001786:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2b3f      	cmp	r3, #63	@ 0x3f
 800178e:	dc27      	bgt.n	80017e0 <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	68f9      	ldr	r1, [r7, #12]
 8001796:	4613      	mov	r3, r2
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	4413      	add	r3, r2
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	440b      	add	r3, r1
 80017a0:	3304      	adds	r3, #4
 80017a2:	7afa      	ldrb	r2, [r7, #11]
 80017a4:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	68f9      	ldr	r1, [r7, #12]
 80017ac:	4613      	mov	r3, r2
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	4413      	add	r3, r2
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	440b      	add	r3, r1
 80017b6:	3308      	adds	r3, #8
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	68f9      	ldr	r1, [r7, #12]
 80017c2:	4613      	mov	r3, r2
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	4413      	add	r3, r2
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	440b      	add	r3, r1
 80017cc:	330c      	adds	r3, #12
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	1c5a      	adds	r2, r3, #1
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	601a      	str	r2, [r3, #0]
		return 0;
 80017dc:	2300      	movs	r3, #0
 80017de:	e001      	b.n	80017e4 <shell_add+0x6c>
	}

	return -1;
 80017e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b090      	sub	sp, #64	@ 0x40
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001802:	2300      	movs	r3, #0
 8001804:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001806:	e041      	b.n	800188c <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 8001808:	6879      	ldr	r1, [r7, #4]
 800180a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800180c:	4613      	mov	r3, r2
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	4413      	add	r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	440b      	add	r3, r1
 8001816:	3304      	adds	r3, #4
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800181e:	429a      	cmp	r2, r3
 8001820:	d131      	bne.n	8001886 <shell_exec+0x96>
			argc = 1;
 8001822:	2301      	movs	r3, #1
 8001824:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	637b      	str	r3, [r7, #52]	@ 0x34
 800182e:	e013      	b.n	8001858 <shell_exec+0x68>
				if(*p == ' ') {
 8001830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	2b20      	cmp	r3, #32
 8001836:	d10c      	bne.n	8001852 <shell_exec+0x62>
					*p = '\0';
 8001838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800183a:	2200      	movs	r2, #0
 800183c:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 800183e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001840:	1c5a      	adds	r2, r3, #1
 8001842:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001844:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001846:	3201      	adds	r2, #1
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	3340      	adds	r3, #64	@ 0x40
 800184c:	443b      	add	r3, r7
 800184e:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001854:	3301      	adds	r3, #1
 8001856:	637b      	str	r3, [r7, #52]	@ 0x34
 8001858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d002      	beq.n	8001866 <shell_exec+0x76>
 8001860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001862:	2b07      	cmp	r3, #7
 8001864:	dde4      	ble.n	8001830 <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 8001866:	6879      	ldr	r1, [r7, #4]
 8001868:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800186a:	4613      	mov	r3, r2
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	4413      	add	r3, r2
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	440b      	add	r3, r1
 8001874:	3308      	adds	r3, #8
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f107 020c 	add.w	r2, r7, #12
 800187c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	4798      	blx	r3
 8001882:	4603      	mov	r3, r0
 8001884:	e01d      	b.n	80018c2 <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001888:	3301      	adds	r3, #1
 800188a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001892:	429a      	cmp	r2, r3
 8001894:	dbb8      	blt.n	8001808 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800189c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80018a0:	4a0a      	ldr	r2, [pc, #40]	@ (80018cc <shell_exec+0xdc>)
 80018a2:	2128      	movs	r1, #40	@ 0x28
 80018a4:	f009 fb8a 	bl	800afbc <sniprintf>
 80018a8:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80018b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80018b8:	b289      	uxth	r1, r1
 80018ba:	4610      	mov	r0, r2
 80018bc:	4798      	blx	r3
	return -1;
 80018be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3740      	adds	r7, #64	@ 0x40
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	0800c608 	.word	0x0800c608

080018d0 <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
	int reading = 0;
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]
	int pos = 0;
 80018dc:	2300      	movs	r3, #0
 80018de:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80018e6:	2102      	movs	r1, #2
 80018e8:	483a      	ldr	r0, [pc, #232]	@ (80019d4 <shell_run+0x104>)
 80018ea:	4798      	blx	r3
		reading = 1;
 80018ec:	2301      	movs	r3, #1
 80018ee:	617b      	str	r3, [r7, #20]

		while(reading) {
 80018f0:	e064      	b.n	80019bc <shell_run+0xec>
			char c;
			h_shell->drv.receive(&c, 1);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 80018f8:	f107 020b 	add.w	r2, r7, #11
 80018fc:	2101      	movs	r1, #1
 80018fe:	4610      	mov	r0, r2
 8001900:	4798      	blx	r3
			int size;

			switch (c) {
 8001902:	7afb      	ldrb	r3, [r7, #11]
 8001904:	2b08      	cmp	r3, #8
 8001906:	d036      	beq.n	8001976 <shell_run+0xa6>
 8001908:	2b0d      	cmp	r3, #13
 800190a:	d141      	bne.n	8001990 <shell_run+0xc0>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001912:	4a31      	ldr	r2, [pc, #196]	@ (80019d8 <shell_run+0x108>)
 8001914:	2128      	movs	r1, #40	@ 0x28
 8001916:	4618      	mov	r0, r3
 8001918:	f009 fb50 	bl	800afbc <sniprintf>
 800191c:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800192a:	68f9      	ldr	r1, [r7, #12]
 800192c:	b289      	uxth	r1, r1
 800192e:	4610      	mov	r0, r2
 8001930:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	1c5a      	adds	r2, r3, #1
 8001936:	613a      	str	r2, [r7, #16]
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	4413      	add	r3, r2
 800193c:	2200      	movs	r2, #0
 800193e:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 800194e:	4a23      	ldr	r2, [pc, #140]	@ (80019dc <shell_run+0x10c>)
 8001950:	2128      	movs	r1, #40	@ 0x28
 8001952:	f009 fb33 	bl	800afbc <sniprintf>
 8001956:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001964:	68f9      	ldr	r1, [r7, #12]
 8001966:	b289      	uxth	r1, r1
 8001968:	4610      	mov	r0, r2
 800196a:	4798      	blx	r3
				reading = 0;        //exit read loop
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8001970:	2300      	movs	r3, #0
 8001972:	613b      	str	r3, [r7, #16]
				break;
 8001974:	e022      	b.n	80019bc <shell_run+0xec>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	2b00      	cmp	r3, #0
 800197a:	dd1e      	ble.n	80019ba <shell_run+0xea>
					pos--;          //remove it in buffer
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	3b01      	subs	r3, #1
 8001980:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001988:	2103      	movs	r1, #3
 800198a:	4815      	ldr	r0, [pc, #84]	@ (80019e0 <shell_run+0x110>)
 800198c:	4798      	blx	r3
				}
				break;
 800198e:	e014      	b.n	80019ba <shell_run+0xea>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	2b27      	cmp	r3, #39	@ 0x27
 8001994:	dc12      	bgt.n	80019bc <shell_run+0xec>
					h_shell->drv.transmit(&c, 1);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800199c:	f107 020b 	add.w	r2, r7, #11
 80019a0:	2101      	movs	r1, #1
 80019a2:	4610      	mov	r0, r2
 80019a4:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	1c5a      	adds	r2, r3, #1
 80019aa:	613a      	str	r2, [r7, #16]
 80019ac:	7af9      	ldrb	r1, [r7, #11]
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	4413      	add	r3, r2
 80019b2:	460a      	mov	r2, r1
 80019b4:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 80019b8:	e000      	b.n	80019bc <shell_run+0xec>
				break;
 80019ba:	bf00      	nop
		while(reading) {
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d197      	bne.n	80018f2 <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 80019c8:	4619      	mov	r1, r3
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f7ff ff10 	bl	80017f0 <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 80019d0:	e786      	b.n	80018e0 <shell_run+0x10>
 80019d2:	bf00      	nop
 80019d4:	0800c638 	.word	0x0800c638
 80019d8:	0800c620 	.word	0x0800c620
 80019dc:	0800c624 	.word	0x0800c624
 80019e0:	0800c634 	.word	0x0800c634

080019e4 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80019e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a58 <MX_SPI3_Init+0x74>)
 80019ea:	4a1c      	ldr	r2, [pc, #112]	@ (8001a5c <MX_SPI3_Init+0x78>)
 80019ec:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80019ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001a58 <MX_SPI3_Init+0x74>)
 80019f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019f4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80019f6:	4b18      	ldr	r3, [pc, #96]	@ (8001a58 <MX_SPI3_Init+0x74>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80019fc:	4b16      	ldr	r3, [pc, #88]	@ (8001a58 <MX_SPI3_Init+0x74>)
 80019fe:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001a02:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a04:	4b14      	ldr	r3, [pc, #80]	@ (8001a58 <MX_SPI3_Init+0x74>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a0a:	4b13      	ldr	r3, [pc, #76]	@ (8001a58 <MX_SPI3_Init+0x74>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001a10:	4b11      	ldr	r3, [pc, #68]	@ (8001a58 <MX_SPI3_Init+0x74>)
 8001a12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a16:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a18:	4b0f      	ldr	r3, [pc, #60]	@ (8001a58 <MX_SPI3_Init+0x74>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a58 <MX_SPI3_Init+0x74>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a24:	4b0c      	ldr	r3, [pc, #48]	@ (8001a58 <MX_SPI3_Init+0x74>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a58 <MX_SPI3_Init+0x74>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001a30:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <MX_SPI3_Init+0x74>)
 8001a32:	2207      	movs	r2, #7
 8001a34:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a36:	4b08      	ldr	r3, [pc, #32]	@ (8001a58 <MX_SPI3_Init+0x74>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a3c:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <MX_SPI3_Init+0x74>)
 8001a3e:	2208      	movs	r2, #8
 8001a40:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001a42:	4805      	ldr	r0, [pc, #20]	@ (8001a58 <MX_SPI3_Init+0x74>)
 8001a44:	f004 fcb9 	bl	80063ba <HAL_SPI_Init>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001a4e:	f7ff fb47 	bl	80010e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	20000548 	.word	0x20000548
 8001a5c:	40003c00 	.word	0x40003c00

08001a60 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08a      	sub	sp, #40	@ 0x28
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a68:	f107 0314 	add.w	r3, r7, #20
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	601a      	str	r2, [r3, #0]
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	609a      	str	r2, [r3, #8]
 8001a74:	60da      	str	r2, [r3, #12]
 8001a76:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a25      	ldr	r2, [pc, #148]	@ (8001b14 <HAL_SPI_MspInit+0xb4>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d144      	bne.n	8001b0c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a82:	4b25      	ldr	r3, [pc, #148]	@ (8001b18 <HAL_SPI_MspInit+0xb8>)
 8001a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a86:	4a24      	ldr	r2, [pc, #144]	@ (8001b18 <HAL_SPI_MspInit+0xb8>)
 8001a88:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a8e:	4b22      	ldr	r3, [pc, #136]	@ (8001b18 <HAL_SPI_MspInit+0xb8>)
 8001a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a92:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a96:	613b      	str	r3, [r7, #16]
 8001a98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001b18 <HAL_SPI_MspInit+0xb8>)
 8001a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9e:	4a1e      	ldr	r2, [pc, #120]	@ (8001b18 <HAL_SPI_MspInit+0xb8>)
 8001aa0:	f043 0304 	orr.w	r3, r3, #4
 8001aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001aa6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b18 <HAL_SPI_MspInit+0xb8>)
 8001aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aaa:	f003 0304 	and.w	r3, r3, #4
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab2:	4b19      	ldr	r3, [pc, #100]	@ (8001b18 <HAL_SPI_MspInit+0xb8>)
 8001ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab6:	4a18      	ldr	r2, [pc, #96]	@ (8001b18 <HAL_SPI_MspInit+0xb8>)
 8001ab8:	f043 0302 	orr.w	r3, r3, #2
 8001abc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001abe:	4b16      	ldr	r3, [pc, #88]	@ (8001b18 <HAL_SPI_MspInit+0xb8>)
 8001ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = VU_SCK_Pin|VU_MISO_Pin;
 8001aca:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ace:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001adc:	2306      	movs	r3, #6
 8001ade:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	480d      	ldr	r0, [pc, #52]	@ (8001b1c <HAL_SPI_MspInit+0xbc>)
 8001ae8:	f000 fdb0 	bl	800264c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VU_MOSI_Pin;
 8001aec:	2320      	movs	r3, #32
 8001aee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af0:	2302      	movs	r3, #2
 8001af2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af8:	2303      	movs	r3, #3
 8001afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001afc:	2306      	movs	r3, #6
 8001afe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(VU_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	4619      	mov	r1, r3
 8001b06:	4806      	ldr	r0, [pc, #24]	@ (8001b20 <HAL_SPI_MspInit+0xc0>)
 8001b08:	f000 fda0 	bl	800264c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001b0c:	bf00      	nop
 8001b0e:	3728      	adds	r7, #40	@ 0x28
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40003c00 	.word	0x40003c00
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	48000800 	.word	0x48000800
 8001b20:	48000400 	.word	0x48000400

08001b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b2a:	4b11      	ldr	r3, [pc, #68]	@ (8001b70 <HAL_MspInit+0x4c>)
 8001b2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b2e:	4a10      	ldr	r2, [pc, #64]	@ (8001b70 <HAL_MspInit+0x4c>)
 8001b30:	f043 0301 	orr.w	r3, r3, #1
 8001b34:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b36:	4b0e      	ldr	r3, [pc, #56]	@ (8001b70 <HAL_MspInit+0x4c>)
 8001b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	607b      	str	r3, [r7, #4]
 8001b40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b42:	4b0b      	ldr	r3, [pc, #44]	@ (8001b70 <HAL_MspInit+0x4c>)
 8001b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b46:	4a0a      	ldr	r2, [pc, #40]	@ (8001b70 <HAL_MspInit+0x4c>)
 8001b48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b4e:	4b08      	ldr	r3, [pc, #32]	@ (8001b70 <HAL_MspInit+0x4c>)
 8001b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b56:	603b      	str	r3, [r7, #0]
 8001b58:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	210f      	movs	r1, #15
 8001b5e:	f06f 0001 	mvn.w	r0, #1
 8001b62:	f000 fb63 	bl	800222c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b66:	bf00      	nop
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40021000 	.word	0x40021000

08001b74 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b08e      	sub	sp, #56	@ 0x38
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001b82:	4b34      	ldr	r3, [pc, #208]	@ (8001c54 <HAL_InitTick+0xe0>)
 8001b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b86:	4a33      	ldr	r2, [pc, #204]	@ (8001c54 <HAL_InitTick+0xe0>)
 8001b88:	f043 0310 	orr.w	r3, r3, #16
 8001b8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b8e:	4b31      	ldr	r3, [pc, #196]	@ (8001c54 <HAL_InitTick+0xe0>)
 8001b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b92:	f003 0310 	and.w	r3, r3, #16
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b9a:	f107 0210 	add.w	r2, r7, #16
 8001b9e:	f107 0314 	add.w	r3, r7, #20
 8001ba2:	4611      	mov	r1, r2
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f002 faff 	bl	80041a8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001baa:	6a3b      	ldr	r3, [r7, #32]
 8001bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d103      	bne.n	8001bbc <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001bb4:	f002 facc 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 8001bb8:	6378      	str	r0, [r7, #52]	@ 0x34
 8001bba:	e004      	b.n	8001bc6 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001bbc:	f002 fac8 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bc8:	4a23      	ldr	r2, [pc, #140]	@ (8001c58 <HAL_InitTick+0xe4>)
 8001bca:	fba2 2303 	umull	r2, r3, r2, r3
 8001bce:	0c9b      	lsrs	r3, r3, #18
 8001bd0:	3b01      	subs	r3, #1
 8001bd2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001bd4:	4b21      	ldr	r3, [pc, #132]	@ (8001c5c <HAL_InitTick+0xe8>)
 8001bd6:	4a22      	ldr	r2, [pc, #136]	@ (8001c60 <HAL_InitTick+0xec>)
 8001bd8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001bda:	4b20      	ldr	r3, [pc, #128]	@ (8001c5c <HAL_InitTick+0xe8>)
 8001bdc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001be0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001be2:	4a1e      	ldr	r2, [pc, #120]	@ (8001c5c <HAL_InitTick+0xe8>)
 8001be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001be6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001be8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c5c <HAL_InitTick+0xe8>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bee:	4b1b      	ldr	r3, [pc, #108]	@ (8001c5c <HAL_InitTick+0xe8>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf4:	4b19      	ldr	r3, [pc, #100]	@ (8001c5c <HAL_InitTick+0xe8>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001bfa:	4818      	ldr	r0, [pc, #96]	@ (8001c5c <HAL_InitTick+0xe8>)
 8001bfc:	f005 f97a 	bl	8006ef4 <HAL_TIM_Base_Init>
 8001c00:	4603      	mov	r3, r0
 8001c02:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001c06:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d11b      	bne.n	8001c46 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001c0e:	4813      	ldr	r0, [pc, #76]	@ (8001c5c <HAL_InitTick+0xe8>)
 8001c10:	f005 f9d2 	bl	8006fb8 <HAL_TIM_Base_Start_IT>
 8001c14:	4603      	mov	r3, r0
 8001c16:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001c1a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d111      	bne.n	8001c46 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c22:	2036      	movs	r0, #54	@ 0x36
 8001c24:	f000 fb1e 	bl	8002264 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2b0f      	cmp	r3, #15
 8001c2c:	d808      	bhi.n	8001c40 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001c2e:	2200      	movs	r2, #0
 8001c30:	6879      	ldr	r1, [r7, #4]
 8001c32:	2036      	movs	r0, #54	@ 0x36
 8001c34:	f000 fafa 	bl	800222c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c38:	4a0a      	ldr	r2, [pc, #40]	@ (8001c64 <HAL_InitTick+0xf0>)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6013      	str	r3, [r2, #0]
 8001c3e:	e002      	b.n	8001c46 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c46:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3738      	adds	r7, #56	@ 0x38
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40021000 	.word	0x40021000
 8001c58:	431bde83 	.word	0x431bde83
 8001c5c:	200005ac 	.word	0x200005ac
 8001c60:	40001000 	.word	0x40001000
 8001c64:	20000004 	.word	0x20000004

08001c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c6c:	bf00      	nop
 8001c6e:	e7fd      	b.n	8001c6c <NMI_Handler+0x4>

08001c70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c74:	bf00      	nop
 8001c76:	e7fd      	b.n	8001c74 <HardFault_Handler+0x4>

08001c78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c7c:	bf00      	nop
 8001c7e:	e7fd      	b.n	8001c7c <MemManage_Handler+0x4>

08001c80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c84:	bf00      	nop
 8001c86:	e7fd      	b.n	8001c84 <BusFault_Handler+0x4>

08001c88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c8c:	bf00      	nop
 8001c8e:	e7fd      	b.n	8001c8c <UsageFault_Handler+0x4>

08001c90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c94:	bf00      	nop
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr
	...

08001ca0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001ca4:	4802      	ldr	r0, [pc, #8]	@ (8001cb0 <DMA1_Channel6_IRQHandler+0x10>)
 8001ca6:	f000 fc22 	bl	80024ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	200004b4 	.word	0x200004b4

08001cb4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8001cb8:	4802      	ldr	r0, [pc, #8]	@ (8001cc4 <DMA1_Channel7_IRQHandler+0x10>)
 8001cba:	f000 fc18 	bl	80024ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	200004fc 	.word	0x200004fc

08001cc8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ccc:	4802      	ldr	r0, [pc, #8]	@ (8001cd8 <USART2_IRQHandler+0x10>)
 8001cce:	f005 fcfb 	bl	80076c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200005fc 	.word	0x200005fc

08001cdc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ce0:	4802      	ldr	r0, [pc, #8]	@ (8001cec <TIM6_DAC_IRQHandler+0x10>)
 8001ce2:	f005 f9d9 	bl	8007098 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	200005ac 	.word	0x200005ac

08001cf0 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 8001cf4:	4803      	ldr	r0, [pc, #12]	@ (8001d04 <SAI2_IRQHandler+0x14>)
 8001cf6:	f004 f80d 	bl	8005d14 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 8001cfa:	4803      	ldr	r0, [pc, #12]	@ (8001d08 <SAI2_IRQHandler+0x18>)
 8001cfc:	f004 f80a 	bl	8005d14 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 8001d00:	bf00      	nop
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	200003ac 	.word	0x200003ac
 8001d08:	20000430 	.word	0x20000430

08001d0c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	60b9      	str	r1, [r7, #8]
 8001d16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d18:	2300      	movs	r3, #0
 8001d1a:	617b      	str	r3, [r7, #20]
 8001d1c:	e00a      	b.n	8001d34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d1e:	f3af 8000 	nop.w
 8001d22:	4601      	mov	r1, r0
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	1c5a      	adds	r2, r3, #1
 8001d28:	60ba      	str	r2, [r7, #8]
 8001d2a:	b2ca      	uxtb	r2, r1
 8001d2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	3301      	adds	r3, #1
 8001d32:	617b      	str	r3, [r7, #20]
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	dbf0      	blt.n	8001d1e <_read+0x12>
  }

  return len;
 8001d3c:	687b      	ldr	r3, [r7, #4]
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3718      	adds	r7, #24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}

08001d46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b086      	sub	sp, #24
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	60f8      	str	r0, [r7, #12]
 8001d4e:	60b9      	str	r1, [r7, #8]
 8001d50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d52:	2300      	movs	r3, #0
 8001d54:	617b      	str	r3, [r7, #20]
 8001d56:	e009      	b.n	8001d6c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	1c5a      	adds	r2, r3, #1
 8001d5c:	60ba      	str	r2, [r7, #8]
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff f831 	bl	8000dc8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	697a      	ldr	r2, [r7, #20]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	dbf1      	blt.n	8001d58 <_write+0x12>
  }
  return len;
 8001d74:	687b      	ldr	r3, [r7, #4]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <_close>:

int _close(int file)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b083      	sub	sp, #12
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b083      	sub	sp, #12
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
 8001d9e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001da6:	605a      	str	r2, [r3, #4]
  return 0;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	370c      	adds	r7, #12
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr

08001db6 <_isatty>:

int _isatty(int file)
{
 8001db6:	b480      	push	{r7}
 8001db8:	b083      	sub	sp, #12
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dbe:	2301      	movs	r3, #1
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3714      	adds	r7, #20
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
	...

08001de8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001df0:	4a14      	ldr	r2, [pc, #80]	@ (8001e44 <_sbrk+0x5c>)
 8001df2:	4b15      	ldr	r3, [pc, #84]	@ (8001e48 <_sbrk+0x60>)
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dfc:	4b13      	ldr	r3, [pc, #76]	@ (8001e4c <_sbrk+0x64>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d102      	bne.n	8001e0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e04:	4b11      	ldr	r3, [pc, #68]	@ (8001e4c <_sbrk+0x64>)
 8001e06:	4a12      	ldr	r2, [pc, #72]	@ (8001e50 <_sbrk+0x68>)
 8001e08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e0a:	4b10      	ldr	r3, [pc, #64]	@ (8001e4c <_sbrk+0x64>)
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4413      	add	r3, r2
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d207      	bcs.n	8001e28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e18:	f009 fa8a 	bl	800b330 <__errno>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	220c      	movs	r2, #12
 8001e20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e22:	f04f 33ff 	mov.w	r3, #4294967295
 8001e26:	e009      	b.n	8001e3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e28:	4b08      	ldr	r3, [pc, #32]	@ (8001e4c <_sbrk+0x64>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e2e:	4b07      	ldr	r3, [pc, #28]	@ (8001e4c <_sbrk+0x64>)
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4413      	add	r3, r2
 8001e36:	4a05      	ldr	r2, [pc, #20]	@ (8001e4c <_sbrk+0x64>)
 8001e38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20018000 	.word	0x20018000
 8001e48:	00000400 	.word	0x00000400
 8001e4c:	200005f8 	.word	0x200005f8
 8001e50:	20005748 	.word	0x20005748

08001e54 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e58:	4b06      	ldr	r3, [pc, #24]	@ (8001e74 <SystemInit+0x20>)
 8001e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e5e:	4a05      	ldr	r2, [pc, #20]	@ (8001e74 <SystemInit+0x20>)
 8001e60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	e000ed00 	.word	0xe000ed00

08001e78 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e7c:	4b14      	ldr	r3, [pc, #80]	@ (8001ed0 <MX_USART2_UART_Init+0x58>)
 8001e7e:	4a15      	ldr	r2, [pc, #84]	@ (8001ed4 <MX_USART2_UART_Init+0x5c>)
 8001e80:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e82:	4b13      	ldr	r3, [pc, #76]	@ (8001ed0 <MX_USART2_UART_Init+0x58>)
 8001e84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e88:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e8a:	4b11      	ldr	r3, [pc, #68]	@ (8001ed0 <MX_USART2_UART_Init+0x58>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e90:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed0 <MX_USART2_UART_Init+0x58>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e96:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed0 <MX_USART2_UART_Init+0x58>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed0 <MX_USART2_UART_Init+0x58>)
 8001e9e:	220c      	movs	r2, #12
 8001ea0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed0 <MX_USART2_UART_Init+0x58>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ea8:	4b09      	ldr	r3, [pc, #36]	@ (8001ed0 <MX_USART2_UART_Init+0x58>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001eae:	4b08      	ldr	r3, [pc, #32]	@ (8001ed0 <MX_USART2_UART_Init+0x58>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001eb4:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <MX_USART2_UART_Init+0x58>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001eba:	4805      	ldr	r0, [pc, #20]	@ (8001ed0 <MX_USART2_UART_Init+0x58>)
 8001ebc:	f005 fae0 	bl	8007480 <HAL_UART_Init>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001ec6:	f7ff f90b 	bl	80010e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	200005fc 	.word	0x200005fc
 8001ed4:	40004400 	.word	0x40004400

08001ed8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b0ac      	sub	sp, #176	@ 0xb0
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	605a      	str	r2, [r3, #4]
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	60da      	str	r2, [r3, #12]
 8001eee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ef0:	f107 0314 	add.w	r3, r7, #20
 8001ef4:	2288      	movs	r2, #136	@ 0x88
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f009 f96d 	bl	800b1d8 <memset>
  if(uartHandle->Instance==USART2)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a25      	ldr	r2, [pc, #148]	@ (8001f98 <HAL_UART_MspInit+0xc0>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d143      	bne.n	8001f90 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f10:	f107 0314 	add.w	r3, r7, #20
 8001f14:	4618      	mov	r0, r3
 8001f16:	f002 f9d9 	bl	80042cc <HAL_RCCEx_PeriphCLKConfig>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f20:	f7ff f8de 	bl	80010e0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f24:	4b1d      	ldr	r3, [pc, #116]	@ (8001f9c <HAL_UART_MspInit+0xc4>)
 8001f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f28:	4a1c      	ldr	r2, [pc, #112]	@ (8001f9c <HAL_UART_MspInit+0xc4>)
 8001f2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f30:	4b1a      	ldr	r3, [pc, #104]	@ (8001f9c <HAL_UART_MspInit+0xc4>)
 8001f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f38:	613b      	str	r3, [r7, #16]
 8001f3a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f3c:	4b17      	ldr	r3, [pc, #92]	@ (8001f9c <HAL_UART_MspInit+0xc4>)
 8001f3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f40:	4a16      	ldr	r2, [pc, #88]	@ (8001f9c <HAL_UART_MspInit+0xc4>)
 8001f42:	f043 0301 	orr.w	r3, r3, #1
 8001f46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f48:	4b14      	ldr	r3, [pc, #80]	@ (8001f9c <HAL_UART_MspInit+0xc4>)
 8001f4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f4c:	f003 0301 	and.w	r3, r3, #1
 8001f50:	60fb      	str	r3, [r7, #12]
 8001f52:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f54:	230c      	movs	r3, #12
 8001f56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f60:	2300      	movs	r3, #0
 8001f62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f66:	2303      	movs	r3, #3
 8001f68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f6c:	2307      	movs	r3, #7
 8001f6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f72:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f76:	4619      	mov	r1, r3
 8001f78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f7c:	f000 fb66 	bl	800264c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001f80:	2200      	movs	r2, #0
 8001f82:	2105      	movs	r1, #5
 8001f84:	2026      	movs	r0, #38	@ 0x26
 8001f86:	f000 f951 	bl	800222c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f8a:	2026      	movs	r0, #38	@ 0x26
 8001f8c:	f000 f96a 	bl	8002264 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f90:	bf00      	nop
 8001f92:	37b0      	adds	r7, #176	@ 0xb0
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	40004400 	.word	0x40004400
 8001f9c:	40021000 	.word	0x40021000

08001fa0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001fa0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fd8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fa4:	f7ff ff56 	bl	8001e54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fa8:	480c      	ldr	r0, [pc, #48]	@ (8001fdc <LoopForever+0x6>)
  ldr r1, =_edata
 8001faa:	490d      	ldr	r1, [pc, #52]	@ (8001fe0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fac:	4a0d      	ldr	r2, [pc, #52]	@ (8001fe4 <LoopForever+0xe>)
  movs r3, #0
 8001fae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fb0:	e002      	b.n	8001fb8 <LoopCopyDataInit>

08001fb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fb6:	3304      	adds	r3, #4

08001fb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fbc:	d3f9      	bcc.n	8001fb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fc0:	4c0a      	ldr	r4, [pc, #40]	@ (8001fec <LoopForever+0x16>)
  movs r3, #0
 8001fc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fc4:	e001      	b.n	8001fca <LoopFillZerobss>

08001fc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fc8:	3204      	adds	r2, #4

08001fca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fcc:	d3fb      	bcc.n	8001fc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fce:	f009 f9b5 	bl	800b33c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001fd2:	f7fe ff67 	bl	8000ea4 <main>

08001fd6 <LoopForever>:

LoopForever:
    b LoopForever
 8001fd6:	e7fe      	b.n	8001fd6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001fd8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001fdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fe0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001fe4:	0800c7c8 	.word	0x0800c7c8
  ldr r2, =_sbss
 8001fe8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001fec:	20005748 	.word	0x20005748

08001ff0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ff0:	e7fe      	b.n	8001ff0 <ADC1_2_IRQHandler>
	...

08001ff4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8002030 <HAL_Init+0x3c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a0b      	ldr	r2, [pc, #44]	@ (8002030 <HAL_Init+0x3c>)
 8002004:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002008:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800200a:	2003      	movs	r0, #3
 800200c:	f000 f903 	bl	8002216 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002010:	200f      	movs	r0, #15
 8002012:	f7ff fdaf 	bl	8001b74 <HAL_InitTick>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d002      	beq.n	8002022 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	71fb      	strb	r3, [r7, #7]
 8002020:	e001      	b.n	8002026 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002022:	f7ff fd7f 	bl	8001b24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002026:	79fb      	ldrb	r3, [r7, #7]
}
 8002028:	4618      	mov	r0, r3
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	40022000 	.word	0x40022000

08002034 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002038:	4b06      	ldr	r3, [pc, #24]	@ (8002054 <HAL_IncTick+0x20>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	461a      	mov	r2, r3
 800203e:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <HAL_IncTick+0x24>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4413      	add	r3, r2
 8002044:	4a04      	ldr	r2, [pc, #16]	@ (8002058 <HAL_IncTick+0x24>)
 8002046:	6013      	str	r3, [r2, #0]
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	20000008 	.word	0x20000008
 8002058:	20000684 	.word	0x20000684

0800205c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  return uwTick;
 8002060:	4b03      	ldr	r3, [pc, #12]	@ (8002070 <HAL_GetTick+0x14>)
 8002062:	681b      	ldr	r3, [r3, #0]
}
 8002064:	4618      	mov	r0, r3
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	20000684 	.word	0x20000684

08002074 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800207c:	f7ff ffee 	bl	800205c <HAL_GetTick>
 8002080:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800208c:	d005      	beq.n	800209a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800208e:	4b0a      	ldr	r3, [pc, #40]	@ (80020b8 <HAL_Delay+0x44>)
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	461a      	mov	r2, r3
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	4413      	add	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800209a:	bf00      	nop
 800209c:	f7ff ffde 	bl	800205c <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d8f7      	bhi.n	800209c <HAL_Delay+0x28>
  {
  }
}
 80020ac:	bf00      	nop
 80020ae:	bf00      	nop
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000008 	.word	0x20000008

080020bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f003 0307 	and.w	r3, r3, #7
 80020ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002100 <__NVIC_SetPriorityGrouping+0x44>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020d2:	68ba      	ldr	r2, [r7, #8]
 80020d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020d8:	4013      	ands	r3, r2
 80020da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ee:	4a04      	ldr	r2, [pc, #16]	@ (8002100 <__NVIC_SetPriorityGrouping+0x44>)
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	60d3      	str	r3, [r2, #12]
}
 80020f4:	bf00      	nop
 80020f6:	3714      	adds	r7, #20
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	e000ed00 	.word	0xe000ed00

08002104 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002108:	4b04      	ldr	r3, [pc, #16]	@ (800211c <__NVIC_GetPriorityGrouping+0x18>)
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	0a1b      	lsrs	r3, r3, #8
 800210e:	f003 0307 	and.w	r3, r3, #7
}
 8002112:	4618      	mov	r0, r3
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	e000ed00 	.word	0xe000ed00

08002120 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800212a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212e:	2b00      	cmp	r3, #0
 8002130:	db0b      	blt.n	800214a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002132:	79fb      	ldrb	r3, [r7, #7]
 8002134:	f003 021f 	and.w	r2, r3, #31
 8002138:	4907      	ldr	r1, [pc, #28]	@ (8002158 <__NVIC_EnableIRQ+0x38>)
 800213a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213e:	095b      	lsrs	r3, r3, #5
 8002140:	2001      	movs	r0, #1
 8002142:	fa00 f202 	lsl.w	r2, r0, r2
 8002146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800214a:	bf00      	nop
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	e000e100 	.word	0xe000e100

0800215c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	4603      	mov	r3, r0
 8002164:	6039      	str	r1, [r7, #0]
 8002166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216c:	2b00      	cmp	r3, #0
 800216e:	db0a      	blt.n	8002186 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	b2da      	uxtb	r2, r3
 8002174:	490c      	ldr	r1, [pc, #48]	@ (80021a8 <__NVIC_SetPriority+0x4c>)
 8002176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217a:	0112      	lsls	r2, r2, #4
 800217c:	b2d2      	uxtb	r2, r2
 800217e:	440b      	add	r3, r1
 8002180:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002184:	e00a      	b.n	800219c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	b2da      	uxtb	r2, r3
 800218a:	4908      	ldr	r1, [pc, #32]	@ (80021ac <__NVIC_SetPriority+0x50>)
 800218c:	79fb      	ldrb	r3, [r7, #7]
 800218e:	f003 030f 	and.w	r3, r3, #15
 8002192:	3b04      	subs	r3, #4
 8002194:	0112      	lsls	r2, r2, #4
 8002196:	b2d2      	uxtb	r2, r2
 8002198:	440b      	add	r3, r1
 800219a:	761a      	strb	r2, [r3, #24]
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	e000e100 	.word	0xe000e100
 80021ac:	e000ed00 	.word	0xe000ed00

080021b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b089      	sub	sp, #36	@ 0x24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	f1c3 0307 	rsb	r3, r3, #7
 80021ca:	2b04      	cmp	r3, #4
 80021cc:	bf28      	it	cs
 80021ce:	2304      	movcs	r3, #4
 80021d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	3304      	adds	r3, #4
 80021d6:	2b06      	cmp	r3, #6
 80021d8:	d902      	bls.n	80021e0 <NVIC_EncodePriority+0x30>
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	3b03      	subs	r3, #3
 80021de:	e000      	b.n	80021e2 <NVIC_EncodePriority+0x32>
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e4:	f04f 32ff 	mov.w	r2, #4294967295
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	fa02 f303 	lsl.w	r3, r2, r3
 80021ee:	43da      	mvns	r2, r3
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	401a      	ands	r2, r3
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021f8:	f04f 31ff 	mov.w	r1, #4294967295
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002202:	43d9      	mvns	r1, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002208:	4313      	orrs	r3, r2
         );
}
 800220a:	4618      	mov	r0, r3
 800220c:	3724      	adds	r7, #36	@ 0x24
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr

08002216 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b082      	sub	sp, #8
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7ff ff4c 	bl	80020bc <__NVIC_SetPriorityGrouping>
}
 8002224:	bf00      	nop
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b086      	sub	sp, #24
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
 8002238:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800223a:	2300      	movs	r3, #0
 800223c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800223e:	f7ff ff61 	bl	8002104 <__NVIC_GetPriorityGrouping>
 8002242:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	68b9      	ldr	r1, [r7, #8]
 8002248:	6978      	ldr	r0, [r7, #20]
 800224a:	f7ff ffb1 	bl	80021b0 <NVIC_EncodePriority>
 800224e:	4602      	mov	r2, r0
 8002250:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002254:	4611      	mov	r1, r2
 8002256:	4618      	mov	r0, r3
 8002258:	f7ff ff80 	bl	800215c <__NVIC_SetPriority>
}
 800225c:	bf00      	nop
 800225e:	3718      	adds	r7, #24
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}

08002264 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	4603      	mov	r3, r0
 800226c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800226e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff ff54 	bl	8002120 <__NVIC_EnableIRQ>
}
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e098      	b.n	80023c4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	461a      	mov	r2, r3
 8002298:	4b4d      	ldr	r3, [pc, #308]	@ (80023d0 <HAL_DMA_Init+0x150>)
 800229a:	429a      	cmp	r2, r3
 800229c:	d80f      	bhi.n	80022be <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	461a      	mov	r2, r3
 80022a4:	4b4b      	ldr	r3, [pc, #300]	@ (80023d4 <HAL_DMA_Init+0x154>)
 80022a6:	4413      	add	r3, r2
 80022a8:	4a4b      	ldr	r2, [pc, #300]	@ (80023d8 <HAL_DMA_Init+0x158>)
 80022aa:	fba2 2303 	umull	r2, r3, r2, r3
 80022ae:	091b      	lsrs	r3, r3, #4
 80022b0:	009a      	lsls	r2, r3, #2
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a48      	ldr	r2, [pc, #288]	@ (80023dc <HAL_DMA_Init+0x15c>)
 80022ba:	641a      	str	r2, [r3, #64]	@ 0x40
 80022bc:	e00e      	b.n	80022dc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	461a      	mov	r2, r3
 80022c4:	4b46      	ldr	r3, [pc, #280]	@ (80023e0 <HAL_DMA_Init+0x160>)
 80022c6:	4413      	add	r3, r2
 80022c8:	4a43      	ldr	r2, [pc, #268]	@ (80023d8 <HAL_DMA_Init+0x158>)
 80022ca:	fba2 2303 	umull	r2, r3, r2, r3
 80022ce:	091b      	lsrs	r3, r3, #4
 80022d0:	009a      	lsls	r2, r3, #2
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a42      	ldr	r2, [pc, #264]	@ (80023e4 <HAL_DMA_Init+0x164>)
 80022da:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2202      	movs	r2, #2
 80022e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80022f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002300:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800230c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	699b      	ldr	r3, [r3, #24]
 8002312:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002318:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a1b      	ldr	r3, [r3, #32]
 800231e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002320:	68fa      	ldr	r2, [r7, #12]
 8002322:	4313      	orrs	r3, r2
 8002324:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	68fa      	ldr	r2, [r7, #12]
 800232c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002336:	d039      	beq.n	80023ac <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233c:	4a27      	ldr	r2, [pc, #156]	@ (80023dc <HAL_DMA_Init+0x15c>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d11a      	bne.n	8002378 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002342:	4b29      	ldr	r3, [pc, #164]	@ (80023e8 <HAL_DMA_Init+0x168>)
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800234a:	f003 031c 	and.w	r3, r3, #28
 800234e:	210f      	movs	r1, #15
 8002350:	fa01 f303 	lsl.w	r3, r1, r3
 8002354:	43db      	mvns	r3, r3
 8002356:	4924      	ldr	r1, [pc, #144]	@ (80023e8 <HAL_DMA_Init+0x168>)
 8002358:	4013      	ands	r3, r2
 800235a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800235c:	4b22      	ldr	r3, [pc, #136]	@ (80023e8 <HAL_DMA_Init+0x168>)
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6859      	ldr	r1, [r3, #4]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002368:	f003 031c 	and.w	r3, r3, #28
 800236c:	fa01 f303 	lsl.w	r3, r1, r3
 8002370:	491d      	ldr	r1, [pc, #116]	@ (80023e8 <HAL_DMA_Init+0x168>)
 8002372:	4313      	orrs	r3, r2
 8002374:	600b      	str	r3, [r1, #0]
 8002376:	e019      	b.n	80023ac <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002378:	4b1c      	ldr	r3, [pc, #112]	@ (80023ec <HAL_DMA_Init+0x16c>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002380:	f003 031c 	and.w	r3, r3, #28
 8002384:	210f      	movs	r1, #15
 8002386:	fa01 f303 	lsl.w	r3, r1, r3
 800238a:	43db      	mvns	r3, r3
 800238c:	4917      	ldr	r1, [pc, #92]	@ (80023ec <HAL_DMA_Init+0x16c>)
 800238e:	4013      	ands	r3, r2
 8002390:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002392:	4b16      	ldr	r3, [pc, #88]	@ (80023ec <HAL_DMA_Init+0x16c>)
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6859      	ldr	r1, [r3, #4]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800239e:	f003 031c 	and.w	r3, r3, #28
 80023a2:	fa01 f303 	lsl.w	r3, r1, r3
 80023a6:	4911      	ldr	r1, [pc, #68]	@ (80023ec <HAL_DMA_Init+0x16c>)
 80023a8:	4313      	orrs	r3, r2
 80023aa:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2201      	movs	r2, #1
 80023b6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3714      	adds	r7, #20
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr
 80023d0:	40020407 	.word	0x40020407
 80023d4:	bffdfff8 	.word	0xbffdfff8
 80023d8:	cccccccd 	.word	0xcccccccd
 80023dc:	40020000 	.word	0x40020000
 80023e0:	bffdfbf8 	.word	0xbffdfbf8
 80023e4:	40020400 	.word	0x40020400
 80023e8:	400200a8 	.word	0x400200a8
 80023ec:	400204a8 	.word	0x400204a8

080023f0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023f8:	2300      	movs	r3, #0
 80023fa:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002402:	b2db      	uxtb	r3, r3
 8002404:	2b02      	cmp	r3, #2
 8002406:	d008      	beq.n	800241a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2204      	movs	r2, #4
 800240c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e022      	b.n	8002460 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f022 020e 	bic.w	r2, r2, #14
 8002428:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 0201 	bic.w	r2, r2, #1
 8002438:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800243e:	f003 021c 	and.w	r2, r3, #28
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002446:	2101      	movs	r1, #1
 8002448:	fa01 f202 	lsl.w	r2, r1, r2
 800244c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2201      	movs	r2, #1
 8002452:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800245e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002460:	4618      	mov	r0, r3
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002474:	2300      	movs	r3, #0
 8002476:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800247e:	b2db      	uxtb	r3, r3
 8002480:	2b02      	cmp	r3, #2
 8002482:	d005      	beq.n	8002490 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2204      	movs	r2, #4
 8002488:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	73fb      	strb	r3, [r7, #15]
 800248e:	e029      	b.n	80024e4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f022 020e 	bic.w	r2, r2, #14
 800249e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f022 0201 	bic.w	r2, r2, #1
 80024ae:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b4:	f003 021c 	and.w	r2, r3, #28
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024bc:	2101      	movs	r1, #1
 80024be:	fa01 f202 	lsl.w	r2, r1, r2
 80024c2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2201      	movs	r2, #1
 80024c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d003      	beq.n	80024e4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	4798      	blx	r3
    }
  }
  return status;
 80024e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b084      	sub	sp, #16
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250a:	f003 031c 	and.w	r3, r3, #28
 800250e:	2204      	movs	r2, #4
 8002510:	409a      	lsls	r2, r3
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	4013      	ands	r3, r2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d026      	beq.n	8002568 <HAL_DMA_IRQHandler+0x7a>
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	2b00      	cmp	r3, #0
 8002522:	d021      	beq.n	8002568 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0320 	and.w	r3, r3, #32
 800252e:	2b00      	cmp	r3, #0
 8002530:	d107      	bne.n	8002542 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 0204 	bic.w	r2, r2, #4
 8002540:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002546:	f003 021c 	and.w	r2, r3, #28
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	2104      	movs	r1, #4
 8002550:	fa01 f202 	lsl.w	r2, r1, r2
 8002554:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	2b00      	cmp	r3, #0
 800255c:	d071      	beq.n	8002642 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002566:	e06c      	b.n	8002642 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256c:	f003 031c 	and.w	r3, r3, #28
 8002570:	2202      	movs	r2, #2
 8002572:	409a      	lsls	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	4013      	ands	r3, r2
 8002578:	2b00      	cmp	r3, #0
 800257a:	d02e      	beq.n	80025da <HAL_DMA_IRQHandler+0xec>
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d029      	beq.n	80025da <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0320 	and.w	r3, r3, #32
 8002590:	2b00      	cmp	r3, #0
 8002592:	d10b      	bne.n	80025ac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f022 020a 	bic.w	r2, r2, #10
 80025a2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2201      	movs	r2, #1
 80025a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b0:	f003 021c 	and.w	r2, r3, #28
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b8:	2102      	movs	r1, #2
 80025ba:	fa01 f202 	lsl.w	r2, r1, r2
 80025be:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d038      	beq.n	8002642 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80025d8:	e033      	b.n	8002642 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025de:	f003 031c 	and.w	r3, r3, #28
 80025e2:	2208      	movs	r2, #8
 80025e4:	409a      	lsls	r2, r3
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	4013      	ands	r3, r2
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d02a      	beq.n	8002644 <HAL_DMA_IRQHandler+0x156>
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	f003 0308 	and.w	r3, r3, #8
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d025      	beq.n	8002644 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f022 020e 	bic.w	r2, r2, #14
 8002606:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260c:	f003 021c 	and.w	r2, r3, #28
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002614:	2101      	movs	r1, #1
 8002616:	fa01 f202 	lsl.w	r2, r1, r2
 800261a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2201      	movs	r2, #1
 8002626:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002636:	2b00      	cmp	r3, #0
 8002638:	d004      	beq.n	8002644 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002642:	bf00      	nop
 8002644:	bf00      	nop
}
 8002646:	3710      	adds	r7, #16
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800264c:	b480      	push	{r7}
 800264e:	b087      	sub	sp, #28
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002656:	2300      	movs	r3, #0
 8002658:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800265a:	e17f      	b.n	800295c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	2101      	movs	r1, #1
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	fa01 f303 	lsl.w	r3, r1, r3
 8002668:	4013      	ands	r3, r2
 800266a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2b00      	cmp	r3, #0
 8002670:	f000 8171 	beq.w	8002956 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f003 0303 	and.w	r3, r3, #3
 800267c:	2b01      	cmp	r3, #1
 800267e:	d005      	beq.n	800268c <HAL_GPIO_Init+0x40>
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f003 0303 	and.w	r3, r3, #3
 8002688:	2b02      	cmp	r3, #2
 800268a:	d130      	bne.n	80026ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	005b      	lsls	r3, r3, #1
 8002696:	2203      	movs	r2, #3
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	43db      	mvns	r3, r3
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	4013      	ands	r3, r2
 80026a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	68da      	ldr	r2, [r3, #12]
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	693a      	ldr	r2, [r7, #16]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	693a      	ldr	r2, [r7, #16]
 80026ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80026c2:	2201      	movs	r2, #1
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ca:	43db      	mvns	r3, r3
 80026cc:	693a      	ldr	r2, [r7, #16]
 80026ce:	4013      	ands	r3, r2
 80026d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	091b      	lsrs	r3, r3, #4
 80026d8:	f003 0201 	and.w	r2, r3, #1
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	fa02 f303 	lsl.w	r3, r2, r3
 80026e2:	693a      	ldr	r2, [r7, #16]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f003 0303 	and.w	r3, r3, #3
 80026f6:	2b03      	cmp	r3, #3
 80026f8:	d118      	bne.n	800272c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002700:	2201      	movs	r2, #1
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	43db      	mvns	r3, r3
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	4013      	ands	r3, r2
 800270e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	08db      	lsrs	r3, r3, #3
 8002716:	f003 0201 	and.w	r2, r3, #1
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	693a      	ldr	r2, [r7, #16]
 8002722:	4313      	orrs	r3, r2
 8002724:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	f003 0303 	and.w	r3, r3, #3
 8002734:	2b03      	cmp	r3, #3
 8002736:	d017      	beq.n	8002768 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	2203      	movs	r2, #3
 8002744:	fa02 f303 	lsl.w	r3, r2, r3
 8002748:	43db      	mvns	r3, r3
 800274a:	693a      	ldr	r2, [r7, #16]
 800274c:	4013      	ands	r3, r2
 800274e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	689a      	ldr	r2, [r3, #8]
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	693a      	ldr	r2, [r7, #16]
 800275e:	4313      	orrs	r3, r2
 8002760:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f003 0303 	and.w	r3, r3, #3
 8002770:	2b02      	cmp	r3, #2
 8002772:	d123      	bne.n	80027bc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	08da      	lsrs	r2, r3, #3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	3208      	adds	r2, #8
 800277c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002780:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	f003 0307 	and.w	r3, r3, #7
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	220f      	movs	r2, #15
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	43db      	mvns	r3, r3
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	4013      	ands	r3, r2
 8002796:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	691a      	ldr	r2, [r3, #16]
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	f003 0307 	and.w	r3, r3, #7
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	693a      	ldr	r2, [r7, #16]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	08da      	lsrs	r2, r3, #3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	3208      	adds	r2, #8
 80027b6:	6939      	ldr	r1, [r7, #16]
 80027b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	2203      	movs	r2, #3
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	43db      	mvns	r3, r3
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	4013      	ands	r3, r2
 80027d2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f003 0203 	and.w	r2, r3, #3
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	693a      	ldr	r2, [r7, #16]
 80027ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	f000 80ac 	beq.w	8002956 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027fe:	4b5f      	ldr	r3, [pc, #380]	@ (800297c <HAL_GPIO_Init+0x330>)
 8002800:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002802:	4a5e      	ldr	r2, [pc, #376]	@ (800297c <HAL_GPIO_Init+0x330>)
 8002804:	f043 0301 	orr.w	r3, r3, #1
 8002808:	6613      	str	r3, [r2, #96]	@ 0x60
 800280a:	4b5c      	ldr	r3, [pc, #368]	@ (800297c <HAL_GPIO_Init+0x330>)
 800280c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	60bb      	str	r3, [r7, #8]
 8002814:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002816:	4a5a      	ldr	r2, [pc, #360]	@ (8002980 <HAL_GPIO_Init+0x334>)
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	089b      	lsrs	r3, r3, #2
 800281c:	3302      	adds	r3, #2
 800281e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002822:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	f003 0303 	and.w	r3, r3, #3
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	220f      	movs	r2, #15
 800282e:	fa02 f303 	lsl.w	r3, r2, r3
 8002832:	43db      	mvns	r3, r3
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	4013      	ands	r3, r2
 8002838:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002840:	d025      	beq.n	800288e <HAL_GPIO_Init+0x242>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a4f      	ldr	r2, [pc, #316]	@ (8002984 <HAL_GPIO_Init+0x338>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d01f      	beq.n	800288a <HAL_GPIO_Init+0x23e>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a4e      	ldr	r2, [pc, #312]	@ (8002988 <HAL_GPIO_Init+0x33c>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d019      	beq.n	8002886 <HAL_GPIO_Init+0x23a>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a4d      	ldr	r2, [pc, #308]	@ (800298c <HAL_GPIO_Init+0x340>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d013      	beq.n	8002882 <HAL_GPIO_Init+0x236>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a4c      	ldr	r2, [pc, #304]	@ (8002990 <HAL_GPIO_Init+0x344>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d00d      	beq.n	800287e <HAL_GPIO_Init+0x232>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a4b      	ldr	r2, [pc, #300]	@ (8002994 <HAL_GPIO_Init+0x348>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d007      	beq.n	800287a <HAL_GPIO_Init+0x22e>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a4a      	ldr	r2, [pc, #296]	@ (8002998 <HAL_GPIO_Init+0x34c>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d101      	bne.n	8002876 <HAL_GPIO_Init+0x22a>
 8002872:	2306      	movs	r3, #6
 8002874:	e00c      	b.n	8002890 <HAL_GPIO_Init+0x244>
 8002876:	2307      	movs	r3, #7
 8002878:	e00a      	b.n	8002890 <HAL_GPIO_Init+0x244>
 800287a:	2305      	movs	r3, #5
 800287c:	e008      	b.n	8002890 <HAL_GPIO_Init+0x244>
 800287e:	2304      	movs	r3, #4
 8002880:	e006      	b.n	8002890 <HAL_GPIO_Init+0x244>
 8002882:	2303      	movs	r3, #3
 8002884:	e004      	b.n	8002890 <HAL_GPIO_Init+0x244>
 8002886:	2302      	movs	r3, #2
 8002888:	e002      	b.n	8002890 <HAL_GPIO_Init+0x244>
 800288a:	2301      	movs	r3, #1
 800288c:	e000      	b.n	8002890 <HAL_GPIO_Init+0x244>
 800288e:	2300      	movs	r3, #0
 8002890:	697a      	ldr	r2, [r7, #20]
 8002892:	f002 0203 	and.w	r2, r2, #3
 8002896:	0092      	lsls	r2, r2, #2
 8002898:	4093      	lsls	r3, r2
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	4313      	orrs	r3, r2
 800289e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80028a0:	4937      	ldr	r1, [pc, #220]	@ (8002980 <HAL_GPIO_Init+0x334>)
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	089b      	lsrs	r3, r3, #2
 80028a6:	3302      	adds	r3, #2
 80028a8:	693a      	ldr	r2, [r7, #16]
 80028aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80028ae:	4b3b      	ldr	r3, [pc, #236]	@ (800299c <HAL_GPIO_Init+0x350>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	43db      	mvns	r3, r3
 80028b8:	693a      	ldr	r2, [r7, #16]
 80028ba:	4013      	ands	r3, r2
 80028bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d003      	beq.n	80028d2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80028d2:	4a32      	ldr	r2, [pc, #200]	@ (800299c <HAL_GPIO_Init+0x350>)
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80028d8:	4b30      	ldr	r3, [pc, #192]	@ (800299c <HAL_GPIO_Init+0x350>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	43db      	mvns	r3, r3
 80028e2:	693a      	ldr	r2, [r7, #16]
 80028e4:	4013      	ands	r3, r2
 80028e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d003      	beq.n	80028fc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028fc:	4a27      	ldr	r2, [pc, #156]	@ (800299c <HAL_GPIO_Init+0x350>)
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002902:	4b26      	ldr	r3, [pc, #152]	@ (800299c <HAL_GPIO_Init+0x350>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	43db      	mvns	r3, r3
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	4013      	ands	r3, r2
 8002910:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d003      	beq.n	8002926 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800291e:	693a      	ldr	r2, [r7, #16]
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	4313      	orrs	r3, r2
 8002924:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002926:	4a1d      	ldr	r2, [pc, #116]	@ (800299c <HAL_GPIO_Init+0x350>)
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800292c:	4b1b      	ldr	r3, [pc, #108]	@ (800299c <HAL_GPIO_Init+0x350>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	43db      	mvns	r3, r3
 8002936:	693a      	ldr	r2, [r7, #16]
 8002938:	4013      	ands	r3, r2
 800293a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002944:	2b00      	cmp	r3, #0
 8002946:	d003      	beq.n	8002950 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002948:	693a      	ldr	r2, [r7, #16]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	4313      	orrs	r3, r2
 800294e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002950:	4a12      	ldr	r2, [pc, #72]	@ (800299c <HAL_GPIO_Init+0x350>)
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	3301      	adds	r3, #1
 800295a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	fa22 f303 	lsr.w	r3, r2, r3
 8002966:	2b00      	cmp	r3, #0
 8002968:	f47f ae78 	bne.w	800265c <HAL_GPIO_Init+0x10>
  }
}
 800296c:	bf00      	nop
 800296e:	bf00      	nop
 8002970:	371c      	adds	r7, #28
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	40021000 	.word	0x40021000
 8002980:	40010000 	.word	0x40010000
 8002984:	48000400 	.word	0x48000400
 8002988:	48000800 	.word	0x48000800
 800298c:	48000c00 	.word	0x48000c00
 8002990:	48001000 	.word	0x48001000
 8002994:	48001400 	.word	0x48001400
 8002998:	48001800 	.word	0x48001800
 800299c:	40010400 	.word	0x40010400

080029a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	460b      	mov	r3, r1
 80029aa:	807b      	strh	r3, [r7, #2]
 80029ac:	4613      	mov	r3, r2
 80029ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029b0:	787b      	ldrb	r3, [r7, #1]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d003      	beq.n	80029be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029b6:	887a      	ldrh	r2, [r7, #2]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80029bc:	e002      	b.n	80029c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80029be:	887a      	ldrh	r2, [r7, #2]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d101      	bne.n	80029e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e08d      	b.n	8002afe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d106      	bne.n	80029fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f7fd ff24 	bl	8000844 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2224      	movs	r2, #36	@ 0x24
 8002a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f022 0201 	bic.w	r2, r2, #1
 8002a12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685a      	ldr	r2, [r3, #4]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a20:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	689a      	ldr	r2, [r3, #8]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a30:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d107      	bne.n	8002a4a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	689a      	ldr	r2, [r3, #8]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a46:	609a      	str	r2, [r3, #8]
 8002a48:	e006      	b.n	8002a58 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	689a      	ldr	r2, [r3, #8]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002a56:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d108      	bne.n	8002a72 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	685a      	ldr	r2, [r3, #4]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a6e:	605a      	str	r2, [r3, #4]
 8002a70:	e007      	b.n	8002a82 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	685a      	ldr	r2, [r3, #4]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a80:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	6812      	ldr	r2, [r2, #0]
 8002a8c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a94:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	68da      	ldr	r2, [r3, #12]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002aa4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	691a      	ldr	r2, [r3, #16]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	430a      	orrs	r2, r1
 8002abe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	69d9      	ldr	r1, [r3, #28]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a1a      	ldr	r2, [r3, #32]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 0201 	orr.w	r2, r2, #1
 8002ade:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2220      	movs	r2, #32
 8002aea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
	...

08002b08 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b088      	sub	sp, #32
 8002b0c:	af02      	add	r7, sp, #8
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	607a      	str	r2, [r7, #4]
 8002b12:	461a      	mov	r2, r3
 8002b14:	460b      	mov	r3, r1
 8002b16:	817b      	strh	r3, [r7, #10]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	2b20      	cmp	r3, #32
 8002b26:	f040 80fd 	bne.w	8002d24 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d101      	bne.n	8002b38 <HAL_I2C_Master_Transmit+0x30>
 8002b34:	2302      	movs	r3, #2
 8002b36:	e0f6      	b.n	8002d26 <HAL_I2C_Master_Transmit+0x21e>
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b40:	f7ff fa8c 	bl	800205c <HAL_GetTick>
 8002b44:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	2319      	movs	r3, #25
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f000 fa0a 	bl	8002f6c <I2C_WaitOnFlagUntilTimeout>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e0e1      	b.n	8002d26 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2221      	movs	r2, #33	@ 0x21
 8002b66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2210      	movs	r2, #16
 8002b6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	893a      	ldrh	r2, [r7, #8]
 8002b82:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2200      	movs	r2, #0
 8002b88:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	2bff      	cmp	r3, #255	@ 0xff
 8002b92:	d906      	bls.n	8002ba2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	22ff      	movs	r2, #255	@ 0xff
 8002b98:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002b9a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	e007      	b.n	8002bb2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002bac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bb0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d024      	beq.n	8002c04 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbe:	781a      	ldrb	r2, [r3, #0]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bca:	1c5a      	adds	r2, r3, #1
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002be2:	3b01      	subs	r3, #1
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	b2da      	uxtb	r2, r3
 8002bf4:	8979      	ldrh	r1, [r7, #10]
 8002bf6:	4b4e      	ldr	r3, [pc, #312]	@ (8002d30 <HAL_I2C_Master_Transmit+0x228>)
 8002bf8:	9300      	str	r3, [sp, #0]
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	68f8      	ldr	r0, [r7, #12]
 8002bfe:	f000 fc05 	bl	800340c <I2C_TransferConfig>
 8002c02:	e066      	b.n	8002cd2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c08:	b2da      	uxtb	r2, r3
 8002c0a:	8979      	ldrh	r1, [r7, #10]
 8002c0c:	4b48      	ldr	r3, [pc, #288]	@ (8002d30 <HAL_I2C_Master_Transmit+0x228>)
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	68f8      	ldr	r0, [r7, #12]
 8002c14:	f000 fbfa 	bl	800340c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002c18:	e05b      	b.n	8002cd2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	6a39      	ldr	r1, [r7, #32]
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f000 f9fd 	bl	800301e <I2C_WaitOnTXISFlagUntilTimeout>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e07b      	b.n	8002d26 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c32:	781a      	ldrb	r2, [r3, #0]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3e:	1c5a      	adds	r2, r3, #1
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	b29a      	uxth	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c56:	3b01      	subs	r3, #1
 8002c58:	b29a      	uxth	r2, r3
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d034      	beq.n	8002cd2 <HAL_I2C_Master_Transmit+0x1ca>
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d130      	bne.n	8002cd2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	9300      	str	r3, [sp, #0]
 8002c74:	6a3b      	ldr	r3, [r7, #32]
 8002c76:	2200      	movs	r2, #0
 8002c78:	2180      	movs	r1, #128	@ 0x80
 8002c7a:	68f8      	ldr	r0, [r7, #12]
 8002c7c:	f000 f976 	bl	8002f6c <I2C_WaitOnFlagUntilTimeout>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e04d      	b.n	8002d26 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	2bff      	cmp	r3, #255	@ 0xff
 8002c92:	d90e      	bls.n	8002cb2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	22ff      	movs	r2, #255	@ 0xff
 8002c98:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c9e:	b2da      	uxtb	r2, r3
 8002ca0:	8979      	ldrh	r1, [r7, #10]
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	9300      	str	r3, [sp, #0]
 8002ca6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002caa:	68f8      	ldr	r0, [r7, #12]
 8002cac:	f000 fbae 	bl	800340c <I2C_TransferConfig>
 8002cb0:	e00f      	b.n	8002cd2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb6:	b29a      	uxth	r2, r3
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cc0:	b2da      	uxtb	r2, r3
 8002cc2:	8979      	ldrh	r1, [r7, #10]
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ccc:	68f8      	ldr	r0, [r7, #12]
 8002cce:	f000 fb9d 	bl	800340c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d19e      	bne.n	8002c1a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cdc:	693a      	ldr	r2, [r7, #16]
 8002cde:	6a39      	ldr	r1, [r7, #32]
 8002ce0:	68f8      	ldr	r0, [r7, #12]
 8002ce2:	f000 f9e3 	bl	80030ac <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e01a      	b.n	8002d26 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2220      	movs	r2, #32
 8002cf6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	6859      	ldr	r1, [r3, #4]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	4b0c      	ldr	r3, [pc, #48]	@ (8002d34 <HAL_I2C_Master_Transmit+0x22c>)
 8002d04:	400b      	ands	r3, r1
 8002d06:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2220      	movs	r2, #32
 8002d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	e000      	b.n	8002d26 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002d24:	2302      	movs	r3, #2
  }
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3718      	adds	r7, #24
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	80002000 	.word	0x80002000
 8002d34:	fe00e800 	.word	0xfe00e800

08002d38 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b088      	sub	sp, #32
 8002d3c:	af02      	add	r7, sp, #8
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	607a      	str	r2, [r7, #4]
 8002d42:	461a      	mov	r2, r3
 8002d44:	460b      	mov	r3, r1
 8002d46:	817b      	strh	r3, [r7, #10]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b20      	cmp	r3, #32
 8002d56:	f040 80db 	bne.w	8002f10 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d101      	bne.n	8002d68 <HAL_I2C_Master_Receive+0x30>
 8002d64:	2302      	movs	r3, #2
 8002d66:	e0d4      	b.n	8002f12 <HAL_I2C_Master_Receive+0x1da>
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d70:	f7ff f974 	bl	800205c <HAL_GetTick>
 8002d74:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	9300      	str	r3, [sp, #0]
 8002d7a:	2319      	movs	r3, #25
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	f000 f8f2 	bl	8002f6c <I2C_WaitOnFlagUntilTimeout>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e0bf      	b.n	8002f12 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2222      	movs	r2, #34	@ 0x22
 8002d96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2210      	movs	r2, #16
 8002d9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	893a      	ldrh	r2, [r7, #8]
 8002db2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	2bff      	cmp	r3, #255	@ 0xff
 8002dc2:	d90e      	bls.n	8002de2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dce:	b2da      	uxtb	r2, r3
 8002dd0:	8979      	ldrh	r1, [r7, #10]
 8002dd2:	4b52      	ldr	r3, [pc, #328]	@ (8002f1c <HAL_I2C_Master_Receive+0x1e4>)
 8002dd4:	9300      	str	r3, [sp, #0]
 8002dd6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002dda:	68f8      	ldr	r0, [r7, #12]
 8002ddc:	f000 fb16 	bl	800340c <I2C_TransferConfig>
 8002de0:	e06d      	b.n	8002ebe <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002df0:	b2da      	uxtb	r2, r3
 8002df2:	8979      	ldrh	r1, [r7, #10]
 8002df4:	4b49      	ldr	r3, [pc, #292]	@ (8002f1c <HAL_I2C_Master_Receive+0x1e4>)
 8002df6:	9300      	str	r3, [sp, #0]
 8002df8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f000 fb05 	bl	800340c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002e02:	e05c      	b.n	8002ebe <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e04:	697a      	ldr	r2, [r7, #20]
 8002e06:	6a39      	ldr	r1, [r7, #32]
 8002e08:	68f8      	ldr	r0, [r7, #12]
 8002e0a:	f000 f993 	bl	8003134 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d001      	beq.n	8002e18 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e07c      	b.n	8002f12 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2a:	1c5a      	adds	r2, r3, #1
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e34:	3b01      	subs	r3, #1
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	3b01      	subs	r3, #1
 8002e44:	b29a      	uxth	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d034      	beq.n	8002ebe <HAL_I2C_Master_Receive+0x186>
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d130      	bne.n	8002ebe <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	9300      	str	r3, [sp, #0]
 8002e60:	6a3b      	ldr	r3, [r7, #32]
 8002e62:	2200      	movs	r2, #0
 8002e64:	2180      	movs	r1, #128	@ 0x80
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f000 f880 	bl	8002f6c <I2C_WaitOnFlagUntilTimeout>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e04d      	b.n	8002f12 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	2bff      	cmp	r3, #255	@ 0xff
 8002e7e:	d90e      	bls.n	8002e9e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	22ff      	movs	r2, #255	@ 0xff
 8002e84:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e8a:	b2da      	uxtb	r2, r3
 8002e8c:	8979      	ldrh	r1, [r7, #10]
 8002e8e:	2300      	movs	r3, #0
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e96:	68f8      	ldr	r0, [r7, #12]
 8002e98:	f000 fab8 	bl	800340c <I2C_TransferConfig>
 8002e9c:	e00f      	b.n	8002ebe <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eac:	b2da      	uxtb	r2, r3
 8002eae:	8979      	ldrh	r1, [r7, #10]
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f000 faa7 	bl	800340c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d19d      	bne.n	8002e04 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ec8:	697a      	ldr	r2, [r7, #20]
 8002eca:	6a39      	ldr	r1, [r7, #32]
 8002ecc:	68f8      	ldr	r0, [r7, #12]
 8002ece:	f000 f8ed 	bl	80030ac <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e01a      	b.n	8002f12 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2220      	movs	r2, #32
 8002ee2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	6859      	ldr	r1, [r3, #4]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	4b0c      	ldr	r3, [pc, #48]	@ (8002f20 <HAL_I2C_Master_Receive+0x1e8>)
 8002ef0:	400b      	ands	r3, r1
 8002ef2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2220      	movs	r2, #32
 8002ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	e000      	b.n	8002f12 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002f10:	2302      	movs	r3, #2
  }
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3718      	adds	r7, #24
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	80002400 	.word	0x80002400
 8002f20:	fe00e800 	.word	0xfe00e800

08002f24 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	f003 0302 	and.w	r3, r3, #2
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d103      	bne.n	8002f42 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	f003 0301 	and.w	r3, r3, #1
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d007      	beq.n	8002f60 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	699a      	ldr	r2, [r3, #24]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f042 0201 	orr.w	r2, r2, #1
 8002f5e:	619a      	str	r2, [r3, #24]
  }
}
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	603b      	str	r3, [r7, #0]
 8002f78:	4613      	mov	r3, r2
 8002f7a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f7c:	e03b      	b.n	8002ff6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f7e:	69ba      	ldr	r2, [r7, #24]
 8002f80:	6839      	ldr	r1, [r7, #0]
 8002f82:	68f8      	ldr	r0, [r7, #12]
 8002f84:	f000 f962 	bl	800324c <I2C_IsErrorOccurred>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e041      	b.n	8003016 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f98:	d02d      	beq.n	8002ff6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f9a:	f7ff f85f 	bl	800205c <HAL_GetTick>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	683a      	ldr	r2, [r7, #0]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d302      	bcc.n	8002fb0 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d122      	bne.n	8002ff6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	699a      	ldr	r2, [r3, #24]
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	68ba      	ldr	r2, [r7, #8]
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	bf0c      	ite	eq
 8002fc0:	2301      	moveq	r3, #1
 8002fc2:	2300      	movne	r3, #0
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	79fb      	ldrb	r3, [r7, #7]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d113      	bne.n	8002ff6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd2:	f043 0220 	orr.w	r2, r3, #32
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2220      	movs	r2, #32
 8002fde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e00f      	b.n	8003016 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	699a      	ldr	r2, [r3, #24]
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	4013      	ands	r3, r2
 8003000:	68ba      	ldr	r2, [r7, #8]
 8003002:	429a      	cmp	r2, r3
 8003004:	bf0c      	ite	eq
 8003006:	2301      	moveq	r3, #1
 8003008:	2300      	movne	r3, #0
 800300a:	b2db      	uxtb	r3, r3
 800300c:	461a      	mov	r2, r3
 800300e:	79fb      	ldrb	r3, [r7, #7]
 8003010:	429a      	cmp	r2, r3
 8003012:	d0b4      	beq.n	8002f7e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800301e:	b580      	push	{r7, lr}
 8003020:	b084      	sub	sp, #16
 8003022:	af00      	add	r7, sp, #0
 8003024:	60f8      	str	r0, [r7, #12]
 8003026:	60b9      	str	r1, [r7, #8]
 8003028:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800302a:	e033      	b.n	8003094 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	68b9      	ldr	r1, [r7, #8]
 8003030:	68f8      	ldr	r0, [r7, #12]
 8003032:	f000 f90b 	bl	800324c <I2C_IsErrorOccurred>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d001      	beq.n	8003040 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e031      	b.n	80030a4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003046:	d025      	beq.n	8003094 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003048:	f7ff f808 	bl	800205c <HAL_GetTick>
 800304c:	4602      	mov	r2, r0
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	68ba      	ldr	r2, [r7, #8]
 8003054:	429a      	cmp	r2, r3
 8003056:	d302      	bcc.n	800305e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d11a      	bne.n	8003094 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	f003 0302 	and.w	r3, r3, #2
 8003068:	2b02      	cmp	r3, #2
 800306a:	d013      	beq.n	8003094 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003070:	f043 0220 	orr.w	r2, r3, #32
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2220      	movs	r2, #32
 800307c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e007      	b.n	80030a4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d1c4      	bne.n	800302c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3710      	adds	r7, #16
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}

080030ac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030b8:	e02f      	b.n	800311a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	68b9      	ldr	r1, [r7, #8]
 80030be:	68f8      	ldr	r0, [r7, #12]
 80030c0:	f000 f8c4 	bl	800324c <I2C_IsErrorOccurred>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e02d      	b.n	800312a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030ce:	f7fe ffc5 	bl	800205c <HAL_GetTick>
 80030d2:	4602      	mov	r2, r0
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	1ad3      	subs	r3, r2, r3
 80030d8:	68ba      	ldr	r2, [r7, #8]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d302      	bcc.n	80030e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d11a      	bne.n	800311a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	f003 0320 	and.w	r3, r3, #32
 80030ee:	2b20      	cmp	r3, #32
 80030f0:	d013      	beq.n	800311a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030f6:	f043 0220 	orr.w	r2, r3, #32
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2220      	movs	r2, #32
 8003102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e007      	b.n	800312a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	699b      	ldr	r3, [r3, #24]
 8003120:	f003 0320 	and.w	r3, r3, #32
 8003124:	2b20      	cmp	r3, #32
 8003126:	d1c8      	bne.n	80030ba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
	...

08003134 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003140:	2300      	movs	r3, #0
 8003142:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003144:	e071      	b.n	800322a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	68b9      	ldr	r1, [r7, #8]
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f000 f87e 	bl	800324c <I2C_IsErrorOccurred>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	699b      	ldr	r3, [r3, #24]
 8003160:	f003 0320 	and.w	r3, r3, #32
 8003164:	2b20      	cmp	r3, #32
 8003166:	d13b      	bne.n	80031e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8003168:	7dfb      	ldrb	r3, [r7, #23]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d138      	bne.n	80031e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	f003 0304 	and.w	r3, r3, #4
 8003178:	2b04      	cmp	r3, #4
 800317a:	d105      	bne.n	8003188 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8003184:	2300      	movs	r3, #0
 8003186:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	f003 0310 	and.w	r3, r3, #16
 8003192:	2b10      	cmp	r3, #16
 8003194:	d121      	bne.n	80031da <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2210      	movs	r2, #16
 800319c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2204      	movs	r2, #4
 80031a2:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2220      	movs	r2, #32
 80031aa:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6859      	ldr	r1, [r3, #4]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	4b24      	ldr	r3, [pc, #144]	@ (8003248 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80031b8:	400b      	ands	r3, r1
 80031ba:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2220      	movs	r2, #32
 80031c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	75fb      	strb	r3, [r7, #23]
 80031d8:	e002      	b.n	80031e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2200      	movs	r2, #0
 80031de:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80031e0:	f7fe ff3c 	bl	800205c <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	68ba      	ldr	r2, [r7, #8]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d302      	bcc.n	80031f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d119      	bne.n	800322a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80031f6:	7dfb      	ldrb	r3, [r7, #23]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d116      	bne.n	800322a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	699b      	ldr	r3, [r3, #24]
 8003202:	f003 0304 	and.w	r3, r3, #4
 8003206:	2b04      	cmp	r3, #4
 8003208:	d00f      	beq.n	800322a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800320e:	f043 0220 	orr.w	r2, r3, #32
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2220      	movs	r2, #32
 800321a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	699b      	ldr	r3, [r3, #24]
 8003230:	f003 0304 	and.w	r3, r3, #4
 8003234:	2b04      	cmp	r3, #4
 8003236:	d002      	beq.n	800323e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8003238:	7dfb      	ldrb	r3, [r7, #23]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d083      	beq.n	8003146 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800323e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003240:	4618      	mov	r0, r3
 8003242:	3718      	adds	r7, #24
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	fe00e800 	.word	0xfe00e800

0800324c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b08a      	sub	sp, #40	@ 0x28
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003258:	2300      	movs	r3, #0
 800325a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003266:	2300      	movs	r3, #0
 8003268:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	f003 0310 	and.w	r3, r3, #16
 8003274:	2b00      	cmp	r3, #0
 8003276:	d068      	beq.n	800334a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2210      	movs	r2, #16
 800327e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003280:	e049      	b.n	8003316 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003288:	d045      	beq.n	8003316 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800328a:	f7fe fee7 	bl	800205c <HAL_GetTick>
 800328e:	4602      	mov	r2, r0
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	68ba      	ldr	r2, [r7, #8]
 8003296:	429a      	cmp	r2, r3
 8003298:	d302      	bcc.n	80032a0 <I2C_IsErrorOccurred+0x54>
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d13a      	bne.n	8003316 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032aa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80032b2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	699b      	ldr	r3, [r3, #24]
 80032ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032c2:	d121      	bne.n	8003308 <I2C_IsErrorOccurred+0xbc>
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032ca:	d01d      	beq.n	8003308 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80032cc:	7cfb      	ldrb	r3, [r7, #19]
 80032ce:	2b20      	cmp	r3, #32
 80032d0:	d01a      	beq.n	8003308 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685a      	ldr	r2, [r3, #4]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032e0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80032e2:	f7fe febb 	bl	800205c <HAL_GetTick>
 80032e6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032e8:	e00e      	b.n	8003308 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80032ea:	f7fe feb7 	bl	800205c <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	2b19      	cmp	r3, #25
 80032f6:	d907      	bls.n	8003308 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80032f8:	6a3b      	ldr	r3, [r7, #32]
 80032fa:	f043 0320 	orr.w	r3, r3, #32
 80032fe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003306:	e006      	b.n	8003316 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	f003 0320 	and.w	r3, r3, #32
 8003312:	2b20      	cmp	r3, #32
 8003314:	d1e9      	bne.n	80032ea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	f003 0320 	and.w	r3, r3, #32
 8003320:	2b20      	cmp	r3, #32
 8003322:	d003      	beq.n	800332c <I2C_IsErrorOccurred+0xe0>
 8003324:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003328:	2b00      	cmp	r3, #0
 800332a:	d0aa      	beq.n	8003282 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800332c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003330:	2b00      	cmp	r3, #0
 8003332:	d103      	bne.n	800333c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2220      	movs	r2, #32
 800333a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800333c:	6a3b      	ldr	r3, [r7, #32]
 800333e:	f043 0304 	orr.w	r3, r3, #4
 8003342:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	699b      	ldr	r3, [r3, #24]
 8003350:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003358:	2b00      	cmp	r3, #0
 800335a:	d00b      	beq.n	8003374 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800335c:	6a3b      	ldr	r3, [r7, #32]
 800335e:	f043 0301 	orr.w	r3, r3, #1
 8003362:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800336c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800337a:	2b00      	cmp	r3, #0
 800337c:	d00b      	beq.n	8003396 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800337e:	6a3b      	ldr	r3, [r7, #32]
 8003380:	f043 0308 	orr.w	r3, r3, #8
 8003384:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800338e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003396:	69bb      	ldr	r3, [r7, #24]
 8003398:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800339c:	2b00      	cmp	r3, #0
 800339e:	d00b      	beq.n	80033b8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80033a0:	6a3b      	ldr	r3, [r7, #32]
 80033a2:	f043 0302 	orr.w	r3, r3, #2
 80033a6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033b0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80033b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d01c      	beq.n	80033fa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80033c0:	68f8      	ldr	r0, [r7, #12]
 80033c2:	f7ff fdaf 	bl	8002f24 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	6859      	ldr	r1, [r3, #4]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	4b0d      	ldr	r3, [pc, #52]	@ (8003408 <I2C_IsErrorOccurred+0x1bc>)
 80033d2:	400b      	ands	r3, r1
 80033d4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033da:	6a3b      	ldr	r3, [r7, #32]
 80033dc:	431a      	orrs	r2, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2220      	movs	r2, #32
 80033e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2200      	movs	r2, #0
 80033ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80033fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3728      	adds	r7, #40	@ 0x28
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	fe00e800 	.word	0xfe00e800

0800340c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800340c:	b480      	push	{r7}
 800340e:	b087      	sub	sp, #28
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	607b      	str	r3, [r7, #4]
 8003416:	460b      	mov	r3, r1
 8003418:	817b      	strh	r3, [r7, #10]
 800341a:	4613      	mov	r3, r2
 800341c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800341e:	897b      	ldrh	r3, [r7, #10]
 8003420:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003424:	7a7b      	ldrb	r3, [r7, #9]
 8003426:	041b      	lsls	r3, r3, #16
 8003428:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800342c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003432:	6a3b      	ldr	r3, [r7, #32]
 8003434:	4313      	orrs	r3, r2
 8003436:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800343a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	6a3b      	ldr	r3, [r7, #32]
 8003444:	0d5b      	lsrs	r3, r3, #21
 8003446:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800344a:	4b08      	ldr	r3, [pc, #32]	@ (800346c <I2C_TransferConfig+0x60>)
 800344c:	430b      	orrs	r3, r1
 800344e:	43db      	mvns	r3, r3
 8003450:	ea02 0103 	and.w	r1, r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	697a      	ldr	r2, [r7, #20]
 800345a:	430a      	orrs	r2, r1
 800345c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800345e:	bf00      	nop
 8003460:	371c      	adds	r7, #28
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	03ff63ff 	.word	0x03ff63ff

08003470 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003480:	b2db      	uxtb	r3, r3
 8003482:	2b20      	cmp	r3, #32
 8003484:	d138      	bne.n	80034f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800348c:	2b01      	cmp	r3, #1
 800348e:	d101      	bne.n	8003494 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003490:	2302      	movs	r3, #2
 8003492:	e032      	b.n	80034fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2224      	movs	r2, #36	@ 0x24
 80034a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f022 0201 	bic.w	r2, r2, #1
 80034b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80034c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	6819      	ldr	r1, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	683a      	ldr	r2, [r7, #0]
 80034d0:	430a      	orrs	r2, r1
 80034d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f042 0201 	orr.w	r2, r2, #1
 80034e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2220      	movs	r2, #32
 80034e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034f4:	2300      	movs	r3, #0
 80034f6:	e000      	b.n	80034fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80034f8:	2302      	movs	r3, #2
  }
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	370c      	adds	r7, #12
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr

08003506 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003506:	b480      	push	{r7}
 8003508:	b085      	sub	sp, #20
 800350a:	af00      	add	r7, sp, #0
 800350c:	6078      	str	r0, [r7, #4]
 800350e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003516:	b2db      	uxtb	r3, r3
 8003518:	2b20      	cmp	r3, #32
 800351a:	d139      	bne.n	8003590 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003522:	2b01      	cmp	r3, #1
 8003524:	d101      	bne.n	800352a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003526:	2302      	movs	r3, #2
 8003528:	e033      	b.n	8003592 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2201      	movs	r2, #1
 800352e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2224      	movs	r2, #36	@ 0x24
 8003536:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0201 	bic.w	r2, r2, #1
 8003548:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003558:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	021b      	lsls	r3, r3, #8
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	4313      	orrs	r3, r2
 8003562:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f042 0201 	orr.w	r2, r2, #1
 800357a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2220      	movs	r2, #32
 8003580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800358c:	2300      	movs	r3, #0
 800358e:	e000      	b.n	8003592 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003590:	2302      	movs	r3, #2
  }
}
 8003592:	4618      	mov	r0, r3
 8003594:	3714      	adds	r7, #20
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
	...

080035a0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80035a4:	4b04      	ldr	r3, [pc, #16]	@ (80035b8 <HAL_PWREx_GetVoltageRange+0x18>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	40007000 	.word	0x40007000

080035bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80035bc:	b480      	push	{r7}
 80035be:	b085      	sub	sp, #20
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035ca:	d130      	bne.n	800362e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80035cc:	4b23      	ldr	r3, [pc, #140]	@ (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80035d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035d8:	d038      	beq.n	800364c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035da:	4b20      	ldr	r3, [pc, #128]	@ (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035e2:	4a1e      	ldr	r2, [pc, #120]	@ (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035e8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80035ea:	4b1d      	ldr	r3, [pc, #116]	@ (8003660 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2232      	movs	r2, #50	@ 0x32
 80035f0:	fb02 f303 	mul.w	r3, r2, r3
 80035f4:	4a1b      	ldr	r2, [pc, #108]	@ (8003664 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80035f6:	fba2 2303 	umull	r2, r3, r2, r3
 80035fa:	0c9b      	lsrs	r3, r3, #18
 80035fc:	3301      	adds	r3, #1
 80035fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003600:	e002      	b.n	8003608 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	3b01      	subs	r3, #1
 8003606:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003608:	4b14      	ldr	r3, [pc, #80]	@ (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800360a:	695b      	ldr	r3, [r3, #20]
 800360c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003610:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003614:	d102      	bne.n	800361c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d1f2      	bne.n	8003602 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800361c:	4b0f      	ldr	r3, [pc, #60]	@ (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003624:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003628:	d110      	bne.n	800364c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e00f      	b.n	800364e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800362e:	4b0b      	ldr	r3, [pc, #44]	@ (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003636:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800363a:	d007      	beq.n	800364c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800363c:	4b07      	ldr	r3, [pc, #28]	@ (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003644:	4a05      	ldr	r2, [pc, #20]	@ (800365c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003646:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800364a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3714      	adds	r7, #20
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	40007000 	.word	0x40007000
 8003660:	20000000 	.word	0x20000000
 8003664:	431bde83 	.word	0x431bde83

08003668 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b088      	sub	sp, #32
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e3ca      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800367a:	4b97      	ldr	r3, [pc, #604]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f003 030c 	and.w	r3, r3, #12
 8003682:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003684:	4b94      	ldr	r3, [pc, #592]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	f003 0303 	and.w	r3, r3, #3
 800368c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0310 	and.w	r3, r3, #16
 8003696:	2b00      	cmp	r3, #0
 8003698:	f000 80e4 	beq.w	8003864 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d007      	beq.n	80036b2 <HAL_RCC_OscConfig+0x4a>
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	2b0c      	cmp	r3, #12
 80036a6:	f040 808b 	bne.w	80037c0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	f040 8087 	bne.w	80037c0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80036b2:	4b89      	ldr	r3, [pc, #548]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0302 	and.w	r3, r3, #2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d005      	beq.n	80036ca <HAL_RCC_OscConfig+0x62>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e3a2      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a1a      	ldr	r2, [r3, #32]
 80036ce:	4b82      	ldr	r3, [pc, #520]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0308 	and.w	r3, r3, #8
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d004      	beq.n	80036e4 <HAL_RCC_OscConfig+0x7c>
 80036da:	4b7f      	ldr	r3, [pc, #508]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036e2:	e005      	b.n	80036f0 <HAL_RCC_OscConfig+0x88>
 80036e4:	4b7c      	ldr	r3, [pc, #496]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80036e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036ea:	091b      	lsrs	r3, r3, #4
 80036ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d223      	bcs.n	800373c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	4618      	mov	r0, r3
 80036fa:	f000 fd87 	bl	800420c <RCC_SetFlashLatencyFromMSIRange>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e383      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003708:	4b73      	ldr	r3, [pc, #460]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a72      	ldr	r2, [pc, #456]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 800370e:	f043 0308 	orr.w	r3, r3, #8
 8003712:	6013      	str	r3, [r2, #0]
 8003714:	4b70      	ldr	r3, [pc, #448]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6a1b      	ldr	r3, [r3, #32]
 8003720:	496d      	ldr	r1, [pc, #436]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003722:	4313      	orrs	r3, r2
 8003724:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003726:	4b6c      	ldr	r3, [pc, #432]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	021b      	lsls	r3, r3, #8
 8003734:	4968      	ldr	r1, [pc, #416]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003736:	4313      	orrs	r3, r2
 8003738:	604b      	str	r3, [r1, #4]
 800373a:	e025      	b.n	8003788 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800373c:	4b66      	ldr	r3, [pc, #408]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a65      	ldr	r2, [pc, #404]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003742:	f043 0308 	orr.w	r3, r3, #8
 8003746:	6013      	str	r3, [r2, #0]
 8003748:	4b63      	ldr	r3, [pc, #396]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a1b      	ldr	r3, [r3, #32]
 8003754:	4960      	ldr	r1, [pc, #384]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003756:	4313      	orrs	r3, r2
 8003758:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800375a:	4b5f      	ldr	r3, [pc, #380]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	021b      	lsls	r3, r3, #8
 8003768:	495b      	ldr	r1, [pc, #364]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 800376a:	4313      	orrs	r3, r2
 800376c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d109      	bne.n	8003788 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6a1b      	ldr	r3, [r3, #32]
 8003778:	4618      	mov	r0, r3
 800377a:	f000 fd47 	bl	800420c <RCC_SetFlashLatencyFromMSIRange>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	e343      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003788:	f000 fc4a 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 800378c:	4602      	mov	r2, r0
 800378e:	4b52      	ldr	r3, [pc, #328]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	091b      	lsrs	r3, r3, #4
 8003794:	f003 030f 	and.w	r3, r3, #15
 8003798:	4950      	ldr	r1, [pc, #320]	@ (80038dc <HAL_RCC_OscConfig+0x274>)
 800379a:	5ccb      	ldrb	r3, [r1, r3]
 800379c:	f003 031f 	and.w	r3, r3, #31
 80037a0:	fa22 f303 	lsr.w	r3, r2, r3
 80037a4:	4a4e      	ldr	r2, [pc, #312]	@ (80038e0 <HAL_RCC_OscConfig+0x278>)
 80037a6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80037a8:	4b4e      	ldr	r3, [pc, #312]	@ (80038e4 <HAL_RCC_OscConfig+0x27c>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f7fe f9e1 	bl	8001b74 <HAL_InitTick>
 80037b2:	4603      	mov	r3, r0
 80037b4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80037b6:	7bfb      	ldrb	r3, [r7, #15]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d052      	beq.n	8003862 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80037bc:	7bfb      	ldrb	r3, [r7, #15]
 80037be:	e327      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	699b      	ldr	r3, [r3, #24]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d032      	beq.n	800382e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80037c8:	4b43      	ldr	r3, [pc, #268]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a42      	ldr	r2, [pc, #264]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80037ce:	f043 0301 	orr.w	r3, r3, #1
 80037d2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037d4:	f7fe fc42 	bl	800205c <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037dc:	f7fe fc3e 	bl	800205c <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e310      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037ee:	4b3a      	ldr	r3, [pc, #232]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0f0      	beq.n	80037dc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037fa:	4b37      	ldr	r3, [pc, #220]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a36      	ldr	r2, [pc, #216]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003800:	f043 0308 	orr.w	r3, r3, #8
 8003804:	6013      	str	r3, [r2, #0]
 8003806:	4b34      	ldr	r3, [pc, #208]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a1b      	ldr	r3, [r3, #32]
 8003812:	4931      	ldr	r1, [pc, #196]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003814:	4313      	orrs	r3, r2
 8003816:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003818:	4b2f      	ldr	r3, [pc, #188]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	69db      	ldr	r3, [r3, #28]
 8003824:	021b      	lsls	r3, r3, #8
 8003826:	492c      	ldr	r1, [pc, #176]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003828:	4313      	orrs	r3, r2
 800382a:	604b      	str	r3, [r1, #4]
 800382c:	e01a      	b.n	8003864 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800382e:	4b2a      	ldr	r3, [pc, #168]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a29      	ldr	r2, [pc, #164]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003834:	f023 0301 	bic.w	r3, r3, #1
 8003838:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800383a:	f7fe fc0f 	bl	800205c <HAL_GetTick>
 800383e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003840:	e008      	b.n	8003854 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003842:	f7fe fc0b 	bl	800205c <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	2b02      	cmp	r3, #2
 800384e:	d901      	bls.n	8003854 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003850:	2303      	movs	r3, #3
 8003852:	e2dd      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003854:	4b20      	ldr	r3, [pc, #128]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0302 	and.w	r3, r3, #2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d1f0      	bne.n	8003842 <HAL_RCC_OscConfig+0x1da>
 8003860:	e000      	b.n	8003864 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003862:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	2b00      	cmp	r3, #0
 800386e:	d074      	beq.n	800395a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	2b08      	cmp	r3, #8
 8003874:	d005      	beq.n	8003882 <HAL_RCC_OscConfig+0x21a>
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	2b0c      	cmp	r3, #12
 800387a:	d10e      	bne.n	800389a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	2b03      	cmp	r3, #3
 8003880:	d10b      	bne.n	800389a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003882:	4b15      	ldr	r3, [pc, #84]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d064      	beq.n	8003958 <HAL_RCC_OscConfig+0x2f0>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d160      	bne.n	8003958 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e2ba      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038a2:	d106      	bne.n	80038b2 <HAL_RCC_OscConfig+0x24a>
 80038a4:	4b0c      	ldr	r3, [pc, #48]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a0b      	ldr	r2, [pc, #44]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80038aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038ae:	6013      	str	r3, [r2, #0]
 80038b0:	e026      	b.n	8003900 <HAL_RCC_OscConfig+0x298>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038ba:	d115      	bne.n	80038e8 <HAL_RCC_OscConfig+0x280>
 80038bc:	4b06      	ldr	r3, [pc, #24]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a05      	ldr	r2, [pc, #20]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80038c2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038c6:	6013      	str	r3, [r2, #0]
 80038c8:	4b03      	ldr	r3, [pc, #12]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a02      	ldr	r2, [pc, #8]	@ (80038d8 <HAL_RCC_OscConfig+0x270>)
 80038ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038d2:	6013      	str	r3, [r2, #0]
 80038d4:	e014      	b.n	8003900 <HAL_RCC_OscConfig+0x298>
 80038d6:	bf00      	nop
 80038d8:	40021000 	.word	0x40021000
 80038dc:	0800c63c 	.word	0x0800c63c
 80038e0:	20000000 	.word	0x20000000
 80038e4:	20000004 	.word	0x20000004
 80038e8:	4ba0      	ldr	r3, [pc, #640]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a9f      	ldr	r2, [pc, #636]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 80038ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038f2:	6013      	str	r3, [r2, #0]
 80038f4:	4b9d      	ldr	r3, [pc, #628]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a9c      	ldr	r2, [pc, #624]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 80038fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d013      	beq.n	8003930 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003908:	f7fe fba8 	bl	800205c <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003910:	f7fe fba4 	bl	800205c <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b64      	cmp	r3, #100	@ 0x64
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e276      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003922:	4b92      	ldr	r3, [pc, #584]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d0f0      	beq.n	8003910 <HAL_RCC_OscConfig+0x2a8>
 800392e:	e014      	b.n	800395a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003930:	f7fe fb94 	bl	800205c <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003938:	f7fe fb90 	bl	800205c <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b64      	cmp	r3, #100	@ 0x64
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e262      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800394a:	4b88      	ldr	r3, [pc, #544]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1f0      	bne.n	8003938 <HAL_RCC_OscConfig+0x2d0>
 8003956:	e000      	b.n	800395a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0302 	and.w	r3, r3, #2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d060      	beq.n	8003a28 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003966:	69bb      	ldr	r3, [r7, #24]
 8003968:	2b04      	cmp	r3, #4
 800396a:	d005      	beq.n	8003978 <HAL_RCC_OscConfig+0x310>
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	2b0c      	cmp	r3, #12
 8003970:	d119      	bne.n	80039a6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	2b02      	cmp	r3, #2
 8003976:	d116      	bne.n	80039a6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003978:	4b7c      	ldr	r3, [pc, #496]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003980:	2b00      	cmp	r3, #0
 8003982:	d005      	beq.n	8003990 <HAL_RCC_OscConfig+0x328>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d101      	bne.n	8003990 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e23f      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003990:	4b76      	ldr	r3, [pc, #472]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	061b      	lsls	r3, r3, #24
 800399e:	4973      	ldr	r1, [pc, #460]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039a4:	e040      	b.n	8003a28 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d023      	beq.n	80039f6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039ae:	4b6f      	ldr	r3, [pc, #444]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a6e      	ldr	r2, [pc, #440]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 80039b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ba:	f7fe fb4f 	bl	800205c <HAL_GetTick>
 80039be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039c0:	e008      	b.n	80039d4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039c2:	f7fe fb4b 	bl	800205c <HAL_GetTick>
 80039c6:	4602      	mov	r2, r0
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d901      	bls.n	80039d4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e21d      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039d4:	4b65      	ldr	r3, [pc, #404]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d0f0      	beq.n	80039c2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039e0:	4b62      	ldr	r3, [pc, #392]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	061b      	lsls	r3, r3, #24
 80039ee:	495f      	ldr	r1, [pc, #380]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	604b      	str	r3, [r1, #4]
 80039f4:	e018      	b.n	8003a28 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039f6:	4b5d      	ldr	r3, [pc, #372]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a5c      	ldr	r2, [pc, #368]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 80039fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a02:	f7fe fb2b 	bl	800205c <HAL_GetTick>
 8003a06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a08:	e008      	b.n	8003a1c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a0a:	f7fe fb27 	bl	800205c <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d901      	bls.n	8003a1c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e1f9      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a1c:	4b53      	ldr	r3, [pc, #332]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d1f0      	bne.n	8003a0a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0308 	and.w	r3, r3, #8
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d03c      	beq.n	8003aae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	695b      	ldr	r3, [r3, #20]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d01c      	beq.n	8003a76 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a3c:	4b4b      	ldr	r3, [pc, #300]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003a3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a42:	4a4a      	ldr	r2, [pc, #296]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003a44:	f043 0301 	orr.w	r3, r3, #1
 8003a48:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a4c:	f7fe fb06 	bl	800205c <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a52:	e008      	b.n	8003a66 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a54:	f7fe fb02 	bl	800205c <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e1d4      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a66:	4b41      	ldr	r3, [pc, #260]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003a68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0ef      	beq.n	8003a54 <HAL_RCC_OscConfig+0x3ec>
 8003a74:	e01b      	b.n	8003aae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a76:	4b3d      	ldr	r3, [pc, #244]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003a78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a7c:	4a3b      	ldr	r2, [pc, #236]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003a7e:	f023 0301 	bic.w	r3, r3, #1
 8003a82:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a86:	f7fe fae9 	bl	800205c <HAL_GetTick>
 8003a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a8c:	e008      	b.n	8003aa0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a8e:	f7fe fae5 	bl	800205c <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d901      	bls.n	8003aa0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e1b7      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003aa0:	4b32      	ldr	r3, [pc, #200]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1ef      	bne.n	8003a8e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0304 	and.w	r3, r3, #4
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	f000 80a6 	beq.w	8003c08 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003abc:	2300      	movs	r3, #0
 8003abe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003ac0:	4b2a      	ldr	r3, [pc, #168]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d10d      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003acc:	4b27      	ldr	r3, [pc, #156]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ad0:	4a26      	ldr	r2, [pc, #152]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003ad2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ad6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ad8:	4b24      	ldr	r3, [pc, #144]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003adc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ae0:	60bb      	str	r3, [r7, #8]
 8003ae2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ae8:	4b21      	ldr	r3, [pc, #132]	@ (8003b70 <HAL_RCC_OscConfig+0x508>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d118      	bne.n	8003b26 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003af4:	4b1e      	ldr	r3, [pc, #120]	@ (8003b70 <HAL_RCC_OscConfig+0x508>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b70 <HAL_RCC_OscConfig+0x508>)
 8003afa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003afe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b00:	f7fe faac 	bl	800205c <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b08:	f7fe faa8 	bl	800205c <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e17a      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b1a:	4b15      	ldr	r3, [pc, #84]	@ (8003b70 <HAL_RCC_OscConfig+0x508>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d0f0      	beq.n	8003b08 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d108      	bne.n	8003b40 <HAL_RCC_OscConfig+0x4d8>
 8003b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b34:	4a0d      	ldr	r2, [pc, #52]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003b36:	f043 0301 	orr.w	r3, r3, #1
 8003b3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b3e:	e029      	b.n	8003b94 <HAL_RCC_OscConfig+0x52c>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	2b05      	cmp	r3, #5
 8003b46:	d115      	bne.n	8003b74 <HAL_RCC_OscConfig+0x50c>
 8003b48:	4b08      	ldr	r3, [pc, #32]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b4e:	4a07      	ldr	r2, [pc, #28]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003b50:	f043 0304 	orr.w	r3, r3, #4
 8003b54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b58:	4b04      	ldr	r3, [pc, #16]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b5e:	4a03      	ldr	r2, [pc, #12]	@ (8003b6c <HAL_RCC_OscConfig+0x504>)
 8003b60:	f043 0301 	orr.w	r3, r3, #1
 8003b64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b68:	e014      	b.n	8003b94 <HAL_RCC_OscConfig+0x52c>
 8003b6a:	bf00      	nop
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	40007000 	.word	0x40007000
 8003b74:	4b9c      	ldr	r3, [pc, #624]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003b76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b7a:	4a9b      	ldr	r2, [pc, #620]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003b7c:	f023 0301 	bic.w	r3, r3, #1
 8003b80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b84:	4b98      	ldr	r3, [pc, #608]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b8a:	4a97      	ldr	r2, [pc, #604]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003b8c:	f023 0304 	bic.w	r3, r3, #4
 8003b90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d016      	beq.n	8003bca <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b9c:	f7fe fa5e 	bl	800205c <HAL_GetTick>
 8003ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ba2:	e00a      	b.n	8003bba <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ba4:	f7fe fa5a 	bl	800205c <HAL_GetTick>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d901      	bls.n	8003bba <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e12a      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bba:	4b8b      	ldr	r3, [pc, #556]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc0:	f003 0302 	and.w	r3, r3, #2
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d0ed      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x53c>
 8003bc8:	e015      	b.n	8003bf6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bca:	f7fe fa47 	bl	800205c <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bd0:	e00a      	b.n	8003be8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd2:	f7fe fa43 	bl	800205c <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d901      	bls.n	8003be8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e113      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003be8:	4b7f      	ldr	r3, [pc, #508]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1ed      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bf6:	7ffb      	ldrb	r3, [r7, #31]
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d105      	bne.n	8003c08 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bfc:	4b7a      	ldr	r3, [pc, #488]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c00:	4a79      	ldr	r2, [pc, #484]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003c02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c06:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f000 80fe 	beq.w	8003e0e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	f040 80d0 	bne.w	8003dbc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003c1c:	4b72      	ldr	r3, [pc, #456]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f003 0203 	and.w	r2, r3, #3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c2c:	429a      	cmp	r2, r3
 8003c2e:	d130      	bne.n	8003c92 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d127      	bne.n	8003c92 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c4c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d11f      	bne.n	8003c92 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c5c:	2a07      	cmp	r2, #7
 8003c5e:	bf14      	ite	ne
 8003c60:	2201      	movne	r2, #1
 8003c62:	2200      	moveq	r2, #0
 8003c64:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d113      	bne.n	8003c92 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c74:	085b      	lsrs	r3, r3, #1
 8003c76:	3b01      	subs	r3, #1
 8003c78:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d109      	bne.n	8003c92 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c88:	085b      	lsrs	r3, r3, #1
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d06e      	beq.n	8003d70 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	2b0c      	cmp	r3, #12
 8003c96:	d069      	beq.n	8003d6c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003c98:	4b53      	ldr	r3, [pc, #332]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d105      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003ca4:	4b50      	ldr	r3, [pc, #320]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e0ad      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003cb4:	4b4c      	ldr	r3, [pc, #304]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a4b      	ldr	r2, [pc, #300]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003cba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cbe:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003cc0:	f7fe f9cc 	bl	800205c <HAL_GetTick>
 8003cc4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cc6:	e008      	b.n	8003cda <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cc8:	f7fe f9c8 	bl	800205c <HAL_GetTick>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e09a      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cda:	4b43      	ldr	r3, [pc, #268]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1f0      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ce6:	4b40      	ldr	r3, [pc, #256]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003ce8:	68da      	ldr	r2, [r3, #12]
 8003cea:	4b40      	ldr	r3, [pc, #256]	@ (8003dec <HAL_RCC_OscConfig+0x784>)
 8003cec:	4013      	ands	r3, r2
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003cf6:	3a01      	subs	r2, #1
 8003cf8:	0112      	lsls	r2, r2, #4
 8003cfa:	4311      	orrs	r1, r2
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d00:	0212      	lsls	r2, r2, #8
 8003d02:	4311      	orrs	r1, r2
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003d08:	0852      	lsrs	r2, r2, #1
 8003d0a:	3a01      	subs	r2, #1
 8003d0c:	0552      	lsls	r2, r2, #21
 8003d0e:	4311      	orrs	r1, r2
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003d14:	0852      	lsrs	r2, r2, #1
 8003d16:	3a01      	subs	r2, #1
 8003d18:	0652      	lsls	r2, r2, #25
 8003d1a:	4311      	orrs	r1, r2
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003d20:	0912      	lsrs	r2, r2, #4
 8003d22:	0452      	lsls	r2, r2, #17
 8003d24:	430a      	orrs	r2, r1
 8003d26:	4930      	ldr	r1, [pc, #192]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d2c:	4b2e      	ldr	r3, [pc, #184]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a2d      	ldr	r2, [pc, #180]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003d32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d36:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d38:	4b2b      	ldr	r3, [pc, #172]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	4a2a      	ldr	r2, [pc, #168]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003d3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d42:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d44:	f7fe f98a 	bl	800205c <HAL_GetTick>
 8003d48:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d4a:	e008      	b.n	8003d5e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d4c:	f7fe f986 	bl	800205c <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e058      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d5e:	4b22      	ldr	r3, [pc, #136]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d0f0      	beq.n	8003d4c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d6a:	e050      	b.n	8003e0e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e04f      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d70:	4b1d      	ldr	r3, [pc, #116]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d148      	bne.n	8003e0e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a19      	ldr	r2, [pc, #100]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003d82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d86:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d88:	4b17      	ldr	r3, [pc, #92]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	4a16      	ldr	r2, [pc, #88]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003d8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d92:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003d94:	f7fe f962 	bl	800205c <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d9c:	f7fe f95e 	bl	800205c <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e030      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dae:	4b0e      	ldr	r3, [pc, #56]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d0f0      	beq.n	8003d9c <HAL_RCC_OscConfig+0x734>
 8003dba:	e028      	b.n	8003e0e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	2b0c      	cmp	r3, #12
 8003dc0:	d023      	beq.n	8003e0a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dc2:	4b09      	ldr	r3, [pc, #36]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a08      	ldr	r2, [pc, #32]	@ (8003de8 <HAL_RCC_OscConfig+0x780>)
 8003dc8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dce:	f7fe f945 	bl	800205c <HAL_GetTick>
 8003dd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dd4:	e00c      	b.n	8003df0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dd6:	f7fe f941 	bl	800205c <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d905      	bls.n	8003df0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e013      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
 8003de8:	40021000 	.word	0x40021000
 8003dec:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003df0:	4b09      	ldr	r3, [pc, #36]	@ (8003e18 <HAL_RCC_OscConfig+0x7b0>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1ec      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003dfc:	4b06      	ldr	r3, [pc, #24]	@ (8003e18 <HAL_RCC_OscConfig+0x7b0>)
 8003dfe:	68da      	ldr	r2, [r3, #12]
 8003e00:	4905      	ldr	r1, [pc, #20]	@ (8003e18 <HAL_RCC_OscConfig+0x7b0>)
 8003e02:	4b06      	ldr	r3, [pc, #24]	@ (8003e1c <HAL_RCC_OscConfig+0x7b4>)
 8003e04:	4013      	ands	r3, r2
 8003e06:	60cb      	str	r3, [r1, #12]
 8003e08:	e001      	b.n	8003e0e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e000      	b.n	8003e10 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3720      	adds	r7, #32
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	40021000 	.word	0x40021000
 8003e1c:	feeefffc 	.word	0xfeeefffc

08003e20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
 8003e28:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d101      	bne.n	8003e34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e0e7      	b.n	8004004 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e34:	4b75      	ldr	r3, [pc, #468]	@ (800400c <HAL_RCC_ClockConfig+0x1ec>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0307 	and.w	r3, r3, #7
 8003e3c:	683a      	ldr	r2, [r7, #0]
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	d910      	bls.n	8003e64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e42:	4b72      	ldr	r3, [pc, #456]	@ (800400c <HAL_RCC_ClockConfig+0x1ec>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f023 0207 	bic.w	r2, r3, #7
 8003e4a:	4970      	ldr	r1, [pc, #448]	@ (800400c <HAL_RCC_ClockConfig+0x1ec>)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e52:	4b6e      	ldr	r3, [pc, #440]	@ (800400c <HAL_RCC_ClockConfig+0x1ec>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0307 	and.w	r3, r3, #7
 8003e5a:	683a      	ldr	r2, [r7, #0]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d001      	beq.n	8003e64 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e0cf      	b.n	8004004 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0302 	and.w	r3, r3, #2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d010      	beq.n	8003e92 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	689a      	ldr	r2, [r3, #8]
 8003e74:	4b66      	ldr	r3, [pc, #408]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d908      	bls.n	8003e92 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e80:	4b63      	ldr	r3, [pc, #396]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	4960      	ldr	r1, [pc, #384]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d04c      	beq.n	8003f38 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2b03      	cmp	r3, #3
 8003ea4:	d107      	bne.n	8003eb6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ea6:	4b5a      	ldr	r3, [pc, #360]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d121      	bne.n	8003ef6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e0a6      	b.n	8004004 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d107      	bne.n	8003ece <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ebe:	4b54      	ldr	r3, [pc, #336]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d115      	bne.n	8003ef6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e09a      	b.n	8004004 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d107      	bne.n	8003ee6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ed6:	4b4e      	ldr	r3, [pc, #312]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d109      	bne.n	8003ef6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e08e      	b.n	8004004 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ee6:	4b4a      	ldr	r3, [pc, #296]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d101      	bne.n	8003ef6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e086      	b.n	8004004 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ef6:	4b46      	ldr	r3, [pc, #280]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f023 0203 	bic.w	r2, r3, #3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	4943      	ldr	r1, [pc, #268]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003f04:	4313      	orrs	r3, r2
 8003f06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f08:	f7fe f8a8 	bl	800205c <HAL_GetTick>
 8003f0c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f0e:	e00a      	b.n	8003f26 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f10:	f7fe f8a4 	bl	800205c <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e06e      	b.n	8004004 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f26:	4b3a      	ldr	r3, [pc, #232]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f003 020c 	and.w	r2, r3, #12
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d1eb      	bne.n	8003f10 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d010      	beq.n	8003f66 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	689a      	ldr	r2, [r3, #8]
 8003f48:	4b31      	ldr	r3, [pc, #196]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d208      	bcs.n	8003f66 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f54:	4b2e      	ldr	r3, [pc, #184]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	492b      	ldr	r1, [pc, #172]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f66:	4b29      	ldr	r3, [pc, #164]	@ (800400c <HAL_RCC_ClockConfig+0x1ec>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0307 	and.w	r3, r3, #7
 8003f6e:	683a      	ldr	r2, [r7, #0]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d210      	bcs.n	8003f96 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f74:	4b25      	ldr	r3, [pc, #148]	@ (800400c <HAL_RCC_ClockConfig+0x1ec>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f023 0207 	bic.w	r2, r3, #7
 8003f7c:	4923      	ldr	r1, [pc, #140]	@ (800400c <HAL_RCC_ClockConfig+0x1ec>)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f84:	4b21      	ldr	r3, [pc, #132]	@ (800400c <HAL_RCC_ClockConfig+0x1ec>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0307 	and.w	r3, r3, #7
 8003f8c:	683a      	ldr	r2, [r7, #0]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d001      	beq.n	8003f96 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e036      	b.n	8004004 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0304 	and.w	r3, r3, #4
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d008      	beq.n	8003fb4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fa2:	4b1b      	ldr	r3, [pc, #108]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	4918      	ldr	r1, [pc, #96]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0308 	and.w	r3, r3, #8
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d009      	beq.n	8003fd4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fc0:	4b13      	ldr	r3, [pc, #76]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	691b      	ldr	r3, [r3, #16]
 8003fcc:	00db      	lsls	r3, r3, #3
 8003fce:	4910      	ldr	r1, [pc, #64]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003fd4:	f000 f824 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	4b0d      	ldr	r3, [pc, #52]	@ (8004010 <HAL_RCC_ClockConfig+0x1f0>)
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	091b      	lsrs	r3, r3, #4
 8003fe0:	f003 030f 	and.w	r3, r3, #15
 8003fe4:	490b      	ldr	r1, [pc, #44]	@ (8004014 <HAL_RCC_ClockConfig+0x1f4>)
 8003fe6:	5ccb      	ldrb	r3, [r1, r3]
 8003fe8:	f003 031f 	and.w	r3, r3, #31
 8003fec:	fa22 f303 	lsr.w	r3, r2, r3
 8003ff0:	4a09      	ldr	r2, [pc, #36]	@ (8004018 <HAL_RCC_ClockConfig+0x1f8>)
 8003ff2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003ff4:	4b09      	ldr	r3, [pc, #36]	@ (800401c <HAL_RCC_ClockConfig+0x1fc>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7fd fdbb 	bl	8001b74 <HAL_InitTick>
 8003ffe:	4603      	mov	r3, r0
 8004000:	72fb      	strb	r3, [r7, #11]

  return status;
 8004002:	7afb      	ldrb	r3, [r7, #11]
}
 8004004:	4618      	mov	r0, r3
 8004006:	3710      	adds	r7, #16
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	40022000 	.word	0x40022000
 8004010:	40021000 	.word	0x40021000
 8004014:	0800c63c 	.word	0x0800c63c
 8004018:	20000000 	.word	0x20000000
 800401c:	20000004 	.word	0x20000004

08004020 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004020:	b480      	push	{r7}
 8004022:	b089      	sub	sp, #36	@ 0x24
 8004024:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004026:	2300      	movs	r3, #0
 8004028:	61fb      	str	r3, [r7, #28]
 800402a:	2300      	movs	r3, #0
 800402c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800402e:	4b3e      	ldr	r3, [pc, #248]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x108>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f003 030c 	and.w	r3, r3, #12
 8004036:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004038:	4b3b      	ldr	r3, [pc, #236]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x108>)
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	f003 0303 	and.w	r3, r3, #3
 8004040:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d005      	beq.n	8004054 <HAL_RCC_GetSysClockFreq+0x34>
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	2b0c      	cmp	r3, #12
 800404c:	d121      	bne.n	8004092 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2b01      	cmp	r3, #1
 8004052:	d11e      	bne.n	8004092 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004054:	4b34      	ldr	r3, [pc, #208]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x108>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0308 	and.w	r3, r3, #8
 800405c:	2b00      	cmp	r3, #0
 800405e:	d107      	bne.n	8004070 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004060:	4b31      	ldr	r3, [pc, #196]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x108>)
 8004062:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004066:	0a1b      	lsrs	r3, r3, #8
 8004068:	f003 030f 	and.w	r3, r3, #15
 800406c:	61fb      	str	r3, [r7, #28]
 800406e:	e005      	b.n	800407c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004070:	4b2d      	ldr	r3, [pc, #180]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x108>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	091b      	lsrs	r3, r3, #4
 8004076:	f003 030f 	and.w	r3, r3, #15
 800407a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800407c:	4a2b      	ldr	r2, [pc, #172]	@ (800412c <HAL_RCC_GetSysClockFreq+0x10c>)
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004084:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d10d      	bne.n	80040a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004090:	e00a      	b.n	80040a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	2b04      	cmp	r3, #4
 8004096:	d102      	bne.n	800409e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004098:	4b25      	ldr	r3, [pc, #148]	@ (8004130 <HAL_RCC_GetSysClockFreq+0x110>)
 800409a:	61bb      	str	r3, [r7, #24]
 800409c:	e004      	b.n	80040a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	2b08      	cmp	r3, #8
 80040a2:	d101      	bne.n	80040a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80040a4:	4b23      	ldr	r3, [pc, #140]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x114>)
 80040a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	2b0c      	cmp	r3, #12
 80040ac:	d134      	bne.n	8004118 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80040ae:	4b1e      	ldr	r3, [pc, #120]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x108>)
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	f003 0303 	and.w	r3, r3, #3
 80040b6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	2b02      	cmp	r3, #2
 80040bc:	d003      	beq.n	80040c6 <HAL_RCC_GetSysClockFreq+0xa6>
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	2b03      	cmp	r3, #3
 80040c2:	d003      	beq.n	80040cc <HAL_RCC_GetSysClockFreq+0xac>
 80040c4:	e005      	b.n	80040d2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80040c6:	4b1a      	ldr	r3, [pc, #104]	@ (8004130 <HAL_RCC_GetSysClockFreq+0x110>)
 80040c8:	617b      	str	r3, [r7, #20]
      break;
 80040ca:	e005      	b.n	80040d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80040cc:	4b19      	ldr	r3, [pc, #100]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x114>)
 80040ce:	617b      	str	r3, [r7, #20]
      break;
 80040d0:	e002      	b.n	80040d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	617b      	str	r3, [r7, #20]
      break;
 80040d6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040d8:	4b13      	ldr	r3, [pc, #76]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x108>)
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	091b      	lsrs	r3, r3, #4
 80040de:	f003 0307 	and.w	r3, r3, #7
 80040e2:	3301      	adds	r3, #1
 80040e4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80040e6:	4b10      	ldr	r3, [pc, #64]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x108>)
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	0a1b      	lsrs	r3, r3, #8
 80040ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040f0:	697a      	ldr	r2, [r7, #20]
 80040f2:	fb03 f202 	mul.w	r2, r3, r2
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040fc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x108>)
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	0e5b      	lsrs	r3, r3, #25
 8004104:	f003 0303 	and.w	r3, r3, #3
 8004108:	3301      	adds	r3, #1
 800410a:	005b      	lsls	r3, r3, #1
 800410c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800410e:	697a      	ldr	r2, [r7, #20]
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	fbb2 f3f3 	udiv	r3, r2, r3
 8004116:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004118:	69bb      	ldr	r3, [r7, #24]
}
 800411a:	4618      	mov	r0, r3
 800411c:	3724      	adds	r7, #36	@ 0x24
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop
 8004128:	40021000 	.word	0x40021000
 800412c:	0800c654 	.word	0x0800c654
 8004130:	00f42400 	.word	0x00f42400
 8004134:	007a1200 	.word	0x007a1200

08004138 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004138:	b480      	push	{r7}
 800413a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800413c:	4b03      	ldr	r3, [pc, #12]	@ (800414c <HAL_RCC_GetHCLKFreq+0x14>)
 800413e:	681b      	ldr	r3, [r3, #0]
}
 8004140:	4618      	mov	r0, r3
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop
 800414c:	20000000 	.word	0x20000000

08004150 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004154:	f7ff fff0 	bl	8004138 <HAL_RCC_GetHCLKFreq>
 8004158:	4602      	mov	r2, r0
 800415a:	4b06      	ldr	r3, [pc, #24]	@ (8004174 <HAL_RCC_GetPCLK1Freq+0x24>)
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	0a1b      	lsrs	r3, r3, #8
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	4904      	ldr	r1, [pc, #16]	@ (8004178 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004166:	5ccb      	ldrb	r3, [r1, r3]
 8004168:	f003 031f 	and.w	r3, r3, #31
 800416c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004170:	4618      	mov	r0, r3
 8004172:	bd80      	pop	{r7, pc}
 8004174:	40021000 	.word	0x40021000
 8004178:	0800c64c 	.word	0x0800c64c

0800417c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004180:	f7ff ffda 	bl	8004138 <HAL_RCC_GetHCLKFreq>
 8004184:	4602      	mov	r2, r0
 8004186:	4b06      	ldr	r3, [pc, #24]	@ (80041a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	0adb      	lsrs	r3, r3, #11
 800418c:	f003 0307 	and.w	r3, r3, #7
 8004190:	4904      	ldr	r1, [pc, #16]	@ (80041a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004192:	5ccb      	ldrb	r3, [r1, r3]
 8004194:	f003 031f 	and.w	r3, r3, #31
 8004198:	fa22 f303 	lsr.w	r3, r2, r3
}
 800419c:	4618      	mov	r0, r3
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	40021000 	.word	0x40021000
 80041a4:	0800c64c 	.word	0x0800c64c

080041a8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	220f      	movs	r2, #15
 80041b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80041b8:	4b12      	ldr	r3, [pc, #72]	@ (8004204 <HAL_RCC_GetClockConfig+0x5c>)
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f003 0203 	and.w	r2, r3, #3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80041c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004204 <HAL_RCC_GetClockConfig+0x5c>)
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80041d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004204 <HAL_RCC_GetClockConfig+0x5c>)
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80041dc:	4b09      	ldr	r3, [pc, #36]	@ (8004204 <HAL_RCC_GetClockConfig+0x5c>)
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	08db      	lsrs	r3, r3, #3
 80041e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80041ea:	4b07      	ldr	r3, [pc, #28]	@ (8004208 <HAL_RCC_GetClockConfig+0x60>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0207 	and.w	r2, r3, #7
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	601a      	str	r2, [r3, #0]
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	40021000 	.word	0x40021000
 8004208:	40022000 	.word	0x40022000

0800420c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b086      	sub	sp, #24
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004214:	2300      	movs	r3, #0
 8004216:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004218:	4b2a      	ldr	r3, [pc, #168]	@ (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800421a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800421c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d003      	beq.n	800422c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004224:	f7ff f9bc 	bl	80035a0 <HAL_PWREx_GetVoltageRange>
 8004228:	6178      	str	r0, [r7, #20]
 800422a:	e014      	b.n	8004256 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800422c:	4b25      	ldr	r3, [pc, #148]	@ (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800422e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004230:	4a24      	ldr	r2, [pc, #144]	@ (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004236:	6593      	str	r3, [r2, #88]	@ 0x58
 8004238:	4b22      	ldr	r3, [pc, #136]	@ (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800423a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800423c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004240:	60fb      	str	r3, [r7, #12]
 8004242:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004244:	f7ff f9ac 	bl	80035a0 <HAL_PWREx_GetVoltageRange>
 8004248:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800424a:	4b1e      	ldr	r3, [pc, #120]	@ (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800424c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800424e:	4a1d      	ldr	r2, [pc, #116]	@ (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004250:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004254:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800425c:	d10b      	bne.n	8004276 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2b80      	cmp	r3, #128	@ 0x80
 8004262:	d919      	bls.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2ba0      	cmp	r3, #160	@ 0xa0
 8004268:	d902      	bls.n	8004270 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800426a:	2302      	movs	r3, #2
 800426c:	613b      	str	r3, [r7, #16]
 800426e:	e013      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004270:	2301      	movs	r3, #1
 8004272:	613b      	str	r3, [r7, #16]
 8004274:	e010      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2b80      	cmp	r3, #128	@ 0x80
 800427a:	d902      	bls.n	8004282 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800427c:	2303      	movs	r3, #3
 800427e:	613b      	str	r3, [r7, #16]
 8004280:	e00a      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2b80      	cmp	r3, #128	@ 0x80
 8004286:	d102      	bne.n	800428e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004288:	2302      	movs	r3, #2
 800428a:	613b      	str	r3, [r7, #16]
 800428c:	e004      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b70      	cmp	r3, #112	@ 0x70
 8004292:	d101      	bne.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004294:	2301      	movs	r3, #1
 8004296:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004298:	4b0b      	ldr	r3, [pc, #44]	@ (80042c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f023 0207 	bic.w	r2, r3, #7
 80042a0:	4909      	ldr	r1, [pc, #36]	@ (80042c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80042a8:	4b07      	ldr	r3, [pc, #28]	@ (80042c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d001      	beq.n	80042ba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e000      	b.n	80042bc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3718      	adds	r7, #24
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	40021000 	.word	0x40021000
 80042c8:	40022000 	.word	0x40022000

080042cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042d4:	2300      	movs	r3, #0
 80042d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042d8:	2300      	movs	r3, #0
 80042da:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d041      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042ec:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80042f0:	d02a      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80042f2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80042f6:	d824      	bhi.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80042f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042fc:	d008      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80042fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004302:	d81e      	bhi.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00a      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004308:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800430c:	d010      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800430e:	e018      	b.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004310:	4b86      	ldr	r3, [pc, #536]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	4a85      	ldr	r2, [pc, #532]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004316:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800431a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800431c:	e015      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	3304      	adds	r3, #4
 8004322:	2100      	movs	r1, #0
 8004324:	4618      	mov	r0, r3
 8004326:	f001 f829 	bl	800537c <RCCEx_PLLSAI1_Config>
 800432a:	4603      	mov	r3, r0
 800432c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800432e:	e00c      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	3320      	adds	r3, #32
 8004334:	2100      	movs	r1, #0
 8004336:	4618      	mov	r0, r3
 8004338:	f001 f914 	bl	8005564 <RCCEx_PLLSAI2_Config>
 800433c:	4603      	mov	r3, r0
 800433e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004340:	e003      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	74fb      	strb	r3, [r7, #19]
      break;
 8004346:	e000      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004348:	bf00      	nop
    }

    if(ret == HAL_OK)
 800434a:	7cfb      	ldrb	r3, [r7, #19]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10b      	bne.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004350:	4b76      	ldr	r3, [pc, #472]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004356:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800435e:	4973      	ldr	r1, [pc, #460]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004360:	4313      	orrs	r3, r2
 8004362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004366:	e001      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004368:	7cfb      	ldrb	r3, [r7, #19]
 800436a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d041      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800437c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004380:	d02a      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004382:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004386:	d824      	bhi.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004388:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800438c:	d008      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800438e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004392:	d81e      	bhi.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00a      	beq.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004398:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800439c:	d010      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800439e:	e018      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80043a0:	4b62      	ldr	r3, [pc, #392]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	4a61      	ldr	r2, [pc, #388]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043aa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043ac:	e015      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	3304      	adds	r3, #4
 80043b2:	2100      	movs	r1, #0
 80043b4:	4618      	mov	r0, r3
 80043b6:	f000 ffe1 	bl	800537c <RCCEx_PLLSAI1_Config>
 80043ba:	4603      	mov	r3, r0
 80043bc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043be:	e00c      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	3320      	adds	r3, #32
 80043c4:	2100      	movs	r1, #0
 80043c6:	4618      	mov	r0, r3
 80043c8:	f001 f8cc 	bl	8005564 <RCCEx_PLLSAI2_Config>
 80043cc:	4603      	mov	r3, r0
 80043ce:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043d0:	e003      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	74fb      	strb	r3, [r7, #19]
      break;
 80043d6:	e000      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80043d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043da:	7cfb      	ldrb	r3, [r7, #19]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d10b      	bne.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80043e0:	4b52      	ldr	r3, [pc, #328]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043ee:	494f      	ldr	r1, [pc, #316]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80043f6:	e001      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043f8:	7cfb      	ldrb	r3, [r7, #19]
 80043fa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004404:	2b00      	cmp	r3, #0
 8004406:	f000 80a0 	beq.w	800454a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800440a:	2300      	movs	r3, #0
 800440c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800440e:	4b47      	ldr	r3, [pc, #284]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004412:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800441a:	2301      	movs	r3, #1
 800441c:	e000      	b.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800441e:	2300      	movs	r3, #0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d00d      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004424:	4b41      	ldr	r3, [pc, #260]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004428:	4a40      	ldr	r2, [pc, #256]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800442a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800442e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004430:	4b3e      	ldr	r3, [pc, #248]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004434:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004438:	60bb      	str	r3, [r7, #8]
 800443a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800443c:	2301      	movs	r3, #1
 800443e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004440:	4b3b      	ldr	r3, [pc, #236]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a3a      	ldr	r2, [pc, #232]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004446:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800444a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800444c:	f7fd fe06 	bl	800205c <HAL_GetTick>
 8004450:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004452:	e009      	b.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004454:	f7fd fe02 	bl	800205c <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b02      	cmp	r3, #2
 8004460:	d902      	bls.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	74fb      	strb	r3, [r7, #19]
        break;
 8004466:	e005      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004468:	4b31      	ldr	r3, [pc, #196]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004470:	2b00      	cmp	r3, #0
 8004472:	d0ef      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004474:	7cfb      	ldrb	r3, [r7, #19]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d15c      	bne.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800447a:	4b2c      	ldr	r3, [pc, #176]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800447c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004480:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004484:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d01f      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	429a      	cmp	r2, r3
 8004496:	d019      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004498:	4b24      	ldr	r3, [pc, #144]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800449a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800449e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80044a4:	4b21      	ldr	r3, [pc, #132]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044aa:	4a20      	ldr	r2, [pc, #128]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044b4:	4b1d      	ldr	r3, [pc, #116]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ba:	4a1c      	ldr	r2, [pc, #112]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044c4:	4a19      	ldr	r2, [pc, #100]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d016      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d6:	f7fd fdc1 	bl	800205c <HAL_GetTick>
 80044da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044dc:	e00b      	b.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044de:	f7fd fdbd 	bl	800205c <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d902      	bls.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	74fb      	strb	r3, [r7, #19]
            break;
 80044f4:	e006      	b.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044f6:	4b0d      	ldr	r3, [pc, #52]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d0ec      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004504:	7cfb      	ldrb	r3, [r7, #19]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10c      	bne.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800450a:	4b08      	ldr	r3, [pc, #32]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800450c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004510:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800451a:	4904      	ldr	r1, [pc, #16]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800451c:	4313      	orrs	r3, r2
 800451e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004522:	e009      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004524:	7cfb      	ldrb	r3, [r7, #19]
 8004526:	74bb      	strb	r3, [r7, #18]
 8004528:	e006      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800452a:	bf00      	nop
 800452c:	40021000 	.word	0x40021000
 8004530:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004534:	7cfb      	ldrb	r3, [r7, #19]
 8004536:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004538:	7c7b      	ldrb	r3, [r7, #17]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d105      	bne.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800453e:	4b9e      	ldr	r3, [pc, #632]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004542:	4a9d      	ldr	r2, [pc, #628]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004544:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004548:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00a      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004556:	4b98      	ldr	r3, [pc, #608]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455c:	f023 0203 	bic.w	r2, r3, #3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004564:	4994      	ldr	r1, [pc, #592]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004566:	4313      	orrs	r3, r2
 8004568:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0302 	and.w	r3, r3, #2
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00a      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004578:	4b8f      	ldr	r3, [pc, #572]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800457a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457e:	f023 020c 	bic.w	r2, r3, #12
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004586:	498c      	ldr	r1, [pc, #560]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004588:	4313      	orrs	r3, r2
 800458a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0304 	and.w	r3, r3, #4
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00a      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800459a:	4b87      	ldr	r3, [pc, #540]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800459c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a8:	4983      	ldr	r1, [pc, #524]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0308 	and.w	r3, r3, #8
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d00a      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045bc:	4b7e      	ldr	r3, [pc, #504]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ca:	497b      	ldr	r1, [pc, #492]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0310 	and.w	r3, r3, #16
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00a      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045de:	4b76      	ldr	r3, [pc, #472]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045ec:	4972      	ldr	r1, [pc, #456]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0320 	and.w	r3, r3, #32
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00a      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004600:	4b6d      	ldr	r3, [pc, #436]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004606:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800460e:	496a      	ldr	r1, [pc, #424]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004610:	4313      	orrs	r3, r2
 8004612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00a      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004622:	4b65      	ldr	r3, [pc, #404]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004624:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004628:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004630:	4961      	ldr	r1, [pc, #388]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004632:	4313      	orrs	r3, r2
 8004634:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00a      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004644:	4b5c      	ldr	r3, [pc, #368]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800464a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004652:	4959      	ldr	r1, [pc, #356]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004654:	4313      	orrs	r3, r2
 8004656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004662:	2b00      	cmp	r3, #0
 8004664:	d00a      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004666:	4b54      	ldr	r3, [pc, #336]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800466c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004674:	4950      	ldr	r1, [pc, #320]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004676:	4313      	orrs	r3, r2
 8004678:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004684:	2b00      	cmp	r3, #0
 8004686:	d00a      	beq.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004688:	4b4b      	ldr	r3, [pc, #300]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800468a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800468e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004696:	4948      	ldr	r1, [pc, #288]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004698:	4313      	orrs	r3, r2
 800469a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d00a      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80046aa:	4b43      	ldr	r3, [pc, #268]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046b8:	493f      	ldr	r1, [pc, #252]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d028      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046cc:	4b3a      	ldr	r3, [pc, #232]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046da:	4937      	ldr	r1, [pc, #220]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046ea:	d106      	bne.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046ec:	4b32      	ldr	r3, [pc, #200]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	4a31      	ldr	r2, [pc, #196]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046f6:	60d3      	str	r3, [r2, #12]
 80046f8:	e011      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004702:	d10c      	bne.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	3304      	adds	r3, #4
 8004708:	2101      	movs	r1, #1
 800470a:	4618      	mov	r0, r3
 800470c:	f000 fe36 	bl	800537c <RCCEx_PLLSAI1_Config>
 8004710:	4603      	mov	r3, r0
 8004712:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004714:	7cfb      	ldrb	r3, [r7, #19]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800471a:	7cfb      	ldrb	r3, [r7, #19]
 800471c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d028      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800472a:	4b23      	ldr	r3, [pc, #140]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800472c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004730:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004738:	491f      	ldr	r1, [pc, #124]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800473a:	4313      	orrs	r3, r2
 800473c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004744:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004748:	d106      	bne.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800474a:	4b1b      	ldr	r3, [pc, #108]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	4a1a      	ldr	r2, [pc, #104]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004750:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004754:	60d3      	str	r3, [r2, #12]
 8004756:	e011      	b.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800475c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004760:	d10c      	bne.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	3304      	adds	r3, #4
 8004766:	2101      	movs	r1, #1
 8004768:	4618      	mov	r0, r3
 800476a:	f000 fe07 	bl	800537c <RCCEx_PLLSAI1_Config>
 800476e:	4603      	mov	r3, r0
 8004770:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004772:	7cfb      	ldrb	r3, [r7, #19]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d001      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004778:	7cfb      	ldrb	r3, [r7, #19]
 800477a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d02b      	beq.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004788:	4b0b      	ldr	r3, [pc, #44]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800478a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800478e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004796:	4908      	ldr	r1, [pc, #32]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004798:	4313      	orrs	r3, r2
 800479a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047a6:	d109      	bne.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047a8:	4b03      	ldr	r3, [pc, #12]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	4a02      	ldr	r2, [pc, #8]	@ (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047b2:	60d3      	str	r3, [r2, #12]
 80047b4:	e014      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80047b6:	bf00      	nop
 80047b8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047c4:	d10c      	bne.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	3304      	adds	r3, #4
 80047ca:	2101      	movs	r1, #1
 80047cc:	4618      	mov	r0, r3
 80047ce:	f000 fdd5 	bl	800537c <RCCEx_PLLSAI1_Config>
 80047d2:	4603      	mov	r3, r0
 80047d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047d6:	7cfb      	ldrb	r3, [r7, #19]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d001      	beq.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80047dc:	7cfb      	ldrb	r3, [r7, #19]
 80047de:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d02f      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047ec:	4b2b      	ldr	r3, [pc, #172]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047f2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047fa:	4928      	ldr	r1, [pc, #160]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047fc:	4313      	orrs	r3, r2
 80047fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004806:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800480a:	d10d      	bne.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	3304      	adds	r3, #4
 8004810:	2102      	movs	r1, #2
 8004812:	4618      	mov	r0, r3
 8004814:	f000 fdb2 	bl	800537c <RCCEx_PLLSAI1_Config>
 8004818:	4603      	mov	r3, r0
 800481a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800481c:	7cfb      	ldrb	r3, [r7, #19]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d014      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004822:	7cfb      	ldrb	r3, [r7, #19]
 8004824:	74bb      	strb	r3, [r7, #18]
 8004826:	e011      	b.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800482c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004830:	d10c      	bne.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	3320      	adds	r3, #32
 8004836:	2102      	movs	r1, #2
 8004838:	4618      	mov	r0, r3
 800483a:	f000 fe93 	bl	8005564 <RCCEx_PLLSAI2_Config>
 800483e:	4603      	mov	r3, r0
 8004840:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004842:	7cfb      	ldrb	r3, [r7, #19]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d001      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004848:	7cfb      	ldrb	r3, [r7, #19]
 800484a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00a      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004858:	4b10      	ldr	r3, [pc, #64]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800485a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800485e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004866:	490d      	ldr	r1, [pc, #52]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004868:	4313      	orrs	r3, r2
 800486a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00b      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800487a:	4b08      	ldr	r3, [pc, #32]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800487c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004880:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800488a:	4904      	ldr	r1, [pc, #16]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800488c:	4313      	orrs	r3, r2
 800488e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004892:	7cbb      	ldrb	r3, [r7, #18]
}
 8004894:	4618      	mov	r0, r3
 8004896:	3718      	adds	r7, #24
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	40021000 	.word	0x40021000

080048a0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b088      	sub	sp, #32
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80048a8:	2300      	movs	r3, #0
 80048aa:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048b2:	d13e      	bne.n	8004932 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80048b4:	4bb2      	ldr	r3, [pc, #712]	@ (8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80048b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048be:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048c6:	d028      	beq.n	800491a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048ce:	f200 8542 	bhi.w	8005356 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048d8:	d005      	beq.n	80048e6 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048e0:	d00e      	beq.n	8004900 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80048e2:	f000 bd38 	b.w	8005356 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80048e6:	4ba6      	ldr	r3, [pc, #664]	@ (8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80048e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	f040 8532 	bne.w	800535a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 80048f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048fa:	61fb      	str	r3, [r7, #28]
      break;
 80048fc:	f000 bd2d 	b.w	800535a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8004900:	4b9f      	ldr	r3, [pc, #636]	@ (8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004902:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b02      	cmp	r3, #2
 800490c:	f040 8527 	bne.w	800535e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8004910:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004914:	61fb      	str	r3, [r7, #28]
      break;
 8004916:	f000 bd22 	b.w	800535e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800491a:	4b99      	ldr	r3, [pc, #612]	@ (8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004922:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004926:	f040 851c 	bne.w	8005362 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 800492a:	4b96      	ldr	r3, [pc, #600]	@ (8004b84 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800492c:	61fb      	str	r3, [r7, #28]
      break;
 800492e:	f000 bd18 	b.w	8005362 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004932:	4b93      	ldr	r3, [pc, #588]	@ (8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	f003 0303 	and.w	r3, r3, #3
 800493a:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	2b03      	cmp	r3, #3
 8004940:	d036      	beq.n	80049b0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	2b03      	cmp	r3, #3
 8004946:	d840      	bhi.n	80049ca <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d003      	beq.n	8004956 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	2b02      	cmp	r3, #2
 8004952:	d020      	beq.n	8004996 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004954:	e039      	b.n	80049ca <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004956:	4b8a      	ldr	r3, [pc, #552]	@ (8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	2b02      	cmp	r3, #2
 8004960:	d116      	bne.n	8004990 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004962:	4b87      	ldr	r3, [pc, #540]	@ (8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0308 	and.w	r3, r3, #8
 800496a:	2b00      	cmp	r3, #0
 800496c:	d005      	beq.n	800497a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800496e:	4b84      	ldr	r3, [pc, #528]	@ (8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	091b      	lsrs	r3, r3, #4
 8004974:	f003 030f 	and.w	r3, r3, #15
 8004978:	e005      	b.n	8004986 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800497a:	4b81      	ldr	r3, [pc, #516]	@ (8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800497c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004980:	0a1b      	lsrs	r3, r3, #8
 8004982:	f003 030f 	and.w	r3, r3, #15
 8004986:	4a80      	ldr	r2, [pc, #512]	@ (8004b88 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8004988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800498c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800498e:	e01f      	b.n	80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8004990:	2300      	movs	r3, #0
 8004992:	61bb      	str	r3, [r7, #24]
      break;
 8004994:	e01c      	b.n	80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004996:	4b7a      	ldr	r3, [pc, #488]	@ (8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800499e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049a2:	d102      	bne.n	80049aa <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80049a4:	4b79      	ldr	r3, [pc, #484]	@ (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80049a6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80049a8:	e012      	b.n	80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80049aa:	2300      	movs	r3, #0
 80049ac:	61bb      	str	r3, [r7, #24]
      break;
 80049ae:	e00f      	b.n	80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80049b0:	4b73      	ldr	r3, [pc, #460]	@ (8004b80 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049bc:	d102      	bne.n	80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80049be:	4b74      	ldr	r3, [pc, #464]	@ (8004b90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80049c0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80049c2:	e005      	b.n	80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	61bb      	str	r3, [r7, #24]
      break;
 80049c8:	e002      	b.n	80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80049ca:	2300      	movs	r3, #0
 80049cc:	61bb      	str	r3, [r7, #24]
      break;
 80049ce:	bf00      	nop
    }

    switch(PeriphClk)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80049d6:	f000 80dd 	beq.w	8004b94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80049e0:	f200 84c1 	bhi.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049ea:	f000 80d3 	beq.w	8004b94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049f4:	f200 84b7 	bhi.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049fe:	f000 835f 	beq.w	80050c0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a08:	f200 84ad 	bhi.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a12:	f000 847e 	beq.w	8005312 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a1c:	f200 84a3 	bhi.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a26:	f000 82cd 	beq.w	8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a30:	f200 8499 	bhi.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a3a:	f000 80ab 	beq.w	8004b94 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a44:	f200 848f 	bhi.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a4e:	f000 8090 	beq.w	8004b72 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a58:	f200 8485 	bhi.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a62:	d07f      	beq.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a6a:	f200 847c 	bhi.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a74:	f000 8403 	beq.w	800527e <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a7e:	f200 8472 	bhi.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a88:	f000 83af 	beq.w	80051ea <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a92:	f200 8468 	bhi.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a9c:	f000 8379 	beq.w	8005192 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aa6:	f200 845e 	bhi.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2b80      	cmp	r3, #128	@ 0x80
 8004aae:	f000 8344 	beq.w	800513a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2b80      	cmp	r3, #128	@ 0x80
 8004ab6:	f200 8456 	bhi.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2b20      	cmp	r3, #32
 8004abe:	d84b      	bhi.n	8004b58 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	f000 844f 	beq.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	3b01      	subs	r3, #1
 8004acc:	2b1f      	cmp	r3, #31
 8004ace:	f200 844a 	bhi.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004ad2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad8:	08004cc1 	.word	0x08004cc1
 8004adc:	08004d2f 	.word	0x08004d2f
 8004ae0:	08005367 	.word	0x08005367
 8004ae4:	08004dc3 	.word	0x08004dc3
 8004ae8:	08005367 	.word	0x08005367
 8004aec:	08005367 	.word	0x08005367
 8004af0:	08005367 	.word	0x08005367
 8004af4:	08004e49 	.word	0x08004e49
 8004af8:	08005367 	.word	0x08005367
 8004afc:	08005367 	.word	0x08005367
 8004b00:	08005367 	.word	0x08005367
 8004b04:	08005367 	.word	0x08005367
 8004b08:	08005367 	.word	0x08005367
 8004b0c:	08005367 	.word	0x08005367
 8004b10:	08005367 	.word	0x08005367
 8004b14:	08004ec1 	.word	0x08004ec1
 8004b18:	08005367 	.word	0x08005367
 8004b1c:	08005367 	.word	0x08005367
 8004b20:	08005367 	.word	0x08005367
 8004b24:	08005367 	.word	0x08005367
 8004b28:	08005367 	.word	0x08005367
 8004b2c:	08005367 	.word	0x08005367
 8004b30:	08005367 	.word	0x08005367
 8004b34:	08005367 	.word	0x08005367
 8004b38:	08005367 	.word	0x08005367
 8004b3c:	08005367 	.word	0x08005367
 8004b40:	08005367 	.word	0x08005367
 8004b44:	08005367 	.word	0x08005367
 8004b48:	08005367 	.word	0x08005367
 8004b4c:	08005367 	.word	0x08005367
 8004b50:	08005367 	.word	0x08005367
 8004b54:	08004f43 	.word	0x08004f43
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b40      	cmp	r3, #64	@ 0x40
 8004b5c:	f000 82c1 	beq.w	80050e2 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004b60:	f000 bc01 	b.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004b64:	69b9      	ldr	r1, [r7, #24]
 8004b66:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004b6a:	f000 fdd9 	bl	8005720 <RCCEx_GetSAIxPeriphCLKFreq>
 8004b6e:	61f8      	str	r0, [r7, #28]
      break;
 8004b70:	e3fa      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8004b72:	69b9      	ldr	r1, [r7, #24]
 8004b74:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004b78:	f000 fdd2 	bl	8005720 <RCCEx_GetSAIxPeriphCLKFreq>
 8004b7c:	61f8      	str	r0, [r7, #28]
      break;
 8004b7e:	e3f3      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004b80:	40021000 	.word	0x40021000
 8004b84:	0003d090 	.word	0x0003d090
 8004b88:	0800c654 	.word	0x0800c654
 8004b8c:	00f42400 	.word	0x00f42400
 8004b90:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8004b94:	4ba9      	ldr	r3, [pc, #676]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b9a:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004b9e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004ba6:	d00c      	beq.n	8004bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004bae:	d87f      	bhi.n	8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004bb6:	d04e      	beq.n	8004c56 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bbe:	d01d      	beq.n	8004bfc <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8004bc0:	e076      	b.n	8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004bc2:	4b9e      	ldr	r3, [pc, #632]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d172      	bne.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004bce:	4b9b      	ldr	r3, [pc, #620]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0308 	and.w	r3, r3, #8
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d005      	beq.n	8004be6 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8004bda:	4b98      	ldr	r3, [pc, #608]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	091b      	lsrs	r3, r3, #4
 8004be0:	f003 030f 	and.w	r3, r3, #15
 8004be4:	e005      	b.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8004be6:	4b95      	ldr	r3, [pc, #596]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004be8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bec:	0a1b      	lsrs	r3, r3, #8
 8004bee:	f003 030f 	and.w	r3, r3, #15
 8004bf2:	4a93      	ldr	r2, [pc, #588]	@ (8004e40 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bf8:	61fb      	str	r3, [r7, #28]
          break;
 8004bfa:	e05b      	b.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004bfc:	4b8f      	ldr	r3, [pc, #572]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004c08:	d156      	bne.n	8004cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004c0a:	4b8c      	ldr	r3, [pc, #560]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c16:	d14f      	bne.n	8004cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004c18:	4b88      	ldr	r3, [pc, #544]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	0a1b      	lsrs	r3, r3, #8
 8004c1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c22:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	fb03 f202 	mul.w	r2, r3, r2
 8004c2c:	4b83      	ldr	r3, [pc, #524]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	091b      	lsrs	r3, r3, #4
 8004c32:	f003 0307 	and.w	r3, r3, #7
 8004c36:	3301      	adds	r3, #1
 8004c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c3c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004c3e:	4b7f      	ldr	r3, [pc, #508]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	0d5b      	lsrs	r3, r3, #21
 8004c44:	f003 0303 	and.w	r3, r3, #3
 8004c48:	3301      	adds	r3, #1
 8004c4a:	005b      	lsls	r3, r3, #1
 8004c4c:	69ba      	ldr	r2, [r7, #24]
 8004c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c52:	61fb      	str	r3, [r7, #28]
          break;
 8004c54:	e030      	b.n	8004cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004c56:	4b79      	ldr	r3, [pc, #484]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c62:	d12b      	bne.n	8004cbc <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004c64:	4b75      	ldr	r3, [pc, #468]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c70:	d124      	bne.n	8004cbc <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004c72:	4b72      	ldr	r3, [pc, #456]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c74:	691b      	ldr	r3, [r3, #16]
 8004c76:	0a1b      	lsrs	r3, r3, #8
 8004c78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c7c:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004c7e:	69bb      	ldr	r3, [r7, #24]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	fb03 f202 	mul.w	r2, r3, r2
 8004c86:	4b6d      	ldr	r3, [pc, #436]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	091b      	lsrs	r3, r3, #4
 8004c8c:	f003 0307 	and.w	r3, r3, #7
 8004c90:	3301      	adds	r3, #1
 8004c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c96:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8004c98:	4b68      	ldr	r3, [pc, #416]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c9a:	691b      	ldr	r3, [r3, #16]
 8004c9c:	0d5b      	lsrs	r3, r3, #21
 8004c9e:	f003 0303 	and.w	r3, r3, #3
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	005b      	lsls	r3, r3, #1
 8004ca6:	69ba      	ldr	r2, [r7, #24]
 8004ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cac:	61fb      	str	r3, [r7, #28]
          break;
 8004cae:	e005      	b.n	8004cbc <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8004cb0:	bf00      	nop
 8004cb2:	e359      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004cb4:	bf00      	nop
 8004cb6:	e357      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004cb8:	bf00      	nop
 8004cba:	e355      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004cbc:	bf00      	nop
        break;
 8004cbe:	e353      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004cc0:	4b5e      	ldr	r3, [pc, #376]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cc6:	f003 0303 	and.w	r3, r3, #3
 8004cca:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	2b03      	cmp	r3, #3
 8004cd0:	d827      	bhi.n	8004d22 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8004cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8004cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd8:	08004ce9 	.word	0x08004ce9
 8004cdc:	08004cf1 	.word	0x08004cf1
 8004ce0:	08004cf9 	.word	0x08004cf9
 8004ce4:	08004d0d 	.word	0x08004d0d
          frequency = HAL_RCC_GetPCLK2Freq();
 8004ce8:	f7ff fa48 	bl	800417c <HAL_RCC_GetPCLK2Freq>
 8004cec:	61f8      	str	r0, [r7, #28]
          break;
 8004cee:	e01d      	b.n	8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004cf0:	f7ff f996 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8004cf4:	61f8      	str	r0, [r7, #28]
          break;
 8004cf6:	e019      	b.n	8004d2c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004cf8:	4b50      	ldr	r3, [pc, #320]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d04:	d10f      	bne.n	8004d26 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004d06:	4b4f      	ldr	r3, [pc, #316]	@ (8004e44 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004d08:	61fb      	str	r3, [r7, #28]
          break;
 8004d0a:	e00c      	b.n	8004d26 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004d0c:	4b4b      	ldr	r3, [pc, #300]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d107      	bne.n	8004d2a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8004d1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d1e:	61fb      	str	r3, [r7, #28]
          break;
 8004d20:	e003      	b.n	8004d2a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8004d22:	bf00      	nop
 8004d24:	e320      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d26:	bf00      	nop
 8004d28:	e31e      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d2a:	bf00      	nop
        break;
 8004d2c:	e31c      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004d2e:	4b43      	ldr	r3, [pc, #268]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d34:	f003 030c 	and.w	r3, r3, #12
 8004d38:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	2b0c      	cmp	r3, #12
 8004d3e:	d83a      	bhi.n	8004db6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004d40:	a201      	add	r2, pc, #4	@ (adr r2, 8004d48 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8004d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d46:	bf00      	nop
 8004d48:	08004d7d 	.word	0x08004d7d
 8004d4c:	08004db7 	.word	0x08004db7
 8004d50:	08004db7 	.word	0x08004db7
 8004d54:	08004db7 	.word	0x08004db7
 8004d58:	08004d85 	.word	0x08004d85
 8004d5c:	08004db7 	.word	0x08004db7
 8004d60:	08004db7 	.word	0x08004db7
 8004d64:	08004db7 	.word	0x08004db7
 8004d68:	08004d8d 	.word	0x08004d8d
 8004d6c:	08004db7 	.word	0x08004db7
 8004d70:	08004db7 	.word	0x08004db7
 8004d74:	08004db7 	.word	0x08004db7
 8004d78:	08004da1 	.word	0x08004da1
          frequency = HAL_RCC_GetPCLK1Freq();
 8004d7c:	f7ff f9e8 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 8004d80:	61f8      	str	r0, [r7, #28]
          break;
 8004d82:	e01d      	b.n	8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8004d84:	f7ff f94c 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8004d88:	61f8      	str	r0, [r7, #28]
          break;
 8004d8a:	e019      	b.n	8004dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d8c:	4b2b      	ldr	r3, [pc, #172]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d98:	d10f      	bne.n	8004dba <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8004d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8004e44 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004d9c:	61fb      	str	r3, [r7, #28]
          break;
 8004d9e:	e00c      	b.n	8004dba <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004da0:	4b26      	ldr	r3, [pc, #152]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004da6:	f003 0302 	and.w	r3, r3, #2
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d107      	bne.n	8004dbe <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8004dae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004db2:	61fb      	str	r3, [r7, #28]
          break;
 8004db4:	e003      	b.n	8004dbe <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8004db6:	bf00      	nop
 8004db8:	e2d6      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004dba:	bf00      	nop
 8004dbc:	e2d4      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004dbe:	bf00      	nop
        break;
 8004dc0:	e2d2      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004dc2:	4b1e      	ldr	r3, [pc, #120]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dc8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004dcc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	2b30      	cmp	r3, #48	@ 0x30
 8004dd2:	d021      	beq.n	8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	2b30      	cmp	r3, #48	@ 0x30
 8004dd8:	d829      	bhi.n	8004e2e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	2b20      	cmp	r3, #32
 8004dde:	d011      	beq.n	8004e04 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	2b20      	cmp	r3, #32
 8004de4:	d823      	bhi.n	8004e2e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d003      	beq.n	8004df4 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	2b10      	cmp	r3, #16
 8004df0:	d004      	beq.n	8004dfc <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8004df2:	e01c      	b.n	8004e2e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004df4:	f7ff f9ac 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 8004df8:	61f8      	str	r0, [r7, #28]
          break;
 8004dfa:	e01d      	b.n	8004e38 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004dfc:	f7ff f910 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8004e00:	61f8      	str	r0, [r7, #28]
          break;
 8004e02:	e019      	b.n	8004e38 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e04:	4b0d      	ldr	r3, [pc, #52]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e10:	d10f      	bne.n	8004e32 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004e12:	4b0c      	ldr	r3, [pc, #48]	@ (8004e44 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004e14:	61fb      	str	r3, [r7, #28]
          break;
 8004e16:	e00c      	b.n	8004e32 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004e18:	4b08      	ldr	r3, [pc, #32]	@ (8004e3c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e1e:	f003 0302 	and.w	r3, r3, #2
 8004e22:	2b02      	cmp	r3, #2
 8004e24:	d107      	bne.n	8004e36 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004e26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e2a:	61fb      	str	r3, [r7, #28]
          break;
 8004e2c:	e003      	b.n	8004e36 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004e2e:	bf00      	nop
 8004e30:	e29a      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e32:	bf00      	nop
 8004e34:	e298      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e36:	bf00      	nop
        break;
 8004e38:	e296      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004e3a:	bf00      	nop
 8004e3c:	40021000 	.word	0x40021000
 8004e40:	0800c654 	.word	0x0800c654
 8004e44:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004e48:	4b9b      	ldr	r3, [pc, #620]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e4e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004e52:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e58:	d021      	beq.n	8004e9e <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e5e:	d829      	bhi.n	8004eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	2b80      	cmp	r3, #128	@ 0x80
 8004e64:	d011      	beq.n	8004e8a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	2b80      	cmp	r3, #128	@ 0x80
 8004e6a:	d823      	bhi.n	8004eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d003      	beq.n	8004e7a <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	2b40      	cmp	r3, #64	@ 0x40
 8004e76:	d004      	beq.n	8004e82 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8004e78:	e01c      	b.n	8004eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e7a:	f7ff f969 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 8004e7e:	61f8      	str	r0, [r7, #28]
          break;
 8004e80:	e01d      	b.n	8004ebe <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8004e82:	f7ff f8cd 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8004e86:	61f8      	str	r0, [r7, #28]
          break;
 8004e88:	e019      	b.n	8004ebe <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e8a:	4b8b      	ldr	r3, [pc, #556]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e96:	d10f      	bne.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8004e98:	4b88      	ldr	r3, [pc, #544]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004e9a:	61fb      	str	r3, [r7, #28]
          break;
 8004e9c:	e00c      	b.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004e9e:	4b86      	ldr	r3, [pc, #536]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	2b02      	cmp	r3, #2
 8004eaa:	d107      	bne.n	8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8004eac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004eb0:	61fb      	str	r3, [r7, #28]
          break;
 8004eb2:	e003      	b.n	8004ebc <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8004eb4:	bf00      	nop
 8004eb6:	e257      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004eb8:	bf00      	nop
 8004eba:	e255      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ebc:	bf00      	nop
        break;
 8004ebe:	e253      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004ec0:	4b7d      	ldr	r3, [pc, #500]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ec6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eca:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ed2:	d025      	beq.n	8004f20 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004eda:	d82c      	bhi.n	8004f36 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ee2:	d013      	beq.n	8004f0c <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eea:	d824      	bhi.n	8004f36 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d004      	beq.n	8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ef8:	d004      	beq.n	8004f04 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8004efa:	e01c      	b.n	8004f36 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004efc:	f7ff f928 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 8004f00:	61f8      	str	r0, [r7, #28]
          break;
 8004f02:	e01d      	b.n	8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f04:	f7ff f88c 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8004f08:	61f8      	str	r0, [r7, #28]
          break;
 8004f0a:	e019      	b.n	8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f0c:	4b6a      	ldr	r3, [pc, #424]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f18:	d10f      	bne.n	8004f3a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8004f1a:	4b68      	ldr	r3, [pc, #416]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004f1c:	61fb      	str	r3, [r7, #28]
          break;
 8004f1e:	e00c      	b.n	8004f3a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004f20:	4b65      	ldr	r3, [pc, #404]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f26:	f003 0302 	and.w	r3, r3, #2
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d107      	bne.n	8004f3e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8004f2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f32:	61fb      	str	r3, [r7, #28]
          break;
 8004f34:	e003      	b.n	8004f3e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8004f36:	bf00      	nop
 8004f38:	e216      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f3a:	bf00      	nop
 8004f3c:	e214      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f3e:	bf00      	nop
        break;
 8004f40:	e212      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004f42:	4b5d      	ldr	r3, [pc, #372]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f48:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004f4c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f54:	d025      	beq.n	8004fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f5c:	d82c      	bhi.n	8004fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f64:	d013      	beq.n	8004f8e <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f6c:	d824      	bhi.n	8004fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d004      	beq.n	8004f7e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f7a:	d004      	beq.n	8004f86 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8004f7c:	e01c      	b.n	8004fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f7e:	f7ff f8e7 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 8004f82:	61f8      	str	r0, [r7, #28]
          break;
 8004f84:	e01d      	b.n	8004fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f86:	f7ff f84b 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8004f8a:	61f8      	str	r0, [r7, #28]
          break;
 8004f8c:	e019      	b.n	8004fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f8e:	4b4a      	ldr	r3, [pc, #296]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f9a:	d10f      	bne.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8004f9c:	4b47      	ldr	r3, [pc, #284]	@ (80050bc <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004f9e:	61fb      	str	r3, [r7, #28]
          break;
 8004fa0:	e00c      	b.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004fa2:	4b45      	ldr	r3, [pc, #276]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fa8:	f003 0302 	and.w	r3, r3, #2
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d107      	bne.n	8004fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8004fb0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fb4:	61fb      	str	r3, [r7, #28]
          break;
 8004fb6:	e003      	b.n	8004fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8004fb8:	bf00      	nop
 8004fba:	e1d5      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fbc:	bf00      	nop
 8004fbe:	e1d3      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fc0:	bf00      	nop
        break;
 8004fc2:	e1d1      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004fc4:	4b3c      	ldr	r3, [pc, #240]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004fce:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004fd0:	693b      	ldr	r3, [r7, #16]
 8004fd2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004fd6:	d00c      	beq.n	8004ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004fde:	d864      	bhi.n	80050aa <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004fe6:	d008      	beq.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fee:	d030      	beq.n	8005052 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004ff0:	e05b      	b.n	80050aa <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004ff2:	f7ff f815 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8004ff6:	61f8      	str	r0, [r7, #28]
          break;
 8004ff8:	e05c      	b.n	80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8004ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005002:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005006:	d152      	bne.n	80050ae <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8005008:	4b2b      	ldr	r3, [pc, #172]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800500a:	691b      	ldr	r3, [r3, #16]
 800500c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d04c      	beq.n	80050ae <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005014:	4b28      	ldr	r3, [pc, #160]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005016:	691b      	ldr	r3, [r3, #16]
 8005018:	0a1b      	lsrs	r3, r3, #8
 800501a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800501e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	fb03 f202 	mul.w	r2, r3, r2
 8005028:	4b23      	ldr	r3, [pc, #140]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	091b      	lsrs	r3, r3, #4
 800502e:	f003 0307 	and.w	r3, r3, #7
 8005032:	3301      	adds	r3, #1
 8005034:	fbb2 f3f3 	udiv	r3, r2, r3
 8005038:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800503a:	4b1f      	ldr	r3, [pc, #124]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	0e5b      	lsrs	r3, r3, #25
 8005040:	f003 0303 	and.w	r3, r3, #3
 8005044:	3301      	adds	r3, #1
 8005046:	005b      	lsls	r3, r3, #1
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	fbb2 f3f3 	udiv	r3, r2, r3
 800504e:	61fb      	str	r3, [r7, #28]
          break;
 8005050:	e02d      	b.n	80050ae <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8005052:	4b19      	ldr	r3, [pc, #100]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800505a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800505e:	d128      	bne.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8005060:	4b15      	ldr	r3, [pc, #84]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005062:	695b      	ldr	r3, [r3, #20]
 8005064:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d022      	beq.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800506c:	4b12      	ldr	r3, [pc, #72]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800506e:	695b      	ldr	r3, [r3, #20]
 8005070:	0a1b      	lsrs	r3, r3, #8
 8005072:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005076:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	fb03 f202 	mul.w	r2, r3, r2
 8005080:	4b0d      	ldr	r3, [pc, #52]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	091b      	lsrs	r3, r3, #4
 8005086:	f003 0307 	and.w	r3, r3, #7
 800508a:	3301      	adds	r3, #1
 800508c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005090:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8005092:	4b09      	ldr	r3, [pc, #36]	@ (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	0e5b      	lsrs	r3, r3, #25
 8005098:	f003 0303 	and.w	r3, r3, #3
 800509c:	3301      	adds	r3, #1
 800509e:	005b      	lsls	r3, r3, #1
 80050a0:	69ba      	ldr	r2, [r7, #24]
 80050a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050a6:	61fb      	str	r3, [r7, #28]
          break;
 80050a8:	e003      	b.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80050aa:	bf00      	nop
 80050ac:	e15c      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050ae:	bf00      	nop
 80050b0:	e15a      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050b2:	bf00      	nop
        break;
 80050b4:	e158      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80050b6:	bf00      	nop
 80050b8:	40021000 	.word	0x40021000
 80050bc:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80050c0:	4b9d      	ldr	r3, [pc, #628]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80050c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80050ca:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d103      	bne.n	80050da <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 80050d2:	f7ff f853 	bl	800417c <HAL_RCC_GetPCLK2Freq>
 80050d6:	61f8      	str	r0, [r7, #28]
        break;
 80050d8:	e146      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 80050da:	f7fe ffa1 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 80050de:	61f8      	str	r0, [r7, #28]
        break;
 80050e0:	e142      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80050e2:	4b95      	ldr	r3, [pc, #596]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80050e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80050ec:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050f4:	d013      	beq.n	800511e <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050fc:	d819      	bhi.n	8005132 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 80050fe:	693b      	ldr	r3, [r7, #16]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d004      	beq.n	800510e <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800510a:	d004      	beq.n	8005116 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 800510c:	e011      	b.n	8005132 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 800510e:	f7ff f81f 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 8005112:	61f8      	str	r0, [r7, #28]
          break;
 8005114:	e010      	b.n	8005138 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8005116:	f7fe ff83 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 800511a:	61f8      	str	r0, [r7, #28]
          break;
 800511c:	e00c      	b.n	8005138 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800511e:	4b86      	ldr	r3, [pc, #536]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005126:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800512a:	d104      	bne.n	8005136 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 800512c:	4b83      	ldr	r3, [pc, #524]	@ (800533c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800512e:	61fb      	str	r3, [r7, #28]
          break;
 8005130:	e001      	b.n	8005136 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8005132:	bf00      	nop
 8005134:	e118      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005136:	bf00      	nop
        break;
 8005138:	e116      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800513a:	4b7f      	ldr	r3, [pc, #508]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800513c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005140:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005144:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800514c:	d013      	beq.n	8005176 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005154:	d819      	bhi.n	800518a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d004      	beq.n	8005166 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005162:	d004      	beq.n	800516e <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8005164:	e011      	b.n	800518a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005166:	f7fe fff3 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 800516a:	61f8      	str	r0, [r7, #28]
          break;
 800516c:	e010      	b.n	8005190 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800516e:	f7fe ff57 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8005172:	61f8      	str	r0, [r7, #28]
          break;
 8005174:	e00c      	b.n	8005190 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005176:	4b70      	ldr	r3, [pc, #448]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800517e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005182:	d104      	bne.n	800518e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8005184:	4b6d      	ldr	r3, [pc, #436]	@ (800533c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005186:	61fb      	str	r3, [r7, #28]
          break;
 8005188:	e001      	b.n	800518e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 800518a:	bf00      	nop
 800518c:	e0ec      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800518e:	bf00      	nop
        break;
 8005190:	e0ea      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8005192:	4b69      	ldr	r3, [pc, #420]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005194:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005198:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800519c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051a4:	d013      	beq.n	80051ce <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051ac:	d819      	bhi.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d004      	beq.n	80051be <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051ba:	d004      	beq.n	80051c6 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 80051bc:	e011      	b.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 80051be:	f7fe ffc7 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 80051c2:	61f8      	str	r0, [r7, #28]
          break;
 80051c4:	e010      	b.n	80051e8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 80051c6:	f7fe ff2b 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 80051ca:	61f8      	str	r0, [r7, #28]
          break;
 80051cc:	e00c      	b.n	80051e8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80051ce:	4b5a      	ldr	r3, [pc, #360]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051da:	d104      	bne.n	80051e6 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 80051dc:	4b57      	ldr	r3, [pc, #348]	@ (800533c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80051de:	61fb      	str	r3, [r7, #28]
          break;
 80051e0:	e001      	b.n	80051e6 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 80051e2:	bf00      	nop
 80051e4:	e0c0      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80051e6:	bf00      	nop
        break;
 80051e8:	e0be      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80051ea:	4b53      	ldr	r3, [pc, #332]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80051ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80051f4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80051fc:	d02c      	beq.n	8005258 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005204:	d833      	bhi.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800520c:	d01a      	beq.n	8005244 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005214:	d82b      	bhi.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d004      	beq.n	8005226 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005222:	d004      	beq.n	800522e <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8005224:	e023      	b.n	800526e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005226:	f7fe ff93 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 800522a:	61f8      	str	r0, [r7, #28]
          break;
 800522c:	e026      	b.n	800527c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800522e:	4b42      	ldr	r3, [pc, #264]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005230:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005234:	f003 0302 	and.w	r3, r3, #2
 8005238:	2b02      	cmp	r3, #2
 800523a:	d11a      	bne.n	8005272 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 800523c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005240:	61fb      	str	r3, [r7, #28]
          break;
 8005242:	e016      	b.n	8005272 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005244:	4b3c      	ldr	r3, [pc, #240]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800524c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005250:	d111      	bne.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8005252:	4b3a      	ldr	r3, [pc, #232]	@ (800533c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005254:	61fb      	str	r3, [r7, #28]
          break;
 8005256:	e00e      	b.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005258:	4b37      	ldr	r3, [pc, #220]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800525a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	2b02      	cmp	r3, #2
 8005264:	d109      	bne.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8005266:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800526a:	61fb      	str	r3, [r7, #28]
          break;
 800526c:	e005      	b.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 800526e:	bf00      	nop
 8005270:	e07a      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005272:	bf00      	nop
 8005274:	e078      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005276:	bf00      	nop
 8005278:	e076      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800527a:	bf00      	nop
        break;
 800527c:	e074      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800527e:	4b2e      	ldr	r3, [pc, #184]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005280:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005284:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005288:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005290:	d02c      	beq.n	80052ec <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005298:	d833      	bhi.n	8005302 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80052a0:	d01a      	beq.n	80052d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80052a8:	d82b      	bhi.n	8005302 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d004      	beq.n	80052ba <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052b6:	d004      	beq.n	80052c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 80052b8:	e023      	b.n	8005302 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 80052ba:	f7fe ff49 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 80052be:	61f8      	str	r0, [r7, #28]
          break;
 80052c0:	e026      	b.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80052c2:	4b1d      	ldr	r3, [pc, #116]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052c8:	f003 0302 	and.w	r3, r3, #2
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d11a      	bne.n	8005306 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 80052d0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80052d4:	61fb      	str	r3, [r7, #28]
          break;
 80052d6:	e016      	b.n	8005306 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80052d8:	4b17      	ldr	r3, [pc, #92]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052e4:	d111      	bne.n	800530a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 80052e6:	4b15      	ldr	r3, [pc, #84]	@ (800533c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80052e8:	61fb      	str	r3, [r7, #28]
          break;
 80052ea:	e00e      	b.n	800530a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80052ec:	4b12      	ldr	r3, [pc, #72]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052f2:	f003 0302 	and.w	r3, r3, #2
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	d109      	bne.n	800530e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 80052fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052fe:	61fb      	str	r3, [r7, #28]
          break;
 8005300:	e005      	b.n	800530e <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8005302:	bf00      	nop
 8005304:	e030      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005306:	bf00      	nop
 8005308:	e02e      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800530a:	bf00      	nop
 800530c:	e02c      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800530e:	bf00      	nop
        break;
 8005310:	e02a      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8005312:	4b09      	ldr	r3, [pc, #36]	@ (8005338 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005318:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800531c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d004      	beq.n	800532e <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800532a:	d009      	beq.n	8005340 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 800532c:	e012      	b.n	8005354 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800532e:	f7fe ff0f 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 8005332:	61f8      	str	r0, [r7, #28]
          break;
 8005334:	e00e      	b.n	8005354 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8005336:	bf00      	nop
 8005338:	40021000 	.word	0x40021000
 800533c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005340:	4b0c      	ldr	r3, [pc, #48]	@ (8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005348:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800534c:	d101      	bne.n	8005352 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 800534e:	4b0a      	ldr	r3, [pc, #40]	@ (8005378 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8005350:	61fb      	str	r3, [r7, #28]
          break;
 8005352:	bf00      	nop
        break;
 8005354:	e008      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005356:	bf00      	nop
 8005358:	e006      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800535a:	bf00      	nop
 800535c:	e004      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800535e:	bf00      	nop
 8005360:	e002      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005362:	bf00      	nop
 8005364:	e000      	b.n	8005368 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005366:	bf00      	nop
    }
  }

  return(frequency);
 8005368:	69fb      	ldr	r3, [r7, #28]
}
 800536a:	4618      	mov	r0, r3
 800536c:	3720      	adds	r7, #32
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	40021000 	.word	0x40021000
 8005378:	00f42400 	.word	0x00f42400

0800537c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005386:	2300      	movs	r3, #0
 8005388:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800538a:	4b75      	ldr	r3, [pc, #468]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	f003 0303 	and.w	r3, r3, #3
 8005392:	2b00      	cmp	r3, #0
 8005394:	d018      	beq.n	80053c8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005396:	4b72      	ldr	r3, [pc, #456]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	f003 0203 	and.w	r2, r3, #3
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d10d      	bne.n	80053c2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
       ||
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d009      	beq.n	80053c2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80053ae:	4b6c      	ldr	r3, [pc, #432]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	091b      	lsrs	r3, r3, #4
 80053b4:	f003 0307 	and.w	r3, r3, #7
 80053b8:	1c5a      	adds	r2, r3, #1
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
       ||
 80053be:	429a      	cmp	r2, r3
 80053c0:	d047      	beq.n	8005452 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	73fb      	strb	r3, [r7, #15]
 80053c6:	e044      	b.n	8005452 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2b03      	cmp	r3, #3
 80053ce:	d018      	beq.n	8005402 <RCCEx_PLLSAI1_Config+0x86>
 80053d0:	2b03      	cmp	r3, #3
 80053d2:	d825      	bhi.n	8005420 <RCCEx_PLLSAI1_Config+0xa4>
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d002      	beq.n	80053de <RCCEx_PLLSAI1_Config+0x62>
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d009      	beq.n	80053f0 <RCCEx_PLLSAI1_Config+0x74>
 80053dc:	e020      	b.n	8005420 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80053de:	4b60      	ldr	r3, [pc, #384]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0302 	and.w	r3, r3, #2
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d11d      	bne.n	8005426 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053ee:	e01a      	b.n	8005426 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80053f0:	4b5b      	ldr	r3, [pc, #364]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d116      	bne.n	800542a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005400:	e013      	b.n	800542a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005402:	4b57      	ldr	r3, [pc, #348]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d10f      	bne.n	800542e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800540e:	4b54      	ldr	r3, [pc, #336]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d109      	bne.n	800542e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800541e:	e006      	b.n	800542e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	73fb      	strb	r3, [r7, #15]
      break;
 8005424:	e004      	b.n	8005430 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005426:	bf00      	nop
 8005428:	e002      	b.n	8005430 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800542a:	bf00      	nop
 800542c:	e000      	b.n	8005430 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800542e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005430:	7bfb      	ldrb	r3, [r7, #15]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d10d      	bne.n	8005452 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005436:	4b4a      	ldr	r3, [pc, #296]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6819      	ldr	r1, [r3, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	3b01      	subs	r3, #1
 8005448:	011b      	lsls	r3, r3, #4
 800544a:	430b      	orrs	r3, r1
 800544c:	4944      	ldr	r1, [pc, #272]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 800544e:	4313      	orrs	r3, r2
 8005450:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005452:	7bfb      	ldrb	r3, [r7, #15]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d17d      	bne.n	8005554 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005458:	4b41      	ldr	r3, [pc, #260]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a40      	ldr	r2, [pc, #256]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 800545e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005462:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005464:	f7fc fdfa 	bl	800205c <HAL_GetTick>
 8005468:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800546a:	e009      	b.n	8005480 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800546c:	f7fc fdf6 	bl	800205c <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	2b02      	cmp	r3, #2
 8005478:	d902      	bls.n	8005480 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800547a:	2303      	movs	r3, #3
 800547c:	73fb      	strb	r3, [r7, #15]
        break;
 800547e:	e005      	b.n	800548c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005480:	4b37      	ldr	r3, [pc, #220]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d1ef      	bne.n	800546c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800548c:	7bfb      	ldrb	r3, [r7, #15]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d160      	bne.n	8005554 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d111      	bne.n	80054bc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005498:	4b31      	ldr	r3, [pc, #196]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80054a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054a4:	687a      	ldr	r2, [r7, #4]
 80054a6:	6892      	ldr	r2, [r2, #8]
 80054a8:	0211      	lsls	r1, r2, #8
 80054aa:	687a      	ldr	r2, [r7, #4]
 80054ac:	68d2      	ldr	r2, [r2, #12]
 80054ae:	0912      	lsrs	r2, r2, #4
 80054b0:	0452      	lsls	r2, r2, #17
 80054b2:	430a      	orrs	r2, r1
 80054b4:	492a      	ldr	r1, [pc, #168]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054b6:	4313      	orrs	r3, r2
 80054b8:	610b      	str	r3, [r1, #16]
 80054ba:	e027      	b.n	800550c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d112      	bne.n	80054e8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054c2:	4b27      	ldr	r3, [pc, #156]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80054ca:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	6892      	ldr	r2, [r2, #8]
 80054d2:	0211      	lsls	r1, r2, #8
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	6912      	ldr	r2, [r2, #16]
 80054d8:	0852      	lsrs	r2, r2, #1
 80054da:	3a01      	subs	r2, #1
 80054dc:	0552      	lsls	r2, r2, #21
 80054de:	430a      	orrs	r2, r1
 80054e0:	491f      	ldr	r1, [pc, #124]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	610b      	str	r3, [r1, #16]
 80054e6:	e011      	b.n	800550c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054e8:	4b1d      	ldr	r3, [pc, #116]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054ea:	691b      	ldr	r3, [r3, #16]
 80054ec:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80054f0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	6892      	ldr	r2, [r2, #8]
 80054f8:	0211      	lsls	r1, r2, #8
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	6952      	ldr	r2, [r2, #20]
 80054fe:	0852      	lsrs	r2, r2, #1
 8005500:	3a01      	subs	r2, #1
 8005502:	0652      	lsls	r2, r2, #25
 8005504:	430a      	orrs	r2, r1
 8005506:	4916      	ldr	r1, [pc, #88]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005508:	4313      	orrs	r3, r2
 800550a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800550c:	4b14      	ldr	r3, [pc, #80]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a13      	ldr	r2, [pc, #76]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005512:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005516:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005518:	f7fc fda0 	bl	800205c <HAL_GetTick>
 800551c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800551e:	e009      	b.n	8005534 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005520:	f7fc fd9c 	bl	800205c <HAL_GetTick>
 8005524:	4602      	mov	r2, r0
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	1ad3      	subs	r3, r2, r3
 800552a:	2b02      	cmp	r3, #2
 800552c:	d902      	bls.n	8005534 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	73fb      	strb	r3, [r7, #15]
          break;
 8005532:	e005      	b.n	8005540 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005534:	4b0a      	ldr	r3, [pc, #40]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800553c:	2b00      	cmp	r3, #0
 800553e:	d0ef      	beq.n	8005520 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005540:	7bfb      	ldrb	r3, [r7, #15]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d106      	bne.n	8005554 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005546:	4b06      	ldr	r3, [pc, #24]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005548:	691a      	ldr	r2, [r3, #16]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	699b      	ldr	r3, [r3, #24]
 800554e:	4904      	ldr	r1, [pc, #16]	@ (8005560 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005550:	4313      	orrs	r3, r2
 8005552:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005554:	7bfb      	ldrb	r3, [r7, #15]
}
 8005556:	4618      	mov	r0, r3
 8005558:	3710      	adds	r7, #16
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}
 800555e:	bf00      	nop
 8005560:	40021000 	.word	0x40021000

08005564 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800556e:	2300      	movs	r3, #0
 8005570:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005572:	4b6a      	ldr	r3, [pc, #424]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	f003 0303 	and.w	r3, r3, #3
 800557a:	2b00      	cmp	r3, #0
 800557c:	d018      	beq.n	80055b0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800557e:	4b67      	ldr	r3, [pc, #412]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	f003 0203 	and.w	r2, r3, #3
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	429a      	cmp	r2, r3
 800558c:	d10d      	bne.n	80055aa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
       ||
 8005592:	2b00      	cmp	r3, #0
 8005594:	d009      	beq.n	80055aa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005596:	4b61      	ldr	r3, [pc, #388]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	091b      	lsrs	r3, r3, #4
 800559c:	f003 0307 	and.w	r3, r3, #7
 80055a0:	1c5a      	adds	r2, r3, #1
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
       ||
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d047      	beq.n	800563a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	73fb      	strb	r3, [r7, #15]
 80055ae:	e044      	b.n	800563a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2b03      	cmp	r3, #3
 80055b6:	d018      	beq.n	80055ea <RCCEx_PLLSAI2_Config+0x86>
 80055b8:	2b03      	cmp	r3, #3
 80055ba:	d825      	bhi.n	8005608 <RCCEx_PLLSAI2_Config+0xa4>
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d002      	beq.n	80055c6 <RCCEx_PLLSAI2_Config+0x62>
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d009      	beq.n	80055d8 <RCCEx_PLLSAI2_Config+0x74>
 80055c4:	e020      	b.n	8005608 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80055c6:	4b55      	ldr	r3, [pc, #340]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 0302 	and.w	r3, r3, #2
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d11d      	bne.n	800560e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055d6:	e01a      	b.n	800560e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80055d8:	4b50      	ldr	r3, [pc, #320]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d116      	bne.n	8005612 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055e8:	e013      	b.n	8005612 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80055ea:	4b4c      	ldr	r3, [pc, #304]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d10f      	bne.n	8005616 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80055f6:	4b49      	ldr	r3, [pc, #292]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d109      	bne.n	8005616 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005606:	e006      	b.n	8005616 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	73fb      	strb	r3, [r7, #15]
      break;
 800560c:	e004      	b.n	8005618 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800560e:	bf00      	nop
 8005610:	e002      	b.n	8005618 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005612:	bf00      	nop
 8005614:	e000      	b.n	8005618 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005616:	bf00      	nop
    }

    if(status == HAL_OK)
 8005618:	7bfb      	ldrb	r3, [r7, #15]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d10d      	bne.n	800563a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800561e:	4b3f      	ldr	r3, [pc, #252]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6819      	ldr	r1, [r3, #0]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	3b01      	subs	r3, #1
 8005630:	011b      	lsls	r3, r3, #4
 8005632:	430b      	orrs	r3, r1
 8005634:	4939      	ldr	r1, [pc, #228]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005636:	4313      	orrs	r3, r2
 8005638:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800563a:	7bfb      	ldrb	r3, [r7, #15]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d167      	bne.n	8005710 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005640:	4b36      	ldr	r3, [pc, #216]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a35      	ldr	r2, [pc, #212]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005646:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800564a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800564c:	f7fc fd06 	bl	800205c <HAL_GetTick>
 8005650:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005652:	e009      	b.n	8005668 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005654:	f7fc fd02 	bl	800205c <HAL_GetTick>
 8005658:	4602      	mov	r2, r0
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	1ad3      	subs	r3, r2, r3
 800565e:	2b02      	cmp	r3, #2
 8005660:	d902      	bls.n	8005668 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	73fb      	strb	r3, [r7, #15]
        break;
 8005666:	e005      	b.n	8005674 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005668:	4b2c      	ldr	r3, [pc, #176]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1ef      	bne.n	8005654 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005674:	7bfb      	ldrb	r3, [r7, #15]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d14a      	bne.n	8005710 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d111      	bne.n	80056a4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005680:	4b26      	ldr	r3, [pc, #152]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005688:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	6892      	ldr	r2, [r2, #8]
 8005690:	0211      	lsls	r1, r2, #8
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	68d2      	ldr	r2, [r2, #12]
 8005696:	0912      	lsrs	r2, r2, #4
 8005698:	0452      	lsls	r2, r2, #17
 800569a:	430a      	orrs	r2, r1
 800569c:	491f      	ldr	r1, [pc, #124]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	614b      	str	r3, [r1, #20]
 80056a2:	e011      	b.n	80056c8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80056a4:	4b1d      	ldr	r3, [pc, #116]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 80056a6:	695b      	ldr	r3, [r3, #20]
 80056a8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80056ac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	6892      	ldr	r2, [r2, #8]
 80056b4:	0211      	lsls	r1, r2, #8
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	6912      	ldr	r2, [r2, #16]
 80056ba:	0852      	lsrs	r2, r2, #1
 80056bc:	3a01      	subs	r2, #1
 80056be:	0652      	lsls	r2, r2, #25
 80056c0:	430a      	orrs	r2, r1
 80056c2:	4916      	ldr	r1, [pc, #88]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 80056c4:	4313      	orrs	r3, r2
 80056c6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80056c8:	4b14      	ldr	r3, [pc, #80]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a13      	ldr	r2, [pc, #76]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 80056ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056d4:	f7fc fcc2 	bl	800205c <HAL_GetTick>
 80056d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80056da:	e009      	b.n	80056f0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80056dc:	f7fc fcbe 	bl	800205c <HAL_GetTick>
 80056e0:	4602      	mov	r2, r0
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	1ad3      	subs	r3, r2, r3
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d902      	bls.n	80056f0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	73fb      	strb	r3, [r7, #15]
          break;
 80056ee:	e005      	b.n	80056fc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80056f0:	4b0a      	ldr	r3, [pc, #40]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d0ef      	beq.n	80056dc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80056fc:	7bfb      	ldrb	r3, [r7, #15]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d106      	bne.n	8005710 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005702:	4b06      	ldr	r3, [pc, #24]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005704:	695a      	ldr	r2, [r3, #20]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	695b      	ldr	r3, [r3, #20]
 800570a:	4904      	ldr	r1, [pc, #16]	@ (800571c <RCCEx_PLLSAI2_Config+0x1b8>)
 800570c:	4313      	orrs	r3, r2
 800570e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005710:	7bfb      	ldrb	r3, [r7, #15]
}
 8005712:	4618      	mov	r0, r3
 8005714:	3710      	adds	r7, #16
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	40021000 	.word	0x40021000

08005720 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8005720:	b480      	push	{r7}
 8005722:	b089      	sub	sp, #36	@ 0x24
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800572a:	2300      	movs	r3, #0
 800572c:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800572e:	2300      	movs	r3, #0
 8005730:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8005732:	2300      	movs	r3, #0
 8005734:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800573c:	d10c      	bne.n	8005758 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800573e:	4b6e      	ldr	r3, [pc, #440]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005744:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005748:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800574a:	69bb      	ldr	r3, [r7, #24]
 800574c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005750:	d112      	bne.n	8005778 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005752:	4b6a      	ldr	r3, [pc, #424]	@ (80058fc <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005754:	61fb      	str	r3, [r7, #28]
 8005756:	e00f      	b.n	8005778 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800575e:	d10b      	bne.n	8005778 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005760:	4b65      	ldr	r3, [pc, #404]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005766:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800576a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005772:	d101      	bne.n	8005778 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005774:	4b61      	ldr	r3, [pc, #388]	@ (80058fc <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005776:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005778:	69fb      	ldr	r3, [r7, #28]
 800577a:	2b00      	cmp	r3, #0
 800577c:	f040 80b4 	bne.w	80058e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800578a:	d003      	beq.n	8005794 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005792:	d135      	bne.n	8005800 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8005794:	4b58      	ldr	r3, [pc, #352]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800579c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80057a0:	f040 80a1 	bne.w	80058e6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80057a4:	4b54      	ldr	r3, [pc, #336]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057a6:	68db      	ldr	r3, [r3, #12]
 80057a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	f000 809a 	beq.w	80058e6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80057b2:	4b51      	ldr	r3, [pc, #324]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	091b      	lsrs	r3, r3, #4
 80057b8:	f003 0307 	and.w	r3, r3, #7
 80057bc:	3301      	adds	r3, #1
 80057be:	693a      	ldr	r2, [r7, #16]
 80057c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057c4:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80057c6:	4b4c      	ldr	r3, [pc, #304]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	0a1b      	lsrs	r3, r3, #8
 80057cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057d0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d10a      	bne.n	80057ee <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80057d8:	4b47      	ldr	r3, [pc, #284]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d002      	beq.n	80057ea <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 80057e4:	2311      	movs	r3, #17
 80057e6:	617b      	str	r3, [r7, #20]
 80057e8:	e001      	b.n	80057ee <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 80057ea:	2307      	movs	r3, #7
 80057ec:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	fb03 f202 	mul.w	r2, r3, r2
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057fc:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80057fe:	e072      	b.n	80058e6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d133      	bne.n	800586e <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8005806:	4b3c      	ldr	r3, [pc, #240]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800580e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005812:	d169      	bne.n	80058e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005814:	4b38      	ldr	r3, [pc, #224]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005816:	691b      	ldr	r3, [r3, #16]
 8005818:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800581c:	2b00      	cmp	r3, #0
 800581e:	d063      	beq.n	80058e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005820:	4b35      	ldr	r3, [pc, #212]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	091b      	lsrs	r3, r3, #4
 8005826:	f003 0307 	and.w	r3, r3, #7
 800582a:	3301      	adds	r3, #1
 800582c:	693a      	ldr	r2, [r7, #16]
 800582e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005832:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005834:	4b30      	ldr	r3, [pc, #192]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005836:	691b      	ldr	r3, [r3, #16]
 8005838:	0a1b      	lsrs	r3, r3, #8
 800583a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800583e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10a      	bne.n	800585c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005846:	4b2c      	ldr	r3, [pc, #176]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800584e:	2b00      	cmp	r3, #0
 8005850:	d002      	beq.n	8005858 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8005852:	2311      	movs	r3, #17
 8005854:	617b      	str	r3, [r7, #20]
 8005856:	e001      	b.n	800585c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005858:	2307      	movs	r3, #7
 800585a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	fb03 f202 	mul.w	r2, r3, r2
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	fbb2 f3f3 	udiv	r3, r2, r3
 800586a:	61fb      	str	r3, [r7, #28]
 800586c:	e03c      	b.n	80058e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800586e:	69bb      	ldr	r3, [r7, #24]
 8005870:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005874:	d003      	beq.n	800587e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800587c:	d134      	bne.n	80058e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800587e:	4b1e      	ldr	r3, [pc, #120]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005886:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800588a:	d12d      	bne.n	80058e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800588c:	4b1a      	ldr	r3, [pc, #104]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800588e:	695b      	ldr	r3, [r3, #20]
 8005890:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005894:	2b00      	cmp	r3, #0
 8005896:	d027      	beq.n	80058e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005898:	4b17      	ldr	r3, [pc, #92]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	091b      	lsrs	r3, r3, #4
 800589e:	f003 0307 	and.w	r3, r3, #7
 80058a2:	3301      	adds	r3, #1
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80058aa:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80058ac:	4b12      	ldr	r3, [pc, #72]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80058ae:	695b      	ldr	r3, [r3, #20]
 80058b0:	0a1b      	lsrs	r3, r3, #8
 80058b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058b6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d10a      	bne.n	80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80058be:	4b0e      	ldr	r3, [pc, #56]	@ (80058f8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80058c0:	695b      	ldr	r3, [r3, #20]
 80058c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d002      	beq.n	80058d0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80058ca:	2311      	movs	r3, #17
 80058cc:	617b      	str	r3, [r7, #20]
 80058ce:	e001      	b.n	80058d4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80058d0:	2307      	movs	r3, #7
 80058d2:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	fb03 f202 	mul.w	r2, r3, r2
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	fbb2 f3f3 	udiv	r3, r2, r3
 80058e2:	61fb      	str	r3, [r7, #28]
 80058e4:	e000      	b.n	80058e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80058e6:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80058e8:	69fb      	ldr	r3, [r7, #28]
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3724      	adds	r7, #36	@ 0x24
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop
 80058f8:	40021000 	.word	0x40021000
 80058fc:	001fff68 	.word	0x001fff68

08005900 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]
 800590c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	2b02      	cmp	r3, #2
 8005912:	d904      	bls.n	800591e <HAL_SAI_InitProtocol+0x1e>
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	3b03      	subs	r3, #3
 8005918:	2b01      	cmp	r3, #1
 800591a:	d812      	bhi.n	8005942 <HAL_SAI_InitProtocol+0x42>
 800591c:	e008      	b.n	8005930 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	68b9      	ldr	r1, [r7, #8]
 8005924:	68f8      	ldr	r0, [r7, #12]
 8005926:	f000 fba3 	bl	8006070 <SAI_InitI2S>
 800592a:	4603      	mov	r3, r0
 800592c:	75fb      	strb	r3, [r7, #23]
      break;
 800592e:	e00b      	b.n	8005948 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	68b9      	ldr	r1, [r7, #8]
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f000 fc4c 	bl	80061d4 <SAI_InitPCM>
 800593c:	4603      	mov	r3, r0
 800593e:	75fb      	strb	r3, [r7, #23]
      break;
 8005940:	e002      	b.n	8005948 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	75fb      	strb	r3, [r7, #23]
      break;
 8005946:	bf00      	nop
  }

  if (status == HAL_OK)
 8005948:	7dfb      	ldrb	r3, [r7, #23]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d104      	bne.n	8005958 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800594e:	68f8      	ldr	r0, [r7, #12]
 8005950:	f000 f808 	bl	8005964 <HAL_SAI_Init>
 8005954:	4603      	mov	r3, r0
 8005956:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005958:	7dfb      	ldrb	r3, [r7, #23]
}
 800595a:	4618      	mov	r0, r3
 800595c:	3718      	adds	r7, #24
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
	...

08005964 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b088      	sub	sp, #32
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e155      	b.n	8005c22 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800597c:	b2db      	uxtb	r3, r3
 800597e:	2b00      	cmp	r3, #0
 8005980:	d106      	bne.n	8005990 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f7fb fc0e 	bl	80011ac <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 fca1 	bl	80062d8 <SAI_Disable>
 8005996:	4603      	mov	r3, r0
 8005998:	2b00      	cmp	r3, #0
 800599a:	d001      	beq.n	80059a0 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e140      	b.n	8005c22 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2202      	movs	r2, #2
 80059a4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	2b02      	cmp	r3, #2
 80059ae:	d00c      	beq.n	80059ca <HAL_SAI_Init+0x66>
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	d80d      	bhi.n	80059d0 <HAL_SAI_Init+0x6c>
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <HAL_SAI_Init+0x5a>
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d003      	beq.n	80059c4 <HAL_SAI_Init+0x60>
 80059bc:	e008      	b.n	80059d0 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80059be:	2300      	movs	r3, #0
 80059c0:	61fb      	str	r3, [r7, #28]
      break;
 80059c2:	e008      	b.n	80059d6 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80059c4:	2310      	movs	r3, #16
 80059c6:	61fb      	str	r3, [r7, #28]
      break;
 80059c8:	e005      	b.n	80059d6 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80059ca:	2320      	movs	r3, #32
 80059cc:	61fb      	str	r3, [r7, #28]
      break;
 80059ce:	e002      	b.n	80059d6 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80059d0:	2300      	movs	r3, #0
 80059d2:	61fb      	str	r3, [r7, #28]
      break;
 80059d4:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	2b03      	cmp	r3, #3
 80059dc:	d81d      	bhi.n	8005a1a <HAL_SAI_Init+0xb6>
 80059de:	a201      	add	r2, pc, #4	@ (adr r2, 80059e4 <HAL_SAI_Init+0x80>)
 80059e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059e4:	080059f5 	.word	0x080059f5
 80059e8:	080059fb 	.word	0x080059fb
 80059ec:	08005a03 	.word	0x08005a03
 80059f0:	08005a0b 	.word	0x08005a0b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80059f4:	2300      	movs	r3, #0
 80059f6:	617b      	str	r3, [r7, #20]
      break;
 80059f8:	e012      	b.n	8005a20 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80059fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80059fe:	617b      	str	r3, [r7, #20]
      break;
 8005a00:	e00e      	b.n	8005a20 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005a02:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005a06:	617b      	str	r3, [r7, #20]
      break;
 8005a08:	e00a      	b.n	8005a20 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005a0a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005a0e:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	f043 0301 	orr.w	r3, r3, #1
 8005a16:	61fb      	str	r3, [r7, #28]
      break;
 8005a18:	e002      	b.n	8005a20 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	617b      	str	r3, [r7, #20]
      break;
 8005a1e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a81      	ldr	r2, [pc, #516]	@ (8005c2c <HAL_SAI_Init+0x2c8>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d004      	beq.n	8005a34 <HAL_SAI_Init+0xd0>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a80      	ldr	r2, [pc, #512]	@ (8005c30 <HAL_SAI_Init+0x2cc>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d103      	bne.n	8005a3c <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005a34:	4a7f      	ldr	r2, [pc, #508]	@ (8005c34 <HAL_SAI_Init+0x2d0>)
 8005a36:	69fb      	ldr	r3, [r7, #28]
 8005a38:	6013      	str	r3, [r2, #0]
 8005a3a:	e002      	b.n	8005a42 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005a3c:	4a7e      	ldr	r2, [pc, #504]	@ (8005c38 <HAL_SAI_Init+0x2d4>)
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	69db      	ldr	r3, [r3, #28]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d041      	beq.n	8005ace <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a77      	ldr	r2, [pc, #476]	@ (8005c2c <HAL_SAI_Init+0x2c8>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d004      	beq.n	8005a5e <HAL_SAI_Init+0xfa>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a75      	ldr	r2, [pc, #468]	@ (8005c30 <HAL_SAI_Init+0x2cc>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d105      	bne.n	8005a6a <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005a5e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005a62:	f7fe ff1d 	bl	80048a0 <HAL_RCCEx_GetPeriphCLKFreq>
 8005a66:	6138      	str	r0, [r7, #16]
 8005a68:	e004      	b.n	8005a74 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005a6a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005a6e:	f7fe ff17 	bl	80048a0 <HAL_RCCEx_GetPeriphCLKFreq>
 8005a72:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005a74:	693a      	ldr	r2, [r7, #16]
 8005a76:	4613      	mov	r3, r2
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	4413      	add	r3, r2
 8005a7c:	005b      	lsls	r3, r3, #1
 8005a7e:	461a      	mov	r2, r3
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	69db      	ldr	r3, [r3, #28]
 8005a84:	025b      	lsls	r3, r3, #9
 8005a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a8a:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	4a6b      	ldr	r2, [pc, #428]	@ (8005c3c <HAL_SAI_Init+0x2d8>)
 8005a90:	fba2 2303 	umull	r2, r3, r2, r3
 8005a94:	08da      	lsrs	r2, r3, #3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8005a9a:	68f9      	ldr	r1, [r7, #12]
 8005a9c:	4b67      	ldr	r3, [pc, #412]	@ (8005c3c <HAL_SAI_Init+0x2d8>)
 8005a9e:	fba3 2301 	umull	r2, r3, r3, r1
 8005aa2:	08da      	lsrs	r2, r3, #3
 8005aa4:	4613      	mov	r3, r2
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	4413      	add	r3, r2
 8005aaa:	005b      	lsls	r3, r3, #1
 8005aac:	1aca      	subs	r2, r1, r3
 8005aae:	2a08      	cmp	r2, #8
 8005ab0:	d904      	bls.n	8005abc <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6a1b      	ldr	r3, [r3, #32]
 8005ab6:	1c5a      	adds	r2, r3, #1
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ac0:	2b04      	cmp	r3, #4
 8005ac2:	d104      	bne.n	8005ace <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6a1b      	ldr	r3, [r3, #32]
 8005ac8:	085a      	lsrs	r2, r3, #1
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d003      	beq.n	8005ade <HAL_SAI_Init+0x17a>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	685b      	ldr	r3, [r3, #4]
 8005ada:	2b02      	cmp	r3, #2
 8005adc:	d109      	bne.n	8005af2 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d101      	bne.n	8005aea <HAL_SAI_Init+0x186>
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	e001      	b.n	8005aee <HAL_SAI_Init+0x18a>
 8005aea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005aee:	61bb      	str	r3, [r7, #24]
 8005af0:	e008      	b.n	8005b04 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d102      	bne.n	8005b00 <HAL_SAI_Init+0x19c>
 8005afa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005afe:	e000      	b.n	8005b02 <HAL_SAI_Init+0x19e>
 8005b00:	2300      	movs	r3, #0
 8005b02:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6819      	ldr	r1, [r3, #0]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	4b4c      	ldr	r3, [pc, #304]	@ (8005c40 <HAL_SAI_Init+0x2dc>)
 8005b10:	400b      	ands	r3, r1
 8005b12:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	6819      	ldr	r1, [r3, #0]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685a      	ldr	r2, [r3, #4]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b22:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005b28:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b2e:	431a      	orrs	r2, r3
 8005b30:	69bb      	ldr	r3, [r7, #24]
 8005b32:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8005b3c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	691b      	ldr	r3, [r3, #16]
 8005b42:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005b48:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	051b      	lsls	r3, r3, #20
 8005b50:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	430a      	orrs	r2, r1
 8005b58:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	6812      	ldr	r2, [r2, #0]
 8005b64:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005b68:	f023 030f 	bic.w	r3, r3, #15
 8005b6c:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	6859      	ldr	r1, [r3, #4]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	699a      	ldr	r2, [r3, #24]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b7c:	431a      	orrs	r2, r3
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b82:	431a      	orrs	r2, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	430a      	orrs	r2, r1
 8005b8a:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6899      	ldr	r1, [r3, #8]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	4b2b      	ldr	r3, [pc, #172]	@ (8005c44 <HAL_SAI_Init+0x2e0>)
 8005b98:	400b      	ands	r3, r1
 8005b9a:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6899      	ldr	r1, [r3, #8]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba6:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005bac:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8005bb2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8005bb8:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bbe:	3b01      	subs	r3, #1
 8005bc0:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005bc2:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	430a      	orrs	r2, r1
 8005bca:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68d9      	ldr	r1, [r3, #12]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8005bda:	400b      	ands	r3, r1
 8005bdc:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	68d9      	ldr	r1, [r3, #12]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bec:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bf2:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005bf4:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bfa:	3b01      	subs	r3, #1
 8005bfc:	021b      	lsls	r3, r3, #8
 8005bfe:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	430a      	orrs	r2, r1
 8005c06:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005c20:	2300      	movs	r3, #0
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3720      	adds	r7, #32
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	40015404 	.word	0x40015404
 8005c30:	40015424 	.word	0x40015424
 8005c34:	40015400 	.word	0x40015400
 8005c38:	40015800 	.word	0x40015800
 8005c3c:	cccccccd 	.word	0xcccccccd
 8005c40:	ff05c010 	.word	0xff05c010
 8005c44:	fff88000 	.word	0xfff88000

08005c48 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c50:	2300      	movs	r3, #0
 8005c52:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d101      	bne.n	8005c62 <HAL_SAI_Abort+0x1a>
 8005c5e:	2302      	movs	r3, #2
 8005c60:	e053      	b.n	8005d0a <HAL_SAI_Abort+0xc2>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 fb34 	bl	80062d8 <SAI_Disable>
 8005c70:	4603      	mov	r3, r0
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d001      	beq.n	8005c7a <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c88:	d125      	bne.n	8005cd6 <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8005c98:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	2b12      	cmp	r3, #18
 8005ca4:	d108      	bne.n	8005cb8 <HAL_SAI_Abort+0x70>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d004      	beq.n	8005cb8 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7fc fb9c 	bl	80023f0 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	2b22      	cmp	r3, #34	@ 0x22
 8005cc2:	d108      	bne.n	8005cd6 <HAL_SAI_Abort+0x8e>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d004      	beq.n	8005cd6 <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f7fc fb8d 	bl	80023f0 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ce6:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f042 0208 	orr.w	r2, r2, #8
 8005cf6:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 8005d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3710      	adds	r7, #16
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
	...

08005d14 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b086      	sub	sp, #24
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	f000 8192 	beq.w	800604e <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	695b      	ldr	r3, [r3, #20]
 8005d30:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f003 0308 	and.w	r3, r3, #8
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d009      	beq.n	8005d60 <HAL_SAI_IRQHandler+0x4c>
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	f003 0308 	and.w	r3, r3, #8
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d004      	beq.n	8005d60 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	4798      	blx	r3
 8005d5e:	e176      	b.n	800604e <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	f003 0301 	and.w	r3, r3, #1
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d01e      	beq.n	8005da8 <HAL_SAI_IRQHandler+0x94>
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	f003 0301 	and.w	r3, r3, #1
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d019      	beq.n	8005da8 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	2b22      	cmp	r3, #34	@ 0x22
 8005d86:	d101      	bne.n	8005d8c <HAL_SAI_IRQHandler+0x78>
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e000      	b.n	8005d8e <HAL_SAI_IRQHandler+0x7a>
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	431a      	orrs	r2, r3
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f000 f95b 	bl	800605c <HAL_SAI_ErrorCallback>
 8005da6:	e152      	b.n	800604e <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	f003 0302 	and.w	r3, r3, #2
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d011      	beq.n	8005dd6 <HAL_SAI_IRQHandler+0xc2>
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	f003 0302 	and.w	r3, r3, #2
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d00c      	beq.n	8005dd6 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2202      	movs	r2, #2
 8005dc2:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	f000 8140 	beq.w	800604e <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dd2:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8005dd4:	e13b      	b.n	800604e <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	f003 0320 	and.w	r3, r3, #32
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d055      	beq.n	8005e8c <HAL_SAI_IRQHandler+0x178>
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	f003 0320 	and.w	r3, r3, #32
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d050      	beq.n	8005e8c <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	2220      	movs	r2, #32
 8005df0:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005df8:	f043 0204 	orr.w	r2, r3, #4
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d038      	beq.n	8005e7e <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d016      	beq.n	8005e42 <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e18:	4a8f      	ldr	r2, [pc, #572]	@ (8006058 <HAL_SAI_IRQHandler+0x344>)
 8005e1a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e20:	4618      	mov	r0, r3
 8005e22:	f7fc fb23 	bl	800246c <HAL_DMA_Abort_IT>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d00a      	beq.n	8005e42 <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e32:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f000 f90d 	bl	800605c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	f000 80fc 	beq.w	8006044 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e50:	4a81      	ldr	r2, [pc, #516]	@ (8006058 <HAL_SAI_IRQHandler+0x344>)
 8005e52:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f7fc fb07 	bl	800246c <HAL_DMA_Abort_IT>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	f000 80ef 	beq.w	8006044 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e6c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 f8f0 	bl	800605c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005e7c:	e0e2      	b.n	8006044 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f7ff fee2 	bl	8005c48 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f000 f8e9 	bl	800605c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005e8a:	e0db      	b.n	8006044 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d055      	beq.n	8005f42 <HAL_SAI_IRQHandler+0x22e>
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d050      	beq.n	8005f42 <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2240      	movs	r2, #64	@ 0x40
 8005ea6:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005eae:	f043 0208 	orr.w	r2, r3, #8
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d038      	beq.n	8005f34 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d016      	beq.n	8005ef8 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ece:	4a62      	ldr	r2, [pc, #392]	@ (8006058 <HAL_SAI_IRQHandler+0x344>)
 8005ed0:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f7fc fac8 	bl	800246c <HAL_DMA_Abort_IT>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00a      	beq.n	8005ef8 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ee8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 f8b2 	bl	800605c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f000 80a3 	beq.w	8006048 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f06:	4a54      	ldr	r2, [pc, #336]	@ (8006058 <HAL_SAI_IRQHandler+0x344>)
 8005f08:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f0e:	4618      	mov	r0, r3
 8005f10:	f7fc faac 	bl	800246c <HAL_DMA_Abort_IT>
 8005f14:	4603      	mov	r3, r0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	f000 8096 	beq.w	8006048 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f22:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f000 f895 	bl	800605c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005f32:	e089      	b.n	8006048 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f7ff fe87 	bl	8005c48 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f000 f88e 	bl	800605c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005f40:	e082      	b.n	8006048 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	f003 0304 	and.w	r3, r3, #4
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d061      	beq.n	8006010 <HAL_SAI_IRQHandler+0x2fc>
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	f003 0304 	and.w	r3, r3, #4
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d05c      	beq.n	8006010 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2204      	movs	r2, #4
 8005f5c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f64:	f043 0220 	orr.w	r2, r3, #32
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d036      	beq.n	8005fe6 <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d016      	beq.n	8005fae <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f84:	4a34      	ldr	r2, [pc, #208]	@ (8006058 <HAL_SAI_IRQHandler+0x344>)
 8005f86:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f7fc fa6d 	bl	800246c <HAL_DMA_Abort_IT>
 8005f92:	4603      	mov	r3, r0
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d00a      	beq.n	8005fae <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f9e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f000 f857 	bl	800605c <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d04a      	beq.n	800604c <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fba:	4a27      	ldr	r2, [pc, #156]	@ (8006058 <HAL_SAI_IRQHandler+0x344>)
 8005fbc:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f7fc fa52 	bl	800246c <HAL_DMA_Abort_IT>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d03e      	beq.n	800604c <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fd4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f000 f83c 	bl	800605c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8005fe4:	e032      	b.n	800604c <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2200      	movs	r2, #0
 8005fec:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ff6:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 f827 	bl	800605c <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800600e:	e01d      	b.n	800604c <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	f003 0310 	and.w	r3, r3, #16
 8006016:	2b00      	cmp	r3, #0
 8006018:	d019      	beq.n	800604e <HAL_SAI_IRQHandler+0x33a>
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	f003 0310 	and.w	r3, r3, #16
 8006020:	2b00      	cmp	r3, #0
 8006022:	d014      	beq.n	800604e <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2210      	movs	r2, #16
 800602a:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006032:	f043 0210 	orr.w	r2, r3, #16
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f000 f80d 	bl	800605c <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8006042:	e004      	b.n	800604e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006044:	bf00      	nop
 8006046:	e002      	b.n	800604e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006048:	bf00      	nop
 800604a:	e000      	b.n	800604e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800604c:	bf00      	nop
}
 800604e:	bf00      	nop
 8006050:	3718      	adds	r7, #24
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
 8006056:	bf00      	nop
 8006058:	0800634d 	.word	0x0800634d

0800605c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006070:	b480      	push	{r7}
 8006072:	b087      	sub	sp, #28
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
 800607c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800607e:	2300      	movs	r3, #0
 8006080:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d003      	beq.n	800609e <SAI_InitI2S+0x2e>
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	2b02      	cmp	r3, #2
 800609c:	d103      	bne.n	80060a6 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2200      	movs	r2, #0
 80060a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80060a4:	e002      	b.n	80060ac <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2201      	movs	r2, #1
 80060aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80060b2:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80060ba:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2200      	movs	r2, #0
 80060c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	683a      	ldr	r2, [r7, #0]
 80060c6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d001      	beq.n	80060d6 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e077      	b.n	80061c6 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d107      	bne.n	80060ec <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80060e8:	651a      	str	r2, [r3, #80]	@ 0x50
 80060ea:	e006      	b.n	80060fa <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80060f2:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2200      	movs	r2, #0
 80060f8:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2b03      	cmp	r3, #3
 80060fe:	d84f      	bhi.n	80061a0 <SAI_InitI2S+0x130>
 8006100:	a201      	add	r2, pc, #4	@ (adr r2, 8006108 <SAI_InitI2S+0x98>)
 8006102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006106:	bf00      	nop
 8006108:	08006119 	.word	0x08006119
 800610c:	0800613b 	.word	0x0800613b
 8006110:	0800615d 	.word	0x0800615d
 8006114:	0800617f 	.word	0x0800617f
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2280      	movs	r2, #128	@ 0x80
 800611c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	085b      	lsrs	r3, r3, #1
 8006122:	015a      	lsls	r2, r3, #5
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	085b      	lsrs	r3, r3, #1
 800612c:	011a      	lsls	r2, r3, #4
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2240      	movs	r2, #64	@ 0x40
 8006136:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006138:	e035      	b.n	80061a6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2280      	movs	r2, #128	@ 0x80
 800613e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	085b      	lsrs	r3, r3, #1
 8006144:	019a      	lsls	r2, r3, #6
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	085b      	lsrs	r3, r3, #1
 800614e:	015a      	lsls	r2, r3, #5
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2280      	movs	r2, #128	@ 0x80
 8006158:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800615a:	e024      	b.n	80061a6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	22c0      	movs	r2, #192	@ 0xc0
 8006160:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	085b      	lsrs	r3, r3, #1
 8006166:	019a      	lsls	r2, r3, #6
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	085b      	lsrs	r3, r3, #1
 8006170:	015a      	lsls	r2, r3, #5
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2280      	movs	r2, #128	@ 0x80
 800617a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800617c:	e013      	b.n	80061a6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	22e0      	movs	r2, #224	@ 0xe0
 8006182:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	085b      	lsrs	r3, r3, #1
 8006188:	019a      	lsls	r2, r3, #6
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	085b      	lsrs	r3, r3, #1
 8006192:	015a      	lsls	r2, r3, #5
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2280      	movs	r2, #128	@ 0x80
 800619c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800619e:	e002      	b.n	80061a6 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	75fb      	strb	r3, [r7, #23]
      break;
 80061a4:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	d10b      	bne.n	80061c4 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d102      	bne.n	80061b8 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2210      	movs	r2, #16
 80061b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2b02      	cmp	r3, #2
 80061bc:	d102      	bne.n	80061c4 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2208      	movs	r2, #8
 80061c2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 80061c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	371c      	adds	r7, #28
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop

080061d4 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b087      	sub	sp, #28
 80061d8:	af00      	add	r7, sp, #0
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	60b9      	str	r1, [r7, #8]
 80061de:	607a      	str	r2, [r7, #4]
 80061e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061e2:	2300      	movs	r3, #0
 80061e4:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2200      	movs	r2, #0
 80061ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2200      	movs	r2, #0
 80061f0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d003      	beq.n	8006202 <SAI_InitPCM+0x2e>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d103      	bne.n	800620a <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2201      	movs	r2, #1
 8006206:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006208:	e002      	b.n	8006210 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2200      	movs	r2, #0
 800620e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2200      	movs	r2, #0
 8006214:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800621c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006224:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2200      	movs	r2, #0
 800622a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	683a      	ldr	r2, [r7, #0]
 8006230:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006238:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	2b04      	cmp	r3, #4
 800623e:	d103      	bne.n	8006248 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2201      	movs	r2, #1
 8006244:	645a      	str	r2, [r3, #68]	@ 0x44
 8006246:	e002      	b.n	800624e <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	220d      	movs	r2, #13
 800624c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2b03      	cmp	r3, #3
 8006252:	d837      	bhi.n	80062c4 <SAI_InitPCM+0xf0>
 8006254:	a201      	add	r2, pc, #4	@ (adr r2, 800625c <SAI_InitPCM+0x88>)
 8006256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800625a:	bf00      	nop
 800625c:	0800626d 	.word	0x0800626d
 8006260:	08006283 	.word	0x08006283
 8006264:	08006299 	.word	0x08006299
 8006268:	080062af 	.word	0x080062af
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2280      	movs	r2, #128	@ 0x80
 8006270:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	011a      	lsls	r2, r3, #4
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2240      	movs	r2, #64	@ 0x40
 800627e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006280:	e023      	b.n	80062ca <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	2280      	movs	r2, #128	@ 0x80
 8006286:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	015a      	lsls	r2, r3, #5
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2280      	movs	r2, #128	@ 0x80
 8006294:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006296:	e018      	b.n	80062ca <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	22c0      	movs	r2, #192	@ 0xc0
 800629c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	015a      	lsls	r2, r3, #5
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2280      	movs	r2, #128	@ 0x80
 80062aa:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80062ac:	e00d      	b.n	80062ca <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	22e0      	movs	r2, #224	@ 0xe0
 80062b2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	015a      	lsls	r2, r3, #5
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2280      	movs	r2, #128	@ 0x80
 80062c0:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 80062c2:	e002      	b.n	80062ca <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	75fb      	strb	r3, [r7, #23]
      break;
 80062c8:	bf00      	nop
  }

  return status;
 80062ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	371c      	adds	r7, #28
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr

080062d8 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80062d8:	b480      	push	{r7}
 80062da:	b085      	sub	sp, #20
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80062e0:	4b18      	ldr	r3, [pc, #96]	@ (8006344 <SAI_Disable+0x6c>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a18      	ldr	r2, [pc, #96]	@ (8006348 <SAI_Disable+0x70>)
 80062e6:	fba2 2303 	umull	r2, r3, r2, r3
 80062ea:	0b1b      	lsrs	r3, r3, #12
 80062ec:	009b      	lsls	r3, r3, #2
 80062ee:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80062f0:	2300      	movs	r3, #0
 80062f2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006302:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d10a      	bne.n	8006320 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006310:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	72fb      	strb	r3, [r7, #11]
      break;
 800631e:	e009      	b.n	8006334 <SAI_Disable+0x5c>
    }
    count--;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	3b01      	subs	r3, #1
 8006324:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006330:	2b00      	cmp	r3, #0
 8006332:	d1e7      	bne.n	8006304 <SAI_Disable+0x2c>

  return status;
 8006334:	7afb      	ldrb	r3, [r7, #11]
}
 8006336:	4618      	mov	r0, r3
 8006338:	3714      	adds	r7, #20
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
 8006342:	bf00      	nop
 8006344:	20000000 	.word	0x20000000
 8006348:	95cbec1b 	.word	0x95cbec1b

0800634c <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b084      	sub	sp, #16
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006358:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006368:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2200      	movs	r2, #0
 8006370:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f04f 32ff 	mov.w	r2, #4294967295
 800637a:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006382:	2b20      	cmp	r3, #32
 8006384:	d00a      	beq.n	800639c <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8006386:	68f8      	ldr	r0, [r7, #12]
 8006388:	f7ff ffa6 	bl	80062d8 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	685a      	ldr	r2, [r3, #4]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f042 0208 	orr.w	r2, r2, #8
 800639a:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80063ac:	68f8      	ldr	r0, [r7, #12]
 80063ae:	f7ff fe55 	bl	800605c <HAL_SAI_ErrorCallback>
#endif
}
 80063b2:	bf00      	nop
 80063b4:	3710      	adds	r7, #16
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}

080063ba <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80063ba:	b580      	push	{r7, lr}
 80063bc:	b084      	sub	sp, #16
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d101      	bne.n	80063cc <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	e095      	b.n	80064f8 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d108      	bne.n	80063e6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063dc:	d009      	beq.n	80063f2 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	61da      	str	r2, [r3, #28]
 80063e4:	e005      	b.n	80063f2 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2200      	movs	r2, #0
 80063ea:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	2b00      	cmp	r3, #0
 8006402:	d106      	bne.n	8006412 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2200      	movs	r2, #0
 8006408:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f7fb fb27 	bl	8001a60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2202      	movs	r2, #2
 8006416:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006428:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006432:	d902      	bls.n	800643a <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006434:	2300      	movs	r3, #0
 8006436:	60fb      	str	r3, [r7, #12]
 8006438:	e002      	b.n	8006440 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800643a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800643e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68db      	ldr	r3, [r3, #12]
 8006444:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006448:	d007      	beq.n	800645a <HAL_SPI_Init+0xa0>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	68db      	ldr	r3, [r3, #12]
 800644e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006452:	d002      	beq.n	800645a <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2200      	movs	r2, #0
 8006458:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800646a:	431a      	orrs	r2, r3
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	f003 0302 	and.w	r3, r3, #2
 8006474:	431a      	orrs	r2, r3
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	f003 0301 	and.w	r3, r3, #1
 800647e:	431a      	orrs	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006488:	431a      	orrs	r2, r3
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	69db      	ldr	r3, [r3, #28]
 800648e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006492:	431a      	orrs	r2, r3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6a1b      	ldr	r3, [r3, #32]
 8006498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800649c:	ea42 0103 	orr.w	r1, r2, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	430a      	orrs	r2, r1
 80064ae:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	699b      	ldr	r3, [r3, #24]
 80064b4:	0c1b      	lsrs	r3, r3, #16
 80064b6:	f003 0204 	and.w	r2, r3, #4
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064be:	f003 0310 	and.w	r3, r3, #16
 80064c2:	431a      	orrs	r2, r3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064c8:	f003 0308 	and.w	r3, r3, #8
 80064cc:	431a      	orrs	r2, r3
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	68db      	ldr	r3, [r3, #12]
 80064d2:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80064d6:	ea42 0103 	orr.w	r1, r2, r3
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	430a      	orrs	r2, r1
 80064e6:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2201      	movs	r2, #1
 80064f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80064f6:	2300      	movs	r3, #0
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3710      	adds	r7, #16
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b088      	sub	sp, #32
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	603b      	str	r3, [r7, #0]
 800650c:	4613      	mov	r3, r2
 800650e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006510:	f7fb fda4 	bl	800205c <HAL_GetTick>
 8006514:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006516:	88fb      	ldrh	r3, [r7, #6]
 8006518:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006520:	b2db      	uxtb	r3, r3
 8006522:	2b01      	cmp	r3, #1
 8006524:	d001      	beq.n	800652a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006526:	2302      	movs	r3, #2
 8006528:	e15c      	b.n	80067e4 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d002      	beq.n	8006536 <HAL_SPI_Transmit+0x36>
 8006530:	88fb      	ldrh	r3, [r7, #6]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d101      	bne.n	800653a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e154      	b.n	80067e4 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006540:	2b01      	cmp	r3, #1
 8006542:	d101      	bne.n	8006548 <HAL_SPI_Transmit+0x48>
 8006544:	2302      	movs	r3, #2
 8006546:	e14d      	b.n	80067e4 <HAL_SPI_Transmit+0x2e4>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2203      	movs	r2, #3
 8006554:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2200      	movs	r2, #0
 800655c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	68ba      	ldr	r2, [r7, #8]
 8006562:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	88fa      	ldrh	r2, [r7, #6]
 8006568:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	88fa      	ldrh	r2, [r7, #6]
 800656e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2200      	movs	r2, #0
 8006574:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2200      	movs	r2, #0
 800657a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2200      	movs	r2, #0
 8006582:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2200      	movs	r2, #0
 800658a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2200      	movs	r2, #0
 8006590:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800659a:	d10f      	bne.n	80065bc <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065aa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80065ba:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065c6:	2b40      	cmp	r3, #64	@ 0x40
 80065c8:	d007      	beq.n	80065da <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065d8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	68db      	ldr	r3, [r3, #12]
 80065de:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80065e2:	d952      	bls.n	800668a <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d002      	beq.n	80065f2 <HAL_SPI_Transmit+0xf2>
 80065ec:	8b7b      	ldrh	r3, [r7, #26]
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d145      	bne.n	800667e <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065f6:	881a      	ldrh	r2, [r3, #0]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006602:	1c9a      	adds	r2, r3, #2
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800660c:	b29b      	uxth	r3, r3
 800660e:	3b01      	subs	r3, #1
 8006610:	b29a      	uxth	r2, r3
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006616:	e032      	b.n	800667e <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	f003 0302 	and.w	r3, r3, #2
 8006622:	2b02      	cmp	r3, #2
 8006624:	d112      	bne.n	800664c <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800662a:	881a      	ldrh	r2, [r3, #0]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006636:	1c9a      	adds	r2, r3, #2
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006640:	b29b      	uxth	r3, r3
 8006642:	3b01      	subs	r3, #1
 8006644:	b29a      	uxth	r2, r3
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800664a:	e018      	b.n	800667e <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800664c:	f7fb fd06 	bl	800205c <HAL_GetTick>
 8006650:	4602      	mov	r2, r0
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	683a      	ldr	r2, [r7, #0]
 8006658:	429a      	cmp	r2, r3
 800665a:	d803      	bhi.n	8006664 <HAL_SPI_Transmit+0x164>
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006662:	d102      	bne.n	800666a <HAL_SPI_Transmit+0x16a>
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d109      	bne.n	800667e <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2201      	movs	r2, #1
 800666e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2200      	movs	r2, #0
 8006676:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800667a:	2303      	movs	r3, #3
 800667c:	e0b2      	b.n	80067e4 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006682:	b29b      	uxth	r3, r3
 8006684:	2b00      	cmp	r3, #0
 8006686:	d1c7      	bne.n	8006618 <HAL_SPI_Transmit+0x118>
 8006688:	e083      	b.n	8006792 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d002      	beq.n	8006698 <HAL_SPI_Transmit+0x198>
 8006692:	8b7b      	ldrh	r3, [r7, #26]
 8006694:	2b01      	cmp	r3, #1
 8006696:	d177      	bne.n	8006788 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800669c:	b29b      	uxth	r3, r3
 800669e:	2b01      	cmp	r3, #1
 80066a0:	d912      	bls.n	80066c8 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066a6:	881a      	ldrh	r2, [r3, #0]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066b2:	1c9a      	adds	r2, r3, #2
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066bc:	b29b      	uxth	r3, r3
 80066be:	3b02      	subs	r3, #2
 80066c0:	b29a      	uxth	r2, r3
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066c6:	e05f      	b.n	8006788 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	330c      	adds	r3, #12
 80066d2:	7812      	ldrb	r2, [r2, #0]
 80066d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066da:	1c5a      	adds	r2, r3, #1
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	3b01      	subs	r3, #1
 80066e8:	b29a      	uxth	r2, r3
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80066ee:	e04b      	b.n	8006788 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	f003 0302 	and.w	r3, r3, #2
 80066fa:	2b02      	cmp	r3, #2
 80066fc:	d12b      	bne.n	8006756 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006702:	b29b      	uxth	r3, r3
 8006704:	2b01      	cmp	r3, #1
 8006706:	d912      	bls.n	800672e <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800670c:	881a      	ldrh	r2, [r3, #0]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006718:	1c9a      	adds	r2, r3, #2
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006722:	b29b      	uxth	r3, r3
 8006724:	3b02      	subs	r3, #2
 8006726:	b29a      	uxth	r2, r3
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800672c:	e02c      	b.n	8006788 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	330c      	adds	r3, #12
 8006738:	7812      	ldrb	r2, [r2, #0]
 800673a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006740:	1c5a      	adds	r2, r3, #1
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800674a:	b29b      	uxth	r3, r3
 800674c:	3b01      	subs	r3, #1
 800674e:	b29a      	uxth	r2, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006754:	e018      	b.n	8006788 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006756:	f7fb fc81 	bl	800205c <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	69fb      	ldr	r3, [r7, #28]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	683a      	ldr	r2, [r7, #0]
 8006762:	429a      	cmp	r2, r3
 8006764:	d803      	bhi.n	800676e <HAL_SPI_Transmit+0x26e>
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800676c:	d102      	bne.n	8006774 <HAL_SPI_Transmit+0x274>
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d109      	bne.n	8006788 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006784:	2303      	movs	r3, #3
 8006786:	e02d      	b.n	80067e4 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800678c:	b29b      	uxth	r3, r3
 800678e:	2b00      	cmp	r3, #0
 8006790:	d1ae      	bne.n	80066f0 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006792:	69fa      	ldr	r2, [r7, #28]
 8006794:	6839      	ldr	r1, [r7, #0]
 8006796:	68f8      	ldr	r0, [r7, #12]
 8006798:	f000 fb66 	bl	8006e68 <SPI_EndRxTxTransaction>
 800679c:	4603      	mov	r3, r0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d002      	beq.n	80067a8 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	2220      	movs	r2, #32
 80067a6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d10a      	bne.n	80067c6 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067b0:	2300      	movs	r3, #0
 80067b2:	617b      	str	r3, [r7, #20]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	617b      	str	r3, [r7, #20]
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	617b      	str	r3, [r7, #20]
 80067c4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2201      	movs	r2, #1
 80067ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2200      	movs	r2, #0
 80067d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e000      	b.n	80067e4 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80067e2:	2300      	movs	r3, #0
  }
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3720      	adds	r7, #32
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b08a      	sub	sp, #40	@ 0x28
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	607a      	str	r2, [r7, #4]
 80067f8:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80067fa:	2301      	movs	r3, #1
 80067fc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067fe:	f7fb fc2d 	bl	800205c <HAL_GetTick>
 8006802:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800680a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006812:	887b      	ldrh	r3, [r7, #2]
 8006814:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006816:	887b      	ldrh	r3, [r7, #2]
 8006818:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800681a:	7ffb      	ldrb	r3, [r7, #31]
 800681c:	2b01      	cmp	r3, #1
 800681e:	d00c      	beq.n	800683a <HAL_SPI_TransmitReceive+0x4e>
 8006820:	69bb      	ldr	r3, [r7, #24]
 8006822:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006826:	d106      	bne.n	8006836 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d102      	bne.n	8006836 <HAL_SPI_TransmitReceive+0x4a>
 8006830:	7ffb      	ldrb	r3, [r7, #31]
 8006832:	2b04      	cmp	r3, #4
 8006834:	d001      	beq.n	800683a <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006836:	2302      	movs	r3, #2
 8006838:	e1f3      	b.n	8006c22 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d005      	beq.n	800684c <HAL_SPI_TransmitReceive+0x60>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d002      	beq.n	800684c <HAL_SPI_TransmitReceive+0x60>
 8006846:	887b      	ldrh	r3, [r7, #2]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d101      	bne.n	8006850 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	e1e8      	b.n	8006c22 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006856:	2b01      	cmp	r3, #1
 8006858:	d101      	bne.n	800685e <HAL_SPI_TransmitReceive+0x72>
 800685a:	2302      	movs	r3, #2
 800685c:	e1e1      	b.n	8006c22 <HAL_SPI_TransmitReceive+0x436>
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2201      	movs	r2, #1
 8006862:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800686c:	b2db      	uxtb	r3, r3
 800686e:	2b04      	cmp	r3, #4
 8006870:	d003      	beq.n	800687a <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2205      	movs	r2, #5
 8006876:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2200      	movs	r2, #0
 800687e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	887a      	ldrh	r2, [r7, #2]
 800688a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	887a      	ldrh	r2, [r7, #2]
 8006892:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	68ba      	ldr	r2, [r7, #8]
 800689a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	887a      	ldrh	r2, [r7, #2]
 80068a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	887a      	ldrh	r2, [r7, #2]
 80068a6:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2200      	movs	r2, #0
 80068ac:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80068bc:	d802      	bhi.n	80068c4 <HAL_SPI_TransmitReceive+0xd8>
 80068be:	8abb      	ldrh	r3, [r7, #20]
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d908      	bls.n	80068d6 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	685a      	ldr	r2, [r3, #4]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80068d2:	605a      	str	r2, [r3, #4]
 80068d4:	e007      	b.n	80068e6 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	685a      	ldr	r2, [r3, #4]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80068e4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068f0:	2b40      	cmp	r3, #64	@ 0x40
 80068f2:	d007      	beq.n	8006904 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006902:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	68db      	ldr	r3, [r3, #12]
 8006908:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800690c:	f240 8083 	bls.w	8006a16 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d002      	beq.n	800691e <HAL_SPI_TransmitReceive+0x132>
 8006918:	8afb      	ldrh	r3, [r7, #22]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d16f      	bne.n	80069fe <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006922:	881a      	ldrh	r2, [r3, #0]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800692e:	1c9a      	adds	r2, r3, #2
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006938:	b29b      	uxth	r3, r3
 800693a:	3b01      	subs	r3, #1
 800693c:	b29a      	uxth	r2, r3
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006942:	e05c      	b.n	80069fe <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	f003 0302 	and.w	r3, r3, #2
 800694e:	2b02      	cmp	r3, #2
 8006950:	d11b      	bne.n	800698a <HAL_SPI_TransmitReceive+0x19e>
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006956:	b29b      	uxth	r3, r3
 8006958:	2b00      	cmp	r3, #0
 800695a:	d016      	beq.n	800698a <HAL_SPI_TransmitReceive+0x19e>
 800695c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695e:	2b01      	cmp	r3, #1
 8006960:	d113      	bne.n	800698a <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006966:	881a      	ldrh	r2, [r3, #0]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006972:	1c9a      	adds	r2, r3, #2
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800697c:	b29b      	uxth	r3, r3
 800697e:	3b01      	subs	r3, #1
 8006980:	b29a      	uxth	r2, r3
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006986:	2300      	movs	r3, #0
 8006988:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	f003 0301 	and.w	r3, r3, #1
 8006994:	2b01      	cmp	r3, #1
 8006996:	d11c      	bne.n	80069d2 <HAL_SPI_TransmitReceive+0x1e6>
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800699e:	b29b      	uxth	r3, r3
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d016      	beq.n	80069d2 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	68da      	ldr	r2, [r3, #12]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ae:	b292      	uxth	r2, r2
 80069b0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b6:	1c9a      	adds	r2, r3, #2
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	3b01      	subs	r3, #1
 80069c6:	b29a      	uxth	r2, r3
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069ce:	2301      	movs	r3, #1
 80069d0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80069d2:	f7fb fb43 	bl	800205c <HAL_GetTick>
 80069d6:	4602      	mov	r2, r0
 80069d8:	6a3b      	ldr	r3, [r7, #32]
 80069da:	1ad3      	subs	r3, r2, r3
 80069dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069de:	429a      	cmp	r2, r3
 80069e0:	d80d      	bhi.n	80069fe <HAL_SPI_TransmitReceive+0x212>
 80069e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069e8:	d009      	beq.n	80069fe <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80069fa:	2303      	movs	r3, #3
 80069fc:	e111      	b.n	8006c22 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a02:	b29b      	uxth	r3, r3
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d19d      	bne.n	8006944 <HAL_SPI_TransmitReceive+0x158>
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d197      	bne.n	8006944 <HAL_SPI_TransmitReceive+0x158>
 8006a14:	e0e5      	b.n	8006be2 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d003      	beq.n	8006a26 <HAL_SPI_TransmitReceive+0x23a>
 8006a1e:	8afb      	ldrh	r3, [r7, #22]
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	f040 80d1 	bne.w	8006bc8 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d912      	bls.n	8006a56 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a34:	881a      	ldrh	r2, [r3, #0]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a40:	1c9a      	adds	r2, r3, #2
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	3b02      	subs	r3, #2
 8006a4e:	b29a      	uxth	r2, r3
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a54:	e0b8      	b.n	8006bc8 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	330c      	adds	r3, #12
 8006a60:	7812      	ldrb	r2, [r2, #0]
 8006a62:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a68:	1c5a      	adds	r2, r3, #1
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	3b01      	subs	r3, #1
 8006a76:	b29a      	uxth	r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a7c:	e0a4      	b.n	8006bc8 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	f003 0302 	and.w	r3, r3, #2
 8006a88:	2b02      	cmp	r3, #2
 8006a8a:	d134      	bne.n	8006af6 <HAL_SPI_TransmitReceive+0x30a>
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d02f      	beq.n	8006af6 <HAL_SPI_TransmitReceive+0x30a>
 8006a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d12c      	bne.n	8006af6 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d912      	bls.n	8006acc <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aaa:	881a      	ldrh	r2, [r3, #0]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ab6:	1c9a      	adds	r2, r3, #2
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	3b02      	subs	r3, #2
 8006ac4:	b29a      	uxth	r2, r3
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006aca:	e012      	b.n	8006af2 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	330c      	adds	r3, #12
 8006ad6:	7812      	ldrb	r2, [r2, #0]
 8006ad8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ade:	1c5a      	adds	r2, r3, #1
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	3b01      	subs	r3, #1
 8006aec:	b29a      	uxth	r2, r3
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006af2:	2300      	movs	r3, #0
 8006af4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	f003 0301 	and.w	r3, r3, #1
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d148      	bne.n	8006b96 <HAL_SPI_TransmitReceive+0x3aa>
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d042      	beq.n	8006b96 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d923      	bls.n	8006b64 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	68da      	ldr	r2, [r3, #12]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b26:	b292      	uxth	r2, r2
 8006b28:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b2e:	1c9a      	adds	r2, r3, #2
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	3b02      	subs	r3, #2
 8006b3e:	b29a      	uxth	r2, r3
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d81f      	bhi.n	8006b92 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	685a      	ldr	r2, [r3, #4]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b60:	605a      	str	r2, [r3, #4]
 8006b62:	e016      	b.n	8006b92 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f103 020c 	add.w	r2, r3, #12
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b70:	7812      	ldrb	r2, [r2, #0]
 8006b72:	b2d2      	uxtb	r2, r2
 8006b74:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b7a:	1c5a      	adds	r2, r3, #1
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	3b01      	subs	r3, #1
 8006b8a:	b29a      	uxth	r2, r3
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b92:	2301      	movs	r3, #1
 8006b94:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006b96:	f7fb fa61 	bl	800205c <HAL_GetTick>
 8006b9a:	4602      	mov	r2, r0
 8006b9c:	6a3b      	ldr	r3, [r7, #32]
 8006b9e:	1ad3      	subs	r3, r2, r3
 8006ba0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d803      	bhi.n	8006bae <HAL_SPI_TransmitReceive+0x3c2>
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bac:	d102      	bne.n	8006bb4 <HAL_SPI_TransmitReceive+0x3c8>
 8006bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d109      	bne.n	8006bc8 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006bc4:	2303      	movs	r3, #3
 8006bc6:	e02c      	b.n	8006c22 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	f47f af55 	bne.w	8006a7e <HAL_SPI_TransmitReceive+0x292>
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	f47f af4e 	bne.w	8006a7e <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006be2:	6a3a      	ldr	r2, [r7, #32]
 8006be4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006be6:	68f8      	ldr	r0, [r7, #12]
 8006be8:	f000 f93e 	bl	8006e68 <SPI_EndRxTxTransaction>
 8006bec:	4603      	mov	r3, r0
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d008      	beq.n	8006c04 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2220      	movs	r2, #32
 8006bf6:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	e00e      	b.n	8006c22 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d001      	beq.n	8006c20 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	e000      	b.n	8006c22 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006c20:	2300      	movs	r3, #0
  }
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3728      	adds	r7, #40	@ 0x28
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
	...

08006c2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b088      	sub	sp, #32
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	60b9      	str	r1, [r7, #8]
 8006c36:	603b      	str	r3, [r7, #0]
 8006c38:	4613      	mov	r3, r2
 8006c3a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c3c:	f7fb fa0e 	bl	800205c <HAL_GetTick>
 8006c40:	4602      	mov	r2, r0
 8006c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c44:	1a9b      	subs	r3, r3, r2
 8006c46:	683a      	ldr	r2, [r7, #0]
 8006c48:	4413      	add	r3, r2
 8006c4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006c4c:	f7fb fa06 	bl	800205c <HAL_GetTick>
 8006c50:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c52:	4b39      	ldr	r3, [pc, #228]	@ (8006d38 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	015b      	lsls	r3, r3, #5
 8006c58:	0d1b      	lsrs	r3, r3, #20
 8006c5a:	69fa      	ldr	r2, [r7, #28]
 8006c5c:	fb02 f303 	mul.w	r3, r2, r3
 8006c60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c62:	e054      	b.n	8006d0e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c6a:	d050      	beq.n	8006d0e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c6c:	f7fb f9f6 	bl	800205c <HAL_GetTick>
 8006c70:	4602      	mov	r2, r0
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	1ad3      	subs	r3, r2, r3
 8006c76:	69fa      	ldr	r2, [r7, #28]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d902      	bls.n	8006c82 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006c7c:	69fb      	ldr	r3, [r7, #28]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d13d      	bne.n	8006cfe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	685a      	ldr	r2, [r3, #4]
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006c90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c9a:	d111      	bne.n	8006cc0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ca4:	d004      	beq.n	8006cb0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cae:	d107      	bne.n	8006cc0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cbe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cc8:	d10f      	bne.n	8006cea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006cd8:	601a      	str	r2, [r3, #0]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006ce8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2201      	movs	r2, #1
 8006cee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006cfa:	2303      	movs	r3, #3
 8006cfc:	e017      	b.n	8006d2e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d101      	bne.n	8006d08 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d04:	2300      	movs	r3, #0
 8006d06:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	3b01      	subs	r3, #1
 8006d0c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	689a      	ldr	r2, [r3, #8]
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	4013      	ands	r3, r2
 8006d18:	68ba      	ldr	r2, [r7, #8]
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	bf0c      	ite	eq
 8006d1e:	2301      	moveq	r3, #1
 8006d20:	2300      	movne	r3, #0
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	461a      	mov	r2, r3
 8006d26:	79fb      	ldrb	r3, [r7, #7]
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d19b      	bne.n	8006c64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d2c:	2300      	movs	r3, #0
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3720      	adds	r7, #32
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	20000000 	.word	0x20000000

08006d3c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b08a      	sub	sp, #40	@ 0x28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	607a      	str	r2, [r7, #4]
 8006d48:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006d4e:	f7fb f985 	bl	800205c <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d56:	1a9b      	subs	r3, r3, r2
 8006d58:	683a      	ldr	r2, [r7, #0]
 8006d5a:	4413      	add	r3, r2
 8006d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006d5e:	f7fb f97d 	bl	800205c <HAL_GetTick>
 8006d62:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	330c      	adds	r3, #12
 8006d6a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006d6c:	4b3d      	ldr	r3, [pc, #244]	@ (8006e64 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	4613      	mov	r3, r2
 8006d72:	009b      	lsls	r3, r3, #2
 8006d74:	4413      	add	r3, r2
 8006d76:	00da      	lsls	r2, r3, #3
 8006d78:	1ad3      	subs	r3, r2, r3
 8006d7a:	0d1b      	lsrs	r3, r3, #20
 8006d7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d7e:	fb02 f303 	mul.w	r3, r2, r3
 8006d82:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006d84:	e060      	b.n	8006e48 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006d8c:	d107      	bne.n	8006d9e <SPI_WaitFifoStateUntilTimeout+0x62>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d104      	bne.n	8006d9e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006d94:	69fb      	ldr	r3, [r7, #28]
 8006d96:	781b      	ldrb	r3, [r3, #0]
 8006d98:	b2db      	uxtb	r3, r3
 8006d9a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006d9c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da4:	d050      	beq.n	8006e48 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006da6:	f7fb f959 	bl	800205c <HAL_GetTick>
 8006daa:	4602      	mov	r2, r0
 8006dac:	6a3b      	ldr	r3, [r7, #32]
 8006dae:	1ad3      	subs	r3, r2, r3
 8006db0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006db2:	429a      	cmp	r2, r3
 8006db4:	d902      	bls.n	8006dbc <SPI_WaitFifoStateUntilTimeout+0x80>
 8006db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d13d      	bne.n	8006e38 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	685a      	ldr	r2, [r3, #4]
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006dca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006dd4:	d111      	bne.n	8006dfa <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dde:	d004      	beq.n	8006dea <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006de8:	d107      	bne.n	8006dfa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006df8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e02:	d10f      	bne.n	8006e24 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006e22:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006e34:	2303      	movs	r3, #3
 8006e36:	e010      	b.n	8006e5a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e38:	69bb      	ldr	r3, [r7, #24]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d101      	bne.n	8006e42 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006e42:	69bb      	ldr	r3, [r7, #24]
 8006e44:	3b01      	subs	r3, #1
 8006e46:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	689a      	ldr	r2, [r3, #8]
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	4013      	ands	r3, r2
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d196      	bne.n	8006d86 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006e58:	2300      	movs	r3, #0
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	3728      	adds	r7, #40	@ 0x28
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bd80      	pop	{r7, pc}
 8006e62:	bf00      	nop
 8006e64:	20000000 	.word	0x20000000

08006e68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b086      	sub	sp, #24
 8006e6c:	af02      	add	r7, sp, #8
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	9300      	str	r3, [sp, #0]
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006e80:	68f8      	ldr	r0, [r7, #12]
 8006e82:	f7ff ff5b 	bl	8006d3c <SPI_WaitFifoStateUntilTimeout>
 8006e86:	4603      	mov	r3, r0
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d007      	beq.n	8006e9c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e90:	f043 0220 	orr.w	r2, r3, #32
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006e98:	2303      	movs	r3, #3
 8006e9a:	e027      	b.n	8006eec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	9300      	str	r3, [sp, #0]
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	2180      	movs	r1, #128	@ 0x80
 8006ea6:	68f8      	ldr	r0, [r7, #12]
 8006ea8:	f7ff fec0 	bl	8006c2c <SPI_WaitFlagStateUntilTimeout>
 8006eac:	4603      	mov	r3, r0
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d007      	beq.n	8006ec2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006eb6:	f043 0220 	orr.w	r2, r3, #32
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	e014      	b.n	8006eec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	9300      	str	r3, [sp, #0]
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006ece:	68f8      	ldr	r0, [r7, #12]
 8006ed0:	f7ff ff34 	bl	8006d3c <SPI_WaitFifoStateUntilTimeout>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d007      	beq.n	8006eea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ede:	f043 0220 	orr.w	r2, r3, #32
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e000      	b.n	8006eec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3710      	adds	r7, #16
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b082      	sub	sp, #8
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d101      	bne.n	8006f06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e049      	b.n	8006f9a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d106      	bne.n	8006f20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2200      	movs	r2, #0
 8006f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f000 f841 	bl	8006fa2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2202      	movs	r2, #2
 8006f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	3304      	adds	r3, #4
 8006f30:	4619      	mov	r1, r3
 8006f32:	4610      	mov	r0, r2
 8006f34:	f000 f9e0 	bl	80072f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f98:	2300      	movs	r3, #0
}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3708      	adds	r7, #8
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}

08006fa2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006fa2:	b480      	push	{r7}
 8006fa4:	b083      	sub	sp, #12
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006faa:	bf00      	nop
 8006fac:	370c      	adds	r7, #12
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr
	...

08006fb8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b085      	sub	sp, #20
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	d001      	beq.n	8006fd0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	e04f      	b.n	8007070 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2202      	movs	r2, #2
 8006fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	68da      	ldr	r2, [r3, #12]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f042 0201 	orr.w	r2, r2, #1
 8006fe6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4a23      	ldr	r2, [pc, #140]	@ (800707c <HAL_TIM_Base_Start_IT+0xc4>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d01d      	beq.n	800702e <HAL_TIM_Base_Start_IT+0x76>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ffa:	d018      	beq.n	800702e <HAL_TIM_Base_Start_IT+0x76>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a1f      	ldr	r2, [pc, #124]	@ (8007080 <HAL_TIM_Base_Start_IT+0xc8>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d013      	beq.n	800702e <HAL_TIM_Base_Start_IT+0x76>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a1e      	ldr	r2, [pc, #120]	@ (8007084 <HAL_TIM_Base_Start_IT+0xcc>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d00e      	beq.n	800702e <HAL_TIM_Base_Start_IT+0x76>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a1c      	ldr	r2, [pc, #112]	@ (8007088 <HAL_TIM_Base_Start_IT+0xd0>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d009      	beq.n	800702e <HAL_TIM_Base_Start_IT+0x76>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a1b      	ldr	r2, [pc, #108]	@ (800708c <HAL_TIM_Base_Start_IT+0xd4>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d004      	beq.n	800702e <HAL_TIM_Base_Start_IT+0x76>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a19      	ldr	r2, [pc, #100]	@ (8007090 <HAL_TIM_Base_Start_IT+0xd8>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d115      	bne.n	800705a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	689a      	ldr	r2, [r3, #8]
 8007034:	4b17      	ldr	r3, [pc, #92]	@ (8007094 <HAL_TIM_Base_Start_IT+0xdc>)
 8007036:	4013      	ands	r3, r2
 8007038:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2b06      	cmp	r3, #6
 800703e:	d015      	beq.n	800706c <HAL_TIM_Base_Start_IT+0xb4>
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007046:	d011      	beq.n	800706c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f042 0201 	orr.w	r2, r2, #1
 8007056:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007058:	e008      	b.n	800706c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f042 0201 	orr.w	r2, r2, #1
 8007068:	601a      	str	r2, [r3, #0]
 800706a:	e000      	b.n	800706e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800706c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800706e:	2300      	movs	r3, #0
}
 8007070:	4618      	mov	r0, r3
 8007072:	3714      	adds	r7, #20
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr
 800707c:	40012c00 	.word	0x40012c00
 8007080:	40000400 	.word	0x40000400
 8007084:	40000800 	.word	0x40000800
 8007088:	40000c00 	.word	0x40000c00
 800708c:	40013400 	.word	0x40013400
 8007090:	40014000 	.word	0x40014000
 8007094:	00010007 	.word	0x00010007

08007098 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b084      	sub	sp, #16
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	691b      	ldr	r3, [r3, #16]
 80070ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	f003 0302 	and.w	r3, r3, #2
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d020      	beq.n	80070fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f003 0302 	and.w	r3, r3, #2
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d01b      	beq.n	80070fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f06f 0202 	mvn.w	r2, #2
 80070cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2201      	movs	r2, #1
 80070d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	699b      	ldr	r3, [r3, #24]
 80070da:	f003 0303 	and.w	r3, r3, #3
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d003      	beq.n	80070ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 f8e9 	bl	80072ba <HAL_TIM_IC_CaptureCallback>
 80070e8:	e005      	b.n	80070f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f000 f8db 	bl	80072a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070f0:	6878      	ldr	r0, [r7, #4]
 80070f2:	f000 f8ec 	bl	80072ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2200      	movs	r2, #0
 80070fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	f003 0304 	and.w	r3, r3, #4
 8007102:	2b00      	cmp	r3, #0
 8007104:	d020      	beq.n	8007148 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f003 0304 	and.w	r3, r3, #4
 800710c:	2b00      	cmp	r3, #0
 800710e:	d01b      	beq.n	8007148 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f06f 0204 	mvn.w	r2, #4
 8007118:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2202      	movs	r2, #2
 800711e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	699b      	ldr	r3, [r3, #24]
 8007126:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800712a:	2b00      	cmp	r3, #0
 800712c:	d003      	beq.n	8007136 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 f8c3 	bl	80072ba <HAL_TIM_IC_CaptureCallback>
 8007134:	e005      	b.n	8007142 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 f8b5 	bl	80072a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f000 f8c6 	bl	80072ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	f003 0308 	and.w	r3, r3, #8
 800714e:	2b00      	cmp	r3, #0
 8007150:	d020      	beq.n	8007194 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	f003 0308 	and.w	r3, r3, #8
 8007158:	2b00      	cmp	r3, #0
 800715a:	d01b      	beq.n	8007194 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f06f 0208 	mvn.w	r2, #8
 8007164:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2204      	movs	r2, #4
 800716a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	69db      	ldr	r3, [r3, #28]
 8007172:	f003 0303 	and.w	r3, r3, #3
 8007176:	2b00      	cmp	r3, #0
 8007178:	d003      	beq.n	8007182 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 f89d 	bl	80072ba <HAL_TIM_IC_CaptureCallback>
 8007180:	e005      	b.n	800718e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 f88f 	bl	80072a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f000 f8a0 	bl	80072ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	f003 0310 	and.w	r3, r3, #16
 800719a:	2b00      	cmp	r3, #0
 800719c:	d020      	beq.n	80071e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f003 0310 	and.w	r3, r3, #16
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d01b      	beq.n	80071e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f06f 0210 	mvn.w	r2, #16
 80071b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2208      	movs	r2, #8
 80071b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	69db      	ldr	r3, [r3, #28]
 80071be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d003      	beq.n	80071ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 f877 	bl	80072ba <HAL_TIM_IC_CaptureCallback>
 80071cc:	e005      	b.n	80071da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f000 f869 	bl	80072a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f000 f87a 	bl	80072ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	f003 0301 	and.w	r3, r3, #1
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00c      	beq.n	8007204 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f003 0301 	and.w	r3, r3, #1
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d007      	beq.n	8007204 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f06f 0201 	mvn.w	r2, #1
 80071fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f7f9 ff5c 	bl	80010bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800720a:	2b00      	cmp	r3, #0
 800720c:	d104      	bne.n	8007218 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007214:	2b00      	cmp	r3, #0
 8007216:	d00c      	beq.n	8007232 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800721e:	2b00      	cmp	r3, #0
 8007220:	d007      	beq.n	8007232 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800722a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f000 f913 	bl	8007458 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00c      	beq.n	8007256 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007242:	2b00      	cmp	r3, #0
 8007244:	d007      	beq.n	8007256 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800724e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 f90b 	bl	800746c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800725c:	2b00      	cmp	r3, #0
 800725e:	d00c      	beq.n	800727a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007266:	2b00      	cmp	r3, #0
 8007268:	d007      	beq.n	800727a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007272:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 f834 	bl	80072e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	f003 0320 	and.w	r3, r3, #32
 8007280:	2b00      	cmp	r3, #0
 8007282:	d00c      	beq.n	800729e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f003 0320 	and.w	r3, r3, #32
 800728a:	2b00      	cmp	r3, #0
 800728c:	d007      	beq.n	800729e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f06f 0220 	mvn.w	r2, #32
 8007296:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f000 f8d3 	bl	8007444 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800729e:	bf00      	nop
 80072a0:	3710      	adds	r7, #16
 80072a2:	46bd      	mov	sp, r7
 80072a4:	bd80      	pop	{r7, pc}

080072a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80072a6:	b480      	push	{r7}
 80072a8:	b083      	sub	sp, #12
 80072aa:	af00      	add	r7, sp, #0
 80072ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80072ae:	bf00      	nop
 80072b0:	370c      	adds	r7, #12
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr

080072ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80072ba:	b480      	push	{r7}
 80072bc:	b083      	sub	sp, #12
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80072c2:	bf00      	nop
 80072c4:	370c      	adds	r7, #12
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr

080072ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80072ce:	b480      	push	{r7}
 80072d0:	b083      	sub	sp, #12
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80072d6:	bf00      	nop
 80072d8:	370c      	adds	r7, #12
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr

080072e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80072e2:	b480      	push	{r7}
 80072e4:	b083      	sub	sp, #12
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80072ea:	bf00      	nop
 80072ec:	370c      	adds	r7, #12
 80072ee:	46bd      	mov	sp, r7
 80072f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f4:	4770      	bx	lr
	...

080072f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b085      	sub	sp, #20
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	4a46      	ldr	r2, [pc, #280]	@ (8007424 <TIM_Base_SetConfig+0x12c>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d013      	beq.n	8007338 <TIM_Base_SetConfig+0x40>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007316:	d00f      	beq.n	8007338 <TIM_Base_SetConfig+0x40>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	4a43      	ldr	r2, [pc, #268]	@ (8007428 <TIM_Base_SetConfig+0x130>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d00b      	beq.n	8007338 <TIM_Base_SetConfig+0x40>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	4a42      	ldr	r2, [pc, #264]	@ (800742c <TIM_Base_SetConfig+0x134>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d007      	beq.n	8007338 <TIM_Base_SetConfig+0x40>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	4a41      	ldr	r2, [pc, #260]	@ (8007430 <TIM_Base_SetConfig+0x138>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d003      	beq.n	8007338 <TIM_Base_SetConfig+0x40>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	4a40      	ldr	r2, [pc, #256]	@ (8007434 <TIM_Base_SetConfig+0x13c>)
 8007334:	4293      	cmp	r3, r2
 8007336:	d108      	bne.n	800734a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800733e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	68fa      	ldr	r2, [r7, #12]
 8007346:	4313      	orrs	r3, r2
 8007348:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	4a35      	ldr	r2, [pc, #212]	@ (8007424 <TIM_Base_SetConfig+0x12c>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d01f      	beq.n	8007392 <TIM_Base_SetConfig+0x9a>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007358:	d01b      	beq.n	8007392 <TIM_Base_SetConfig+0x9a>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	4a32      	ldr	r2, [pc, #200]	@ (8007428 <TIM_Base_SetConfig+0x130>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d017      	beq.n	8007392 <TIM_Base_SetConfig+0x9a>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	4a31      	ldr	r2, [pc, #196]	@ (800742c <TIM_Base_SetConfig+0x134>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d013      	beq.n	8007392 <TIM_Base_SetConfig+0x9a>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	4a30      	ldr	r2, [pc, #192]	@ (8007430 <TIM_Base_SetConfig+0x138>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d00f      	beq.n	8007392 <TIM_Base_SetConfig+0x9a>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	4a2f      	ldr	r2, [pc, #188]	@ (8007434 <TIM_Base_SetConfig+0x13c>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d00b      	beq.n	8007392 <TIM_Base_SetConfig+0x9a>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	4a2e      	ldr	r2, [pc, #184]	@ (8007438 <TIM_Base_SetConfig+0x140>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d007      	beq.n	8007392 <TIM_Base_SetConfig+0x9a>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4a2d      	ldr	r2, [pc, #180]	@ (800743c <TIM_Base_SetConfig+0x144>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d003      	beq.n	8007392 <TIM_Base_SetConfig+0x9a>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a2c      	ldr	r2, [pc, #176]	@ (8007440 <TIM_Base_SetConfig+0x148>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d108      	bne.n	80073a4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007398:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	68db      	ldr	r3, [r3, #12]
 800739e:	68fa      	ldr	r2, [r7, #12]
 80073a0:	4313      	orrs	r3, r2
 80073a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	695b      	ldr	r3, [r3, #20]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	68fa      	ldr	r2, [r7, #12]
 80073b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	689a      	ldr	r2, [r3, #8]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	4a16      	ldr	r2, [pc, #88]	@ (8007424 <TIM_Base_SetConfig+0x12c>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d00f      	beq.n	80073f0 <TIM_Base_SetConfig+0xf8>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	4a18      	ldr	r2, [pc, #96]	@ (8007434 <TIM_Base_SetConfig+0x13c>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d00b      	beq.n	80073f0 <TIM_Base_SetConfig+0xf8>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	4a17      	ldr	r2, [pc, #92]	@ (8007438 <TIM_Base_SetConfig+0x140>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d007      	beq.n	80073f0 <TIM_Base_SetConfig+0xf8>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	4a16      	ldr	r2, [pc, #88]	@ (800743c <TIM_Base_SetConfig+0x144>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d003      	beq.n	80073f0 <TIM_Base_SetConfig+0xf8>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4a15      	ldr	r2, [pc, #84]	@ (8007440 <TIM_Base_SetConfig+0x148>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d103      	bne.n	80073f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	691a      	ldr	r2, [r3, #16]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2201      	movs	r2, #1
 80073fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	691b      	ldr	r3, [r3, #16]
 8007402:	f003 0301 	and.w	r3, r3, #1
 8007406:	2b01      	cmp	r3, #1
 8007408:	d105      	bne.n	8007416 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	691b      	ldr	r3, [r3, #16]
 800740e:	f023 0201 	bic.w	r2, r3, #1
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	611a      	str	r2, [r3, #16]
  }
}
 8007416:	bf00      	nop
 8007418:	3714      	adds	r7, #20
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr
 8007422:	bf00      	nop
 8007424:	40012c00 	.word	0x40012c00
 8007428:	40000400 	.word	0x40000400
 800742c:	40000800 	.word	0x40000800
 8007430:	40000c00 	.word	0x40000c00
 8007434:	40013400 	.word	0x40013400
 8007438:	40014000 	.word	0x40014000
 800743c:	40014400 	.word	0x40014400
 8007440:	40014800 	.word	0x40014800

08007444 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800744c:	bf00      	nop
 800744e:	370c      	adds	r7, #12
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr

08007458 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007458:	b480      	push	{r7}
 800745a:	b083      	sub	sp, #12
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007460:	bf00      	nop
 8007462:	370c      	adds	r7, #12
 8007464:	46bd      	mov	sp, r7
 8007466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746a:	4770      	bx	lr

0800746c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007474:	bf00      	nop
 8007476:	370c      	adds	r7, #12
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr

08007480 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b082      	sub	sp, #8
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d101      	bne.n	8007492 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e040      	b.n	8007514 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007496:	2b00      	cmp	r3, #0
 8007498:	d106      	bne.n	80074a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2200      	movs	r2, #0
 800749e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074a2:	6878      	ldr	r0, [r7, #4]
 80074a4:	f7fa fd18 	bl	8001ed8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2224      	movs	r2, #36	@ 0x24
 80074ac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f022 0201 	bic.w	r2, r2, #1
 80074bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d002      	beq.n	80074cc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 fedc 	bl	8008284 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f000 fc21 	bl	8007d14 <UART_SetConfig>
 80074d2:	4603      	mov	r3, r0
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d101      	bne.n	80074dc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e01b      	b.n	8007514 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	685a      	ldr	r2, [r3, #4]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	689a      	ldr	r2, [r3, #8]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80074fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f042 0201 	orr.w	r2, r2, #1
 800750a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 ff5b 	bl	80083c8 <UART_CheckIdleState>
 8007512:	4603      	mov	r3, r0
}
 8007514:	4618      	mov	r0, r3
 8007516:	3708      	adds	r7, #8
 8007518:	46bd      	mov	sp, r7
 800751a:	bd80      	pop	{r7, pc}

0800751c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b08a      	sub	sp, #40	@ 0x28
 8007520:	af02      	add	r7, sp, #8
 8007522:	60f8      	str	r0, [r7, #12]
 8007524:	60b9      	str	r1, [r7, #8]
 8007526:	603b      	str	r3, [r7, #0]
 8007528:	4613      	mov	r3, r2
 800752a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007530:	2b20      	cmp	r3, #32
 8007532:	d177      	bne.n	8007624 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d002      	beq.n	8007540 <HAL_UART_Transmit+0x24>
 800753a:	88fb      	ldrh	r3, [r7, #6]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d101      	bne.n	8007544 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007540:	2301      	movs	r3, #1
 8007542:	e070      	b.n	8007626 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2200      	movs	r2, #0
 8007548:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2221      	movs	r2, #33	@ 0x21
 8007550:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007552:	f7fa fd83 	bl	800205c <HAL_GetTick>
 8007556:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	88fa      	ldrh	r2, [r7, #6]
 800755c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	88fa      	ldrh	r2, [r7, #6]
 8007564:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	689b      	ldr	r3, [r3, #8]
 800756c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007570:	d108      	bne.n	8007584 <HAL_UART_Transmit+0x68>
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	691b      	ldr	r3, [r3, #16]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d104      	bne.n	8007584 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800757a:	2300      	movs	r3, #0
 800757c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	61bb      	str	r3, [r7, #24]
 8007582:	e003      	b.n	800758c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007588:	2300      	movs	r3, #0
 800758a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800758c:	e02f      	b.n	80075ee <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	9300      	str	r3, [sp, #0]
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	2200      	movs	r2, #0
 8007596:	2180      	movs	r1, #128	@ 0x80
 8007598:	68f8      	ldr	r0, [r7, #12]
 800759a:	f000 ffbd 	bl	8008518 <UART_WaitOnFlagUntilTimeout>
 800759e:	4603      	mov	r3, r0
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d004      	beq.n	80075ae <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2220      	movs	r2, #32
 80075a8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80075aa:	2303      	movs	r3, #3
 80075ac:	e03b      	b.n	8007626 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80075ae:	69fb      	ldr	r3, [r7, #28]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d10b      	bne.n	80075cc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80075b4:	69bb      	ldr	r3, [r7, #24]
 80075b6:	881a      	ldrh	r2, [r3, #0]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075c0:	b292      	uxth	r2, r2
 80075c2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	3302      	adds	r3, #2
 80075c8:	61bb      	str	r3, [r7, #24]
 80075ca:	e007      	b.n	80075dc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80075cc:	69fb      	ldr	r3, [r7, #28]
 80075ce:	781a      	ldrb	r2, [r3, #0]
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80075d6:	69fb      	ldr	r3, [r7, #28]
 80075d8:	3301      	adds	r3, #1
 80075da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	3b01      	subs	r3, #1
 80075e6:	b29a      	uxth	r2, r3
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d1c9      	bne.n	800758e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	9300      	str	r3, [sp, #0]
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	2200      	movs	r2, #0
 8007602:	2140      	movs	r1, #64	@ 0x40
 8007604:	68f8      	ldr	r0, [r7, #12]
 8007606:	f000 ff87 	bl	8008518 <UART_WaitOnFlagUntilTimeout>
 800760a:	4603      	mov	r3, r0
 800760c:	2b00      	cmp	r3, #0
 800760e:	d004      	beq.n	800761a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2220      	movs	r2, #32
 8007614:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007616:	2303      	movs	r3, #3
 8007618:	e005      	b.n	8007626 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2220      	movs	r2, #32
 800761e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007620:	2300      	movs	r3, #0
 8007622:	e000      	b.n	8007626 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007624:	2302      	movs	r3, #2
  }
}
 8007626:	4618      	mov	r0, r3
 8007628:	3720      	adds	r7, #32
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
	...

08007630 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b08a      	sub	sp, #40	@ 0x28
 8007634:	af00      	add	r7, sp, #0
 8007636:	60f8      	str	r0, [r7, #12]
 8007638:	60b9      	str	r1, [r7, #8]
 800763a:	4613      	mov	r3, r2
 800763c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007644:	2b20      	cmp	r3, #32
 8007646:	d137      	bne.n	80076b8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d002      	beq.n	8007654 <HAL_UART_Receive_IT+0x24>
 800764e:	88fb      	ldrh	r3, [r7, #6]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d101      	bne.n	8007658 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007654:	2301      	movs	r3, #1
 8007656:	e030      	b.n	80076ba <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2200      	movs	r2, #0
 800765c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a18      	ldr	r2, [pc, #96]	@ (80076c4 <HAL_UART_Receive_IT+0x94>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d01f      	beq.n	80076a8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007672:	2b00      	cmp	r3, #0
 8007674:	d018      	beq.n	80076a8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	e853 3f00 	ldrex	r3, [r3]
 8007682:	613b      	str	r3, [r7, #16]
   return(result);
 8007684:	693b      	ldr	r3, [r7, #16]
 8007686:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800768a:	627b      	str	r3, [r7, #36]	@ 0x24
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	461a      	mov	r2, r3
 8007692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007694:	623b      	str	r3, [r7, #32]
 8007696:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007698:	69f9      	ldr	r1, [r7, #28]
 800769a:	6a3a      	ldr	r2, [r7, #32]
 800769c:	e841 2300 	strex	r3, r2, [r1]
 80076a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d1e6      	bne.n	8007676 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80076a8:	88fb      	ldrh	r3, [r7, #6]
 80076aa:	461a      	mov	r2, r3
 80076ac:	68b9      	ldr	r1, [r7, #8]
 80076ae:	68f8      	ldr	r0, [r7, #12]
 80076b0:	f000 ffa0 	bl	80085f4 <UART_Start_Receive_IT>
 80076b4:	4603      	mov	r3, r0
 80076b6:	e000      	b.n	80076ba <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80076b8:	2302      	movs	r3, #2
  }
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3728      	adds	r7, #40	@ 0x28
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	40008000 	.word	0x40008000

080076c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b0ba      	sub	sp, #232	@ 0xe8
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	69db      	ldr	r3, [r3, #28]
 80076d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80076ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80076f2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80076f6:	4013      	ands	r3, r2
 80076f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80076fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007700:	2b00      	cmp	r3, #0
 8007702:	d115      	bne.n	8007730 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007708:	f003 0320 	and.w	r3, r3, #32
 800770c:	2b00      	cmp	r3, #0
 800770e:	d00f      	beq.n	8007730 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007714:	f003 0320 	and.w	r3, r3, #32
 8007718:	2b00      	cmp	r3, #0
 800771a:	d009      	beq.n	8007730 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007720:	2b00      	cmp	r3, #0
 8007722:	f000 82ca 	beq.w	8007cba <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	4798      	blx	r3
      }
      return;
 800772e:	e2c4      	b.n	8007cba <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007730:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007734:	2b00      	cmp	r3, #0
 8007736:	f000 8117 	beq.w	8007968 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800773a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800773e:	f003 0301 	and.w	r3, r3, #1
 8007742:	2b00      	cmp	r3, #0
 8007744:	d106      	bne.n	8007754 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007746:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800774a:	4b85      	ldr	r3, [pc, #532]	@ (8007960 <HAL_UART_IRQHandler+0x298>)
 800774c:	4013      	ands	r3, r2
 800774e:	2b00      	cmp	r3, #0
 8007750:	f000 810a 	beq.w	8007968 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007758:	f003 0301 	and.w	r3, r3, #1
 800775c:	2b00      	cmp	r3, #0
 800775e:	d011      	beq.n	8007784 <HAL_UART_IRQHandler+0xbc>
 8007760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007768:	2b00      	cmp	r3, #0
 800776a:	d00b      	beq.n	8007784 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	2201      	movs	r2, #1
 8007772:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800777a:	f043 0201 	orr.w	r2, r3, #1
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007788:	f003 0302 	and.w	r3, r3, #2
 800778c:	2b00      	cmp	r3, #0
 800778e:	d011      	beq.n	80077b4 <HAL_UART_IRQHandler+0xec>
 8007790:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007794:	f003 0301 	and.w	r3, r3, #1
 8007798:	2b00      	cmp	r3, #0
 800779a:	d00b      	beq.n	80077b4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2202      	movs	r2, #2
 80077a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077aa:	f043 0204 	orr.w	r2, r3, #4
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077b8:	f003 0304 	and.w	r3, r3, #4
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d011      	beq.n	80077e4 <HAL_UART_IRQHandler+0x11c>
 80077c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077c4:	f003 0301 	and.w	r3, r3, #1
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d00b      	beq.n	80077e4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2204      	movs	r2, #4
 80077d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077da:	f043 0202 	orr.w	r2, r3, #2
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80077e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077e8:	f003 0308 	and.w	r3, r3, #8
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d017      	beq.n	8007820 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80077f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077f4:	f003 0320 	and.w	r3, r3, #32
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d105      	bne.n	8007808 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80077fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007800:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007804:	2b00      	cmp	r3, #0
 8007806:	d00b      	beq.n	8007820 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	2208      	movs	r2, #8
 800780e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007816:	f043 0208 	orr.w	r2, r3, #8
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007824:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007828:	2b00      	cmp	r3, #0
 800782a:	d012      	beq.n	8007852 <HAL_UART_IRQHandler+0x18a>
 800782c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007830:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007834:	2b00      	cmp	r3, #0
 8007836:	d00c      	beq.n	8007852 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007840:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007848:	f043 0220 	orr.w	r2, r3, #32
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007858:	2b00      	cmp	r3, #0
 800785a:	f000 8230 	beq.w	8007cbe <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800785e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007862:	f003 0320 	and.w	r3, r3, #32
 8007866:	2b00      	cmp	r3, #0
 8007868:	d00d      	beq.n	8007886 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800786a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800786e:	f003 0320 	and.w	r3, r3, #32
 8007872:	2b00      	cmp	r3, #0
 8007874:	d007      	beq.n	8007886 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800787a:	2b00      	cmp	r3, #0
 800787c:	d003      	beq.n	8007886 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800788c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800789a:	2b40      	cmp	r3, #64	@ 0x40
 800789c:	d005      	beq.n	80078aa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800789e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80078a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d04f      	beq.n	800794a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f000 ff68 	bl	8008780 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	689b      	ldr	r3, [r3, #8]
 80078b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078ba:	2b40      	cmp	r3, #64	@ 0x40
 80078bc:	d141      	bne.n	8007942 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	3308      	adds	r3, #8
 80078c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80078cc:	e853 3f00 	ldrex	r3, [r3]
 80078d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80078d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80078d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	3308      	adds	r3, #8
 80078e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80078ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80078ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80078f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80078fa:	e841 2300 	strex	r3, r2, [r1]
 80078fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007902:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007906:	2b00      	cmp	r3, #0
 8007908:	d1d9      	bne.n	80078be <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800790e:	2b00      	cmp	r3, #0
 8007910:	d013      	beq.n	800793a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007916:	4a13      	ldr	r2, [pc, #76]	@ (8007964 <HAL_UART_IRQHandler+0x29c>)
 8007918:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800791e:	4618      	mov	r0, r3
 8007920:	f7fa fda4 	bl	800246c <HAL_DMA_Abort_IT>
 8007924:	4603      	mov	r3, r0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d017      	beq.n	800795a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800792e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007930:	687a      	ldr	r2, [r7, #4]
 8007932:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007934:	4610      	mov	r0, r2
 8007936:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007938:	e00f      	b.n	800795a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f000 f9d4 	bl	8007ce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007940:	e00b      	b.n	800795a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 f9d0 	bl	8007ce8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007948:	e007      	b.n	800795a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f000 f9cc 	bl	8007ce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2200      	movs	r2, #0
 8007954:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007958:	e1b1      	b.n	8007cbe <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800795a:	bf00      	nop
    return;
 800795c:	e1af      	b.n	8007cbe <HAL_UART_IRQHandler+0x5f6>
 800795e:	bf00      	nop
 8007960:	04000120 	.word	0x04000120
 8007964:	08008849 	.word	0x08008849

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800796c:	2b01      	cmp	r3, #1
 800796e:	f040 816a 	bne.w	8007c46 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007976:	f003 0310 	and.w	r3, r3, #16
 800797a:	2b00      	cmp	r3, #0
 800797c:	f000 8163 	beq.w	8007c46 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007984:	f003 0310 	and.w	r3, r3, #16
 8007988:	2b00      	cmp	r3, #0
 800798a:	f000 815c 	beq.w	8007c46 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	2210      	movs	r2, #16
 8007994:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079a0:	2b40      	cmp	r3, #64	@ 0x40
 80079a2:	f040 80d4 	bne.w	8007b4e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80079b2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	f000 80ad 	beq.w	8007b16 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80079c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80079c6:	429a      	cmp	r2, r3
 80079c8:	f080 80a5 	bcs.w	8007b16 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80079d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f003 0320 	and.w	r3, r3, #32
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f040 8086 	bne.w	8007af4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80079f4:	e853 3f00 	ldrex	r3, [r3]
 80079f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80079fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007a00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007a12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007a16:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a1a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007a1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007a22:	e841 2300 	strex	r3, r2, [r1]
 8007a26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007a2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d1da      	bne.n	80079e8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	3308      	adds	r3, #8
 8007a38:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a3c:	e853 3f00 	ldrex	r3, [r3]
 8007a40:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007a42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a44:	f023 0301 	bic.w	r3, r3, #1
 8007a48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	3308      	adds	r3, #8
 8007a52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007a56:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007a5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007a5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007a62:	e841 2300 	strex	r3, r2, [r1]
 8007a66:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007a68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1e1      	bne.n	8007a32 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	3308      	adds	r3, #8
 8007a74:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a78:	e853 3f00 	ldrex	r3, [r3]
 8007a7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007a7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	3308      	adds	r3, #8
 8007a8e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007a92:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007a94:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a96:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007a98:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007a9a:	e841 2300 	strex	r3, r2, [r1]
 8007a9e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007aa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d1e3      	bne.n	8007a6e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2220      	movs	r2, #32
 8007aaa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007abc:	e853 3f00 	ldrex	r3, [r3]
 8007ac0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007ac2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ac4:	f023 0310 	bic.w	r3, r3, #16
 8007ac8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ad6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ad8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ada:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007adc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ade:	e841 2300 	strex	r3, r2, [r1]
 8007ae2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ae4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d1e4      	bne.n	8007ab4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007aee:	4618      	mov	r0, r3
 8007af0:	f7fa fc7e 	bl	80023f0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2202      	movs	r2, #2
 8007af8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f000 f8f4 	bl	8007cfc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007b14:	e0d5      	b.n	8007cc2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007b1c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b20:	429a      	cmp	r2, r3
 8007b22:	f040 80ce 	bne.w	8007cc2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f003 0320 	and.w	r3, r3, #32
 8007b32:	2b20      	cmp	r3, #32
 8007b34:	f040 80c5 	bne.w	8007cc2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2202      	movs	r2, #2
 8007b3c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007b44:	4619      	mov	r1, r3
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f000 f8d8 	bl	8007cfc <HAL_UARTEx_RxEventCallback>
      return;
 8007b4c:	e0b9      	b.n	8007cc2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b5a:	b29b      	uxth	r3, r3
 8007b5c:	1ad3      	subs	r3, r2, r3
 8007b5e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	f000 80ab 	beq.w	8007cc6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007b70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	f000 80a6 	beq.w	8007cc6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b82:	e853 3f00 	ldrex	r3, [r3]
 8007b86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b8e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	461a      	mov	r2, r3
 8007b98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007b9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b9e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ba2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ba4:	e841 2300 	strex	r3, r2, [r1]
 8007ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007baa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d1e4      	bne.n	8007b7a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	3308      	adds	r3, #8
 8007bb6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bba:	e853 3f00 	ldrex	r3, [r3]
 8007bbe:	623b      	str	r3, [r7, #32]
   return(result);
 8007bc0:	6a3b      	ldr	r3, [r7, #32]
 8007bc2:	f023 0301 	bic.w	r3, r3, #1
 8007bc6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	3308      	adds	r3, #8
 8007bd0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007bd4:	633a      	str	r2, [r7, #48]	@ 0x30
 8007bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007bda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bdc:	e841 2300 	strex	r3, r2, [r1]
 8007be0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d1e3      	bne.n	8007bb0 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2220      	movs	r2, #32
 8007bec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	e853 3f00 	ldrex	r3, [r3]
 8007c08:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	f023 0310 	bic.w	r3, r3, #16
 8007c10:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	461a      	mov	r2, r3
 8007c1a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007c1e:	61fb      	str	r3, [r7, #28]
 8007c20:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c22:	69b9      	ldr	r1, [r7, #24]
 8007c24:	69fa      	ldr	r2, [r7, #28]
 8007c26:	e841 2300 	strex	r3, r2, [r1]
 8007c2a:	617b      	str	r3, [r7, #20]
   return(result);
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d1e4      	bne.n	8007bfc <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2202      	movs	r2, #2
 8007c36:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007c3c:	4619      	mov	r1, r3
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f000 f85c 	bl	8007cfc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c44:	e03f      	b.n	8007cc6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d00e      	beq.n	8007c70 <HAL_UART_IRQHandler+0x5a8>
 8007c52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d008      	beq.n	8007c70 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007c66:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007c68:	6878      	ldr	r0, [r7, #4]
 8007c6a:	f000 ffe9 	bl	8008c40 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007c6e:	e02d      	b.n	8007ccc <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007c70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d00e      	beq.n	8007c9a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007c7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d008      	beq.n	8007c9a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d01c      	beq.n	8007cca <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	4798      	blx	r3
    }
    return;
 8007c98:	e017      	b.n	8007cca <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007c9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d012      	beq.n	8007ccc <HAL_UART_IRQHandler+0x604>
 8007ca6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007caa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d00c      	beq.n	8007ccc <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 fdde 	bl	8008874 <UART_EndTransmit_IT>
    return;
 8007cb8:	e008      	b.n	8007ccc <HAL_UART_IRQHandler+0x604>
      return;
 8007cba:	bf00      	nop
 8007cbc:	e006      	b.n	8007ccc <HAL_UART_IRQHandler+0x604>
    return;
 8007cbe:	bf00      	nop
 8007cc0:	e004      	b.n	8007ccc <HAL_UART_IRQHandler+0x604>
      return;
 8007cc2:	bf00      	nop
 8007cc4:	e002      	b.n	8007ccc <HAL_UART_IRQHandler+0x604>
      return;
 8007cc6:	bf00      	nop
 8007cc8:	e000      	b.n	8007ccc <HAL_UART_IRQHandler+0x604>
    return;
 8007cca:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007ccc:	37e8      	adds	r7, #232	@ 0xe8
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}
 8007cd2:	bf00      	nop

08007cd4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b083      	sub	sp, #12
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b083      	sub	sp, #12
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007cf0:	bf00      	nop
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	460b      	mov	r3, r1
 8007d06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007d08:	bf00      	nop
 8007d0a:	370c      	adds	r7, #12
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d18:	b08a      	sub	sp, #40	@ 0x28
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	689a      	ldr	r2, [r3, #8]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	691b      	ldr	r3, [r3, #16]
 8007d2c:	431a      	orrs	r2, r3
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	695b      	ldr	r3, [r3, #20]
 8007d32:	431a      	orrs	r2, r3
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	69db      	ldr	r3, [r3, #28]
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	681a      	ldr	r2, [r3, #0]
 8007d42:	4ba4      	ldr	r3, [pc, #656]	@ (8007fd4 <UART_SetConfig+0x2c0>)
 8007d44:	4013      	ands	r3, r2
 8007d46:	68fa      	ldr	r2, [r7, #12]
 8007d48:	6812      	ldr	r2, [r2, #0]
 8007d4a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007d4c:	430b      	orrs	r3, r1
 8007d4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	68da      	ldr	r2, [r3, #12]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	430a      	orrs	r2, r1
 8007d64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	699b      	ldr	r3, [r3, #24]
 8007d6a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a99      	ldr	r2, [pc, #612]	@ (8007fd8 <UART_SetConfig+0x2c4>)
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d004      	beq.n	8007d80 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	6a1b      	ldr	r3, [r3, #32]
 8007d7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d90:	430a      	orrs	r2, r1
 8007d92:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a90      	ldr	r2, [pc, #576]	@ (8007fdc <UART_SetConfig+0x2c8>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d126      	bne.n	8007dec <UART_SetConfig+0xd8>
 8007d9e:	4b90      	ldr	r3, [pc, #576]	@ (8007fe0 <UART_SetConfig+0x2cc>)
 8007da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007da4:	f003 0303 	and.w	r3, r3, #3
 8007da8:	2b03      	cmp	r3, #3
 8007daa:	d81b      	bhi.n	8007de4 <UART_SetConfig+0xd0>
 8007dac:	a201      	add	r2, pc, #4	@ (adr r2, 8007db4 <UART_SetConfig+0xa0>)
 8007dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007db2:	bf00      	nop
 8007db4:	08007dc5 	.word	0x08007dc5
 8007db8:	08007dd5 	.word	0x08007dd5
 8007dbc:	08007dcd 	.word	0x08007dcd
 8007dc0:	08007ddd 	.word	0x08007ddd
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dca:	e116      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007dcc:	2302      	movs	r3, #2
 8007dce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dd2:	e112      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007dd4:	2304      	movs	r3, #4
 8007dd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dda:	e10e      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007ddc:	2308      	movs	r3, #8
 8007dde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007de2:	e10a      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007de4:	2310      	movs	r3, #16
 8007de6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dea:	e106      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a7c      	ldr	r2, [pc, #496]	@ (8007fe4 <UART_SetConfig+0x2d0>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d138      	bne.n	8007e68 <UART_SetConfig+0x154>
 8007df6:	4b7a      	ldr	r3, [pc, #488]	@ (8007fe0 <UART_SetConfig+0x2cc>)
 8007df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dfc:	f003 030c 	and.w	r3, r3, #12
 8007e00:	2b0c      	cmp	r3, #12
 8007e02:	d82d      	bhi.n	8007e60 <UART_SetConfig+0x14c>
 8007e04:	a201      	add	r2, pc, #4	@ (adr r2, 8007e0c <UART_SetConfig+0xf8>)
 8007e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e0a:	bf00      	nop
 8007e0c:	08007e41 	.word	0x08007e41
 8007e10:	08007e61 	.word	0x08007e61
 8007e14:	08007e61 	.word	0x08007e61
 8007e18:	08007e61 	.word	0x08007e61
 8007e1c:	08007e51 	.word	0x08007e51
 8007e20:	08007e61 	.word	0x08007e61
 8007e24:	08007e61 	.word	0x08007e61
 8007e28:	08007e61 	.word	0x08007e61
 8007e2c:	08007e49 	.word	0x08007e49
 8007e30:	08007e61 	.word	0x08007e61
 8007e34:	08007e61 	.word	0x08007e61
 8007e38:	08007e61 	.word	0x08007e61
 8007e3c:	08007e59 	.word	0x08007e59
 8007e40:	2300      	movs	r3, #0
 8007e42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e46:	e0d8      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007e48:	2302      	movs	r3, #2
 8007e4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e4e:	e0d4      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007e50:	2304      	movs	r3, #4
 8007e52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e56:	e0d0      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007e58:	2308      	movs	r3, #8
 8007e5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e5e:	e0cc      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007e60:	2310      	movs	r3, #16
 8007e62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e66:	e0c8      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a5e      	ldr	r2, [pc, #376]	@ (8007fe8 <UART_SetConfig+0x2d4>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d125      	bne.n	8007ebe <UART_SetConfig+0x1aa>
 8007e72:	4b5b      	ldr	r3, [pc, #364]	@ (8007fe0 <UART_SetConfig+0x2cc>)
 8007e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e78:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007e7c:	2b30      	cmp	r3, #48	@ 0x30
 8007e7e:	d016      	beq.n	8007eae <UART_SetConfig+0x19a>
 8007e80:	2b30      	cmp	r3, #48	@ 0x30
 8007e82:	d818      	bhi.n	8007eb6 <UART_SetConfig+0x1a2>
 8007e84:	2b20      	cmp	r3, #32
 8007e86:	d00a      	beq.n	8007e9e <UART_SetConfig+0x18a>
 8007e88:	2b20      	cmp	r3, #32
 8007e8a:	d814      	bhi.n	8007eb6 <UART_SetConfig+0x1a2>
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d002      	beq.n	8007e96 <UART_SetConfig+0x182>
 8007e90:	2b10      	cmp	r3, #16
 8007e92:	d008      	beq.n	8007ea6 <UART_SetConfig+0x192>
 8007e94:	e00f      	b.n	8007eb6 <UART_SetConfig+0x1a2>
 8007e96:	2300      	movs	r3, #0
 8007e98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e9c:	e0ad      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007e9e:	2302      	movs	r3, #2
 8007ea0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ea4:	e0a9      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007ea6:	2304      	movs	r3, #4
 8007ea8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007eac:	e0a5      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007eae:	2308      	movs	r3, #8
 8007eb0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007eb4:	e0a1      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007eb6:	2310      	movs	r3, #16
 8007eb8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ebc:	e09d      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a4a      	ldr	r2, [pc, #296]	@ (8007fec <UART_SetConfig+0x2d8>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d125      	bne.n	8007f14 <UART_SetConfig+0x200>
 8007ec8:	4b45      	ldr	r3, [pc, #276]	@ (8007fe0 <UART_SetConfig+0x2cc>)
 8007eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ece:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007ed2:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ed4:	d016      	beq.n	8007f04 <UART_SetConfig+0x1f0>
 8007ed6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ed8:	d818      	bhi.n	8007f0c <UART_SetConfig+0x1f8>
 8007eda:	2b80      	cmp	r3, #128	@ 0x80
 8007edc:	d00a      	beq.n	8007ef4 <UART_SetConfig+0x1e0>
 8007ede:	2b80      	cmp	r3, #128	@ 0x80
 8007ee0:	d814      	bhi.n	8007f0c <UART_SetConfig+0x1f8>
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d002      	beq.n	8007eec <UART_SetConfig+0x1d8>
 8007ee6:	2b40      	cmp	r3, #64	@ 0x40
 8007ee8:	d008      	beq.n	8007efc <UART_SetConfig+0x1e8>
 8007eea:	e00f      	b.n	8007f0c <UART_SetConfig+0x1f8>
 8007eec:	2300      	movs	r3, #0
 8007eee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ef2:	e082      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007ef4:	2302      	movs	r3, #2
 8007ef6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007efa:	e07e      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007efc:	2304      	movs	r3, #4
 8007efe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f02:	e07a      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007f04:	2308      	movs	r3, #8
 8007f06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f0a:	e076      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007f0c:	2310      	movs	r3, #16
 8007f0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f12:	e072      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a35      	ldr	r2, [pc, #212]	@ (8007ff0 <UART_SetConfig+0x2dc>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d12a      	bne.n	8007f74 <UART_SetConfig+0x260>
 8007f1e:	4b30      	ldr	r3, [pc, #192]	@ (8007fe0 <UART_SetConfig+0x2cc>)
 8007f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f2c:	d01a      	beq.n	8007f64 <UART_SetConfig+0x250>
 8007f2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f32:	d81b      	bhi.n	8007f6c <UART_SetConfig+0x258>
 8007f34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f38:	d00c      	beq.n	8007f54 <UART_SetConfig+0x240>
 8007f3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f3e:	d815      	bhi.n	8007f6c <UART_SetConfig+0x258>
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d003      	beq.n	8007f4c <UART_SetConfig+0x238>
 8007f44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f48:	d008      	beq.n	8007f5c <UART_SetConfig+0x248>
 8007f4a:	e00f      	b.n	8007f6c <UART_SetConfig+0x258>
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f52:	e052      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007f54:	2302      	movs	r3, #2
 8007f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f5a:	e04e      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007f5c:	2304      	movs	r3, #4
 8007f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f62:	e04a      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007f64:	2308      	movs	r3, #8
 8007f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f6a:	e046      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007f6c:	2310      	movs	r3, #16
 8007f6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f72:	e042      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a17      	ldr	r2, [pc, #92]	@ (8007fd8 <UART_SetConfig+0x2c4>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d13a      	bne.n	8007ff4 <UART_SetConfig+0x2e0>
 8007f7e:	4b18      	ldr	r3, [pc, #96]	@ (8007fe0 <UART_SetConfig+0x2cc>)
 8007f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f84:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007f88:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f8c:	d01a      	beq.n	8007fc4 <UART_SetConfig+0x2b0>
 8007f8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f92:	d81b      	bhi.n	8007fcc <UART_SetConfig+0x2b8>
 8007f94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f98:	d00c      	beq.n	8007fb4 <UART_SetConfig+0x2a0>
 8007f9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f9e:	d815      	bhi.n	8007fcc <UART_SetConfig+0x2b8>
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d003      	beq.n	8007fac <UART_SetConfig+0x298>
 8007fa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fa8:	d008      	beq.n	8007fbc <UART_SetConfig+0x2a8>
 8007faa:	e00f      	b.n	8007fcc <UART_SetConfig+0x2b8>
 8007fac:	2300      	movs	r3, #0
 8007fae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007fb2:	e022      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007fb4:	2302      	movs	r3, #2
 8007fb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007fba:	e01e      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007fbc:	2304      	movs	r3, #4
 8007fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007fc2:	e01a      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007fc4:	2308      	movs	r3, #8
 8007fc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007fca:	e016      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007fcc:	2310      	movs	r3, #16
 8007fce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007fd2:	e012      	b.n	8007ffa <UART_SetConfig+0x2e6>
 8007fd4:	efff69f3 	.word	0xefff69f3
 8007fd8:	40008000 	.word	0x40008000
 8007fdc:	40013800 	.word	0x40013800
 8007fe0:	40021000 	.word	0x40021000
 8007fe4:	40004400 	.word	0x40004400
 8007fe8:	40004800 	.word	0x40004800
 8007fec:	40004c00 	.word	0x40004c00
 8007ff0:	40005000 	.word	0x40005000
 8007ff4:	2310      	movs	r3, #16
 8007ff6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a9f      	ldr	r2, [pc, #636]	@ (800827c <UART_SetConfig+0x568>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d17a      	bne.n	80080fa <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008004:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008008:	2b08      	cmp	r3, #8
 800800a:	d824      	bhi.n	8008056 <UART_SetConfig+0x342>
 800800c:	a201      	add	r2, pc, #4	@ (adr r2, 8008014 <UART_SetConfig+0x300>)
 800800e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008012:	bf00      	nop
 8008014:	08008039 	.word	0x08008039
 8008018:	08008057 	.word	0x08008057
 800801c:	08008041 	.word	0x08008041
 8008020:	08008057 	.word	0x08008057
 8008024:	08008047 	.word	0x08008047
 8008028:	08008057 	.word	0x08008057
 800802c:	08008057 	.word	0x08008057
 8008030:	08008057 	.word	0x08008057
 8008034:	0800804f 	.word	0x0800804f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008038:	f7fc f88a 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 800803c:	61f8      	str	r0, [r7, #28]
        break;
 800803e:	e010      	b.n	8008062 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008040:	4b8f      	ldr	r3, [pc, #572]	@ (8008280 <UART_SetConfig+0x56c>)
 8008042:	61fb      	str	r3, [r7, #28]
        break;
 8008044:	e00d      	b.n	8008062 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008046:	f7fb ffeb 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 800804a:	61f8      	str	r0, [r7, #28]
        break;
 800804c:	e009      	b.n	8008062 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800804e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008052:	61fb      	str	r3, [r7, #28]
        break;
 8008054:	e005      	b.n	8008062 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8008056:	2300      	movs	r3, #0
 8008058:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800805a:	2301      	movs	r3, #1
 800805c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008060:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	2b00      	cmp	r3, #0
 8008066:	f000 80fb 	beq.w	8008260 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	685a      	ldr	r2, [r3, #4]
 800806e:	4613      	mov	r3, r2
 8008070:	005b      	lsls	r3, r3, #1
 8008072:	4413      	add	r3, r2
 8008074:	69fa      	ldr	r2, [r7, #28]
 8008076:	429a      	cmp	r2, r3
 8008078:	d305      	bcc.n	8008086 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008080:	69fa      	ldr	r2, [r7, #28]
 8008082:	429a      	cmp	r2, r3
 8008084:	d903      	bls.n	800808e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800808c:	e0e8      	b.n	8008260 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800808e:	69fb      	ldr	r3, [r7, #28]
 8008090:	2200      	movs	r2, #0
 8008092:	461c      	mov	r4, r3
 8008094:	4615      	mov	r5, r2
 8008096:	f04f 0200 	mov.w	r2, #0
 800809a:	f04f 0300 	mov.w	r3, #0
 800809e:	022b      	lsls	r3, r5, #8
 80080a0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80080a4:	0222      	lsls	r2, r4, #8
 80080a6:	68f9      	ldr	r1, [r7, #12]
 80080a8:	6849      	ldr	r1, [r1, #4]
 80080aa:	0849      	lsrs	r1, r1, #1
 80080ac:	2000      	movs	r0, #0
 80080ae:	4688      	mov	r8, r1
 80080b0:	4681      	mov	r9, r0
 80080b2:	eb12 0a08 	adds.w	sl, r2, r8
 80080b6:	eb43 0b09 	adc.w	fp, r3, r9
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	2200      	movs	r2, #0
 80080c0:	603b      	str	r3, [r7, #0]
 80080c2:	607a      	str	r2, [r7, #4]
 80080c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080c8:	4650      	mov	r0, sl
 80080ca:	4659      	mov	r1, fp
 80080cc:	f7f8 f8d0 	bl	8000270 <__aeabi_uldivmod>
 80080d0:	4602      	mov	r2, r0
 80080d2:	460b      	mov	r3, r1
 80080d4:	4613      	mov	r3, r2
 80080d6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80080d8:	69bb      	ldr	r3, [r7, #24]
 80080da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080de:	d308      	bcc.n	80080f2 <UART_SetConfig+0x3de>
 80080e0:	69bb      	ldr	r3, [r7, #24]
 80080e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80080e6:	d204      	bcs.n	80080f2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	69ba      	ldr	r2, [r7, #24]
 80080ee:	60da      	str	r2, [r3, #12]
 80080f0:	e0b6      	b.n	8008260 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80080f2:	2301      	movs	r3, #1
 80080f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80080f8:	e0b2      	b.n	8008260 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	69db      	ldr	r3, [r3, #28]
 80080fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008102:	d15e      	bne.n	80081c2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008104:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008108:	2b08      	cmp	r3, #8
 800810a:	d828      	bhi.n	800815e <UART_SetConfig+0x44a>
 800810c:	a201      	add	r2, pc, #4	@ (adr r2, 8008114 <UART_SetConfig+0x400>)
 800810e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008112:	bf00      	nop
 8008114:	08008139 	.word	0x08008139
 8008118:	08008141 	.word	0x08008141
 800811c:	08008149 	.word	0x08008149
 8008120:	0800815f 	.word	0x0800815f
 8008124:	0800814f 	.word	0x0800814f
 8008128:	0800815f 	.word	0x0800815f
 800812c:	0800815f 	.word	0x0800815f
 8008130:	0800815f 	.word	0x0800815f
 8008134:	08008157 	.word	0x08008157
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008138:	f7fc f80a 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 800813c:	61f8      	str	r0, [r7, #28]
        break;
 800813e:	e014      	b.n	800816a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008140:	f7fc f81c 	bl	800417c <HAL_RCC_GetPCLK2Freq>
 8008144:	61f8      	str	r0, [r7, #28]
        break;
 8008146:	e010      	b.n	800816a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008148:	4b4d      	ldr	r3, [pc, #308]	@ (8008280 <UART_SetConfig+0x56c>)
 800814a:	61fb      	str	r3, [r7, #28]
        break;
 800814c:	e00d      	b.n	800816a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800814e:	f7fb ff67 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 8008152:	61f8      	str	r0, [r7, #28]
        break;
 8008154:	e009      	b.n	800816a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008156:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800815a:	61fb      	str	r3, [r7, #28]
        break;
 800815c:	e005      	b.n	800816a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800815e:	2300      	movs	r3, #0
 8008160:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008168:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800816a:	69fb      	ldr	r3, [r7, #28]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d077      	beq.n	8008260 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008170:	69fb      	ldr	r3, [r7, #28]
 8008172:	005a      	lsls	r2, r3, #1
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	085b      	lsrs	r3, r3, #1
 800817a:	441a      	add	r2, r3
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	fbb2 f3f3 	udiv	r3, r2, r3
 8008184:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008186:	69bb      	ldr	r3, [r7, #24]
 8008188:	2b0f      	cmp	r3, #15
 800818a:	d916      	bls.n	80081ba <UART_SetConfig+0x4a6>
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008192:	d212      	bcs.n	80081ba <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008194:	69bb      	ldr	r3, [r7, #24]
 8008196:	b29b      	uxth	r3, r3
 8008198:	f023 030f 	bic.w	r3, r3, #15
 800819c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	085b      	lsrs	r3, r3, #1
 80081a2:	b29b      	uxth	r3, r3
 80081a4:	f003 0307 	and.w	r3, r3, #7
 80081a8:	b29a      	uxth	r2, r3
 80081aa:	8afb      	ldrh	r3, [r7, #22]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	8afa      	ldrh	r2, [r7, #22]
 80081b6:	60da      	str	r2, [r3, #12]
 80081b8:	e052      	b.n	8008260 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80081ba:	2301      	movs	r3, #1
 80081bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80081c0:	e04e      	b.n	8008260 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80081c2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80081c6:	2b08      	cmp	r3, #8
 80081c8:	d827      	bhi.n	800821a <UART_SetConfig+0x506>
 80081ca:	a201      	add	r2, pc, #4	@ (adr r2, 80081d0 <UART_SetConfig+0x4bc>)
 80081cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081d0:	080081f5 	.word	0x080081f5
 80081d4:	080081fd 	.word	0x080081fd
 80081d8:	08008205 	.word	0x08008205
 80081dc:	0800821b 	.word	0x0800821b
 80081e0:	0800820b 	.word	0x0800820b
 80081e4:	0800821b 	.word	0x0800821b
 80081e8:	0800821b 	.word	0x0800821b
 80081ec:	0800821b 	.word	0x0800821b
 80081f0:	08008213 	.word	0x08008213
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081f4:	f7fb ffac 	bl	8004150 <HAL_RCC_GetPCLK1Freq>
 80081f8:	61f8      	str	r0, [r7, #28]
        break;
 80081fa:	e014      	b.n	8008226 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081fc:	f7fb ffbe 	bl	800417c <HAL_RCC_GetPCLK2Freq>
 8008200:	61f8      	str	r0, [r7, #28]
        break;
 8008202:	e010      	b.n	8008226 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008204:	4b1e      	ldr	r3, [pc, #120]	@ (8008280 <UART_SetConfig+0x56c>)
 8008206:	61fb      	str	r3, [r7, #28]
        break;
 8008208:	e00d      	b.n	8008226 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800820a:	f7fb ff09 	bl	8004020 <HAL_RCC_GetSysClockFreq>
 800820e:	61f8      	str	r0, [r7, #28]
        break;
 8008210:	e009      	b.n	8008226 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008212:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008216:	61fb      	str	r3, [r7, #28]
        break;
 8008218:	e005      	b.n	8008226 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800821a:	2300      	movs	r3, #0
 800821c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008224:	bf00      	nop
    }

    if (pclk != 0U)
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d019      	beq.n	8008260 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	085a      	lsrs	r2, r3, #1
 8008232:	69fb      	ldr	r3, [r7, #28]
 8008234:	441a      	add	r2, r3
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	fbb2 f3f3 	udiv	r3, r2, r3
 800823e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008240:	69bb      	ldr	r3, [r7, #24]
 8008242:	2b0f      	cmp	r3, #15
 8008244:	d909      	bls.n	800825a <UART_SetConfig+0x546>
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800824c:	d205      	bcs.n	800825a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800824e:	69bb      	ldr	r3, [r7, #24]
 8008250:	b29a      	uxth	r2, r3
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	60da      	str	r2, [r3, #12]
 8008258:	e002      	b.n	8008260 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	2200      	movs	r2, #0
 8008264:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	2200      	movs	r2, #0
 800826a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800826c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008270:	4618      	mov	r0, r3
 8008272:	3728      	adds	r7, #40	@ 0x28
 8008274:	46bd      	mov	sp, r7
 8008276:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800827a:	bf00      	nop
 800827c:	40008000 	.word	0x40008000
 8008280:	00f42400 	.word	0x00f42400

08008284 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008284:	b480      	push	{r7}
 8008286:	b083      	sub	sp, #12
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008290:	f003 0308 	and.w	r3, r3, #8
 8008294:	2b00      	cmp	r3, #0
 8008296:	d00a      	beq.n	80082ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	430a      	orrs	r2, r1
 80082ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082b2:	f003 0301 	and.w	r3, r3, #1
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d00a      	beq.n	80082d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	430a      	orrs	r2, r1
 80082ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082d4:	f003 0302 	and.w	r3, r3, #2
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d00a      	beq.n	80082f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	430a      	orrs	r2, r1
 80082f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082f6:	f003 0304 	and.w	r3, r3, #4
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00a      	beq.n	8008314 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	430a      	orrs	r2, r1
 8008312:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008318:	f003 0310 	and.w	r3, r3, #16
 800831c:	2b00      	cmp	r3, #0
 800831e:	d00a      	beq.n	8008336 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	430a      	orrs	r2, r1
 8008334:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800833a:	f003 0320 	and.w	r3, r3, #32
 800833e:	2b00      	cmp	r3, #0
 8008340:	d00a      	beq.n	8008358 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	430a      	orrs	r2, r1
 8008356:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800835c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008360:	2b00      	cmp	r3, #0
 8008362:	d01a      	beq.n	800839a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	430a      	orrs	r2, r1
 8008378:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800837e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008382:	d10a      	bne.n	800839a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	430a      	orrs	r2, r1
 8008398:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800839e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00a      	beq.n	80083bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	685b      	ldr	r3, [r3, #4]
 80083ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	430a      	orrs	r2, r1
 80083ba:	605a      	str	r2, [r3, #4]
  }
}
 80083bc:	bf00      	nop
 80083be:	370c      	adds	r7, #12
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b098      	sub	sp, #96	@ 0x60
 80083cc:	af02      	add	r7, sp, #8
 80083ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2200      	movs	r2, #0
 80083d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80083d8:	f7f9 fe40 	bl	800205c <HAL_GetTick>
 80083dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f003 0308 	and.w	r3, r3, #8
 80083e8:	2b08      	cmp	r3, #8
 80083ea:	d12e      	bne.n	800844a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80083f0:	9300      	str	r3, [sp, #0]
 80083f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083f4:	2200      	movs	r2, #0
 80083f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f000 f88c 	bl	8008518 <UART_WaitOnFlagUntilTimeout>
 8008400:	4603      	mov	r3, r0
 8008402:	2b00      	cmp	r3, #0
 8008404:	d021      	beq.n	800844a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800840c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800840e:	e853 3f00 	ldrex	r3, [r3]
 8008412:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008416:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800841a:	653b      	str	r3, [r7, #80]	@ 0x50
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	461a      	mov	r2, r3
 8008422:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008424:	647b      	str	r3, [r7, #68]	@ 0x44
 8008426:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008428:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800842a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800842c:	e841 2300 	strex	r3, r2, [r1]
 8008430:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008434:	2b00      	cmp	r3, #0
 8008436:	d1e6      	bne.n	8008406 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2220      	movs	r2, #32
 800843c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2200      	movs	r2, #0
 8008442:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008446:	2303      	movs	r3, #3
 8008448:	e062      	b.n	8008510 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 0304 	and.w	r3, r3, #4
 8008454:	2b04      	cmp	r3, #4
 8008456:	d149      	bne.n	80084ec <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008458:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800845c:	9300      	str	r3, [sp, #0]
 800845e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008460:	2200      	movs	r2, #0
 8008462:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f000 f856 	bl	8008518 <UART_WaitOnFlagUntilTimeout>
 800846c:	4603      	mov	r3, r0
 800846e:	2b00      	cmp	r3, #0
 8008470:	d03c      	beq.n	80084ec <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800847a:	e853 3f00 	ldrex	r3, [r3]
 800847e:	623b      	str	r3, [r7, #32]
   return(result);
 8008480:	6a3b      	ldr	r3, [r7, #32]
 8008482:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008486:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	461a      	mov	r2, r3
 800848e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008490:	633b      	str	r3, [r7, #48]	@ 0x30
 8008492:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008494:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008496:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008498:	e841 2300 	strex	r3, r2, [r1]
 800849c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800849e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d1e6      	bne.n	8008472 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	3308      	adds	r3, #8
 80084aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	e853 3f00 	ldrex	r3, [r3]
 80084b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	f023 0301 	bic.w	r3, r3, #1
 80084ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	3308      	adds	r3, #8
 80084c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084c4:	61fa      	str	r2, [r7, #28]
 80084c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c8:	69b9      	ldr	r1, [r7, #24]
 80084ca:	69fa      	ldr	r2, [r7, #28]
 80084cc:	e841 2300 	strex	r3, r2, [r1]
 80084d0:	617b      	str	r3, [r7, #20]
   return(result);
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d1e5      	bne.n	80084a4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2220      	movs	r2, #32
 80084dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2200      	movs	r2, #0
 80084e4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084e8:	2303      	movs	r3, #3
 80084ea:	e011      	b.n	8008510 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2220      	movs	r2, #32
 80084f0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2220      	movs	r2, #32
 80084f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2200      	movs	r2, #0
 80084fe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800850e:	2300      	movs	r3, #0
}
 8008510:	4618      	mov	r0, r3
 8008512:	3758      	adds	r7, #88	@ 0x58
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}

08008518 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	60f8      	str	r0, [r7, #12]
 8008520:	60b9      	str	r1, [r7, #8]
 8008522:	603b      	str	r3, [r7, #0]
 8008524:	4613      	mov	r3, r2
 8008526:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008528:	e04f      	b.n	80085ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800852a:	69bb      	ldr	r3, [r7, #24]
 800852c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008530:	d04b      	beq.n	80085ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008532:	f7f9 fd93 	bl	800205c <HAL_GetTick>
 8008536:	4602      	mov	r2, r0
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	1ad3      	subs	r3, r2, r3
 800853c:	69ba      	ldr	r2, [r7, #24]
 800853e:	429a      	cmp	r2, r3
 8008540:	d302      	bcc.n	8008548 <UART_WaitOnFlagUntilTimeout+0x30>
 8008542:	69bb      	ldr	r3, [r7, #24]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d101      	bne.n	800854c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008548:	2303      	movs	r3, #3
 800854a:	e04e      	b.n	80085ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f003 0304 	and.w	r3, r3, #4
 8008556:	2b00      	cmp	r3, #0
 8008558:	d037      	beq.n	80085ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	2b80      	cmp	r3, #128	@ 0x80
 800855e:	d034      	beq.n	80085ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	2b40      	cmp	r3, #64	@ 0x40
 8008564:	d031      	beq.n	80085ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	69db      	ldr	r3, [r3, #28]
 800856c:	f003 0308 	and.w	r3, r3, #8
 8008570:	2b08      	cmp	r3, #8
 8008572:	d110      	bne.n	8008596 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	2208      	movs	r2, #8
 800857a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800857c:	68f8      	ldr	r0, [r7, #12]
 800857e:	f000 f8ff 	bl	8008780 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	2208      	movs	r2, #8
 8008586:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2200      	movs	r2, #0
 800858e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008592:	2301      	movs	r3, #1
 8008594:	e029      	b.n	80085ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	69db      	ldr	r3, [r3, #28]
 800859c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80085a4:	d111      	bne.n	80085ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80085ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80085b0:	68f8      	ldr	r0, [r7, #12]
 80085b2:	f000 f8e5 	bl	8008780 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2220      	movs	r2, #32
 80085ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80085c6:	2303      	movs	r3, #3
 80085c8:	e00f      	b.n	80085ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	69da      	ldr	r2, [r3, #28]
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	4013      	ands	r3, r2
 80085d4:	68ba      	ldr	r2, [r7, #8]
 80085d6:	429a      	cmp	r2, r3
 80085d8:	bf0c      	ite	eq
 80085da:	2301      	moveq	r3, #1
 80085dc:	2300      	movne	r3, #0
 80085de:	b2db      	uxtb	r3, r3
 80085e0:	461a      	mov	r2, r3
 80085e2:	79fb      	ldrb	r3, [r7, #7]
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d0a0      	beq.n	800852a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3710      	adds	r7, #16
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
	...

080085f4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085f4:	b480      	push	{r7}
 80085f6:	b097      	sub	sp, #92	@ 0x5c
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60f8      	str	r0, [r7, #12]
 80085fc:	60b9      	str	r1, [r7, #8]
 80085fe:	4613      	mov	r3, r2
 8008600:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	68ba      	ldr	r2, [r7, #8]
 8008606:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	88fa      	ldrh	r2, [r7, #6]
 800860c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	88fa      	ldrh	r2, [r7, #6]
 8008614:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	2200      	movs	r2, #0
 800861c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	689b      	ldr	r3, [r3, #8]
 8008622:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008626:	d10e      	bne.n	8008646 <UART_Start_Receive_IT+0x52>
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	691b      	ldr	r3, [r3, #16]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d105      	bne.n	800863c <UART_Start_Receive_IT+0x48>
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008636:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800863a:	e02d      	b.n	8008698 <UART_Start_Receive_IT+0xa4>
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	22ff      	movs	r2, #255	@ 0xff
 8008640:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008644:	e028      	b.n	8008698 <UART_Start_Receive_IT+0xa4>
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d10d      	bne.n	800866a <UART_Start_Receive_IT+0x76>
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d104      	bne.n	8008660 <UART_Start_Receive_IT+0x6c>
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	22ff      	movs	r2, #255	@ 0xff
 800865a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800865e:	e01b      	b.n	8008698 <UART_Start_Receive_IT+0xa4>
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	227f      	movs	r2, #127	@ 0x7f
 8008664:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008668:	e016      	b.n	8008698 <UART_Start_Receive_IT+0xa4>
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	689b      	ldr	r3, [r3, #8]
 800866e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008672:	d10d      	bne.n	8008690 <UART_Start_Receive_IT+0x9c>
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	691b      	ldr	r3, [r3, #16]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d104      	bne.n	8008686 <UART_Start_Receive_IT+0x92>
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	227f      	movs	r2, #127	@ 0x7f
 8008680:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008684:	e008      	b.n	8008698 <UART_Start_Receive_IT+0xa4>
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	223f      	movs	r2, #63	@ 0x3f
 800868a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800868e:	e003      	b.n	8008698 <UART_Start_Receive_IT+0xa4>
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2200      	movs	r2, #0
 8008694:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2200      	movs	r2, #0
 800869c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2222      	movs	r2, #34	@ 0x22
 80086a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	3308      	adds	r3, #8
 80086ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086b2:	e853 3f00 	ldrex	r3, [r3]
 80086b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80086b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086ba:	f043 0301 	orr.w	r3, r3, #1
 80086be:	657b      	str	r3, [r7, #84]	@ 0x54
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	3308      	adds	r3, #8
 80086c6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80086c8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80086ca:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086cc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80086ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086d0:	e841 2300 	strex	r3, r2, [r1]
 80086d4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80086d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d1e5      	bne.n	80086a8 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	689b      	ldr	r3, [r3, #8]
 80086e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086e4:	d107      	bne.n	80086f6 <UART_Start_Receive_IT+0x102>
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	691b      	ldr	r3, [r3, #16]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d103      	bne.n	80086f6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	4a21      	ldr	r2, [pc, #132]	@ (8008778 <UART_Start_Receive_IT+0x184>)
 80086f2:	669a      	str	r2, [r3, #104]	@ 0x68
 80086f4:	e002      	b.n	80086fc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	4a20      	ldr	r2, [pc, #128]	@ (800877c <UART_Start_Receive_IT+0x188>)
 80086fa:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	691b      	ldr	r3, [r3, #16]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d019      	beq.n	8008738 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800870a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800870c:	e853 3f00 	ldrex	r3, [r3]
 8008710:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008714:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008718:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	461a      	mov	r2, r3
 8008720:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008722:	637b      	str	r3, [r7, #52]	@ 0x34
 8008724:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008726:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008728:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800872a:	e841 2300 	strex	r3, r2, [r1]
 800872e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008732:	2b00      	cmp	r3, #0
 8008734:	d1e6      	bne.n	8008704 <UART_Start_Receive_IT+0x110>
 8008736:	e018      	b.n	800876a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873e:	697b      	ldr	r3, [r7, #20]
 8008740:	e853 3f00 	ldrex	r3, [r3]
 8008744:	613b      	str	r3, [r7, #16]
   return(result);
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	f043 0320 	orr.w	r3, r3, #32
 800874c:	653b      	str	r3, [r7, #80]	@ 0x50
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	461a      	mov	r2, r3
 8008754:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008756:	623b      	str	r3, [r7, #32]
 8008758:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800875a:	69f9      	ldr	r1, [r7, #28]
 800875c:	6a3a      	ldr	r2, [r7, #32]
 800875e:	e841 2300 	strex	r3, r2, [r1]
 8008762:	61bb      	str	r3, [r7, #24]
   return(result);
 8008764:	69bb      	ldr	r3, [r7, #24]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d1e6      	bne.n	8008738 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800876a:	2300      	movs	r3, #0
}
 800876c:	4618      	mov	r0, r3
 800876e:	375c      	adds	r7, #92	@ 0x5c
 8008770:	46bd      	mov	sp, r7
 8008772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008776:	4770      	bx	lr
 8008778:	08008a85 	.word	0x08008a85
 800877c:	080088c9 	.word	0x080088c9

08008780 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008780:	b480      	push	{r7}
 8008782:	b095      	sub	sp, #84	@ 0x54
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008790:	e853 3f00 	ldrex	r3, [r3]
 8008794:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008798:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800879c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	461a      	mov	r2, r3
 80087a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80087a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80087ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80087ae:	e841 2300 	strex	r3, r2, [r1]
 80087b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80087b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d1e6      	bne.n	8008788 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	3308      	adds	r3, #8
 80087c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087c2:	6a3b      	ldr	r3, [r7, #32]
 80087c4:	e853 3f00 	ldrex	r3, [r3]
 80087c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80087ca:	69fb      	ldr	r3, [r7, #28]
 80087cc:	f023 0301 	bic.w	r3, r3, #1
 80087d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	3308      	adds	r3, #8
 80087d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087e2:	e841 2300 	strex	r3, r2, [r1]
 80087e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1e5      	bne.n	80087ba <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087f2:	2b01      	cmp	r3, #1
 80087f4:	d118      	bne.n	8008828 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	e853 3f00 	ldrex	r3, [r3]
 8008802:	60bb      	str	r3, [r7, #8]
   return(result);
 8008804:	68bb      	ldr	r3, [r7, #8]
 8008806:	f023 0310 	bic.w	r3, r3, #16
 800880a:	647b      	str	r3, [r7, #68]	@ 0x44
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	461a      	mov	r2, r3
 8008812:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008814:	61bb      	str	r3, [r7, #24]
 8008816:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008818:	6979      	ldr	r1, [r7, #20]
 800881a:	69ba      	ldr	r2, [r7, #24]
 800881c:	e841 2300 	strex	r3, r2, [r1]
 8008820:	613b      	str	r3, [r7, #16]
   return(result);
 8008822:	693b      	ldr	r3, [r7, #16]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d1e6      	bne.n	80087f6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2220      	movs	r2, #32
 800882c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2200      	movs	r2, #0
 8008834:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800883c:	bf00      	nop
 800883e:	3754      	adds	r7, #84	@ 0x54
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b084      	sub	sp, #16
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008854:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	2200      	movs	r2, #0
 800885a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2200      	movs	r2, #0
 8008862:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008866:	68f8      	ldr	r0, [r7, #12]
 8008868:	f7ff fa3e 	bl	8007ce8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800886c:	bf00      	nop
 800886e:	3710      	adds	r7, #16
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b088      	sub	sp, #32
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	e853 3f00 	ldrex	r3, [r3]
 8008888:	60bb      	str	r3, [r7, #8]
   return(result);
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008890:	61fb      	str	r3, [r7, #28]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	461a      	mov	r2, r3
 8008898:	69fb      	ldr	r3, [r7, #28]
 800889a:	61bb      	str	r3, [r7, #24]
 800889c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800889e:	6979      	ldr	r1, [r7, #20]
 80088a0:	69ba      	ldr	r2, [r7, #24]
 80088a2:	e841 2300 	strex	r3, r2, [r1]
 80088a6:	613b      	str	r3, [r7, #16]
   return(result);
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d1e6      	bne.n	800887c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2220      	movs	r2, #32
 80088b2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2200      	movs	r2, #0
 80088b8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f7ff fa0a 	bl	8007cd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088c0:	bf00      	nop
 80088c2:	3720      	adds	r7, #32
 80088c4:	46bd      	mov	sp, r7
 80088c6:	bd80      	pop	{r7, pc}

080088c8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b09c      	sub	sp, #112	@ 0x70
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80088d6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088e0:	2b22      	cmp	r3, #34	@ 0x22
 80088e2:	f040 80be 	bne.w	8008a62 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80088ec:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80088f0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80088f4:	b2d9      	uxtb	r1, r3
 80088f6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80088fa:	b2da      	uxtb	r2, r3
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008900:	400a      	ands	r2, r1
 8008902:	b2d2      	uxtb	r2, r2
 8008904:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800890a:	1c5a      	adds	r2, r3, #1
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008916:	b29b      	uxth	r3, r3
 8008918:	3b01      	subs	r3, #1
 800891a:	b29a      	uxth	r2, r3
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008928:	b29b      	uxth	r3, r3
 800892a:	2b00      	cmp	r3, #0
 800892c:	f040 80a3 	bne.w	8008a76 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008936:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008938:	e853 3f00 	ldrex	r3, [r3]
 800893c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800893e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008940:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008944:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	461a      	mov	r2, r3
 800894c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800894e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008950:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008952:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008954:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008956:	e841 2300 	strex	r3, r2, [r1]
 800895a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800895c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1e6      	bne.n	8008930 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	3308      	adds	r3, #8
 8008968:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800896c:	e853 3f00 	ldrex	r3, [r3]
 8008970:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008974:	f023 0301 	bic.w	r3, r3, #1
 8008978:	667b      	str	r3, [r7, #100]	@ 0x64
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	3308      	adds	r3, #8
 8008980:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008982:	647a      	str	r2, [r7, #68]	@ 0x44
 8008984:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008986:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008988:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800898a:	e841 2300 	strex	r3, r2, [r1]
 800898e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008990:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1e5      	bne.n	8008962 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2220      	movs	r2, #32
 800899a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2200      	movs	r2, #0
 80089a2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2200      	movs	r2, #0
 80089a8:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a34      	ldr	r2, [pc, #208]	@ (8008a80 <UART_RxISR_8BIT+0x1b8>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d01f      	beq.n	80089f4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d018      	beq.n	80089f4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ca:	e853 3f00 	ldrex	r3, [r3]
 80089ce:	623b      	str	r3, [r7, #32]
   return(result);
 80089d0:	6a3b      	ldr	r3, [r7, #32]
 80089d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80089d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	461a      	mov	r2, r3
 80089de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80089e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089e8:	e841 2300 	strex	r3, r2, [r1]
 80089ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d1e6      	bne.n	80089c2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d12e      	bne.n	8008a5a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2200      	movs	r2, #0
 8008a00:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	e853 3f00 	ldrex	r3, [r3]
 8008a0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	f023 0310 	bic.w	r3, r3, #16
 8008a16:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	461a      	mov	r2, r3
 8008a1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008a20:	61fb      	str	r3, [r7, #28]
 8008a22:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a24:	69b9      	ldr	r1, [r7, #24]
 8008a26:	69fa      	ldr	r2, [r7, #28]
 8008a28:	e841 2300 	strex	r3, r2, [r1]
 8008a2c:	617b      	str	r3, [r7, #20]
   return(result);
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d1e6      	bne.n	8008a02 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	69db      	ldr	r3, [r3, #28]
 8008a3a:	f003 0310 	and.w	r3, r3, #16
 8008a3e:	2b10      	cmp	r3, #16
 8008a40:	d103      	bne.n	8008a4a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	2210      	movs	r2, #16
 8008a48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008a50:	4619      	mov	r1, r3
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f7ff f952 	bl	8007cfc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a58:	e00d      	b.n	8008a76 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f7f8 fafc 	bl	8001058 <HAL_UART_RxCpltCallback>
}
 8008a60:	e009      	b.n	8008a76 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	8b1b      	ldrh	r3, [r3, #24]
 8008a68:	b29a      	uxth	r2, r3
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f042 0208 	orr.w	r2, r2, #8
 8008a72:	b292      	uxth	r2, r2
 8008a74:	831a      	strh	r2, [r3, #24]
}
 8008a76:	bf00      	nop
 8008a78:	3770      	adds	r7, #112	@ 0x70
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	bf00      	nop
 8008a80:	40008000 	.word	0x40008000

08008a84 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b09c      	sub	sp, #112	@ 0x70
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a92:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a9c:	2b22      	cmp	r3, #34	@ 0x22
 8008a9e:	f040 80be 	bne.w	8008c1e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008aa8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ab0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008ab2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008ab6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008aba:	4013      	ands	r3, r2
 8008abc:	b29a      	uxth	r2, r3
 8008abe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ac0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ac6:	1c9a      	adds	r2, r3, #2
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	3b01      	subs	r3, #1
 8008ad6:	b29a      	uxth	r2, r3
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008ae4:	b29b      	uxth	r3, r3
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	f040 80a3 	bne.w	8008c32 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008af4:	e853 3f00 	ldrex	r3, [r3]
 8008af8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008afa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008afc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b00:	667b      	str	r3, [r7, #100]	@ 0x64
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	461a      	mov	r2, r3
 8008b08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b0a:	657b      	str	r3, [r7, #84]	@ 0x54
 8008b0c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b0e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008b10:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008b12:	e841 2300 	strex	r3, r2, [r1]
 8008b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008b18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d1e6      	bne.n	8008aec <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	3308      	adds	r3, #8
 8008b24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b28:	e853 3f00 	ldrex	r3, [r3]
 8008b2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b30:	f023 0301 	bic.w	r3, r3, #1
 8008b34:	663b      	str	r3, [r7, #96]	@ 0x60
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	3308      	adds	r3, #8
 8008b3c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008b3e:	643a      	str	r2, [r7, #64]	@ 0x40
 8008b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b46:	e841 2300 	strex	r3, r2, [r1]
 8008b4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d1e5      	bne.n	8008b1e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2220      	movs	r2, #32
 8008b56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2200      	movs	r2, #0
 8008b64:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	4a34      	ldr	r2, [pc, #208]	@ (8008c3c <UART_RxISR_16BIT+0x1b8>)
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	d01f      	beq.n	8008bb0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d018      	beq.n	8008bb0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b84:	6a3b      	ldr	r3, [r7, #32]
 8008b86:	e853 3f00 	ldrex	r3, [r3]
 8008b8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b8c:	69fb      	ldr	r3, [r7, #28]
 8008b8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008b92:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	461a      	mov	r2, r3
 8008b9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b9e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ba0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ba2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ba4:	e841 2300 	strex	r3, r2, [r1]
 8008ba8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d1e6      	bne.n	8008b7e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d12e      	bne.n	8008c16 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	e853 3f00 	ldrex	r3, [r3]
 8008bca:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	f023 0310 	bic.w	r3, r3, #16
 8008bd2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	461a      	mov	r2, r3
 8008bda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bdc:	61bb      	str	r3, [r7, #24]
 8008bde:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be0:	6979      	ldr	r1, [r7, #20]
 8008be2:	69ba      	ldr	r2, [r7, #24]
 8008be4:	e841 2300 	strex	r3, r2, [r1]
 8008be8:	613b      	str	r3, [r7, #16]
   return(result);
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d1e6      	bne.n	8008bbe <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	69db      	ldr	r3, [r3, #28]
 8008bf6:	f003 0310 	and.w	r3, r3, #16
 8008bfa:	2b10      	cmp	r3, #16
 8008bfc:	d103      	bne.n	8008c06 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	2210      	movs	r2, #16
 8008c04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008c0c:	4619      	mov	r1, r3
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f7ff f874 	bl	8007cfc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008c14:	e00d      	b.n	8008c32 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f7f8 fa1e 	bl	8001058 <HAL_UART_RxCpltCallback>
}
 8008c1c:	e009      	b.n	8008c32 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	8b1b      	ldrh	r3, [r3, #24]
 8008c24:	b29a      	uxth	r2, r3
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f042 0208 	orr.w	r2, r2, #8
 8008c2e:	b292      	uxth	r2, r2
 8008c30:	831a      	strh	r2, [r3, #24]
}
 8008c32:	bf00      	nop
 8008c34:	3770      	adds	r7, #112	@ 0x70
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	40008000 	.word	0x40008000

08008c40 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b083      	sub	sp, #12
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008c48:	bf00      	nop
 8008c4a:	370c      	adds	r7, #12
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr

08008c54 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b085      	sub	sp, #20
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008c62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008c66:	2b84      	cmp	r3, #132	@ 0x84
 8008c68:	d005      	beq.n	8008c76 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008c6a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	4413      	add	r3, r2
 8008c72:	3303      	adds	r3, #3
 8008c74:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008c76:	68fb      	ldr	r3, [r7, #12]
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	3714      	adds	r7, #20
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c82:	4770      	bx	lr

08008c84 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008c88:	f000 fde2 	bl	8009850 <vTaskStartScheduler>
  
  return osOK;
 8008c8c:	2300      	movs	r3, #0
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	bd80      	pop	{r7, pc}

08008c92 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008c92:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c94:	b089      	sub	sp, #36	@ 0x24
 8008c96:	af04      	add	r7, sp, #16
 8008c98:	6078      	str	r0, [r7, #4]
 8008c9a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	695b      	ldr	r3, [r3, #20]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d020      	beq.n	8008ce6 <osThreadCreate+0x54>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	699b      	ldr	r3, [r3, #24]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d01c      	beq.n	8008ce6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	685c      	ldr	r4, [r3, #4]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	691e      	ldr	r6, [r3, #16]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f7ff ffc8 	bl	8008c54 <makeFreeRtosPriority>
 8008cc4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	695b      	ldr	r3, [r3, #20]
 8008cca:	687a      	ldr	r2, [r7, #4]
 8008ccc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cce:	9202      	str	r2, [sp, #8]
 8008cd0:	9301      	str	r3, [sp, #4]
 8008cd2:	9100      	str	r1, [sp, #0]
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	4632      	mov	r2, r6
 8008cd8:	4629      	mov	r1, r5
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f000 fbd2 	bl	8009484 <xTaskCreateStatic>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	60fb      	str	r3, [r7, #12]
 8008ce4:	e01c      	b.n	8008d20 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	685c      	ldr	r4, [r3, #4]
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cf2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f7ff ffaa 	bl	8008c54 <makeFreeRtosPriority>
 8008d00:	4602      	mov	r2, r0
 8008d02:	f107 030c 	add.w	r3, r7, #12
 8008d06:	9301      	str	r3, [sp, #4]
 8008d08:	9200      	str	r2, [sp, #0]
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	4632      	mov	r2, r6
 8008d0e:	4629      	mov	r1, r5
 8008d10:	4620      	mov	r0, r4
 8008d12:	f000 fc17 	bl	8009544 <xTaskCreate>
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d001      	beq.n	8008d20 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	e000      	b.n	8008d22 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008d20:	68fb      	ldr	r3, [r7, #12]
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3714      	adds	r7, #20
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008d2a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008d2a:	b580      	push	{r7, lr}
 8008d2c:	b084      	sub	sp, #16
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d001      	beq.n	8008d40 <osDelay+0x16>
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	e000      	b.n	8008d42 <osDelay+0x18>
 8008d40:	2301      	movs	r3, #1
 8008d42:	4618      	mov	r0, r3
 8008d44:	f000 fd4e 	bl	80097e4 <vTaskDelay>
  
  return osOK;
 8008d48:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3710      	adds	r7, #16
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}

08008d52 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008d52:	b480      	push	{r7}
 8008d54:	b083      	sub	sp, #12
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f103 0208 	add.w	r2, r3, #8
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f04f 32ff 	mov.w	r2, #4294967295
 8008d6a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f103 0208 	add.w	r2, r3, #8
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f103 0208 	add.w	r2, r3, #8
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2200      	movs	r2, #0
 8008d84:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008d86:	bf00      	nop
 8008d88:	370c      	adds	r7, #12
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d90:	4770      	bx	lr

08008d92 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008d92:	b480      	push	{r7}
 8008d94:	b083      	sub	sp, #12
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008da0:	bf00      	nop
 8008da2:	370c      	adds	r7, #12
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr

08008dac <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008dac:	b480      	push	{r7}
 8008dae:	b085      	sub	sp, #20
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	68fa      	ldr	r2, [r7, #12]
 8008dc0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	689a      	ldr	r2, [r3, #8]
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	689b      	ldr	r3, [r3, #8]
 8008dce:	683a      	ldr	r2, [r7, #0]
 8008dd0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	683a      	ldr	r2, [r7, #0]
 8008dd6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	687a      	ldr	r2, [r7, #4]
 8008ddc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	1c5a      	adds	r2, r3, #1
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	601a      	str	r2, [r3, #0]
}
 8008de8:	bf00      	nop
 8008dea:	3714      	adds	r7, #20
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008df4:	b480      	push	{r7}
 8008df6:	b085      	sub	sp, #20
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e0a:	d103      	bne.n	8008e14 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	691b      	ldr	r3, [r3, #16]
 8008e10:	60fb      	str	r3, [r7, #12]
 8008e12:	e00c      	b.n	8008e2e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	3308      	adds	r3, #8
 8008e18:	60fb      	str	r3, [r7, #12]
 8008e1a:	e002      	b.n	8008e22 <vListInsert+0x2e>
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	60fb      	str	r3, [r7, #12]
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	685b      	ldr	r3, [r3, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	68ba      	ldr	r2, [r7, #8]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d2f6      	bcs.n	8008e1c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	685a      	ldr	r2, [r3, #4]
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	685b      	ldr	r3, [r3, #4]
 8008e3a:	683a      	ldr	r2, [r7, #0]
 8008e3c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	68fa      	ldr	r2, [r7, #12]
 8008e42:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	683a      	ldr	r2, [r7, #0]
 8008e48:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	687a      	ldr	r2, [r7, #4]
 8008e4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	1c5a      	adds	r2, r3, #1
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	601a      	str	r2, [r3, #0]
}
 8008e5a:	bf00      	nop
 8008e5c:	3714      	adds	r7, #20
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr

08008e66 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008e66:	b480      	push	{r7}
 8008e68:	b085      	sub	sp, #20
 8008e6a:	af00      	add	r7, sp, #0
 8008e6c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	691b      	ldr	r3, [r3, #16]
 8008e72:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	687a      	ldr	r2, [r7, #4]
 8008e7a:	6892      	ldr	r2, [r2, #8]
 8008e7c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	689b      	ldr	r3, [r3, #8]
 8008e82:	687a      	ldr	r2, [r7, #4]
 8008e84:	6852      	ldr	r2, [r2, #4]
 8008e86:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	687a      	ldr	r2, [r7, #4]
 8008e8e:	429a      	cmp	r2, r3
 8008e90:	d103      	bne.n	8008e9a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	689a      	ldr	r2, [r3, #8]
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	1e5a      	subs	r2, r3, #1
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3714      	adds	r7, #20
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb8:	4770      	bx	lr
	...

08008ebc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b084      	sub	sp, #16
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d10b      	bne.n	8008ee8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed4:	f383 8811 	msr	BASEPRI, r3
 8008ed8:	f3bf 8f6f 	isb	sy
 8008edc:	f3bf 8f4f 	dsb	sy
 8008ee0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008ee2:	bf00      	nop
 8008ee4:	bf00      	nop
 8008ee6:	e7fd      	b.n	8008ee4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008ee8:	f001 fb9e 	bl	800a628 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681a      	ldr	r2, [r3, #0]
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ef4:	68f9      	ldr	r1, [r7, #12]
 8008ef6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008ef8:	fb01 f303 	mul.w	r3, r1, r3
 8008efc:	441a      	add	r2, r3
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	2200      	movs	r2, #0
 8008f06:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f18:	3b01      	subs	r3, #1
 8008f1a:	68f9      	ldr	r1, [r7, #12]
 8008f1c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008f1e:	fb01 f303 	mul.w	r3, r1, r3
 8008f22:	441a      	add	r2, r3
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	22ff      	movs	r2, #255	@ 0xff
 8008f2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	22ff      	movs	r2, #255	@ 0xff
 8008f34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d114      	bne.n	8008f68 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	691b      	ldr	r3, [r3, #16]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d01a      	beq.n	8008f7c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	3310      	adds	r3, #16
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	f000 feda 	bl	8009d04 <xTaskRemoveFromEventList>
 8008f50:	4603      	mov	r3, r0
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d012      	beq.n	8008f7c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008f56:	4b0d      	ldr	r3, [pc, #52]	@ (8008f8c <xQueueGenericReset+0xd0>)
 8008f58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f5c:	601a      	str	r2, [r3, #0]
 8008f5e:	f3bf 8f4f 	dsb	sy
 8008f62:	f3bf 8f6f 	isb	sy
 8008f66:	e009      	b.n	8008f7c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	3310      	adds	r3, #16
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f7ff fef0 	bl	8008d52 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	3324      	adds	r3, #36	@ 0x24
 8008f76:	4618      	mov	r0, r3
 8008f78:	f7ff feeb 	bl	8008d52 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008f7c:	f001 fb86 	bl	800a68c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008f80:	2301      	movs	r3, #1
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3710      	adds	r7, #16
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}
 8008f8a:	bf00      	nop
 8008f8c:	e000ed04 	.word	0xe000ed04

08008f90 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b08a      	sub	sp, #40	@ 0x28
 8008f94:	af02      	add	r7, sp, #8
 8008f96:	60f8      	str	r0, [r7, #12]
 8008f98:	60b9      	str	r1, [r7, #8]
 8008f9a:	4613      	mov	r3, r2
 8008f9c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d10b      	bne.n	8008fbc <xQueueGenericCreate+0x2c>
	__asm volatile
 8008fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa8:	f383 8811 	msr	BASEPRI, r3
 8008fac:	f3bf 8f6f 	isb	sy
 8008fb0:	f3bf 8f4f 	dsb	sy
 8008fb4:	613b      	str	r3, [r7, #16]
}
 8008fb6:	bf00      	nop
 8008fb8:	bf00      	nop
 8008fba:	e7fd      	b.n	8008fb8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	68ba      	ldr	r2, [r7, #8]
 8008fc0:	fb02 f303 	mul.w	r3, r2, r3
 8008fc4:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008fc6:	69fb      	ldr	r3, [r7, #28]
 8008fc8:	3348      	adds	r3, #72	@ 0x48
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f001 fc4e 	bl	800a86c <pvPortMalloc>
 8008fd0:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008fd2:	69bb      	ldr	r3, [r7, #24]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d011      	beq.n	8008ffc <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008fd8:	69bb      	ldr	r3, [r7, #24]
 8008fda:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	3348      	adds	r3, #72	@ 0x48
 8008fe0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008fe2:	69bb      	ldr	r3, [r7, #24]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008fea:	79fa      	ldrb	r2, [r7, #7]
 8008fec:	69bb      	ldr	r3, [r7, #24]
 8008fee:	9300      	str	r3, [sp, #0]
 8008ff0:	4613      	mov	r3, r2
 8008ff2:	697a      	ldr	r2, [r7, #20]
 8008ff4:	68b9      	ldr	r1, [r7, #8]
 8008ff6:	68f8      	ldr	r0, [r7, #12]
 8008ff8:	f000 f805 	bl	8009006 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008ffc:	69bb      	ldr	r3, [r7, #24]
	}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3720      	adds	r7, #32
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}

08009006 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009006:	b580      	push	{r7, lr}
 8009008:	b084      	sub	sp, #16
 800900a:	af00      	add	r7, sp, #0
 800900c:	60f8      	str	r0, [r7, #12]
 800900e:	60b9      	str	r1, [r7, #8]
 8009010:	607a      	str	r2, [r7, #4]
 8009012:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d103      	bne.n	8009022 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800901a:	69bb      	ldr	r3, [r7, #24]
 800901c:	69ba      	ldr	r2, [r7, #24]
 800901e:	601a      	str	r2, [r3, #0]
 8009020:	e002      	b.n	8009028 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	687a      	ldr	r2, [r7, #4]
 8009026:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009028:	69bb      	ldr	r3, [r7, #24]
 800902a:	68fa      	ldr	r2, [r7, #12]
 800902c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800902e:	69bb      	ldr	r3, [r7, #24]
 8009030:	68ba      	ldr	r2, [r7, #8]
 8009032:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009034:	2101      	movs	r1, #1
 8009036:	69b8      	ldr	r0, [r7, #24]
 8009038:	f7ff ff40 	bl	8008ebc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800903c:	bf00      	nop
 800903e:	3710      	adds	r7, #16
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b08e      	sub	sp, #56	@ 0x38
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
 800904c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009054:	2b00      	cmp	r3, #0
 8009056:	d10b      	bne.n	8009070 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8009058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800905c:	f383 8811 	msr	BASEPRI, r3
 8009060:	f3bf 8f6f 	isb	sy
 8009064:	f3bf 8f4f 	dsb	sy
 8009068:	623b      	str	r3, [r7, #32]
}
 800906a:	bf00      	nop
 800906c:	bf00      	nop
 800906e:	e7fd      	b.n	800906c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009074:	2b00      	cmp	r3, #0
 8009076:	d00b      	beq.n	8009090 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8009078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800907c:	f383 8811 	msr	BASEPRI, r3
 8009080:	f3bf 8f6f 	isb	sy
 8009084:	f3bf 8f4f 	dsb	sy
 8009088:	61fb      	str	r3, [r7, #28]
}
 800908a:	bf00      	nop
 800908c:	bf00      	nop
 800908e:	e7fd      	b.n	800908c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d103      	bne.n	80090a0 <xQueueGiveFromISR+0x5c>
 8009098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d101      	bne.n	80090a4 <xQueueGiveFromISR+0x60>
 80090a0:	2301      	movs	r3, #1
 80090a2:	e000      	b.n	80090a6 <xQueueGiveFromISR+0x62>
 80090a4:	2300      	movs	r3, #0
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d10b      	bne.n	80090c2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80090aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ae:	f383 8811 	msr	BASEPRI, r3
 80090b2:	f3bf 8f6f 	isb	sy
 80090b6:	f3bf 8f4f 	dsb	sy
 80090ba:	61bb      	str	r3, [r7, #24]
}
 80090bc:	bf00      	nop
 80090be:	bf00      	nop
 80090c0:	e7fd      	b.n	80090be <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80090c2:	f001 fb91 	bl	800a7e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80090c6:	f3ef 8211 	mrs	r2, BASEPRI
 80090ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ce:	f383 8811 	msr	BASEPRI, r3
 80090d2:	f3bf 8f6f 	isb	sy
 80090d6:	f3bf 8f4f 	dsb	sy
 80090da:	617a      	str	r2, [r7, #20]
 80090dc:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80090de:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80090e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80090e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090e6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80090e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80090ee:	429a      	cmp	r2, r3
 80090f0:	d22b      	bcs.n	800914a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80090f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80090f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80090fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090fe:	1c5a      	adds	r2, r3, #1
 8009100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009102:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009104:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800910c:	d112      	bne.n	8009134 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800910e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009112:	2b00      	cmp	r3, #0
 8009114:	d016      	beq.n	8009144 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009118:	3324      	adds	r3, #36	@ 0x24
 800911a:	4618      	mov	r0, r3
 800911c:	f000 fdf2 	bl	8009d04 <xTaskRemoveFromEventList>
 8009120:	4603      	mov	r3, r0
 8009122:	2b00      	cmp	r3, #0
 8009124:	d00e      	beq.n	8009144 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d00b      	beq.n	8009144 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	2201      	movs	r2, #1
 8009130:	601a      	str	r2, [r3, #0]
 8009132:	e007      	b.n	8009144 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009134:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009138:	3301      	adds	r3, #1
 800913a:	b2db      	uxtb	r3, r3
 800913c:	b25a      	sxtb	r2, r3
 800913e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009140:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009144:	2301      	movs	r3, #1
 8009146:	637b      	str	r3, [r7, #52]	@ 0x34
 8009148:	e001      	b.n	800914e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800914a:	2300      	movs	r3, #0
 800914c:	637b      	str	r3, [r7, #52]	@ 0x34
 800914e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009150:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009158:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800915a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800915c:	4618      	mov	r0, r3
 800915e:	3738      	adds	r7, #56	@ 0x38
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b08e      	sub	sp, #56	@ 0x38
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
 800916c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800916e:	2300      	movs	r3, #0
 8009170:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009176:	2300      	movs	r3, #0
 8009178:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800917a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800917c:	2b00      	cmp	r3, #0
 800917e:	d10b      	bne.n	8009198 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009184:	f383 8811 	msr	BASEPRI, r3
 8009188:	f3bf 8f6f 	isb	sy
 800918c:	f3bf 8f4f 	dsb	sy
 8009190:	623b      	str	r3, [r7, #32]
}
 8009192:	bf00      	nop
 8009194:	bf00      	nop
 8009196:	e7fd      	b.n	8009194 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800919a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800919c:	2b00      	cmp	r3, #0
 800919e:	d00b      	beq.n	80091b8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80091a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091a4:	f383 8811 	msr	BASEPRI, r3
 80091a8:	f3bf 8f6f 	isb	sy
 80091ac:	f3bf 8f4f 	dsb	sy
 80091b0:	61fb      	str	r3, [r7, #28]
}
 80091b2:	bf00      	nop
 80091b4:	bf00      	nop
 80091b6:	e7fd      	b.n	80091b4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80091b8:	f000 ff6a 	bl	800a090 <xTaskGetSchedulerState>
 80091bc:	4603      	mov	r3, r0
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d102      	bne.n	80091c8 <xQueueSemaphoreTake+0x64>
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d101      	bne.n	80091cc <xQueueSemaphoreTake+0x68>
 80091c8:	2301      	movs	r3, #1
 80091ca:	e000      	b.n	80091ce <xQueueSemaphoreTake+0x6a>
 80091cc:	2300      	movs	r3, #0
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d10b      	bne.n	80091ea <xQueueSemaphoreTake+0x86>
	__asm volatile
 80091d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091d6:	f383 8811 	msr	BASEPRI, r3
 80091da:	f3bf 8f6f 	isb	sy
 80091de:	f3bf 8f4f 	dsb	sy
 80091e2:	61bb      	str	r3, [r7, #24]
}
 80091e4:	bf00      	nop
 80091e6:	bf00      	nop
 80091e8:	e7fd      	b.n	80091e6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80091ea:	f001 fa1d 	bl	800a628 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80091ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091f2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80091f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d024      	beq.n	8009244 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80091fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091fc:	1e5a      	subs	r2, r3, #1
 80091fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009200:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d104      	bne.n	8009214 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800920a:	f001 f865 	bl	800a2d8 <pvTaskIncrementMutexHeldCount>
 800920e:	4602      	mov	r2, r0
 8009210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009212:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009216:	691b      	ldr	r3, [r3, #16]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d00f      	beq.n	800923c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800921c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800921e:	3310      	adds	r3, #16
 8009220:	4618      	mov	r0, r3
 8009222:	f000 fd6f 	bl	8009d04 <xTaskRemoveFromEventList>
 8009226:	4603      	mov	r3, r0
 8009228:	2b00      	cmp	r3, #0
 800922a:	d007      	beq.n	800923c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800922c:	4b54      	ldr	r3, [pc, #336]	@ (8009380 <xQueueSemaphoreTake+0x21c>)
 800922e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009232:	601a      	str	r2, [r3, #0]
 8009234:	f3bf 8f4f 	dsb	sy
 8009238:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800923c:	f001 fa26 	bl	800a68c <vPortExitCritical>
				return pdPASS;
 8009240:	2301      	movs	r3, #1
 8009242:	e098      	b.n	8009376 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d112      	bne.n	8009270 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800924a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00b      	beq.n	8009268 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009254:	f383 8811 	msr	BASEPRI, r3
 8009258:	f3bf 8f6f 	isb	sy
 800925c:	f3bf 8f4f 	dsb	sy
 8009260:	617b      	str	r3, [r7, #20]
}
 8009262:	bf00      	nop
 8009264:	bf00      	nop
 8009266:	e7fd      	b.n	8009264 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009268:	f001 fa10 	bl	800a68c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800926c:	2300      	movs	r3, #0
 800926e:	e082      	b.n	8009376 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009272:	2b00      	cmp	r3, #0
 8009274:	d106      	bne.n	8009284 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009276:	f107 030c 	add.w	r3, r7, #12
 800927a:	4618      	mov	r0, r3
 800927c:	f000 fda6 	bl	8009dcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009280:	2301      	movs	r3, #1
 8009282:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009284:	f001 fa02 	bl	800a68c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009288:	f000 fb4c 	bl	8009924 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800928c:	f001 f9cc 	bl	800a628 <vPortEnterCritical>
 8009290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009292:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009296:	b25b      	sxtb	r3, r3
 8009298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800929c:	d103      	bne.n	80092a6 <xQueueSemaphoreTake+0x142>
 800929e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092a0:	2200      	movs	r2, #0
 80092a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80092ac:	b25b      	sxtb	r3, r3
 80092ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092b2:	d103      	bne.n	80092bc <xQueueSemaphoreTake+0x158>
 80092b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092b6:	2200      	movs	r2, #0
 80092b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80092bc:	f001 f9e6 	bl	800a68c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80092c0:	463a      	mov	r2, r7
 80092c2:	f107 030c 	add.w	r3, r7, #12
 80092c6:	4611      	mov	r1, r2
 80092c8:	4618      	mov	r0, r3
 80092ca:	f000 fd95 	bl	8009df8 <xTaskCheckForTimeOut>
 80092ce:	4603      	mov	r3, r0
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d132      	bne.n	800933a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80092d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80092d6:	f000 f8bf 	bl	8009458 <prvIsQueueEmpty>
 80092da:	4603      	mov	r3, r0
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d026      	beq.n	800932e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80092e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d109      	bne.n	80092fc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80092e8:	f001 f99e 	bl	800a628 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80092ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092ee:	689b      	ldr	r3, [r3, #8]
 80092f0:	4618      	mov	r0, r3
 80092f2:	f000 feeb 	bl	800a0cc <xTaskPriorityInherit>
 80092f6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80092f8:	f001 f9c8 	bl	800a68c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80092fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092fe:	3324      	adds	r3, #36	@ 0x24
 8009300:	683a      	ldr	r2, [r7, #0]
 8009302:	4611      	mov	r1, r2
 8009304:	4618      	mov	r0, r3
 8009306:	f000 fcd7 	bl	8009cb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800930a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800930c:	f000 f852 	bl	80093b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009310:	f000 fb16 	bl	8009940 <xTaskResumeAll>
 8009314:	4603      	mov	r3, r0
 8009316:	2b00      	cmp	r3, #0
 8009318:	f47f af67 	bne.w	80091ea <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800931c:	4b18      	ldr	r3, [pc, #96]	@ (8009380 <xQueueSemaphoreTake+0x21c>)
 800931e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009322:	601a      	str	r2, [r3, #0]
 8009324:	f3bf 8f4f 	dsb	sy
 8009328:	f3bf 8f6f 	isb	sy
 800932c:	e75d      	b.n	80091ea <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800932e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009330:	f000 f840 	bl	80093b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009334:	f000 fb04 	bl	8009940 <xTaskResumeAll>
 8009338:	e757      	b.n	80091ea <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800933a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800933c:	f000 f83a 	bl	80093b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009340:	f000 fafe 	bl	8009940 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009344:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009346:	f000 f887 	bl	8009458 <prvIsQueueEmpty>
 800934a:	4603      	mov	r3, r0
 800934c:	2b00      	cmp	r3, #0
 800934e:	f43f af4c 	beq.w	80091ea <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009354:	2b00      	cmp	r3, #0
 8009356:	d00d      	beq.n	8009374 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009358:	f001 f966 	bl	800a628 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800935c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800935e:	f000 f811 	bl	8009384 <prvGetDisinheritPriorityAfterTimeout>
 8009362:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009366:	689b      	ldr	r3, [r3, #8]
 8009368:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800936a:	4618      	mov	r0, r3
 800936c:	f000 ff24 	bl	800a1b8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009370:	f001 f98c 	bl	800a68c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009374:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009376:	4618      	mov	r0, r3
 8009378:	3738      	adds	r7, #56	@ 0x38
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
 800937e:	bf00      	nop
 8009380:	e000ed04 	.word	0xe000ed04

08009384 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009384:	b480      	push	{r7}
 8009386:	b085      	sub	sp, #20
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009390:	2b00      	cmp	r3, #0
 8009392:	d006      	beq.n	80093a2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f1c3 0307 	rsb	r3, r3, #7
 800939e:	60fb      	str	r3, [r7, #12]
 80093a0:	e001      	b.n	80093a6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80093a2:	2300      	movs	r3, #0
 80093a4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80093a6:	68fb      	ldr	r3, [r7, #12]
	}
 80093a8:	4618      	mov	r0, r3
 80093aa:	3714      	adds	r7, #20
 80093ac:	46bd      	mov	sp, r7
 80093ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b2:	4770      	bx	lr

080093b4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b084      	sub	sp, #16
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80093bc:	f001 f934 	bl	800a628 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093c6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80093c8:	e011      	b.n	80093ee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d012      	beq.n	80093f8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	3324      	adds	r3, #36	@ 0x24
 80093d6:	4618      	mov	r0, r3
 80093d8:	f000 fc94 	bl	8009d04 <xTaskRemoveFromEventList>
 80093dc:	4603      	mov	r3, r0
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d001      	beq.n	80093e6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80093e2:	f000 fd6d 	bl	8009ec0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80093e6:	7bfb      	ldrb	r3, [r7, #15]
 80093e8:	3b01      	subs	r3, #1
 80093ea:	b2db      	uxtb	r3, r3
 80093ec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80093ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	dce9      	bgt.n	80093ca <prvUnlockQueue+0x16>
 80093f6:	e000      	b.n	80093fa <prvUnlockQueue+0x46>
					break;
 80093f8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	22ff      	movs	r2, #255	@ 0xff
 80093fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009402:	f001 f943 	bl	800a68c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009406:	f001 f90f 	bl	800a628 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009410:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009412:	e011      	b.n	8009438 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	691b      	ldr	r3, [r3, #16]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d012      	beq.n	8009442 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	3310      	adds	r3, #16
 8009420:	4618      	mov	r0, r3
 8009422:	f000 fc6f 	bl	8009d04 <xTaskRemoveFromEventList>
 8009426:	4603      	mov	r3, r0
 8009428:	2b00      	cmp	r3, #0
 800942a:	d001      	beq.n	8009430 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800942c:	f000 fd48 	bl	8009ec0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009430:	7bbb      	ldrb	r3, [r7, #14]
 8009432:	3b01      	subs	r3, #1
 8009434:	b2db      	uxtb	r3, r3
 8009436:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009438:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800943c:	2b00      	cmp	r3, #0
 800943e:	dce9      	bgt.n	8009414 <prvUnlockQueue+0x60>
 8009440:	e000      	b.n	8009444 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009442:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	22ff      	movs	r2, #255	@ 0xff
 8009448:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800944c:	f001 f91e 	bl	800a68c <vPortExitCritical>
}
 8009450:	bf00      	nop
 8009452:	3710      	adds	r7, #16
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}

08009458 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b084      	sub	sp, #16
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009460:	f001 f8e2 	bl	800a628 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009468:	2b00      	cmp	r3, #0
 800946a:	d102      	bne.n	8009472 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800946c:	2301      	movs	r3, #1
 800946e:	60fb      	str	r3, [r7, #12]
 8009470:	e001      	b.n	8009476 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009472:	2300      	movs	r3, #0
 8009474:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009476:	f001 f909 	bl	800a68c <vPortExitCritical>

	return xReturn;
 800947a:	68fb      	ldr	r3, [r7, #12]
}
 800947c:	4618      	mov	r0, r3
 800947e:	3710      	adds	r7, #16
 8009480:	46bd      	mov	sp, r7
 8009482:	bd80      	pop	{r7, pc}

08009484 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009484:	b580      	push	{r7, lr}
 8009486:	b08e      	sub	sp, #56	@ 0x38
 8009488:	af04      	add	r7, sp, #16
 800948a:	60f8      	str	r0, [r7, #12]
 800948c:	60b9      	str	r1, [r7, #8]
 800948e:	607a      	str	r2, [r7, #4]
 8009490:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009494:	2b00      	cmp	r3, #0
 8009496:	d10b      	bne.n	80094b0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800949c:	f383 8811 	msr	BASEPRI, r3
 80094a0:	f3bf 8f6f 	isb	sy
 80094a4:	f3bf 8f4f 	dsb	sy
 80094a8:	623b      	str	r3, [r7, #32]
}
 80094aa:	bf00      	nop
 80094ac:	bf00      	nop
 80094ae:	e7fd      	b.n	80094ac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80094b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d10b      	bne.n	80094ce <xTaskCreateStatic+0x4a>
	__asm volatile
 80094b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ba:	f383 8811 	msr	BASEPRI, r3
 80094be:	f3bf 8f6f 	isb	sy
 80094c2:	f3bf 8f4f 	dsb	sy
 80094c6:	61fb      	str	r3, [r7, #28]
}
 80094c8:	bf00      	nop
 80094ca:	bf00      	nop
 80094cc:	e7fd      	b.n	80094ca <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80094ce:	23a0      	movs	r3, #160	@ 0xa0
 80094d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80094d2:	693b      	ldr	r3, [r7, #16]
 80094d4:	2ba0      	cmp	r3, #160	@ 0xa0
 80094d6:	d00b      	beq.n	80094f0 <xTaskCreateStatic+0x6c>
	__asm volatile
 80094d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094dc:	f383 8811 	msr	BASEPRI, r3
 80094e0:	f3bf 8f6f 	isb	sy
 80094e4:	f3bf 8f4f 	dsb	sy
 80094e8:	61bb      	str	r3, [r7, #24]
}
 80094ea:	bf00      	nop
 80094ec:	bf00      	nop
 80094ee:	e7fd      	b.n	80094ec <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80094f0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80094f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d01e      	beq.n	8009536 <xTaskCreateStatic+0xb2>
 80094f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d01b      	beq.n	8009536 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80094fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009500:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009504:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009506:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800950a:	2202      	movs	r2, #2
 800950c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009510:	2300      	movs	r3, #0
 8009512:	9303      	str	r3, [sp, #12]
 8009514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009516:	9302      	str	r3, [sp, #8]
 8009518:	f107 0314 	add.w	r3, r7, #20
 800951c:	9301      	str	r3, [sp, #4]
 800951e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009520:	9300      	str	r3, [sp, #0]
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	687a      	ldr	r2, [r7, #4]
 8009526:	68b9      	ldr	r1, [r7, #8]
 8009528:	68f8      	ldr	r0, [r7, #12]
 800952a:	f000 f851 	bl	80095d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800952e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009530:	f000 f8ee 	bl	8009710 <prvAddNewTaskToReadyList>
 8009534:	e001      	b.n	800953a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009536:	2300      	movs	r3, #0
 8009538:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800953a:	697b      	ldr	r3, [r7, #20]
	}
 800953c:	4618      	mov	r0, r3
 800953e:	3728      	adds	r7, #40	@ 0x28
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009544:	b580      	push	{r7, lr}
 8009546:	b08c      	sub	sp, #48	@ 0x30
 8009548:	af04      	add	r7, sp, #16
 800954a:	60f8      	str	r0, [r7, #12]
 800954c:	60b9      	str	r1, [r7, #8]
 800954e:	603b      	str	r3, [r7, #0]
 8009550:	4613      	mov	r3, r2
 8009552:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009554:	88fb      	ldrh	r3, [r7, #6]
 8009556:	009b      	lsls	r3, r3, #2
 8009558:	4618      	mov	r0, r3
 800955a:	f001 f987 	bl	800a86c <pvPortMalloc>
 800955e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009560:	697b      	ldr	r3, [r7, #20]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d00e      	beq.n	8009584 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009566:	20a0      	movs	r0, #160	@ 0xa0
 8009568:	f001 f980 	bl	800a86c <pvPortMalloc>
 800956c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800956e:	69fb      	ldr	r3, [r7, #28]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d003      	beq.n	800957c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009574:	69fb      	ldr	r3, [r7, #28]
 8009576:	697a      	ldr	r2, [r7, #20]
 8009578:	631a      	str	r2, [r3, #48]	@ 0x30
 800957a:	e005      	b.n	8009588 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800957c:	6978      	ldr	r0, [r7, #20]
 800957e:	f001 fa43 	bl	800aa08 <vPortFree>
 8009582:	e001      	b.n	8009588 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009584:	2300      	movs	r3, #0
 8009586:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009588:	69fb      	ldr	r3, [r7, #28]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d017      	beq.n	80095be <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800958e:	69fb      	ldr	r3, [r7, #28]
 8009590:	2200      	movs	r2, #0
 8009592:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009596:	88fa      	ldrh	r2, [r7, #6]
 8009598:	2300      	movs	r3, #0
 800959a:	9303      	str	r3, [sp, #12]
 800959c:	69fb      	ldr	r3, [r7, #28]
 800959e:	9302      	str	r3, [sp, #8]
 80095a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095a2:	9301      	str	r3, [sp, #4]
 80095a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095a6:	9300      	str	r3, [sp, #0]
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	68b9      	ldr	r1, [r7, #8]
 80095ac:	68f8      	ldr	r0, [r7, #12]
 80095ae:	f000 f80f 	bl	80095d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80095b2:	69f8      	ldr	r0, [r7, #28]
 80095b4:	f000 f8ac 	bl	8009710 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80095b8:	2301      	movs	r3, #1
 80095ba:	61bb      	str	r3, [r7, #24]
 80095bc:	e002      	b.n	80095c4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80095be:	f04f 33ff 	mov.w	r3, #4294967295
 80095c2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80095c4:	69bb      	ldr	r3, [r7, #24]
	}
 80095c6:	4618      	mov	r0, r3
 80095c8:	3720      	adds	r7, #32
 80095ca:	46bd      	mov	sp, r7
 80095cc:	bd80      	pop	{r7, pc}
	...

080095d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b088      	sub	sp, #32
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	60f8      	str	r0, [r7, #12]
 80095d8:	60b9      	str	r1, [r7, #8]
 80095da:	607a      	str	r2, [r7, #4]
 80095dc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80095de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80095e8:	3b01      	subs	r3, #1
 80095ea:	009b      	lsls	r3, r3, #2
 80095ec:	4413      	add	r3, r2
 80095ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80095f0:	69bb      	ldr	r3, [r7, #24]
 80095f2:	f023 0307 	bic.w	r3, r3, #7
 80095f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80095f8:	69bb      	ldr	r3, [r7, #24]
 80095fa:	f003 0307 	and.w	r3, r3, #7
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d00b      	beq.n	800961a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009606:	f383 8811 	msr	BASEPRI, r3
 800960a:	f3bf 8f6f 	isb	sy
 800960e:	f3bf 8f4f 	dsb	sy
 8009612:	617b      	str	r3, [r7, #20]
}
 8009614:	bf00      	nop
 8009616:	bf00      	nop
 8009618:	e7fd      	b.n	8009616 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d01f      	beq.n	8009660 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009620:	2300      	movs	r3, #0
 8009622:	61fb      	str	r3, [r7, #28]
 8009624:	e012      	b.n	800964c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009626:	68ba      	ldr	r2, [r7, #8]
 8009628:	69fb      	ldr	r3, [r7, #28]
 800962a:	4413      	add	r3, r2
 800962c:	7819      	ldrb	r1, [r3, #0]
 800962e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009630:	69fb      	ldr	r3, [r7, #28]
 8009632:	4413      	add	r3, r2
 8009634:	3334      	adds	r3, #52	@ 0x34
 8009636:	460a      	mov	r2, r1
 8009638:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800963a:	68ba      	ldr	r2, [r7, #8]
 800963c:	69fb      	ldr	r3, [r7, #28]
 800963e:	4413      	add	r3, r2
 8009640:	781b      	ldrb	r3, [r3, #0]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d006      	beq.n	8009654 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009646:	69fb      	ldr	r3, [r7, #28]
 8009648:	3301      	adds	r3, #1
 800964a:	61fb      	str	r3, [r7, #28]
 800964c:	69fb      	ldr	r3, [r7, #28]
 800964e:	2b0f      	cmp	r3, #15
 8009650:	d9e9      	bls.n	8009626 <prvInitialiseNewTask+0x56>
 8009652:	e000      	b.n	8009656 <prvInitialiseNewTask+0x86>
			{
				break;
 8009654:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009658:	2200      	movs	r2, #0
 800965a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800965e:	e003      	b.n	8009668 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009662:	2200      	movs	r2, #0
 8009664:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800966a:	2b06      	cmp	r3, #6
 800966c:	d901      	bls.n	8009672 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800966e:	2306      	movs	r3, #6
 8009670:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009674:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009676:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800967a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800967c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800967e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009680:	2200      	movs	r2, #0
 8009682:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009686:	3304      	adds	r3, #4
 8009688:	4618      	mov	r0, r3
 800968a:	f7ff fb82 	bl	8008d92 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800968e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009690:	3318      	adds	r3, #24
 8009692:	4618      	mov	r0, r3
 8009694:	f7ff fb7d 	bl	8008d92 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800969a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800969c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800969e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096a0:	f1c3 0207 	rsb	r2, r3, #7
 80096a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80096a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096ac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80096ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b0:	2200      	movs	r2, #0
 80096b2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80096b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b8:	2200      	movs	r2, #0
 80096ba:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80096be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096c0:	334c      	adds	r3, #76	@ 0x4c
 80096c2:	224c      	movs	r2, #76	@ 0x4c
 80096c4:	2100      	movs	r1, #0
 80096c6:	4618      	mov	r0, r3
 80096c8:	f001 fd86 	bl	800b1d8 <memset>
 80096cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ce:	4a0d      	ldr	r2, [pc, #52]	@ (8009704 <prvInitialiseNewTask+0x134>)
 80096d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80096d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096d4:	4a0c      	ldr	r2, [pc, #48]	@ (8009708 <prvInitialiseNewTask+0x138>)
 80096d6:	655a      	str	r2, [r3, #84]	@ 0x54
 80096d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096da:	4a0c      	ldr	r2, [pc, #48]	@ (800970c <prvInitialiseNewTask+0x13c>)
 80096dc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80096de:	683a      	ldr	r2, [r7, #0]
 80096e0:	68f9      	ldr	r1, [r7, #12]
 80096e2:	69b8      	ldr	r0, [r7, #24]
 80096e4:	f000 fe72 	bl	800a3cc <pxPortInitialiseStack>
 80096e8:	4602      	mov	r2, r0
 80096ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80096ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d002      	beq.n	80096fa <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80096f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80096fa:	bf00      	nop
 80096fc:	3720      	adds	r7, #32
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}
 8009702:	bf00      	nop
 8009704:	200055fc 	.word	0x200055fc
 8009708:	20005664 	.word	0x20005664
 800970c:	200056cc 	.word	0x200056cc

08009710 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b082      	sub	sp, #8
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009718:	f000 ff86 	bl	800a628 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800971c:	4b2a      	ldr	r3, [pc, #168]	@ (80097c8 <prvAddNewTaskToReadyList+0xb8>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	3301      	adds	r3, #1
 8009722:	4a29      	ldr	r2, [pc, #164]	@ (80097c8 <prvAddNewTaskToReadyList+0xb8>)
 8009724:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009726:	4b29      	ldr	r3, [pc, #164]	@ (80097cc <prvAddNewTaskToReadyList+0xbc>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d109      	bne.n	8009742 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800972e:	4a27      	ldr	r2, [pc, #156]	@ (80097cc <prvAddNewTaskToReadyList+0xbc>)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009734:	4b24      	ldr	r3, [pc, #144]	@ (80097c8 <prvAddNewTaskToReadyList+0xb8>)
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	2b01      	cmp	r3, #1
 800973a:	d110      	bne.n	800975e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800973c:	f000 fbe4 	bl	8009f08 <prvInitialiseTaskLists>
 8009740:	e00d      	b.n	800975e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009742:	4b23      	ldr	r3, [pc, #140]	@ (80097d0 <prvAddNewTaskToReadyList+0xc0>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d109      	bne.n	800975e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800974a:	4b20      	ldr	r3, [pc, #128]	@ (80097cc <prvAddNewTaskToReadyList+0xbc>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009754:	429a      	cmp	r2, r3
 8009756:	d802      	bhi.n	800975e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009758:	4a1c      	ldr	r2, [pc, #112]	@ (80097cc <prvAddNewTaskToReadyList+0xbc>)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800975e:	4b1d      	ldr	r3, [pc, #116]	@ (80097d4 <prvAddNewTaskToReadyList+0xc4>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	3301      	adds	r3, #1
 8009764:	4a1b      	ldr	r2, [pc, #108]	@ (80097d4 <prvAddNewTaskToReadyList+0xc4>)
 8009766:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800976c:	2201      	movs	r2, #1
 800976e:	409a      	lsls	r2, r3
 8009770:	4b19      	ldr	r3, [pc, #100]	@ (80097d8 <prvAddNewTaskToReadyList+0xc8>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4313      	orrs	r3, r2
 8009776:	4a18      	ldr	r2, [pc, #96]	@ (80097d8 <prvAddNewTaskToReadyList+0xc8>)
 8009778:	6013      	str	r3, [r2, #0]
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800977e:	4613      	mov	r3, r2
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	4413      	add	r3, r2
 8009784:	009b      	lsls	r3, r3, #2
 8009786:	4a15      	ldr	r2, [pc, #84]	@ (80097dc <prvAddNewTaskToReadyList+0xcc>)
 8009788:	441a      	add	r2, r3
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	3304      	adds	r3, #4
 800978e:	4619      	mov	r1, r3
 8009790:	4610      	mov	r0, r2
 8009792:	f7ff fb0b 	bl	8008dac <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009796:	f000 ff79 	bl	800a68c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800979a:	4b0d      	ldr	r3, [pc, #52]	@ (80097d0 <prvAddNewTaskToReadyList+0xc0>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d00e      	beq.n	80097c0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80097a2:	4b0a      	ldr	r3, [pc, #40]	@ (80097cc <prvAddNewTaskToReadyList+0xbc>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ac:	429a      	cmp	r2, r3
 80097ae:	d207      	bcs.n	80097c0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80097b0:	4b0b      	ldr	r3, [pc, #44]	@ (80097e0 <prvAddNewTaskToReadyList+0xd0>)
 80097b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097b6:	601a      	str	r2, [r3, #0]
 80097b8:	f3bf 8f4f 	dsb	sy
 80097bc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80097c0:	bf00      	nop
 80097c2:	3708      	adds	r7, #8
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}
 80097c8:	20000788 	.word	0x20000788
 80097cc:	20000688 	.word	0x20000688
 80097d0:	20000794 	.word	0x20000794
 80097d4:	200007a4 	.word	0x200007a4
 80097d8:	20000790 	.word	0x20000790
 80097dc:	2000068c 	.word	0x2000068c
 80097e0:	e000ed04 	.word	0xe000ed04

080097e4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b084      	sub	sp, #16
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80097ec:	2300      	movs	r3, #0
 80097ee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d018      	beq.n	8009828 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80097f6:	4b14      	ldr	r3, [pc, #80]	@ (8009848 <vTaskDelay+0x64>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d00b      	beq.n	8009816 <vTaskDelay+0x32>
	__asm volatile
 80097fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009802:	f383 8811 	msr	BASEPRI, r3
 8009806:	f3bf 8f6f 	isb	sy
 800980a:	f3bf 8f4f 	dsb	sy
 800980e:	60bb      	str	r3, [r7, #8]
}
 8009810:	bf00      	nop
 8009812:	bf00      	nop
 8009814:	e7fd      	b.n	8009812 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009816:	f000 f885 	bl	8009924 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800981a:	2100      	movs	r1, #0
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f000 fd6f 	bl	800a300 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009822:	f000 f88d 	bl	8009940 <xTaskResumeAll>
 8009826:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d107      	bne.n	800983e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800982e:	4b07      	ldr	r3, [pc, #28]	@ (800984c <vTaskDelay+0x68>)
 8009830:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009834:	601a      	str	r2, [r3, #0]
 8009836:	f3bf 8f4f 	dsb	sy
 800983a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800983e:	bf00      	nop
 8009840:	3710      	adds	r7, #16
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}
 8009846:	bf00      	nop
 8009848:	200007b0 	.word	0x200007b0
 800984c:	e000ed04 	.word	0xe000ed04

08009850 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b08a      	sub	sp, #40	@ 0x28
 8009854:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009856:	2300      	movs	r3, #0
 8009858:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800985a:	2300      	movs	r3, #0
 800985c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800985e:	463a      	mov	r2, r7
 8009860:	1d39      	adds	r1, r7, #4
 8009862:	f107 0308 	add.w	r3, r7, #8
 8009866:	4618      	mov	r0, r3
 8009868:	f7f6 feec 	bl	8000644 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800986c:	6839      	ldr	r1, [r7, #0]
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	68ba      	ldr	r2, [r7, #8]
 8009872:	9202      	str	r2, [sp, #8]
 8009874:	9301      	str	r3, [sp, #4]
 8009876:	2300      	movs	r3, #0
 8009878:	9300      	str	r3, [sp, #0]
 800987a:	2300      	movs	r3, #0
 800987c:	460a      	mov	r2, r1
 800987e:	4921      	ldr	r1, [pc, #132]	@ (8009904 <vTaskStartScheduler+0xb4>)
 8009880:	4821      	ldr	r0, [pc, #132]	@ (8009908 <vTaskStartScheduler+0xb8>)
 8009882:	f7ff fdff 	bl	8009484 <xTaskCreateStatic>
 8009886:	4603      	mov	r3, r0
 8009888:	4a20      	ldr	r2, [pc, #128]	@ (800990c <vTaskStartScheduler+0xbc>)
 800988a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800988c:	4b1f      	ldr	r3, [pc, #124]	@ (800990c <vTaskStartScheduler+0xbc>)
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d002      	beq.n	800989a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009894:	2301      	movs	r3, #1
 8009896:	617b      	str	r3, [r7, #20]
 8009898:	e001      	b.n	800989e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800989a:	2300      	movs	r3, #0
 800989c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	2b01      	cmp	r3, #1
 80098a2:	d11b      	bne.n	80098dc <vTaskStartScheduler+0x8c>
	__asm volatile
 80098a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098a8:	f383 8811 	msr	BASEPRI, r3
 80098ac:	f3bf 8f6f 	isb	sy
 80098b0:	f3bf 8f4f 	dsb	sy
 80098b4:	613b      	str	r3, [r7, #16]
}
 80098b6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80098b8:	4b15      	ldr	r3, [pc, #84]	@ (8009910 <vTaskStartScheduler+0xc0>)
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	334c      	adds	r3, #76	@ 0x4c
 80098be:	4a15      	ldr	r2, [pc, #84]	@ (8009914 <vTaskStartScheduler+0xc4>)
 80098c0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80098c2:	4b15      	ldr	r3, [pc, #84]	@ (8009918 <vTaskStartScheduler+0xc8>)
 80098c4:	f04f 32ff 	mov.w	r2, #4294967295
 80098c8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80098ca:	4b14      	ldr	r3, [pc, #80]	@ (800991c <vTaskStartScheduler+0xcc>)
 80098cc:	2201      	movs	r2, #1
 80098ce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80098d0:	4b13      	ldr	r3, [pc, #76]	@ (8009920 <vTaskStartScheduler+0xd0>)
 80098d2:	2200      	movs	r2, #0
 80098d4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80098d6:	f000 fe03 	bl	800a4e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80098da:	e00f      	b.n	80098fc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098e2:	d10b      	bne.n	80098fc <vTaskStartScheduler+0xac>
	__asm volatile
 80098e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098e8:	f383 8811 	msr	BASEPRI, r3
 80098ec:	f3bf 8f6f 	isb	sy
 80098f0:	f3bf 8f4f 	dsb	sy
 80098f4:	60fb      	str	r3, [r7, #12]
}
 80098f6:	bf00      	nop
 80098f8:	bf00      	nop
 80098fa:	e7fd      	b.n	80098f8 <vTaskStartScheduler+0xa8>
}
 80098fc:	bf00      	nop
 80098fe:	3718      	adds	r7, #24
 8009900:	46bd      	mov	sp, r7
 8009902:	bd80      	pop	{r7, pc}
 8009904:	0800c62c 	.word	0x0800c62c
 8009908:	08009ed9 	.word	0x08009ed9
 800990c:	200007ac 	.word	0x200007ac
 8009910:	20000688 	.word	0x20000688
 8009914:	2000001c 	.word	0x2000001c
 8009918:	200007a8 	.word	0x200007a8
 800991c:	20000794 	.word	0x20000794
 8009920:	2000078c 	.word	0x2000078c

08009924 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009924:	b480      	push	{r7}
 8009926:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009928:	4b04      	ldr	r3, [pc, #16]	@ (800993c <vTaskSuspendAll+0x18>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	3301      	adds	r3, #1
 800992e:	4a03      	ldr	r2, [pc, #12]	@ (800993c <vTaskSuspendAll+0x18>)
 8009930:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009932:	bf00      	nop
 8009934:	46bd      	mov	sp, r7
 8009936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993a:	4770      	bx	lr
 800993c:	200007b0 	.word	0x200007b0

08009940 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b084      	sub	sp, #16
 8009944:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009946:	2300      	movs	r3, #0
 8009948:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800994a:	2300      	movs	r3, #0
 800994c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800994e:	4b42      	ldr	r3, [pc, #264]	@ (8009a58 <xTaskResumeAll+0x118>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d10b      	bne.n	800996e <xTaskResumeAll+0x2e>
	__asm volatile
 8009956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800995a:	f383 8811 	msr	BASEPRI, r3
 800995e:	f3bf 8f6f 	isb	sy
 8009962:	f3bf 8f4f 	dsb	sy
 8009966:	603b      	str	r3, [r7, #0]
}
 8009968:	bf00      	nop
 800996a:	bf00      	nop
 800996c:	e7fd      	b.n	800996a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800996e:	f000 fe5b 	bl	800a628 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009972:	4b39      	ldr	r3, [pc, #228]	@ (8009a58 <xTaskResumeAll+0x118>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	3b01      	subs	r3, #1
 8009978:	4a37      	ldr	r2, [pc, #220]	@ (8009a58 <xTaskResumeAll+0x118>)
 800997a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800997c:	4b36      	ldr	r3, [pc, #216]	@ (8009a58 <xTaskResumeAll+0x118>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d161      	bne.n	8009a48 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009984:	4b35      	ldr	r3, [pc, #212]	@ (8009a5c <xTaskResumeAll+0x11c>)
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d05d      	beq.n	8009a48 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800998c:	e02e      	b.n	80099ec <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800998e:	4b34      	ldr	r3, [pc, #208]	@ (8009a60 <xTaskResumeAll+0x120>)
 8009990:	68db      	ldr	r3, [r3, #12]
 8009992:	68db      	ldr	r3, [r3, #12]
 8009994:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	3318      	adds	r3, #24
 800999a:	4618      	mov	r0, r3
 800999c:	f7ff fa63 	bl	8008e66 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	3304      	adds	r3, #4
 80099a4:	4618      	mov	r0, r3
 80099a6:	f7ff fa5e 	bl	8008e66 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099ae:	2201      	movs	r2, #1
 80099b0:	409a      	lsls	r2, r3
 80099b2:	4b2c      	ldr	r3, [pc, #176]	@ (8009a64 <xTaskResumeAll+0x124>)
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4313      	orrs	r3, r2
 80099b8:	4a2a      	ldr	r2, [pc, #168]	@ (8009a64 <xTaskResumeAll+0x124>)
 80099ba:	6013      	str	r3, [r2, #0]
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099c0:	4613      	mov	r3, r2
 80099c2:	009b      	lsls	r3, r3, #2
 80099c4:	4413      	add	r3, r2
 80099c6:	009b      	lsls	r3, r3, #2
 80099c8:	4a27      	ldr	r2, [pc, #156]	@ (8009a68 <xTaskResumeAll+0x128>)
 80099ca:	441a      	add	r2, r3
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	3304      	adds	r3, #4
 80099d0:	4619      	mov	r1, r3
 80099d2:	4610      	mov	r0, r2
 80099d4:	f7ff f9ea 	bl	8008dac <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099dc:	4b23      	ldr	r3, [pc, #140]	@ (8009a6c <xTaskResumeAll+0x12c>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099e2:	429a      	cmp	r2, r3
 80099e4:	d302      	bcc.n	80099ec <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80099e6:	4b22      	ldr	r3, [pc, #136]	@ (8009a70 <xTaskResumeAll+0x130>)
 80099e8:	2201      	movs	r2, #1
 80099ea:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80099ec:	4b1c      	ldr	r3, [pc, #112]	@ (8009a60 <xTaskResumeAll+0x120>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d1cc      	bne.n	800998e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d001      	beq.n	80099fe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80099fa:	f000 fb29 	bl	800a050 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80099fe:	4b1d      	ldr	r3, [pc, #116]	@ (8009a74 <xTaskResumeAll+0x134>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d010      	beq.n	8009a2c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009a0a:	f000 f837 	bl	8009a7c <xTaskIncrementTick>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d002      	beq.n	8009a1a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009a14:	4b16      	ldr	r3, [pc, #88]	@ (8009a70 <xTaskResumeAll+0x130>)
 8009a16:	2201      	movs	r2, #1
 8009a18:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	3b01      	subs	r3, #1
 8009a1e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d1f1      	bne.n	8009a0a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009a26:	4b13      	ldr	r3, [pc, #76]	@ (8009a74 <xTaskResumeAll+0x134>)
 8009a28:	2200      	movs	r2, #0
 8009a2a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009a2c:	4b10      	ldr	r3, [pc, #64]	@ (8009a70 <xTaskResumeAll+0x130>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d009      	beq.n	8009a48 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009a34:	2301      	movs	r3, #1
 8009a36:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009a38:	4b0f      	ldr	r3, [pc, #60]	@ (8009a78 <xTaskResumeAll+0x138>)
 8009a3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a3e:	601a      	str	r2, [r3, #0]
 8009a40:	f3bf 8f4f 	dsb	sy
 8009a44:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009a48:	f000 fe20 	bl	800a68c <vPortExitCritical>

	return xAlreadyYielded;
 8009a4c:	68bb      	ldr	r3, [r7, #8]
}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	3710      	adds	r7, #16
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}
 8009a56:	bf00      	nop
 8009a58:	200007b0 	.word	0x200007b0
 8009a5c:	20000788 	.word	0x20000788
 8009a60:	20000748 	.word	0x20000748
 8009a64:	20000790 	.word	0x20000790
 8009a68:	2000068c 	.word	0x2000068c
 8009a6c:	20000688 	.word	0x20000688
 8009a70:	2000079c 	.word	0x2000079c
 8009a74:	20000798 	.word	0x20000798
 8009a78:	e000ed04 	.word	0xe000ed04

08009a7c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b086      	sub	sp, #24
 8009a80:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009a82:	2300      	movs	r3, #0
 8009a84:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a86:	4b4f      	ldr	r3, [pc, #316]	@ (8009bc4 <xTaskIncrementTick+0x148>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	f040 808f 	bne.w	8009bae <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009a90:	4b4d      	ldr	r3, [pc, #308]	@ (8009bc8 <xTaskIncrementTick+0x14c>)
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	3301      	adds	r3, #1
 8009a96:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009a98:	4a4b      	ldr	r2, [pc, #300]	@ (8009bc8 <xTaskIncrementTick+0x14c>)
 8009a9a:	693b      	ldr	r3, [r7, #16]
 8009a9c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009a9e:	693b      	ldr	r3, [r7, #16]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d121      	bne.n	8009ae8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009aa4:	4b49      	ldr	r3, [pc, #292]	@ (8009bcc <xTaskIncrementTick+0x150>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d00b      	beq.n	8009ac6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ab2:	f383 8811 	msr	BASEPRI, r3
 8009ab6:	f3bf 8f6f 	isb	sy
 8009aba:	f3bf 8f4f 	dsb	sy
 8009abe:	603b      	str	r3, [r7, #0]
}
 8009ac0:	bf00      	nop
 8009ac2:	bf00      	nop
 8009ac4:	e7fd      	b.n	8009ac2 <xTaskIncrementTick+0x46>
 8009ac6:	4b41      	ldr	r3, [pc, #260]	@ (8009bcc <xTaskIncrementTick+0x150>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	60fb      	str	r3, [r7, #12]
 8009acc:	4b40      	ldr	r3, [pc, #256]	@ (8009bd0 <xTaskIncrementTick+0x154>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	4a3e      	ldr	r2, [pc, #248]	@ (8009bcc <xTaskIncrementTick+0x150>)
 8009ad2:	6013      	str	r3, [r2, #0]
 8009ad4:	4a3e      	ldr	r2, [pc, #248]	@ (8009bd0 <xTaskIncrementTick+0x154>)
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	6013      	str	r3, [r2, #0]
 8009ada:	4b3e      	ldr	r3, [pc, #248]	@ (8009bd4 <xTaskIncrementTick+0x158>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	3301      	adds	r3, #1
 8009ae0:	4a3c      	ldr	r2, [pc, #240]	@ (8009bd4 <xTaskIncrementTick+0x158>)
 8009ae2:	6013      	str	r3, [r2, #0]
 8009ae4:	f000 fab4 	bl	800a050 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009ae8:	4b3b      	ldr	r3, [pc, #236]	@ (8009bd8 <xTaskIncrementTick+0x15c>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	693a      	ldr	r2, [r7, #16]
 8009aee:	429a      	cmp	r2, r3
 8009af0:	d348      	bcc.n	8009b84 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009af2:	4b36      	ldr	r3, [pc, #216]	@ (8009bcc <xTaskIncrementTick+0x150>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d104      	bne.n	8009b06 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009afc:	4b36      	ldr	r3, [pc, #216]	@ (8009bd8 <xTaskIncrementTick+0x15c>)
 8009afe:	f04f 32ff 	mov.w	r2, #4294967295
 8009b02:	601a      	str	r2, [r3, #0]
					break;
 8009b04:	e03e      	b.n	8009b84 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b06:	4b31      	ldr	r3, [pc, #196]	@ (8009bcc <xTaskIncrementTick+0x150>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	68db      	ldr	r3, [r3, #12]
 8009b0c:	68db      	ldr	r3, [r3, #12]
 8009b0e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	685b      	ldr	r3, [r3, #4]
 8009b14:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009b16:	693a      	ldr	r2, [r7, #16]
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	d203      	bcs.n	8009b26 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009b1e:	4a2e      	ldr	r2, [pc, #184]	@ (8009bd8 <xTaskIncrementTick+0x15c>)
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009b24:	e02e      	b.n	8009b84 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	3304      	adds	r3, #4
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f7ff f99b 	bl	8008e66 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d004      	beq.n	8009b42 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	3318      	adds	r3, #24
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	f7ff f992 	bl	8008e66 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b46:	2201      	movs	r2, #1
 8009b48:	409a      	lsls	r2, r3
 8009b4a:	4b24      	ldr	r3, [pc, #144]	@ (8009bdc <xTaskIncrementTick+0x160>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	4313      	orrs	r3, r2
 8009b50:	4a22      	ldr	r2, [pc, #136]	@ (8009bdc <xTaskIncrementTick+0x160>)
 8009b52:	6013      	str	r3, [r2, #0]
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b58:	4613      	mov	r3, r2
 8009b5a:	009b      	lsls	r3, r3, #2
 8009b5c:	4413      	add	r3, r2
 8009b5e:	009b      	lsls	r3, r3, #2
 8009b60:	4a1f      	ldr	r2, [pc, #124]	@ (8009be0 <xTaskIncrementTick+0x164>)
 8009b62:	441a      	add	r2, r3
 8009b64:	68bb      	ldr	r3, [r7, #8]
 8009b66:	3304      	adds	r3, #4
 8009b68:	4619      	mov	r1, r3
 8009b6a:	4610      	mov	r0, r2
 8009b6c:	f7ff f91e 	bl	8008dac <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b74:	4b1b      	ldr	r3, [pc, #108]	@ (8009be4 <xTaskIncrementTick+0x168>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b7a:	429a      	cmp	r2, r3
 8009b7c:	d3b9      	bcc.n	8009af2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009b7e:	2301      	movs	r3, #1
 8009b80:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b82:	e7b6      	b.n	8009af2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009b84:	4b17      	ldr	r3, [pc, #92]	@ (8009be4 <xTaskIncrementTick+0x168>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b8a:	4915      	ldr	r1, [pc, #84]	@ (8009be0 <xTaskIncrementTick+0x164>)
 8009b8c:	4613      	mov	r3, r2
 8009b8e:	009b      	lsls	r3, r3, #2
 8009b90:	4413      	add	r3, r2
 8009b92:	009b      	lsls	r3, r3, #2
 8009b94:	440b      	add	r3, r1
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d901      	bls.n	8009ba0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009ba0:	4b11      	ldr	r3, [pc, #68]	@ (8009be8 <xTaskIncrementTick+0x16c>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d007      	beq.n	8009bb8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009ba8:	2301      	movs	r3, #1
 8009baa:	617b      	str	r3, [r7, #20]
 8009bac:	e004      	b.n	8009bb8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009bae:	4b0f      	ldr	r3, [pc, #60]	@ (8009bec <xTaskIncrementTick+0x170>)
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	3301      	adds	r3, #1
 8009bb4:	4a0d      	ldr	r2, [pc, #52]	@ (8009bec <xTaskIncrementTick+0x170>)
 8009bb6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009bb8:	697b      	ldr	r3, [r7, #20]
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3718      	adds	r7, #24
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}
 8009bc2:	bf00      	nop
 8009bc4:	200007b0 	.word	0x200007b0
 8009bc8:	2000078c 	.word	0x2000078c
 8009bcc:	20000740 	.word	0x20000740
 8009bd0:	20000744 	.word	0x20000744
 8009bd4:	200007a0 	.word	0x200007a0
 8009bd8:	200007a8 	.word	0x200007a8
 8009bdc:	20000790 	.word	0x20000790
 8009be0:	2000068c 	.word	0x2000068c
 8009be4:	20000688 	.word	0x20000688
 8009be8:	2000079c 	.word	0x2000079c
 8009bec:	20000798 	.word	0x20000798

08009bf0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	b087      	sub	sp, #28
 8009bf4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009bf6:	4b2a      	ldr	r3, [pc, #168]	@ (8009ca0 <vTaskSwitchContext+0xb0>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d003      	beq.n	8009c06 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009bfe:	4b29      	ldr	r3, [pc, #164]	@ (8009ca4 <vTaskSwitchContext+0xb4>)
 8009c00:	2201      	movs	r2, #1
 8009c02:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009c04:	e045      	b.n	8009c92 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8009c06:	4b27      	ldr	r3, [pc, #156]	@ (8009ca4 <vTaskSwitchContext+0xb4>)
 8009c08:	2200      	movs	r2, #0
 8009c0a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c0c:	4b26      	ldr	r3, [pc, #152]	@ (8009ca8 <vTaskSwitchContext+0xb8>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	fab3 f383 	clz	r3, r3
 8009c18:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009c1a:	7afb      	ldrb	r3, [r7, #11]
 8009c1c:	f1c3 031f 	rsb	r3, r3, #31
 8009c20:	617b      	str	r3, [r7, #20]
 8009c22:	4922      	ldr	r1, [pc, #136]	@ (8009cac <vTaskSwitchContext+0xbc>)
 8009c24:	697a      	ldr	r2, [r7, #20]
 8009c26:	4613      	mov	r3, r2
 8009c28:	009b      	lsls	r3, r3, #2
 8009c2a:	4413      	add	r3, r2
 8009c2c:	009b      	lsls	r3, r3, #2
 8009c2e:	440b      	add	r3, r1
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d10b      	bne.n	8009c4e <vTaskSwitchContext+0x5e>
	__asm volatile
 8009c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c3a:	f383 8811 	msr	BASEPRI, r3
 8009c3e:	f3bf 8f6f 	isb	sy
 8009c42:	f3bf 8f4f 	dsb	sy
 8009c46:	607b      	str	r3, [r7, #4]
}
 8009c48:	bf00      	nop
 8009c4a:	bf00      	nop
 8009c4c:	e7fd      	b.n	8009c4a <vTaskSwitchContext+0x5a>
 8009c4e:	697a      	ldr	r2, [r7, #20]
 8009c50:	4613      	mov	r3, r2
 8009c52:	009b      	lsls	r3, r3, #2
 8009c54:	4413      	add	r3, r2
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	4a14      	ldr	r2, [pc, #80]	@ (8009cac <vTaskSwitchContext+0xbc>)
 8009c5a:	4413      	add	r3, r2
 8009c5c:	613b      	str	r3, [r7, #16]
 8009c5e:	693b      	ldr	r3, [r7, #16]
 8009c60:	685b      	ldr	r3, [r3, #4]
 8009c62:	685a      	ldr	r2, [r3, #4]
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	605a      	str	r2, [r3, #4]
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	685a      	ldr	r2, [r3, #4]
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	3308      	adds	r3, #8
 8009c70:	429a      	cmp	r2, r3
 8009c72:	d104      	bne.n	8009c7e <vTaskSwitchContext+0x8e>
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	685b      	ldr	r3, [r3, #4]
 8009c78:	685a      	ldr	r2, [r3, #4]
 8009c7a:	693b      	ldr	r3, [r7, #16]
 8009c7c:	605a      	str	r2, [r3, #4]
 8009c7e:	693b      	ldr	r3, [r7, #16]
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	68db      	ldr	r3, [r3, #12]
 8009c84:	4a0a      	ldr	r2, [pc, #40]	@ (8009cb0 <vTaskSwitchContext+0xc0>)
 8009c86:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009c88:	4b09      	ldr	r3, [pc, #36]	@ (8009cb0 <vTaskSwitchContext+0xc0>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	334c      	adds	r3, #76	@ 0x4c
 8009c8e:	4a09      	ldr	r2, [pc, #36]	@ (8009cb4 <vTaskSwitchContext+0xc4>)
 8009c90:	6013      	str	r3, [r2, #0]
}
 8009c92:	bf00      	nop
 8009c94:	371c      	adds	r7, #28
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr
 8009c9e:	bf00      	nop
 8009ca0:	200007b0 	.word	0x200007b0
 8009ca4:	2000079c 	.word	0x2000079c
 8009ca8:	20000790 	.word	0x20000790
 8009cac:	2000068c 	.word	0x2000068c
 8009cb0:	20000688 	.word	0x20000688
 8009cb4:	2000001c 	.word	0x2000001c

08009cb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b084      	sub	sp, #16
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d10b      	bne.n	8009ce0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ccc:	f383 8811 	msr	BASEPRI, r3
 8009cd0:	f3bf 8f6f 	isb	sy
 8009cd4:	f3bf 8f4f 	dsb	sy
 8009cd8:	60fb      	str	r3, [r7, #12]
}
 8009cda:	bf00      	nop
 8009cdc:	bf00      	nop
 8009cde:	e7fd      	b.n	8009cdc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009ce0:	4b07      	ldr	r3, [pc, #28]	@ (8009d00 <vTaskPlaceOnEventList+0x48>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	3318      	adds	r3, #24
 8009ce6:	4619      	mov	r1, r3
 8009ce8:	6878      	ldr	r0, [r7, #4]
 8009cea:	f7ff f883 	bl	8008df4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009cee:	2101      	movs	r1, #1
 8009cf0:	6838      	ldr	r0, [r7, #0]
 8009cf2:	f000 fb05 	bl	800a300 <prvAddCurrentTaskToDelayedList>
}
 8009cf6:	bf00      	nop
 8009cf8:	3710      	adds	r7, #16
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}
 8009cfe:	bf00      	nop
 8009d00:	20000688 	.word	0x20000688

08009d04 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b086      	sub	sp, #24
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	68db      	ldr	r3, [r3, #12]
 8009d10:	68db      	ldr	r3, [r3, #12]
 8009d12:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009d14:	693b      	ldr	r3, [r7, #16]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d10b      	bne.n	8009d32 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d1e:	f383 8811 	msr	BASEPRI, r3
 8009d22:	f3bf 8f6f 	isb	sy
 8009d26:	f3bf 8f4f 	dsb	sy
 8009d2a:	60fb      	str	r3, [r7, #12]
}
 8009d2c:	bf00      	nop
 8009d2e:	bf00      	nop
 8009d30:	e7fd      	b.n	8009d2e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	3318      	adds	r3, #24
 8009d36:	4618      	mov	r0, r3
 8009d38:	f7ff f895 	bl	8008e66 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8009db4 <xTaskRemoveFromEventList+0xb0>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d11c      	bne.n	8009d7e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	3304      	adds	r3, #4
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f7ff f88c 	bl	8008e66 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009d4e:	693b      	ldr	r3, [r7, #16]
 8009d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d52:	2201      	movs	r2, #1
 8009d54:	409a      	lsls	r2, r3
 8009d56:	4b18      	ldr	r3, [pc, #96]	@ (8009db8 <xTaskRemoveFromEventList+0xb4>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	4a16      	ldr	r2, [pc, #88]	@ (8009db8 <xTaskRemoveFromEventList+0xb4>)
 8009d5e:	6013      	str	r3, [r2, #0]
 8009d60:	693b      	ldr	r3, [r7, #16]
 8009d62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d64:	4613      	mov	r3, r2
 8009d66:	009b      	lsls	r3, r3, #2
 8009d68:	4413      	add	r3, r2
 8009d6a:	009b      	lsls	r3, r3, #2
 8009d6c:	4a13      	ldr	r2, [pc, #76]	@ (8009dbc <xTaskRemoveFromEventList+0xb8>)
 8009d6e:	441a      	add	r2, r3
 8009d70:	693b      	ldr	r3, [r7, #16]
 8009d72:	3304      	adds	r3, #4
 8009d74:	4619      	mov	r1, r3
 8009d76:	4610      	mov	r0, r2
 8009d78:	f7ff f818 	bl	8008dac <vListInsertEnd>
 8009d7c:	e005      	b.n	8009d8a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009d7e:	693b      	ldr	r3, [r7, #16]
 8009d80:	3318      	adds	r3, #24
 8009d82:	4619      	mov	r1, r3
 8009d84:	480e      	ldr	r0, [pc, #56]	@ (8009dc0 <xTaskRemoveFromEventList+0xbc>)
 8009d86:	f7ff f811 	bl	8008dac <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8009dc4 <xTaskRemoveFromEventList+0xc0>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d94:	429a      	cmp	r2, r3
 8009d96:	d905      	bls.n	8009da4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009d98:	2301      	movs	r3, #1
 8009d9a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8009dc8 <xTaskRemoveFromEventList+0xc4>)
 8009d9e:	2201      	movs	r2, #1
 8009da0:	601a      	str	r2, [r3, #0]
 8009da2:	e001      	b.n	8009da8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009da4:	2300      	movs	r3, #0
 8009da6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009da8:	697b      	ldr	r3, [r7, #20]
}
 8009daa:	4618      	mov	r0, r3
 8009dac:	3718      	adds	r7, #24
 8009dae:	46bd      	mov	sp, r7
 8009db0:	bd80      	pop	{r7, pc}
 8009db2:	bf00      	nop
 8009db4:	200007b0 	.word	0x200007b0
 8009db8:	20000790 	.word	0x20000790
 8009dbc:	2000068c 	.word	0x2000068c
 8009dc0:	20000748 	.word	0x20000748
 8009dc4:	20000688 	.word	0x20000688
 8009dc8:	2000079c 	.word	0x2000079c

08009dcc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009dcc:	b480      	push	{r7}
 8009dce:	b083      	sub	sp, #12
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009dd4:	4b06      	ldr	r3, [pc, #24]	@ (8009df0 <vTaskInternalSetTimeOutState+0x24>)
 8009dd6:	681a      	ldr	r2, [r3, #0]
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009ddc:	4b05      	ldr	r3, [pc, #20]	@ (8009df4 <vTaskInternalSetTimeOutState+0x28>)
 8009dde:	681a      	ldr	r2, [r3, #0]
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	605a      	str	r2, [r3, #4]
}
 8009de4:	bf00      	nop
 8009de6:	370c      	adds	r7, #12
 8009de8:	46bd      	mov	sp, r7
 8009dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dee:	4770      	bx	lr
 8009df0:	200007a0 	.word	0x200007a0
 8009df4:	2000078c 	.word	0x2000078c

08009df8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b088      	sub	sp, #32
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
 8009e00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d10b      	bne.n	8009e20 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e0c:	f383 8811 	msr	BASEPRI, r3
 8009e10:	f3bf 8f6f 	isb	sy
 8009e14:	f3bf 8f4f 	dsb	sy
 8009e18:	613b      	str	r3, [r7, #16]
}
 8009e1a:	bf00      	nop
 8009e1c:	bf00      	nop
 8009e1e:	e7fd      	b.n	8009e1c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d10b      	bne.n	8009e3e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e2a:	f383 8811 	msr	BASEPRI, r3
 8009e2e:	f3bf 8f6f 	isb	sy
 8009e32:	f3bf 8f4f 	dsb	sy
 8009e36:	60fb      	str	r3, [r7, #12]
}
 8009e38:	bf00      	nop
 8009e3a:	bf00      	nop
 8009e3c:	e7fd      	b.n	8009e3a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009e3e:	f000 fbf3 	bl	800a628 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009e42:	4b1d      	ldr	r3, [pc, #116]	@ (8009eb8 <xTaskCheckForTimeOut+0xc0>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	685b      	ldr	r3, [r3, #4]
 8009e4c:	69ba      	ldr	r2, [r7, #24]
 8009e4e:	1ad3      	subs	r3, r2, r3
 8009e50:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e5a:	d102      	bne.n	8009e62 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	61fb      	str	r3, [r7, #28]
 8009e60:	e023      	b.n	8009eaa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681a      	ldr	r2, [r3, #0]
 8009e66:	4b15      	ldr	r3, [pc, #84]	@ (8009ebc <xTaskCheckForTimeOut+0xc4>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	429a      	cmp	r2, r3
 8009e6c:	d007      	beq.n	8009e7e <xTaskCheckForTimeOut+0x86>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	685b      	ldr	r3, [r3, #4]
 8009e72:	69ba      	ldr	r2, [r7, #24]
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d302      	bcc.n	8009e7e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009e78:	2301      	movs	r3, #1
 8009e7a:	61fb      	str	r3, [r7, #28]
 8009e7c:	e015      	b.n	8009eaa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	697a      	ldr	r2, [r7, #20]
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d20b      	bcs.n	8009ea0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	681a      	ldr	r2, [r3, #0]
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	1ad2      	subs	r2, r2, r3
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f7ff ff99 	bl	8009dcc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	61fb      	str	r3, [r7, #28]
 8009e9e:	e004      	b.n	8009eaa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009eaa:	f000 fbef 	bl	800a68c <vPortExitCritical>

	return xReturn;
 8009eae:	69fb      	ldr	r3, [r7, #28]
}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3720      	adds	r7, #32
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}
 8009eb8:	2000078c 	.word	0x2000078c
 8009ebc:	200007a0 	.word	0x200007a0

08009ec0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009ec4:	4b03      	ldr	r3, [pc, #12]	@ (8009ed4 <vTaskMissedYield+0x14>)
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	601a      	str	r2, [r3, #0]
}
 8009eca:	bf00      	nop
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr
 8009ed4:	2000079c 	.word	0x2000079c

08009ed8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b082      	sub	sp, #8
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009ee0:	f000 f852 	bl	8009f88 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009ee4:	4b06      	ldr	r3, [pc, #24]	@ (8009f00 <prvIdleTask+0x28>)
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	2b01      	cmp	r3, #1
 8009eea:	d9f9      	bls.n	8009ee0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009eec:	4b05      	ldr	r3, [pc, #20]	@ (8009f04 <prvIdleTask+0x2c>)
 8009eee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ef2:	601a      	str	r2, [r3, #0]
 8009ef4:	f3bf 8f4f 	dsb	sy
 8009ef8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009efc:	e7f0      	b.n	8009ee0 <prvIdleTask+0x8>
 8009efe:	bf00      	nop
 8009f00:	2000068c 	.word	0x2000068c
 8009f04:	e000ed04 	.word	0xe000ed04

08009f08 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b082      	sub	sp, #8
 8009f0c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009f0e:	2300      	movs	r3, #0
 8009f10:	607b      	str	r3, [r7, #4]
 8009f12:	e00c      	b.n	8009f2e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009f14:	687a      	ldr	r2, [r7, #4]
 8009f16:	4613      	mov	r3, r2
 8009f18:	009b      	lsls	r3, r3, #2
 8009f1a:	4413      	add	r3, r2
 8009f1c:	009b      	lsls	r3, r3, #2
 8009f1e:	4a12      	ldr	r2, [pc, #72]	@ (8009f68 <prvInitialiseTaskLists+0x60>)
 8009f20:	4413      	add	r3, r2
 8009f22:	4618      	mov	r0, r3
 8009f24:	f7fe ff15 	bl	8008d52 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	3301      	adds	r3, #1
 8009f2c:	607b      	str	r3, [r7, #4]
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2b06      	cmp	r3, #6
 8009f32:	d9ef      	bls.n	8009f14 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009f34:	480d      	ldr	r0, [pc, #52]	@ (8009f6c <prvInitialiseTaskLists+0x64>)
 8009f36:	f7fe ff0c 	bl	8008d52 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009f3a:	480d      	ldr	r0, [pc, #52]	@ (8009f70 <prvInitialiseTaskLists+0x68>)
 8009f3c:	f7fe ff09 	bl	8008d52 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009f40:	480c      	ldr	r0, [pc, #48]	@ (8009f74 <prvInitialiseTaskLists+0x6c>)
 8009f42:	f7fe ff06 	bl	8008d52 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009f46:	480c      	ldr	r0, [pc, #48]	@ (8009f78 <prvInitialiseTaskLists+0x70>)
 8009f48:	f7fe ff03 	bl	8008d52 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009f4c:	480b      	ldr	r0, [pc, #44]	@ (8009f7c <prvInitialiseTaskLists+0x74>)
 8009f4e:	f7fe ff00 	bl	8008d52 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009f52:	4b0b      	ldr	r3, [pc, #44]	@ (8009f80 <prvInitialiseTaskLists+0x78>)
 8009f54:	4a05      	ldr	r2, [pc, #20]	@ (8009f6c <prvInitialiseTaskLists+0x64>)
 8009f56:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009f58:	4b0a      	ldr	r3, [pc, #40]	@ (8009f84 <prvInitialiseTaskLists+0x7c>)
 8009f5a:	4a05      	ldr	r2, [pc, #20]	@ (8009f70 <prvInitialiseTaskLists+0x68>)
 8009f5c:	601a      	str	r2, [r3, #0]
}
 8009f5e:	bf00      	nop
 8009f60:	3708      	adds	r7, #8
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}
 8009f66:	bf00      	nop
 8009f68:	2000068c 	.word	0x2000068c
 8009f6c:	20000718 	.word	0x20000718
 8009f70:	2000072c 	.word	0x2000072c
 8009f74:	20000748 	.word	0x20000748
 8009f78:	2000075c 	.word	0x2000075c
 8009f7c:	20000774 	.word	0x20000774
 8009f80:	20000740 	.word	0x20000740
 8009f84:	20000744 	.word	0x20000744

08009f88 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b082      	sub	sp, #8
 8009f8c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f8e:	e019      	b.n	8009fc4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009f90:	f000 fb4a 	bl	800a628 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f94:	4b10      	ldr	r3, [pc, #64]	@ (8009fd8 <prvCheckTasksWaitingTermination+0x50>)
 8009f96:	68db      	ldr	r3, [r3, #12]
 8009f98:	68db      	ldr	r3, [r3, #12]
 8009f9a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	3304      	adds	r3, #4
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7fe ff60 	bl	8008e66 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8009fdc <prvCheckTasksWaitingTermination+0x54>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	3b01      	subs	r3, #1
 8009fac:	4a0b      	ldr	r2, [pc, #44]	@ (8009fdc <prvCheckTasksWaitingTermination+0x54>)
 8009fae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8009fe0 <prvCheckTasksWaitingTermination+0x58>)
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	3b01      	subs	r3, #1
 8009fb6:	4a0a      	ldr	r2, [pc, #40]	@ (8009fe0 <prvCheckTasksWaitingTermination+0x58>)
 8009fb8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009fba:	f000 fb67 	bl	800a68c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f000 f810 	bl	8009fe4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009fc4:	4b06      	ldr	r3, [pc, #24]	@ (8009fe0 <prvCheckTasksWaitingTermination+0x58>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d1e1      	bne.n	8009f90 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009fcc:	bf00      	nop
 8009fce:	bf00      	nop
 8009fd0:	3708      	adds	r7, #8
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop
 8009fd8:	2000075c 	.word	0x2000075c
 8009fdc:	20000788 	.word	0x20000788
 8009fe0:	20000770 	.word	0x20000770

08009fe4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b084      	sub	sp, #16
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	334c      	adds	r3, #76	@ 0x4c
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	f001 f909 	bl	800b208 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d108      	bne.n	800a012 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a004:	4618      	mov	r0, r3
 800a006:	f000 fcff 	bl	800aa08 <vPortFree>
				vPortFree( pxTCB );
 800a00a:	6878      	ldr	r0, [r7, #4]
 800a00c:	f000 fcfc 	bl	800aa08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a010:	e019      	b.n	800a046 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a018:	2b01      	cmp	r3, #1
 800a01a:	d103      	bne.n	800a024 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f000 fcf3 	bl	800aa08 <vPortFree>
	}
 800a022:	e010      	b.n	800a046 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a02a:	2b02      	cmp	r3, #2
 800a02c:	d00b      	beq.n	800a046 <prvDeleteTCB+0x62>
	__asm volatile
 800a02e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a032:	f383 8811 	msr	BASEPRI, r3
 800a036:	f3bf 8f6f 	isb	sy
 800a03a:	f3bf 8f4f 	dsb	sy
 800a03e:	60fb      	str	r3, [r7, #12]
}
 800a040:	bf00      	nop
 800a042:	bf00      	nop
 800a044:	e7fd      	b.n	800a042 <prvDeleteTCB+0x5e>
	}
 800a046:	bf00      	nop
 800a048:	3710      	adds	r7, #16
 800a04a:	46bd      	mov	sp, r7
 800a04c:	bd80      	pop	{r7, pc}
	...

0800a050 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a050:	b480      	push	{r7}
 800a052:	b083      	sub	sp, #12
 800a054:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a056:	4b0c      	ldr	r3, [pc, #48]	@ (800a088 <prvResetNextTaskUnblockTime+0x38>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d104      	bne.n	800a06a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a060:	4b0a      	ldr	r3, [pc, #40]	@ (800a08c <prvResetNextTaskUnblockTime+0x3c>)
 800a062:	f04f 32ff 	mov.w	r2, #4294967295
 800a066:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a068:	e008      	b.n	800a07c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a06a:	4b07      	ldr	r3, [pc, #28]	@ (800a088 <prvResetNextTaskUnblockTime+0x38>)
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	68db      	ldr	r3, [r3, #12]
 800a070:	68db      	ldr	r3, [r3, #12]
 800a072:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	4a04      	ldr	r2, [pc, #16]	@ (800a08c <prvResetNextTaskUnblockTime+0x3c>)
 800a07a:	6013      	str	r3, [r2, #0]
}
 800a07c:	bf00      	nop
 800a07e:	370c      	adds	r7, #12
 800a080:	46bd      	mov	sp, r7
 800a082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a086:	4770      	bx	lr
 800a088:	20000740 	.word	0x20000740
 800a08c:	200007a8 	.word	0x200007a8

0800a090 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a090:	b480      	push	{r7}
 800a092:	b083      	sub	sp, #12
 800a094:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a096:	4b0b      	ldr	r3, [pc, #44]	@ (800a0c4 <xTaskGetSchedulerState+0x34>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d102      	bne.n	800a0a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a09e:	2301      	movs	r3, #1
 800a0a0:	607b      	str	r3, [r7, #4]
 800a0a2:	e008      	b.n	800a0b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0a4:	4b08      	ldr	r3, [pc, #32]	@ (800a0c8 <xTaskGetSchedulerState+0x38>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d102      	bne.n	800a0b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a0ac:	2302      	movs	r3, #2
 800a0ae:	607b      	str	r3, [r7, #4]
 800a0b0:	e001      	b.n	800a0b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a0b6:	687b      	ldr	r3, [r7, #4]
	}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	370c      	adds	r7, #12
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c2:	4770      	bx	lr
 800a0c4:	20000794 	.word	0x20000794
 800a0c8:	200007b0 	.word	0x200007b0

0800a0cc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a0d8:	2300      	movs	r3, #0
 800a0da:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d05e      	beq.n	800a1a0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0e6:	4b31      	ldr	r3, [pc, #196]	@ (800a1ac <xTaskPriorityInherit+0xe0>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d24e      	bcs.n	800a18e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a0f0:	68bb      	ldr	r3, [r7, #8]
 800a0f2:	699b      	ldr	r3, [r3, #24]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	db06      	blt.n	800a106 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0f8:	4b2c      	ldr	r3, [pc, #176]	@ (800a1ac <xTaskPriorityInherit+0xe0>)
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0fe:	f1c3 0207 	rsb	r2, r3, #7
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a106:	68bb      	ldr	r3, [r7, #8]
 800a108:	6959      	ldr	r1, [r3, #20]
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a10e:	4613      	mov	r3, r2
 800a110:	009b      	lsls	r3, r3, #2
 800a112:	4413      	add	r3, r2
 800a114:	009b      	lsls	r3, r3, #2
 800a116:	4a26      	ldr	r2, [pc, #152]	@ (800a1b0 <xTaskPriorityInherit+0xe4>)
 800a118:	4413      	add	r3, r2
 800a11a:	4299      	cmp	r1, r3
 800a11c:	d12f      	bne.n	800a17e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	3304      	adds	r3, #4
 800a122:	4618      	mov	r0, r3
 800a124:	f7fe fe9f 	bl	8008e66 <uxListRemove>
 800a128:	4603      	mov	r3, r0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d10a      	bne.n	800a144 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a132:	2201      	movs	r2, #1
 800a134:	fa02 f303 	lsl.w	r3, r2, r3
 800a138:	43da      	mvns	r2, r3
 800a13a:	4b1e      	ldr	r3, [pc, #120]	@ (800a1b4 <xTaskPriorityInherit+0xe8>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	4013      	ands	r3, r2
 800a140:	4a1c      	ldr	r2, [pc, #112]	@ (800a1b4 <xTaskPriorityInherit+0xe8>)
 800a142:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a144:	4b19      	ldr	r3, [pc, #100]	@ (800a1ac <xTaskPriorityInherit+0xe0>)
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a14e:	68bb      	ldr	r3, [r7, #8]
 800a150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a152:	2201      	movs	r2, #1
 800a154:	409a      	lsls	r2, r3
 800a156:	4b17      	ldr	r3, [pc, #92]	@ (800a1b4 <xTaskPriorityInherit+0xe8>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	4313      	orrs	r3, r2
 800a15c:	4a15      	ldr	r2, [pc, #84]	@ (800a1b4 <xTaskPriorityInherit+0xe8>)
 800a15e:	6013      	str	r3, [r2, #0]
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a164:	4613      	mov	r3, r2
 800a166:	009b      	lsls	r3, r3, #2
 800a168:	4413      	add	r3, r2
 800a16a:	009b      	lsls	r3, r3, #2
 800a16c:	4a10      	ldr	r2, [pc, #64]	@ (800a1b0 <xTaskPriorityInherit+0xe4>)
 800a16e:	441a      	add	r2, r3
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	3304      	adds	r3, #4
 800a174:	4619      	mov	r1, r3
 800a176:	4610      	mov	r0, r2
 800a178:	f7fe fe18 	bl	8008dac <vListInsertEnd>
 800a17c:	e004      	b.n	800a188 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a17e:	4b0b      	ldr	r3, [pc, #44]	@ (800a1ac <xTaskPriorityInherit+0xe0>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a184:	68bb      	ldr	r3, [r7, #8]
 800a186:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a188:	2301      	movs	r3, #1
 800a18a:	60fb      	str	r3, [r7, #12]
 800a18c:	e008      	b.n	800a1a0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a18e:	68bb      	ldr	r3, [r7, #8]
 800a190:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a192:	4b06      	ldr	r3, [pc, #24]	@ (800a1ac <xTaskPriorityInherit+0xe0>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a198:	429a      	cmp	r2, r3
 800a19a:	d201      	bcs.n	800a1a0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a19c:	2301      	movs	r3, #1
 800a19e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
	}
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	3710      	adds	r7, #16
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}
 800a1aa:	bf00      	nop
 800a1ac:	20000688 	.word	0x20000688
 800a1b0:	2000068c 	.word	0x2000068c
 800a1b4:	20000790 	.word	0x20000790

0800a1b8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b088      	sub	sp, #32
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d079      	beq.n	800a2c4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a1d0:	69bb      	ldr	r3, [r7, #24]
 800a1d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d10b      	bne.n	800a1f0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a1d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1dc:	f383 8811 	msr	BASEPRI, r3
 800a1e0:	f3bf 8f6f 	isb	sy
 800a1e4:	f3bf 8f4f 	dsb	sy
 800a1e8:	60fb      	str	r3, [r7, #12]
}
 800a1ea:	bf00      	nop
 800a1ec:	bf00      	nop
 800a1ee:	e7fd      	b.n	800a1ec <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a1f0:	69bb      	ldr	r3, [r7, #24]
 800a1f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1f4:	683a      	ldr	r2, [r7, #0]
 800a1f6:	429a      	cmp	r2, r3
 800a1f8:	d902      	bls.n	800a200 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	61fb      	str	r3, [r7, #28]
 800a1fe:	e002      	b.n	800a206 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a200:	69bb      	ldr	r3, [r7, #24]
 800a202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a204:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a206:	69bb      	ldr	r3, [r7, #24]
 800a208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a20a:	69fa      	ldr	r2, [r7, #28]
 800a20c:	429a      	cmp	r2, r3
 800a20e:	d059      	beq.n	800a2c4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a210:	69bb      	ldr	r3, [r7, #24]
 800a212:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a214:	697a      	ldr	r2, [r7, #20]
 800a216:	429a      	cmp	r2, r3
 800a218:	d154      	bne.n	800a2c4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a21a:	4b2c      	ldr	r3, [pc, #176]	@ (800a2cc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	69ba      	ldr	r2, [r7, #24]
 800a220:	429a      	cmp	r2, r3
 800a222:	d10b      	bne.n	800a23c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a228:	f383 8811 	msr	BASEPRI, r3
 800a22c:	f3bf 8f6f 	isb	sy
 800a230:	f3bf 8f4f 	dsb	sy
 800a234:	60bb      	str	r3, [r7, #8]
}
 800a236:	bf00      	nop
 800a238:	bf00      	nop
 800a23a:	e7fd      	b.n	800a238 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a23c:	69bb      	ldr	r3, [r7, #24]
 800a23e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a240:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a242:	69bb      	ldr	r3, [r7, #24]
 800a244:	69fa      	ldr	r2, [r7, #28]
 800a246:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a248:	69bb      	ldr	r3, [r7, #24]
 800a24a:	699b      	ldr	r3, [r3, #24]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	db04      	blt.n	800a25a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a250:	69fb      	ldr	r3, [r7, #28]
 800a252:	f1c3 0207 	rsb	r2, r3, #7
 800a256:	69bb      	ldr	r3, [r7, #24]
 800a258:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a25a:	69bb      	ldr	r3, [r7, #24]
 800a25c:	6959      	ldr	r1, [r3, #20]
 800a25e:	693a      	ldr	r2, [r7, #16]
 800a260:	4613      	mov	r3, r2
 800a262:	009b      	lsls	r3, r3, #2
 800a264:	4413      	add	r3, r2
 800a266:	009b      	lsls	r3, r3, #2
 800a268:	4a19      	ldr	r2, [pc, #100]	@ (800a2d0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a26a:	4413      	add	r3, r2
 800a26c:	4299      	cmp	r1, r3
 800a26e:	d129      	bne.n	800a2c4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a270:	69bb      	ldr	r3, [r7, #24]
 800a272:	3304      	adds	r3, #4
 800a274:	4618      	mov	r0, r3
 800a276:	f7fe fdf6 	bl	8008e66 <uxListRemove>
 800a27a:	4603      	mov	r3, r0
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d10a      	bne.n	800a296 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a280:	69bb      	ldr	r3, [r7, #24]
 800a282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a284:	2201      	movs	r2, #1
 800a286:	fa02 f303 	lsl.w	r3, r2, r3
 800a28a:	43da      	mvns	r2, r3
 800a28c:	4b11      	ldr	r3, [pc, #68]	@ (800a2d4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4013      	ands	r3, r2
 800a292:	4a10      	ldr	r2, [pc, #64]	@ (800a2d4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a294:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a296:	69bb      	ldr	r3, [r7, #24]
 800a298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a29a:	2201      	movs	r2, #1
 800a29c:	409a      	lsls	r2, r3
 800a29e:	4b0d      	ldr	r3, [pc, #52]	@ (800a2d4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	4313      	orrs	r3, r2
 800a2a4:	4a0b      	ldr	r2, [pc, #44]	@ (800a2d4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a2a6:	6013      	str	r3, [r2, #0]
 800a2a8:	69bb      	ldr	r3, [r7, #24]
 800a2aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2ac:	4613      	mov	r3, r2
 800a2ae:	009b      	lsls	r3, r3, #2
 800a2b0:	4413      	add	r3, r2
 800a2b2:	009b      	lsls	r3, r3, #2
 800a2b4:	4a06      	ldr	r2, [pc, #24]	@ (800a2d0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a2b6:	441a      	add	r2, r3
 800a2b8:	69bb      	ldr	r3, [r7, #24]
 800a2ba:	3304      	adds	r3, #4
 800a2bc:	4619      	mov	r1, r3
 800a2be:	4610      	mov	r0, r2
 800a2c0:	f7fe fd74 	bl	8008dac <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a2c4:	bf00      	nop
 800a2c6:	3720      	adds	r7, #32
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}
 800a2cc:	20000688 	.word	0x20000688
 800a2d0:	2000068c 	.word	0x2000068c
 800a2d4:	20000790 	.word	0x20000790

0800a2d8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a2d8:	b480      	push	{r7}
 800a2da:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a2dc:	4b07      	ldr	r3, [pc, #28]	@ (800a2fc <pvTaskIncrementMutexHeldCount+0x24>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d004      	beq.n	800a2ee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a2e4:	4b05      	ldr	r3, [pc, #20]	@ (800a2fc <pvTaskIncrementMutexHeldCount+0x24>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a2ea:	3201      	adds	r2, #1
 800a2ec:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800a2ee:	4b03      	ldr	r3, [pc, #12]	@ (800a2fc <pvTaskIncrementMutexHeldCount+0x24>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
	}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fa:	4770      	bx	lr
 800a2fc:	20000688 	.word	0x20000688

0800a300 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b084      	sub	sp, #16
 800a304:	af00      	add	r7, sp, #0
 800a306:	6078      	str	r0, [r7, #4]
 800a308:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a30a:	4b29      	ldr	r3, [pc, #164]	@ (800a3b0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a310:	4b28      	ldr	r3, [pc, #160]	@ (800a3b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	3304      	adds	r3, #4
 800a316:	4618      	mov	r0, r3
 800a318:	f7fe fda5 	bl	8008e66 <uxListRemove>
 800a31c:	4603      	mov	r3, r0
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d10b      	bne.n	800a33a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a322:	4b24      	ldr	r3, [pc, #144]	@ (800a3b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a328:	2201      	movs	r2, #1
 800a32a:	fa02 f303 	lsl.w	r3, r2, r3
 800a32e:	43da      	mvns	r2, r3
 800a330:	4b21      	ldr	r3, [pc, #132]	@ (800a3b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	4013      	ands	r3, r2
 800a336:	4a20      	ldr	r2, [pc, #128]	@ (800a3b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a338:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a340:	d10a      	bne.n	800a358 <prvAddCurrentTaskToDelayedList+0x58>
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d007      	beq.n	800a358 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a348:	4b1a      	ldr	r3, [pc, #104]	@ (800a3b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	3304      	adds	r3, #4
 800a34e:	4619      	mov	r1, r3
 800a350:	481a      	ldr	r0, [pc, #104]	@ (800a3bc <prvAddCurrentTaskToDelayedList+0xbc>)
 800a352:	f7fe fd2b 	bl	8008dac <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a356:	e026      	b.n	800a3a6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a358:	68fa      	ldr	r2, [r7, #12]
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	4413      	add	r3, r2
 800a35e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a360:	4b14      	ldr	r3, [pc, #80]	@ (800a3b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	68ba      	ldr	r2, [r7, #8]
 800a366:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a368:	68ba      	ldr	r2, [r7, #8]
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	429a      	cmp	r2, r3
 800a36e:	d209      	bcs.n	800a384 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a370:	4b13      	ldr	r3, [pc, #76]	@ (800a3c0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a372:	681a      	ldr	r2, [r3, #0]
 800a374:	4b0f      	ldr	r3, [pc, #60]	@ (800a3b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	3304      	adds	r3, #4
 800a37a:	4619      	mov	r1, r3
 800a37c:	4610      	mov	r0, r2
 800a37e:	f7fe fd39 	bl	8008df4 <vListInsert>
}
 800a382:	e010      	b.n	800a3a6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a384:	4b0f      	ldr	r3, [pc, #60]	@ (800a3c4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a386:	681a      	ldr	r2, [r3, #0]
 800a388:	4b0a      	ldr	r3, [pc, #40]	@ (800a3b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	3304      	adds	r3, #4
 800a38e:	4619      	mov	r1, r3
 800a390:	4610      	mov	r0, r2
 800a392:	f7fe fd2f 	bl	8008df4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a396:	4b0c      	ldr	r3, [pc, #48]	@ (800a3c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	68ba      	ldr	r2, [r7, #8]
 800a39c:	429a      	cmp	r2, r3
 800a39e:	d202      	bcs.n	800a3a6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a3a0:	4a09      	ldr	r2, [pc, #36]	@ (800a3c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	6013      	str	r3, [r2, #0]
}
 800a3a6:	bf00      	nop
 800a3a8:	3710      	adds	r7, #16
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}
 800a3ae:	bf00      	nop
 800a3b0:	2000078c 	.word	0x2000078c
 800a3b4:	20000688 	.word	0x20000688
 800a3b8:	20000790 	.word	0x20000790
 800a3bc:	20000774 	.word	0x20000774
 800a3c0:	20000744 	.word	0x20000744
 800a3c4:	20000740 	.word	0x20000740
 800a3c8:	200007a8 	.word	0x200007a8

0800a3cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b085      	sub	sp, #20
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	60f8      	str	r0, [r7, #12]
 800a3d4:	60b9      	str	r1, [r7, #8]
 800a3d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	3b04      	subs	r3, #4
 800a3dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a3e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	3b04      	subs	r3, #4
 800a3ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	f023 0201 	bic.w	r2, r3, #1
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	3b04      	subs	r3, #4
 800a3fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a3fc:	4a0c      	ldr	r2, [pc, #48]	@ (800a430 <pxPortInitialiseStack+0x64>)
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	3b14      	subs	r3, #20
 800a406:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a408:	687a      	ldr	r2, [r7, #4]
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	3b04      	subs	r3, #4
 800a412:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	f06f 0202 	mvn.w	r2, #2
 800a41a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	3b20      	subs	r3, #32
 800a420:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a422:	68fb      	ldr	r3, [r7, #12]
}
 800a424:	4618      	mov	r0, r3
 800a426:	3714      	adds	r7, #20
 800a428:	46bd      	mov	sp, r7
 800a42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42e:	4770      	bx	lr
 800a430:	0800a435 	.word	0x0800a435

0800a434 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a434:	b480      	push	{r7}
 800a436:	b085      	sub	sp, #20
 800a438:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a43a:	2300      	movs	r3, #0
 800a43c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a43e:	4b13      	ldr	r3, [pc, #76]	@ (800a48c <prvTaskExitError+0x58>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a446:	d00b      	beq.n	800a460 <prvTaskExitError+0x2c>
	__asm volatile
 800a448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a44c:	f383 8811 	msr	BASEPRI, r3
 800a450:	f3bf 8f6f 	isb	sy
 800a454:	f3bf 8f4f 	dsb	sy
 800a458:	60fb      	str	r3, [r7, #12]
}
 800a45a:	bf00      	nop
 800a45c:	bf00      	nop
 800a45e:	e7fd      	b.n	800a45c <prvTaskExitError+0x28>
	__asm volatile
 800a460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a464:	f383 8811 	msr	BASEPRI, r3
 800a468:	f3bf 8f6f 	isb	sy
 800a46c:	f3bf 8f4f 	dsb	sy
 800a470:	60bb      	str	r3, [r7, #8]
}
 800a472:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a474:	bf00      	nop
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d0fc      	beq.n	800a476 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a47c:	bf00      	nop
 800a47e:	bf00      	nop
 800a480:	3714      	adds	r7, #20
 800a482:	46bd      	mov	sp, r7
 800a484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a488:	4770      	bx	lr
 800a48a:	bf00      	nop
 800a48c:	2000000c 	.word	0x2000000c

0800a490 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a490:	4b07      	ldr	r3, [pc, #28]	@ (800a4b0 <pxCurrentTCBConst2>)
 800a492:	6819      	ldr	r1, [r3, #0]
 800a494:	6808      	ldr	r0, [r1, #0]
 800a496:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a49a:	f380 8809 	msr	PSP, r0
 800a49e:	f3bf 8f6f 	isb	sy
 800a4a2:	f04f 0000 	mov.w	r0, #0
 800a4a6:	f380 8811 	msr	BASEPRI, r0
 800a4aa:	4770      	bx	lr
 800a4ac:	f3af 8000 	nop.w

0800a4b0 <pxCurrentTCBConst2>:
 800a4b0:	20000688 	.word	0x20000688
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a4b4:	bf00      	nop
 800a4b6:	bf00      	nop

0800a4b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a4b8:	4808      	ldr	r0, [pc, #32]	@ (800a4dc <prvPortStartFirstTask+0x24>)
 800a4ba:	6800      	ldr	r0, [r0, #0]
 800a4bc:	6800      	ldr	r0, [r0, #0]
 800a4be:	f380 8808 	msr	MSP, r0
 800a4c2:	f04f 0000 	mov.w	r0, #0
 800a4c6:	f380 8814 	msr	CONTROL, r0
 800a4ca:	b662      	cpsie	i
 800a4cc:	b661      	cpsie	f
 800a4ce:	f3bf 8f4f 	dsb	sy
 800a4d2:	f3bf 8f6f 	isb	sy
 800a4d6:	df00      	svc	0
 800a4d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a4da:	bf00      	nop
 800a4dc:	e000ed08 	.word	0xe000ed08

0800a4e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b086      	sub	sp, #24
 800a4e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a4e6:	4b47      	ldr	r3, [pc, #284]	@ (800a604 <xPortStartScheduler+0x124>)
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	4a47      	ldr	r2, [pc, #284]	@ (800a608 <xPortStartScheduler+0x128>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d10b      	bne.n	800a508 <xPortStartScheduler+0x28>
	__asm volatile
 800a4f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4f4:	f383 8811 	msr	BASEPRI, r3
 800a4f8:	f3bf 8f6f 	isb	sy
 800a4fc:	f3bf 8f4f 	dsb	sy
 800a500:	60fb      	str	r3, [r7, #12]
}
 800a502:	bf00      	nop
 800a504:	bf00      	nop
 800a506:	e7fd      	b.n	800a504 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a508:	4b3e      	ldr	r3, [pc, #248]	@ (800a604 <xPortStartScheduler+0x124>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	4a3f      	ldr	r2, [pc, #252]	@ (800a60c <xPortStartScheduler+0x12c>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d10b      	bne.n	800a52a <xPortStartScheduler+0x4a>
	__asm volatile
 800a512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a516:	f383 8811 	msr	BASEPRI, r3
 800a51a:	f3bf 8f6f 	isb	sy
 800a51e:	f3bf 8f4f 	dsb	sy
 800a522:	613b      	str	r3, [r7, #16]
}
 800a524:	bf00      	nop
 800a526:	bf00      	nop
 800a528:	e7fd      	b.n	800a526 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a52a:	4b39      	ldr	r3, [pc, #228]	@ (800a610 <xPortStartScheduler+0x130>)
 800a52c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	781b      	ldrb	r3, [r3, #0]
 800a532:	b2db      	uxtb	r3, r3
 800a534:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a536:	697b      	ldr	r3, [r7, #20]
 800a538:	22ff      	movs	r2, #255	@ 0xff
 800a53a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	781b      	ldrb	r3, [r3, #0]
 800a540:	b2db      	uxtb	r3, r3
 800a542:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a544:	78fb      	ldrb	r3, [r7, #3]
 800a546:	b2db      	uxtb	r3, r3
 800a548:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a54c:	b2da      	uxtb	r2, r3
 800a54e:	4b31      	ldr	r3, [pc, #196]	@ (800a614 <xPortStartScheduler+0x134>)
 800a550:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a552:	4b31      	ldr	r3, [pc, #196]	@ (800a618 <xPortStartScheduler+0x138>)
 800a554:	2207      	movs	r2, #7
 800a556:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a558:	e009      	b.n	800a56e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a55a:	4b2f      	ldr	r3, [pc, #188]	@ (800a618 <xPortStartScheduler+0x138>)
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	3b01      	subs	r3, #1
 800a560:	4a2d      	ldr	r2, [pc, #180]	@ (800a618 <xPortStartScheduler+0x138>)
 800a562:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a564:	78fb      	ldrb	r3, [r7, #3]
 800a566:	b2db      	uxtb	r3, r3
 800a568:	005b      	lsls	r3, r3, #1
 800a56a:	b2db      	uxtb	r3, r3
 800a56c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a56e:	78fb      	ldrb	r3, [r7, #3]
 800a570:	b2db      	uxtb	r3, r3
 800a572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a576:	2b80      	cmp	r3, #128	@ 0x80
 800a578:	d0ef      	beq.n	800a55a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a57a:	4b27      	ldr	r3, [pc, #156]	@ (800a618 <xPortStartScheduler+0x138>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f1c3 0307 	rsb	r3, r3, #7
 800a582:	2b04      	cmp	r3, #4
 800a584:	d00b      	beq.n	800a59e <xPortStartScheduler+0xbe>
	__asm volatile
 800a586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a58a:	f383 8811 	msr	BASEPRI, r3
 800a58e:	f3bf 8f6f 	isb	sy
 800a592:	f3bf 8f4f 	dsb	sy
 800a596:	60bb      	str	r3, [r7, #8]
}
 800a598:	bf00      	nop
 800a59a:	bf00      	nop
 800a59c:	e7fd      	b.n	800a59a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a59e:	4b1e      	ldr	r3, [pc, #120]	@ (800a618 <xPortStartScheduler+0x138>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	021b      	lsls	r3, r3, #8
 800a5a4:	4a1c      	ldr	r2, [pc, #112]	@ (800a618 <xPortStartScheduler+0x138>)
 800a5a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a5a8:	4b1b      	ldr	r3, [pc, #108]	@ (800a618 <xPortStartScheduler+0x138>)
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a5b0:	4a19      	ldr	r2, [pc, #100]	@ (800a618 <xPortStartScheduler+0x138>)
 800a5b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	b2da      	uxtb	r2, r3
 800a5b8:	697b      	ldr	r3, [r7, #20]
 800a5ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a5bc:	4b17      	ldr	r3, [pc, #92]	@ (800a61c <xPortStartScheduler+0x13c>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	4a16      	ldr	r2, [pc, #88]	@ (800a61c <xPortStartScheduler+0x13c>)
 800a5c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a5c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a5c8:	4b14      	ldr	r3, [pc, #80]	@ (800a61c <xPortStartScheduler+0x13c>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	4a13      	ldr	r2, [pc, #76]	@ (800a61c <xPortStartScheduler+0x13c>)
 800a5ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a5d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a5d4:	f000 f8da 	bl	800a78c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a5d8:	4b11      	ldr	r3, [pc, #68]	@ (800a620 <xPortStartScheduler+0x140>)
 800a5da:	2200      	movs	r2, #0
 800a5dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a5de:	f000 f8f9 	bl	800a7d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a5e2:	4b10      	ldr	r3, [pc, #64]	@ (800a624 <xPortStartScheduler+0x144>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	4a0f      	ldr	r2, [pc, #60]	@ (800a624 <xPortStartScheduler+0x144>)
 800a5e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a5ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a5ee:	f7ff ff63 	bl	800a4b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a5f2:	f7ff fafd 	bl	8009bf0 <vTaskSwitchContext>
	prvTaskExitError();
 800a5f6:	f7ff ff1d 	bl	800a434 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a5fa:	2300      	movs	r3, #0
}
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	3718      	adds	r7, #24
 800a600:	46bd      	mov	sp, r7
 800a602:	bd80      	pop	{r7, pc}
 800a604:	e000ed00 	.word	0xe000ed00
 800a608:	410fc271 	.word	0x410fc271
 800a60c:	410fc270 	.word	0x410fc270
 800a610:	e000e400 	.word	0xe000e400
 800a614:	200007b4 	.word	0x200007b4
 800a618:	200007b8 	.word	0x200007b8
 800a61c:	e000ed20 	.word	0xe000ed20
 800a620:	2000000c 	.word	0x2000000c
 800a624:	e000ef34 	.word	0xe000ef34

0800a628 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a628:	b480      	push	{r7}
 800a62a:	b083      	sub	sp, #12
 800a62c:	af00      	add	r7, sp, #0
	__asm volatile
 800a62e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a632:	f383 8811 	msr	BASEPRI, r3
 800a636:	f3bf 8f6f 	isb	sy
 800a63a:	f3bf 8f4f 	dsb	sy
 800a63e:	607b      	str	r3, [r7, #4]
}
 800a640:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a642:	4b10      	ldr	r3, [pc, #64]	@ (800a684 <vPortEnterCritical+0x5c>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	3301      	adds	r3, #1
 800a648:	4a0e      	ldr	r2, [pc, #56]	@ (800a684 <vPortEnterCritical+0x5c>)
 800a64a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a64c:	4b0d      	ldr	r3, [pc, #52]	@ (800a684 <vPortEnterCritical+0x5c>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	2b01      	cmp	r3, #1
 800a652:	d110      	bne.n	800a676 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a654:	4b0c      	ldr	r3, [pc, #48]	@ (800a688 <vPortEnterCritical+0x60>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	b2db      	uxtb	r3, r3
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d00b      	beq.n	800a676 <vPortEnterCritical+0x4e>
	__asm volatile
 800a65e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a662:	f383 8811 	msr	BASEPRI, r3
 800a666:	f3bf 8f6f 	isb	sy
 800a66a:	f3bf 8f4f 	dsb	sy
 800a66e:	603b      	str	r3, [r7, #0]
}
 800a670:	bf00      	nop
 800a672:	bf00      	nop
 800a674:	e7fd      	b.n	800a672 <vPortEnterCritical+0x4a>
	}
}
 800a676:	bf00      	nop
 800a678:	370c      	adds	r7, #12
 800a67a:	46bd      	mov	sp, r7
 800a67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a680:	4770      	bx	lr
 800a682:	bf00      	nop
 800a684:	2000000c 	.word	0x2000000c
 800a688:	e000ed04 	.word	0xe000ed04

0800a68c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a68c:	b480      	push	{r7}
 800a68e:	b083      	sub	sp, #12
 800a690:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a692:	4b12      	ldr	r3, [pc, #72]	@ (800a6dc <vPortExitCritical+0x50>)
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d10b      	bne.n	800a6b2 <vPortExitCritical+0x26>
	__asm volatile
 800a69a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a69e:	f383 8811 	msr	BASEPRI, r3
 800a6a2:	f3bf 8f6f 	isb	sy
 800a6a6:	f3bf 8f4f 	dsb	sy
 800a6aa:	607b      	str	r3, [r7, #4]
}
 800a6ac:	bf00      	nop
 800a6ae:	bf00      	nop
 800a6b0:	e7fd      	b.n	800a6ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a6b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a6dc <vPortExitCritical+0x50>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	3b01      	subs	r3, #1
 800a6b8:	4a08      	ldr	r2, [pc, #32]	@ (800a6dc <vPortExitCritical+0x50>)
 800a6ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a6bc:	4b07      	ldr	r3, [pc, #28]	@ (800a6dc <vPortExitCritical+0x50>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d105      	bne.n	800a6d0 <vPortExitCritical+0x44>
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	f383 8811 	msr	BASEPRI, r3
}
 800a6ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a6d0:	bf00      	nop
 800a6d2:	370c      	adds	r7, #12
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6da:	4770      	bx	lr
 800a6dc:	2000000c 	.word	0x2000000c

0800a6e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a6e0:	f3ef 8009 	mrs	r0, PSP
 800a6e4:	f3bf 8f6f 	isb	sy
 800a6e8:	4b15      	ldr	r3, [pc, #84]	@ (800a740 <pxCurrentTCBConst>)
 800a6ea:	681a      	ldr	r2, [r3, #0]
 800a6ec:	f01e 0f10 	tst.w	lr, #16
 800a6f0:	bf08      	it	eq
 800a6f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a6f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6fa:	6010      	str	r0, [r2, #0]
 800a6fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a700:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a704:	f380 8811 	msr	BASEPRI, r0
 800a708:	f3bf 8f4f 	dsb	sy
 800a70c:	f3bf 8f6f 	isb	sy
 800a710:	f7ff fa6e 	bl	8009bf0 <vTaskSwitchContext>
 800a714:	f04f 0000 	mov.w	r0, #0
 800a718:	f380 8811 	msr	BASEPRI, r0
 800a71c:	bc09      	pop	{r0, r3}
 800a71e:	6819      	ldr	r1, [r3, #0]
 800a720:	6808      	ldr	r0, [r1, #0]
 800a722:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a726:	f01e 0f10 	tst.w	lr, #16
 800a72a:	bf08      	it	eq
 800a72c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a730:	f380 8809 	msr	PSP, r0
 800a734:	f3bf 8f6f 	isb	sy
 800a738:	4770      	bx	lr
 800a73a:	bf00      	nop
 800a73c:	f3af 8000 	nop.w

0800a740 <pxCurrentTCBConst>:
 800a740:	20000688 	.word	0x20000688
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a744:	bf00      	nop
 800a746:	bf00      	nop

0800a748 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b082      	sub	sp, #8
 800a74c:	af00      	add	r7, sp, #0
	__asm volatile
 800a74e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a752:	f383 8811 	msr	BASEPRI, r3
 800a756:	f3bf 8f6f 	isb	sy
 800a75a:	f3bf 8f4f 	dsb	sy
 800a75e:	607b      	str	r3, [r7, #4]
}
 800a760:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a762:	f7ff f98b 	bl	8009a7c <xTaskIncrementTick>
 800a766:	4603      	mov	r3, r0
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d003      	beq.n	800a774 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a76c:	4b06      	ldr	r3, [pc, #24]	@ (800a788 <SysTick_Handler+0x40>)
 800a76e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a772:	601a      	str	r2, [r3, #0]
 800a774:	2300      	movs	r3, #0
 800a776:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	f383 8811 	msr	BASEPRI, r3
}
 800a77e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a780:	bf00      	nop
 800a782:	3708      	adds	r7, #8
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}
 800a788:	e000ed04 	.word	0xe000ed04

0800a78c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a78c:	b480      	push	{r7}
 800a78e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a790:	4b0b      	ldr	r3, [pc, #44]	@ (800a7c0 <vPortSetupTimerInterrupt+0x34>)
 800a792:	2200      	movs	r2, #0
 800a794:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a796:	4b0b      	ldr	r3, [pc, #44]	@ (800a7c4 <vPortSetupTimerInterrupt+0x38>)
 800a798:	2200      	movs	r2, #0
 800a79a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a79c:	4b0a      	ldr	r3, [pc, #40]	@ (800a7c8 <vPortSetupTimerInterrupt+0x3c>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	4a0a      	ldr	r2, [pc, #40]	@ (800a7cc <vPortSetupTimerInterrupt+0x40>)
 800a7a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a7a6:	099b      	lsrs	r3, r3, #6
 800a7a8:	4a09      	ldr	r2, [pc, #36]	@ (800a7d0 <vPortSetupTimerInterrupt+0x44>)
 800a7aa:	3b01      	subs	r3, #1
 800a7ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a7ae:	4b04      	ldr	r3, [pc, #16]	@ (800a7c0 <vPortSetupTimerInterrupt+0x34>)
 800a7b0:	2207      	movs	r2, #7
 800a7b2:	601a      	str	r2, [r3, #0]
}
 800a7b4:	bf00      	nop
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7bc:	4770      	bx	lr
 800a7be:	bf00      	nop
 800a7c0:	e000e010 	.word	0xe000e010
 800a7c4:	e000e018 	.word	0xe000e018
 800a7c8:	20000000 	.word	0x20000000
 800a7cc:	10624dd3 	.word	0x10624dd3
 800a7d0:	e000e014 	.word	0xe000e014

0800a7d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a7d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a7e4 <vPortEnableVFP+0x10>
 800a7d8:	6801      	ldr	r1, [r0, #0]
 800a7da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a7de:	6001      	str	r1, [r0, #0]
 800a7e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a7e2:	bf00      	nop
 800a7e4:	e000ed88 	.word	0xe000ed88

0800a7e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b085      	sub	sp, #20
 800a7ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a7ee:	f3ef 8305 	mrs	r3, IPSR
 800a7f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	2b0f      	cmp	r3, #15
 800a7f8:	d915      	bls.n	800a826 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a7fa:	4a18      	ldr	r2, [pc, #96]	@ (800a85c <vPortValidateInterruptPriority+0x74>)
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	4413      	add	r3, r2
 800a800:	781b      	ldrb	r3, [r3, #0]
 800a802:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a804:	4b16      	ldr	r3, [pc, #88]	@ (800a860 <vPortValidateInterruptPriority+0x78>)
 800a806:	781b      	ldrb	r3, [r3, #0]
 800a808:	7afa      	ldrb	r2, [r7, #11]
 800a80a:	429a      	cmp	r2, r3
 800a80c:	d20b      	bcs.n	800a826 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a80e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a812:	f383 8811 	msr	BASEPRI, r3
 800a816:	f3bf 8f6f 	isb	sy
 800a81a:	f3bf 8f4f 	dsb	sy
 800a81e:	607b      	str	r3, [r7, #4]
}
 800a820:	bf00      	nop
 800a822:	bf00      	nop
 800a824:	e7fd      	b.n	800a822 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a826:	4b0f      	ldr	r3, [pc, #60]	@ (800a864 <vPortValidateInterruptPriority+0x7c>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a82e:	4b0e      	ldr	r3, [pc, #56]	@ (800a868 <vPortValidateInterruptPriority+0x80>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	429a      	cmp	r2, r3
 800a834:	d90b      	bls.n	800a84e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a83a:	f383 8811 	msr	BASEPRI, r3
 800a83e:	f3bf 8f6f 	isb	sy
 800a842:	f3bf 8f4f 	dsb	sy
 800a846:	603b      	str	r3, [r7, #0]
}
 800a848:	bf00      	nop
 800a84a:	bf00      	nop
 800a84c:	e7fd      	b.n	800a84a <vPortValidateInterruptPriority+0x62>
	}
 800a84e:	bf00      	nop
 800a850:	3714      	adds	r7, #20
 800a852:	46bd      	mov	sp, r7
 800a854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a858:	4770      	bx	lr
 800a85a:	bf00      	nop
 800a85c:	e000e3f0 	.word	0xe000e3f0
 800a860:	200007b4 	.word	0x200007b4
 800a864:	e000ed0c 	.word	0xe000ed0c
 800a868:	200007b8 	.word	0x200007b8

0800a86c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b08a      	sub	sp, #40	@ 0x28
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a874:	2300      	movs	r3, #0
 800a876:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a878:	f7ff f854 	bl	8009924 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a87c:	4b5c      	ldr	r3, [pc, #368]	@ (800a9f0 <pvPortMalloc+0x184>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d101      	bne.n	800a888 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a884:	f000 f924 	bl	800aad0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a888:	4b5a      	ldr	r3, [pc, #360]	@ (800a9f4 <pvPortMalloc+0x188>)
 800a88a:	681a      	ldr	r2, [r3, #0]
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	4013      	ands	r3, r2
 800a890:	2b00      	cmp	r3, #0
 800a892:	f040 8095 	bne.w	800a9c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d01e      	beq.n	800a8da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a89c:	2208      	movs	r2, #8
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	4413      	add	r3, r2
 800a8a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	f003 0307 	and.w	r3, r3, #7
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d015      	beq.n	800a8da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f023 0307 	bic.w	r3, r3, #7
 800a8b4:	3308      	adds	r3, #8
 800a8b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f003 0307 	and.w	r3, r3, #7
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d00b      	beq.n	800a8da <pvPortMalloc+0x6e>
	__asm volatile
 800a8c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8c6:	f383 8811 	msr	BASEPRI, r3
 800a8ca:	f3bf 8f6f 	isb	sy
 800a8ce:	f3bf 8f4f 	dsb	sy
 800a8d2:	617b      	str	r3, [r7, #20]
}
 800a8d4:	bf00      	nop
 800a8d6:	bf00      	nop
 800a8d8:	e7fd      	b.n	800a8d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d06f      	beq.n	800a9c0 <pvPortMalloc+0x154>
 800a8e0:	4b45      	ldr	r3, [pc, #276]	@ (800a9f8 <pvPortMalloc+0x18c>)
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	687a      	ldr	r2, [r7, #4]
 800a8e6:	429a      	cmp	r2, r3
 800a8e8:	d86a      	bhi.n	800a9c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a8ea:	4b44      	ldr	r3, [pc, #272]	@ (800a9fc <pvPortMalloc+0x190>)
 800a8ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a8ee:	4b43      	ldr	r3, [pc, #268]	@ (800a9fc <pvPortMalloc+0x190>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8f4:	e004      	b.n	800a900 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a8f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a902:	685b      	ldr	r3, [r3, #4]
 800a904:	687a      	ldr	r2, [r7, #4]
 800a906:	429a      	cmp	r2, r3
 800a908:	d903      	bls.n	800a912 <pvPortMalloc+0xa6>
 800a90a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d1f1      	bne.n	800a8f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a912:	4b37      	ldr	r3, [pc, #220]	@ (800a9f0 <pvPortMalloc+0x184>)
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a918:	429a      	cmp	r2, r3
 800a91a:	d051      	beq.n	800a9c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a91c:	6a3b      	ldr	r3, [r7, #32]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	2208      	movs	r2, #8
 800a922:	4413      	add	r3, r2
 800a924:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a928:	681a      	ldr	r2, [r3, #0]
 800a92a:	6a3b      	ldr	r3, [r7, #32]
 800a92c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a92e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a930:	685a      	ldr	r2, [r3, #4]
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	1ad2      	subs	r2, r2, r3
 800a936:	2308      	movs	r3, #8
 800a938:	005b      	lsls	r3, r3, #1
 800a93a:	429a      	cmp	r2, r3
 800a93c:	d920      	bls.n	800a980 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a93e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	4413      	add	r3, r2
 800a944:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a946:	69bb      	ldr	r3, [r7, #24]
 800a948:	f003 0307 	and.w	r3, r3, #7
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d00b      	beq.n	800a968 <pvPortMalloc+0xfc>
	__asm volatile
 800a950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a954:	f383 8811 	msr	BASEPRI, r3
 800a958:	f3bf 8f6f 	isb	sy
 800a95c:	f3bf 8f4f 	dsb	sy
 800a960:	613b      	str	r3, [r7, #16]
}
 800a962:	bf00      	nop
 800a964:	bf00      	nop
 800a966:	e7fd      	b.n	800a964 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a96a:	685a      	ldr	r2, [r3, #4]
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	1ad2      	subs	r2, r2, r3
 800a970:	69bb      	ldr	r3, [r7, #24]
 800a972:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a976:	687a      	ldr	r2, [r7, #4]
 800a978:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a97a:	69b8      	ldr	r0, [r7, #24]
 800a97c:	f000 f90a 	bl	800ab94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a980:	4b1d      	ldr	r3, [pc, #116]	@ (800a9f8 <pvPortMalloc+0x18c>)
 800a982:	681a      	ldr	r2, [r3, #0]
 800a984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a986:	685b      	ldr	r3, [r3, #4]
 800a988:	1ad3      	subs	r3, r2, r3
 800a98a:	4a1b      	ldr	r2, [pc, #108]	@ (800a9f8 <pvPortMalloc+0x18c>)
 800a98c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a98e:	4b1a      	ldr	r3, [pc, #104]	@ (800a9f8 <pvPortMalloc+0x18c>)
 800a990:	681a      	ldr	r2, [r3, #0]
 800a992:	4b1b      	ldr	r3, [pc, #108]	@ (800aa00 <pvPortMalloc+0x194>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	429a      	cmp	r2, r3
 800a998:	d203      	bcs.n	800a9a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a99a:	4b17      	ldr	r3, [pc, #92]	@ (800a9f8 <pvPortMalloc+0x18c>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	4a18      	ldr	r2, [pc, #96]	@ (800aa00 <pvPortMalloc+0x194>)
 800a9a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a9a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9a4:	685a      	ldr	r2, [r3, #4]
 800a9a6:	4b13      	ldr	r3, [pc, #76]	@ (800a9f4 <pvPortMalloc+0x188>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	431a      	orrs	r2, r3
 800a9ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a9b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a9b6:	4b13      	ldr	r3, [pc, #76]	@ (800aa04 <pvPortMalloc+0x198>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	3301      	adds	r3, #1
 800a9bc:	4a11      	ldr	r2, [pc, #68]	@ (800aa04 <pvPortMalloc+0x198>)
 800a9be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a9c0:	f7fe ffbe 	bl	8009940 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a9c4:	69fb      	ldr	r3, [r7, #28]
 800a9c6:	f003 0307 	and.w	r3, r3, #7
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d00b      	beq.n	800a9e6 <pvPortMalloc+0x17a>
	__asm volatile
 800a9ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d2:	f383 8811 	msr	BASEPRI, r3
 800a9d6:	f3bf 8f6f 	isb	sy
 800a9da:	f3bf 8f4f 	dsb	sy
 800a9de:	60fb      	str	r3, [r7, #12]
}
 800a9e0:	bf00      	nop
 800a9e2:	bf00      	nop
 800a9e4:	e7fd      	b.n	800a9e2 <pvPortMalloc+0x176>
	return pvReturn;
 800a9e6:	69fb      	ldr	r3, [r7, #28]
}
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	3728      	adds	r7, #40	@ 0x28
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}
 800a9f0:	200055e4 	.word	0x200055e4
 800a9f4:	200055f8 	.word	0x200055f8
 800a9f8:	200055e8 	.word	0x200055e8
 800a9fc:	200055dc 	.word	0x200055dc
 800aa00:	200055ec 	.word	0x200055ec
 800aa04:	200055f0 	.word	0x200055f0

0800aa08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b086      	sub	sp, #24
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d04f      	beq.n	800aaba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800aa1a:	2308      	movs	r3, #8
 800aa1c:	425b      	negs	r3, r3
 800aa1e:	697a      	ldr	r2, [r7, #20]
 800aa20:	4413      	add	r3, r2
 800aa22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800aa28:	693b      	ldr	r3, [r7, #16]
 800aa2a:	685a      	ldr	r2, [r3, #4]
 800aa2c:	4b25      	ldr	r3, [pc, #148]	@ (800aac4 <vPortFree+0xbc>)
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	4013      	ands	r3, r2
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d10b      	bne.n	800aa4e <vPortFree+0x46>
	__asm volatile
 800aa36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa3a:	f383 8811 	msr	BASEPRI, r3
 800aa3e:	f3bf 8f6f 	isb	sy
 800aa42:	f3bf 8f4f 	dsb	sy
 800aa46:	60fb      	str	r3, [r7, #12]
}
 800aa48:	bf00      	nop
 800aa4a:	bf00      	nop
 800aa4c:	e7fd      	b.n	800aa4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aa4e:	693b      	ldr	r3, [r7, #16]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d00b      	beq.n	800aa6e <vPortFree+0x66>
	__asm volatile
 800aa56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa5a:	f383 8811 	msr	BASEPRI, r3
 800aa5e:	f3bf 8f6f 	isb	sy
 800aa62:	f3bf 8f4f 	dsb	sy
 800aa66:	60bb      	str	r3, [r7, #8]
}
 800aa68:	bf00      	nop
 800aa6a:	bf00      	nop
 800aa6c:	e7fd      	b.n	800aa6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aa6e:	693b      	ldr	r3, [r7, #16]
 800aa70:	685a      	ldr	r2, [r3, #4]
 800aa72:	4b14      	ldr	r3, [pc, #80]	@ (800aac4 <vPortFree+0xbc>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	4013      	ands	r3, r2
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d01e      	beq.n	800aaba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d11a      	bne.n	800aaba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	685a      	ldr	r2, [r3, #4]
 800aa88:	4b0e      	ldr	r3, [pc, #56]	@ (800aac4 <vPortFree+0xbc>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	43db      	mvns	r3, r3
 800aa8e:	401a      	ands	r2, r3
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aa94:	f7fe ff46 	bl	8009924 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aa98:	693b      	ldr	r3, [r7, #16]
 800aa9a:	685a      	ldr	r2, [r3, #4]
 800aa9c:	4b0a      	ldr	r3, [pc, #40]	@ (800aac8 <vPortFree+0xc0>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	4413      	add	r3, r2
 800aaa2:	4a09      	ldr	r2, [pc, #36]	@ (800aac8 <vPortFree+0xc0>)
 800aaa4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aaa6:	6938      	ldr	r0, [r7, #16]
 800aaa8:	f000 f874 	bl	800ab94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800aaac:	4b07      	ldr	r3, [pc, #28]	@ (800aacc <vPortFree+0xc4>)
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	3301      	adds	r3, #1
 800aab2:	4a06      	ldr	r2, [pc, #24]	@ (800aacc <vPortFree+0xc4>)
 800aab4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800aab6:	f7fe ff43 	bl	8009940 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800aaba:	bf00      	nop
 800aabc:	3718      	adds	r7, #24
 800aabe:	46bd      	mov	sp, r7
 800aac0:	bd80      	pop	{r7, pc}
 800aac2:	bf00      	nop
 800aac4:	200055f8 	.word	0x200055f8
 800aac8:	200055e8 	.word	0x200055e8
 800aacc:	200055f4 	.word	0x200055f4

0800aad0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aad0:	b480      	push	{r7}
 800aad2:	b085      	sub	sp, #20
 800aad4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aad6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800aada:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aadc:	4b27      	ldr	r3, [pc, #156]	@ (800ab7c <prvHeapInit+0xac>)
 800aade:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	f003 0307 	and.w	r3, r3, #7
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d00c      	beq.n	800ab04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	3307      	adds	r3, #7
 800aaee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	f023 0307 	bic.w	r3, r3, #7
 800aaf6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aaf8:	68ba      	ldr	r2, [r7, #8]
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	1ad3      	subs	r3, r2, r3
 800aafe:	4a1f      	ldr	r2, [pc, #124]	@ (800ab7c <prvHeapInit+0xac>)
 800ab00:	4413      	add	r3, r2
 800ab02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ab08:	4a1d      	ldr	r2, [pc, #116]	@ (800ab80 <prvHeapInit+0xb0>)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ab0e:	4b1c      	ldr	r3, [pc, #112]	@ (800ab80 <prvHeapInit+0xb0>)
 800ab10:	2200      	movs	r2, #0
 800ab12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	68ba      	ldr	r2, [r7, #8]
 800ab18:	4413      	add	r3, r2
 800ab1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ab1c:	2208      	movs	r2, #8
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	1a9b      	subs	r3, r3, r2
 800ab22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	f023 0307 	bic.w	r3, r3, #7
 800ab2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	4a15      	ldr	r2, [pc, #84]	@ (800ab84 <prvHeapInit+0xb4>)
 800ab30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ab32:	4b14      	ldr	r3, [pc, #80]	@ (800ab84 <prvHeapInit+0xb4>)
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	2200      	movs	r2, #0
 800ab38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ab3a:	4b12      	ldr	r3, [pc, #72]	@ (800ab84 <prvHeapInit+0xb4>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	68fa      	ldr	r2, [r7, #12]
 800ab4a:	1ad2      	subs	r2, r2, r3
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ab50:	4b0c      	ldr	r3, [pc, #48]	@ (800ab84 <prvHeapInit+0xb4>)
 800ab52:	681a      	ldr	r2, [r3, #0]
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	685b      	ldr	r3, [r3, #4]
 800ab5c:	4a0a      	ldr	r2, [pc, #40]	@ (800ab88 <prvHeapInit+0xb8>)
 800ab5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	685b      	ldr	r3, [r3, #4]
 800ab64:	4a09      	ldr	r2, [pc, #36]	@ (800ab8c <prvHeapInit+0xbc>)
 800ab66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ab68:	4b09      	ldr	r3, [pc, #36]	@ (800ab90 <prvHeapInit+0xc0>)
 800ab6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ab6e:	601a      	str	r2, [r3, #0]
}
 800ab70:	bf00      	nop
 800ab72:	3714      	adds	r7, #20
 800ab74:	46bd      	mov	sp, r7
 800ab76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7a:	4770      	bx	lr
 800ab7c:	200007bc 	.word	0x200007bc
 800ab80:	200055dc 	.word	0x200055dc
 800ab84:	200055e4 	.word	0x200055e4
 800ab88:	200055ec 	.word	0x200055ec
 800ab8c:	200055e8 	.word	0x200055e8
 800ab90:	200055f8 	.word	0x200055f8

0800ab94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ab94:	b480      	push	{r7}
 800ab96:	b085      	sub	sp, #20
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ab9c:	4b28      	ldr	r3, [pc, #160]	@ (800ac40 <prvInsertBlockIntoFreeList+0xac>)
 800ab9e:	60fb      	str	r3, [r7, #12]
 800aba0:	e002      	b.n	800aba8 <prvInsertBlockIntoFreeList+0x14>
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	60fb      	str	r3, [r7, #12]
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	687a      	ldr	r2, [r7, #4]
 800abae:	429a      	cmp	r2, r3
 800abb0:	d8f7      	bhi.n	800aba2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	685b      	ldr	r3, [r3, #4]
 800abba:	68ba      	ldr	r2, [r7, #8]
 800abbc:	4413      	add	r3, r2
 800abbe:	687a      	ldr	r2, [r7, #4]
 800abc0:	429a      	cmp	r2, r3
 800abc2:	d108      	bne.n	800abd6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	685a      	ldr	r2, [r3, #4]
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	685b      	ldr	r3, [r3, #4]
 800abcc:	441a      	add	r2, r3
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	685b      	ldr	r3, [r3, #4]
 800abde:	68ba      	ldr	r2, [r7, #8]
 800abe0:	441a      	add	r2, r3
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	429a      	cmp	r2, r3
 800abe8:	d118      	bne.n	800ac1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	681a      	ldr	r2, [r3, #0]
 800abee:	4b15      	ldr	r3, [pc, #84]	@ (800ac44 <prvInsertBlockIntoFreeList+0xb0>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	429a      	cmp	r2, r3
 800abf4:	d00d      	beq.n	800ac12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	685a      	ldr	r2, [r3, #4]
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	441a      	add	r2, r3
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	681a      	ldr	r2, [r3, #0]
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	601a      	str	r2, [r3, #0]
 800ac10:	e008      	b.n	800ac24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ac12:	4b0c      	ldr	r3, [pc, #48]	@ (800ac44 <prvInsertBlockIntoFreeList+0xb0>)
 800ac14:	681a      	ldr	r2, [r3, #0]
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	601a      	str	r2, [r3, #0]
 800ac1a:	e003      	b.n	800ac24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	681a      	ldr	r2, [r3, #0]
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ac24:	68fa      	ldr	r2, [r7, #12]
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	429a      	cmp	r2, r3
 800ac2a:	d002      	beq.n	800ac32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	687a      	ldr	r2, [r7, #4]
 800ac30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac32:	bf00      	nop
 800ac34:	3714      	adds	r7, #20
 800ac36:	46bd      	mov	sp, r7
 800ac38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3c:	4770      	bx	lr
 800ac3e:	bf00      	nop
 800ac40:	200055dc 	.word	0x200055dc
 800ac44:	200055e4 	.word	0x200055e4

0800ac48 <atoi>:
 800ac48:	220a      	movs	r2, #10
 800ac4a:	2100      	movs	r1, #0
 800ac4c:	f000 b87a 	b.w	800ad44 <strtol>

0800ac50 <_strtol_l.isra.0>:
 800ac50:	2b24      	cmp	r3, #36	@ 0x24
 800ac52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac56:	4686      	mov	lr, r0
 800ac58:	4690      	mov	r8, r2
 800ac5a:	d801      	bhi.n	800ac60 <_strtol_l.isra.0+0x10>
 800ac5c:	2b01      	cmp	r3, #1
 800ac5e:	d106      	bne.n	800ac6e <_strtol_l.isra.0+0x1e>
 800ac60:	f000 fb66 	bl	800b330 <__errno>
 800ac64:	2316      	movs	r3, #22
 800ac66:	6003      	str	r3, [r0, #0]
 800ac68:	2000      	movs	r0, #0
 800ac6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac6e:	4834      	ldr	r0, [pc, #208]	@ (800ad40 <_strtol_l.isra.0+0xf0>)
 800ac70:	460d      	mov	r5, r1
 800ac72:	462a      	mov	r2, r5
 800ac74:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac78:	5d06      	ldrb	r6, [r0, r4]
 800ac7a:	f016 0608 	ands.w	r6, r6, #8
 800ac7e:	d1f8      	bne.n	800ac72 <_strtol_l.isra.0+0x22>
 800ac80:	2c2d      	cmp	r4, #45	@ 0x2d
 800ac82:	d110      	bne.n	800aca6 <_strtol_l.isra.0+0x56>
 800ac84:	782c      	ldrb	r4, [r5, #0]
 800ac86:	2601      	movs	r6, #1
 800ac88:	1c95      	adds	r5, r2, #2
 800ac8a:	f033 0210 	bics.w	r2, r3, #16
 800ac8e:	d115      	bne.n	800acbc <_strtol_l.isra.0+0x6c>
 800ac90:	2c30      	cmp	r4, #48	@ 0x30
 800ac92:	d10d      	bne.n	800acb0 <_strtol_l.isra.0+0x60>
 800ac94:	782a      	ldrb	r2, [r5, #0]
 800ac96:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ac9a:	2a58      	cmp	r2, #88	@ 0x58
 800ac9c:	d108      	bne.n	800acb0 <_strtol_l.isra.0+0x60>
 800ac9e:	786c      	ldrb	r4, [r5, #1]
 800aca0:	3502      	adds	r5, #2
 800aca2:	2310      	movs	r3, #16
 800aca4:	e00a      	b.n	800acbc <_strtol_l.isra.0+0x6c>
 800aca6:	2c2b      	cmp	r4, #43	@ 0x2b
 800aca8:	bf04      	itt	eq
 800acaa:	782c      	ldrbeq	r4, [r5, #0]
 800acac:	1c95      	addeq	r5, r2, #2
 800acae:	e7ec      	b.n	800ac8a <_strtol_l.isra.0+0x3a>
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d1f6      	bne.n	800aca2 <_strtol_l.isra.0+0x52>
 800acb4:	2c30      	cmp	r4, #48	@ 0x30
 800acb6:	bf14      	ite	ne
 800acb8:	230a      	movne	r3, #10
 800acba:	2308      	moveq	r3, #8
 800acbc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800acc0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800acc4:	2200      	movs	r2, #0
 800acc6:	fbbc f9f3 	udiv	r9, ip, r3
 800acca:	4610      	mov	r0, r2
 800accc:	fb03 ca19 	mls	sl, r3, r9, ip
 800acd0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800acd4:	2f09      	cmp	r7, #9
 800acd6:	d80f      	bhi.n	800acf8 <_strtol_l.isra.0+0xa8>
 800acd8:	463c      	mov	r4, r7
 800acda:	42a3      	cmp	r3, r4
 800acdc:	dd1b      	ble.n	800ad16 <_strtol_l.isra.0+0xc6>
 800acde:	1c57      	adds	r7, r2, #1
 800ace0:	d007      	beq.n	800acf2 <_strtol_l.isra.0+0xa2>
 800ace2:	4581      	cmp	r9, r0
 800ace4:	d314      	bcc.n	800ad10 <_strtol_l.isra.0+0xc0>
 800ace6:	d101      	bne.n	800acec <_strtol_l.isra.0+0x9c>
 800ace8:	45a2      	cmp	sl, r4
 800acea:	db11      	blt.n	800ad10 <_strtol_l.isra.0+0xc0>
 800acec:	fb00 4003 	mla	r0, r0, r3, r4
 800acf0:	2201      	movs	r2, #1
 800acf2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800acf6:	e7eb      	b.n	800acd0 <_strtol_l.isra.0+0x80>
 800acf8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800acfc:	2f19      	cmp	r7, #25
 800acfe:	d801      	bhi.n	800ad04 <_strtol_l.isra.0+0xb4>
 800ad00:	3c37      	subs	r4, #55	@ 0x37
 800ad02:	e7ea      	b.n	800acda <_strtol_l.isra.0+0x8a>
 800ad04:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ad08:	2f19      	cmp	r7, #25
 800ad0a:	d804      	bhi.n	800ad16 <_strtol_l.isra.0+0xc6>
 800ad0c:	3c57      	subs	r4, #87	@ 0x57
 800ad0e:	e7e4      	b.n	800acda <_strtol_l.isra.0+0x8a>
 800ad10:	f04f 32ff 	mov.w	r2, #4294967295
 800ad14:	e7ed      	b.n	800acf2 <_strtol_l.isra.0+0xa2>
 800ad16:	1c53      	adds	r3, r2, #1
 800ad18:	d108      	bne.n	800ad2c <_strtol_l.isra.0+0xdc>
 800ad1a:	2322      	movs	r3, #34	@ 0x22
 800ad1c:	f8ce 3000 	str.w	r3, [lr]
 800ad20:	4660      	mov	r0, ip
 800ad22:	f1b8 0f00 	cmp.w	r8, #0
 800ad26:	d0a0      	beq.n	800ac6a <_strtol_l.isra.0+0x1a>
 800ad28:	1e69      	subs	r1, r5, #1
 800ad2a:	e006      	b.n	800ad3a <_strtol_l.isra.0+0xea>
 800ad2c:	b106      	cbz	r6, 800ad30 <_strtol_l.isra.0+0xe0>
 800ad2e:	4240      	negs	r0, r0
 800ad30:	f1b8 0f00 	cmp.w	r8, #0
 800ad34:	d099      	beq.n	800ac6a <_strtol_l.isra.0+0x1a>
 800ad36:	2a00      	cmp	r2, #0
 800ad38:	d1f6      	bne.n	800ad28 <_strtol_l.isra.0+0xd8>
 800ad3a:	f8c8 1000 	str.w	r1, [r8]
 800ad3e:	e794      	b.n	800ac6a <_strtol_l.isra.0+0x1a>
 800ad40:	0800c685 	.word	0x0800c685

0800ad44 <strtol>:
 800ad44:	4613      	mov	r3, r2
 800ad46:	460a      	mov	r2, r1
 800ad48:	4601      	mov	r1, r0
 800ad4a:	4802      	ldr	r0, [pc, #8]	@ (800ad54 <strtol+0x10>)
 800ad4c:	6800      	ldr	r0, [r0, #0]
 800ad4e:	f7ff bf7f 	b.w	800ac50 <_strtol_l.isra.0>
 800ad52:	bf00      	nop
 800ad54:	2000001c 	.word	0x2000001c

0800ad58 <std>:
 800ad58:	2300      	movs	r3, #0
 800ad5a:	b510      	push	{r4, lr}
 800ad5c:	4604      	mov	r4, r0
 800ad5e:	e9c0 3300 	strd	r3, r3, [r0]
 800ad62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad66:	6083      	str	r3, [r0, #8]
 800ad68:	8181      	strh	r1, [r0, #12]
 800ad6a:	6643      	str	r3, [r0, #100]	@ 0x64
 800ad6c:	81c2      	strh	r2, [r0, #14]
 800ad6e:	6183      	str	r3, [r0, #24]
 800ad70:	4619      	mov	r1, r3
 800ad72:	2208      	movs	r2, #8
 800ad74:	305c      	adds	r0, #92	@ 0x5c
 800ad76:	f000 fa2f 	bl	800b1d8 <memset>
 800ad7a:	4b0d      	ldr	r3, [pc, #52]	@ (800adb0 <std+0x58>)
 800ad7c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ad7e:	4b0d      	ldr	r3, [pc, #52]	@ (800adb4 <std+0x5c>)
 800ad80:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ad82:	4b0d      	ldr	r3, [pc, #52]	@ (800adb8 <std+0x60>)
 800ad84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ad86:	4b0d      	ldr	r3, [pc, #52]	@ (800adbc <std+0x64>)
 800ad88:	6323      	str	r3, [r4, #48]	@ 0x30
 800ad8a:	4b0d      	ldr	r3, [pc, #52]	@ (800adc0 <std+0x68>)
 800ad8c:	6224      	str	r4, [r4, #32]
 800ad8e:	429c      	cmp	r4, r3
 800ad90:	d006      	beq.n	800ada0 <std+0x48>
 800ad92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ad96:	4294      	cmp	r4, r2
 800ad98:	d002      	beq.n	800ada0 <std+0x48>
 800ad9a:	33d0      	adds	r3, #208	@ 0xd0
 800ad9c:	429c      	cmp	r4, r3
 800ad9e:	d105      	bne.n	800adac <std+0x54>
 800ada0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ada4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ada8:	f000 baec 	b.w	800b384 <__retarget_lock_init_recursive>
 800adac:	bd10      	pop	{r4, pc}
 800adae:	bf00      	nop
 800adb0:	0800b029 	.word	0x0800b029
 800adb4:	0800b04b 	.word	0x0800b04b
 800adb8:	0800b083 	.word	0x0800b083
 800adbc:	0800b0a7 	.word	0x0800b0a7
 800adc0:	200055fc 	.word	0x200055fc

0800adc4 <stdio_exit_handler>:
 800adc4:	4a02      	ldr	r2, [pc, #8]	@ (800add0 <stdio_exit_handler+0xc>)
 800adc6:	4903      	ldr	r1, [pc, #12]	@ (800add4 <stdio_exit_handler+0x10>)
 800adc8:	4803      	ldr	r0, [pc, #12]	@ (800add8 <stdio_exit_handler+0x14>)
 800adca:	f000 b869 	b.w	800aea0 <_fwalk_sglue>
 800adce:	bf00      	nop
 800add0:	20000010 	.word	0x20000010
 800add4:	0800beed 	.word	0x0800beed
 800add8:	20000020 	.word	0x20000020

0800addc <cleanup_stdio>:
 800addc:	6841      	ldr	r1, [r0, #4]
 800adde:	4b0c      	ldr	r3, [pc, #48]	@ (800ae10 <cleanup_stdio+0x34>)
 800ade0:	4299      	cmp	r1, r3
 800ade2:	b510      	push	{r4, lr}
 800ade4:	4604      	mov	r4, r0
 800ade6:	d001      	beq.n	800adec <cleanup_stdio+0x10>
 800ade8:	f001 f880 	bl	800beec <_fflush_r>
 800adec:	68a1      	ldr	r1, [r4, #8]
 800adee:	4b09      	ldr	r3, [pc, #36]	@ (800ae14 <cleanup_stdio+0x38>)
 800adf0:	4299      	cmp	r1, r3
 800adf2:	d002      	beq.n	800adfa <cleanup_stdio+0x1e>
 800adf4:	4620      	mov	r0, r4
 800adf6:	f001 f879 	bl	800beec <_fflush_r>
 800adfa:	68e1      	ldr	r1, [r4, #12]
 800adfc:	4b06      	ldr	r3, [pc, #24]	@ (800ae18 <cleanup_stdio+0x3c>)
 800adfe:	4299      	cmp	r1, r3
 800ae00:	d004      	beq.n	800ae0c <cleanup_stdio+0x30>
 800ae02:	4620      	mov	r0, r4
 800ae04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae08:	f001 b870 	b.w	800beec <_fflush_r>
 800ae0c:	bd10      	pop	{r4, pc}
 800ae0e:	bf00      	nop
 800ae10:	200055fc 	.word	0x200055fc
 800ae14:	20005664 	.word	0x20005664
 800ae18:	200056cc 	.word	0x200056cc

0800ae1c <global_stdio_init.part.0>:
 800ae1c:	b510      	push	{r4, lr}
 800ae1e:	4b0b      	ldr	r3, [pc, #44]	@ (800ae4c <global_stdio_init.part.0+0x30>)
 800ae20:	4c0b      	ldr	r4, [pc, #44]	@ (800ae50 <global_stdio_init.part.0+0x34>)
 800ae22:	4a0c      	ldr	r2, [pc, #48]	@ (800ae54 <global_stdio_init.part.0+0x38>)
 800ae24:	601a      	str	r2, [r3, #0]
 800ae26:	4620      	mov	r0, r4
 800ae28:	2200      	movs	r2, #0
 800ae2a:	2104      	movs	r1, #4
 800ae2c:	f7ff ff94 	bl	800ad58 <std>
 800ae30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ae34:	2201      	movs	r2, #1
 800ae36:	2109      	movs	r1, #9
 800ae38:	f7ff ff8e 	bl	800ad58 <std>
 800ae3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ae40:	2202      	movs	r2, #2
 800ae42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae46:	2112      	movs	r1, #18
 800ae48:	f7ff bf86 	b.w	800ad58 <std>
 800ae4c:	20005734 	.word	0x20005734
 800ae50:	200055fc 	.word	0x200055fc
 800ae54:	0800adc5 	.word	0x0800adc5

0800ae58 <__sfp_lock_acquire>:
 800ae58:	4801      	ldr	r0, [pc, #4]	@ (800ae60 <__sfp_lock_acquire+0x8>)
 800ae5a:	f000 ba94 	b.w	800b386 <__retarget_lock_acquire_recursive>
 800ae5e:	bf00      	nop
 800ae60:	2000573d 	.word	0x2000573d

0800ae64 <__sfp_lock_release>:
 800ae64:	4801      	ldr	r0, [pc, #4]	@ (800ae6c <__sfp_lock_release+0x8>)
 800ae66:	f000 ba8f 	b.w	800b388 <__retarget_lock_release_recursive>
 800ae6a:	bf00      	nop
 800ae6c:	2000573d 	.word	0x2000573d

0800ae70 <__sinit>:
 800ae70:	b510      	push	{r4, lr}
 800ae72:	4604      	mov	r4, r0
 800ae74:	f7ff fff0 	bl	800ae58 <__sfp_lock_acquire>
 800ae78:	6a23      	ldr	r3, [r4, #32]
 800ae7a:	b11b      	cbz	r3, 800ae84 <__sinit+0x14>
 800ae7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae80:	f7ff bff0 	b.w	800ae64 <__sfp_lock_release>
 800ae84:	4b04      	ldr	r3, [pc, #16]	@ (800ae98 <__sinit+0x28>)
 800ae86:	6223      	str	r3, [r4, #32]
 800ae88:	4b04      	ldr	r3, [pc, #16]	@ (800ae9c <__sinit+0x2c>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d1f5      	bne.n	800ae7c <__sinit+0xc>
 800ae90:	f7ff ffc4 	bl	800ae1c <global_stdio_init.part.0>
 800ae94:	e7f2      	b.n	800ae7c <__sinit+0xc>
 800ae96:	bf00      	nop
 800ae98:	0800addd 	.word	0x0800addd
 800ae9c:	20005734 	.word	0x20005734

0800aea0 <_fwalk_sglue>:
 800aea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aea4:	4607      	mov	r7, r0
 800aea6:	4688      	mov	r8, r1
 800aea8:	4614      	mov	r4, r2
 800aeaa:	2600      	movs	r6, #0
 800aeac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aeb0:	f1b9 0901 	subs.w	r9, r9, #1
 800aeb4:	d505      	bpl.n	800aec2 <_fwalk_sglue+0x22>
 800aeb6:	6824      	ldr	r4, [r4, #0]
 800aeb8:	2c00      	cmp	r4, #0
 800aeba:	d1f7      	bne.n	800aeac <_fwalk_sglue+0xc>
 800aebc:	4630      	mov	r0, r6
 800aebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aec2:	89ab      	ldrh	r3, [r5, #12]
 800aec4:	2b01      	cmp	r3, #1
 800aec6:	d907      	bls.n	800aed8 <_fwalk_sglue+0x38>
 800aec8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aecc:	3301      	adds	r3, #1
 800aece:	d003      	beq.n	800aed8 <_fwalk_sglue+0x38>
 800aed0:	4629      	mov	r1, r5
 800aed2:	4638      	mov	r0, r7
 800aed4:	47c0      	blx	r8
 800aed6:	4306      	orrs	r6, r0
 800aed8:	3568      	adds	r5, #104	@ 0x68
 800aeda:	e7e9      	b.n	800aeb0 <_fwalk_sglue+0x10>

0800aedc <iprintf>:
 800aedc:	b40f      	push	{r0, r1, r2, r3}
 800aede:	b507      	push	{r0, r1, r2, lr}
 800aee0:	4906      	ldr	r1, [pc, #24]	@ (800aefc <iprintf+0x20>)
 800aee2:	ab04      	add	r3, sp, #16
 800aee4:	6808      	ldr	r0, [r1, #0]
 800aee6:	f853 2b04 	ldr.w	r2, [r3], #4
 800aeea:	6881      	ldr	r1, [r0, #8]
 800aeec:	9301      	str	r3, [sp, #4]
 800aeee:	f000 fcd5 	bl	800b89c <_vfiprintf_r>
 800aef2:	b003      	add	sp, #12
 800aef4:	f85d eb04 	ldr.w	lr, [sp], #4
 800aef8:	b004      	add	sp, #16
 800aefa:	4770      	bx	lr
 800aefc:	2000001c 	.word	0x2000001c

0800af00 <_puts_r>:
 800af00:	6a03      	ldr	r3, [r0, #32]
 800af02:	b570      	push	{r4, r5, r6, lr}
 800af04:	6884      	ldr	r4, [r0, #8]
 800af06:	4605      	mov	r5, r0
 800af08:	460e      	mov	r6, r1
 800af0a:	b90b      	cbnz	r3, 800af10 <_puts_r+0x10>
 800af0c:	f7ff ffb0 	bl	800ae70 <__sinit>
 800af10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af12:	07db      	lsls	r3, r3, #31
 800af14:	d405      	bmi.n	800af22 <_puts_r+0x22>
 800af16:	89a3      	ldrh	r3, [r4, #12]
 800af18:	0598      	lsls	r0, r3, #22
 800af1a:	d402      	bmi.n	800af22 <_puts_r+0x22>
 800af1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af1e:	f000 fa32 	bl	800b386 <__retarget_lock_acquire_recursive>
 800af22:	89a3      	ldrh	r3, [r4, #12]
 800af24:	0719      	lsls	r1, r3, #28
 800af26:	d502      	bpl.n	800af2e <_puts_r+0x2e>
 800af28:	6923      	ldr	r3, [r4, #16]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d135      	bne.n	800af9a <_puts_r+0x9a>
 800af2e:	4621      	mov	r1, r4
 800af30:	4628      	mov	r0, r5
 800af32:	f000 f8fb 	bl	800b12c <__swsetup_r>
 800af36:	b380      	cbz	r0, 800af9a <_puts_r+0x9a>
 800af38:	f04f 35ff 	mov.w	r5, #4294967295
 800af3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af3e:	07da      	lsls	r2, r3, #31
 800af40:	d405      	bmi.n	800af4e <_puts_r+0x4e>
 800af42:	89a3      	ldrh	r3, [r4, #12]
 800af44:	059b      	lsls	r3, r3, #22
 800af46:	d402      	bmi.n	800af4e <_puts_r+0x4e>
 800af48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af4a:	f000 fa1d 	bl	800b388 <__retarget_lock_release_recursive>
 800af4e:	4628      	mov	r0, r5
 800af50:	bd70      	pop	{r4, r5, r6, pc}
 800af52:	2b00      	cmp	r3, #0
 800af54:	da04      	bge.n	800af60 <_puts_r+0x60>
 800af56:	69a2      	ldr	r2, [r4, #24]
 800af58:	429a      	cmp	r2, r3
 800af5a:	dc17      	bgt.n	800af8c <_puts_r+0x8c>
 800af5c:	290a      	cmp	r1, #10
 800af5e:	d015      	beq.n	800af8c <_puts_r+0x8c>
 800af60:	6823      	ldr	r3, [r4, #0]
 800af62:	1c5a      	adds	r2, r3, #1
 800af64:	6022      	str	r2, [r4, #0]
 800af66:	7019      	strb	r1, [r3, #0]
 800af68:	68a3      	ldr	r3, [r4, #8]
 800af6a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800af6e:	3b01      	subs	r3, #1
 800af70:	60a3      	str	r3, [r4, #8]
 800af72:	2900      	cmp	r1, #0
 800af74:	d1ed      	bne.n	800af52 <_puts_r+0x52>
 800af76:	2b00      	cmp	r3, #0
 800af78:	da11      	bge.n	800af9e <_puts_r+0x9e>
 800af7a:	4622      	mov	r2, r4
 800af7c:	210a      	movs	r1, #10
 800af7e:	4628      	mov	r0, r5
 800af80:	f000 f895 	bl	800b0ae <__swbuf_r>
 800af84:	3001      	adds	r0, #1
 800af86:	d0d7      	beq.n	800af38 <_puts_r+0x38>
 800af88:	250a      	movs	r5, #10
 800af8a:	e7d7      	b.n	800af3c <_puts_r+0x3c>
 800af8c:	4622      	mov	r2, r4
 800af8e:	4628      	mov	r0, r5
 800af90:	f000 f88d 	bl	800b0ae <__swbuf_r>
 800af94:	3001      	adds	r0, #1
 800af96:	d1e7      	bne.n	800af68 <_puts_r+0x68>
 800af98:	e7ce      	b.n	800af38 <_puts_r+0x38>
 800af9a:	3e01      	subs	r6, #1
 800af9c:	e7e4      	b.n	800af68 <_puts_r+0x68>
 800af9e:	6823      	ldr	r3, [r4, #0]
 800afa0:	1c5a      	adds	r2, r3, #1
 800afa2:	6022      	str	r2, [r4, #0]
 800afa4:	220a      	movs	r2, #10
 800afa6:	701a      	strb	r2, [r3, #0]
 800afa8:	e7ee      	b.n	800af88 <_puts_r+0x88>
	...

0800afac <puts>:
 800afac:	4b02      	ldr	r3, [pc, #8]	@ (800afb8 <puts+0xc>)
 800afae:	4601      	mov	r1, r0
 800afb0:	6818      	ldr	r0, [r3, #0]
 800afb2:	f7ff bfa5 	b.w	800af00 <_puts_r>
 800afb6:	bf00      	nop
 800afb8:	2000001c 	.word	0x2000001c

0800afbc <sniprintf>:
 800afbc:	b40c      	push	{r2, r3}
 800afbe:	b530      	push	{r4, r5, lr}
 800afc0:	4b18      	ldr	r3, [pc, #96]	@ (800b024 <sniprintf+0x68>)
 800afc2:	1e0c      	subs	r4, r1, #0
 800afc4:	681d      	ldr	r5, [r3, #0]
 800afc6:	b09d      	sub	sp, #116	@ 0x74
 800afc8:	da08      	bge.n	800afdc <sniprintf+0x20>
 800afca:	238b      	movs	r3, #139	@ 0x8b
 800afcc:	602b      	str	r3, [r5, #0]
 800afce:	f04f 30ff 	mov.w	r0, #4294967295
 800afd2:	b01d      	add	sp, #116	@ 0x74
 800afd4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800afd8:	b002      	add	sp, #8
 800afda:	4770      	bx	lr
 800afdc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800afe0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800afe4:	f04f 0300 	mov.w	r3, #0
 800afe8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800afea:	bf14      	ite	ne
 800afec:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aff0:	4623      	moveq	r3, r4
 800aff2:	9304      	str	r3, [sp, #16]
 800aff4:	9307      	str	r3, [sp, #28]
 800aff6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800affa:	9002      	str	r0, [sp, #8]
 800affc:	9006      	str	r0, [sp, #24]
 800affe:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b002:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b004:	ab21      	add	r3, sp, #132	@ 0x84
 800b006:	a902      	add	r1, sp, #8
 800b008:	4628      	mov	r0, r5
 800b00a:	9301      	str	r3, [sp, #4]
 800b00c:	f000 fb20 	bl	800b650 <_svfiprintf_r>
 800b010:	1c43      	adds	r3, r0, #1
 800b012:	bfbc      	itt	lt
 800b014:	238b      	movlt	r3, #139	@ 0x8b
 800b016:	602b      	strlt	r3, [r5, #0]
 800b018:	2c00      	cmp	r4, #0
 800b01a:	d0da      	beq.n	800afd2 <sniprintf+0x16>
 800b01c:	9b02      	ldr	r3, [sp, #8]
 800b01e:	2200      	movs	r2, #0
 800b020:	701a      	strb	r2, [r3, #0]
 800b022:	e7d6      	b.n	800afd2 <sniprintf+0x16>
 800b024:	2000001c 	.word	0x2000001c

0800b028 <__sread>:
 800b028:	b510      	push	{r4, lr}
 800b02a:	460c      	mov	r4, r1
 800b02c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b030:	f000 f95a 	bl	800b2e8 <_read_r>
 800b034:	2800      	cmp	r0, #0
 800b036:	bfab      	itete	ge
 800b038:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b03a:	89a3      	ldrhlt	r3, [r4, #12]
 800b03c:	181b      	addge	r3, r3, r0
 800b03e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b042:	bfac      	ite	ge
 800b044:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b046:	81a3      	strhlt	r3, [r4, #12]
 800b048:	bd10      	pop	{r4, pc}

0800b04a <__swrite>:
 800b04a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b04e:	461f      	mov	r7, r3
 800b050:	898b      	ldrh	r3, [r1, #12]
 800b052:	05db      	lsls	r3, r3, #23
 800b054:	4605      	mov	r5, r0
 800b056:	460c      	mov	r4, r1
 800b058:	4616      	mov	r6, r2
 800b05a:	d505      	bpl.n	800b068 <__swrite+0x1e>
 800b05c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b060:	2302      	movs	r3, #2
 800b062:	2200      	movs	r2, #0
 800b064:	f000 f92e 	bl	800b2c4 <_lseek_r>
 800b068:	89a3      	ldrh	r3, [r4, #12]
 800b06a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b06e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b072:	81a3      	strh	r3, [r4, #12]
 800b074:	4632      	mov	r2, r6
 800b076:	463b      	mov	r3, r7
 800b078:	4628      	mov	r0, r5
 800b07a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b07e:	f000 b945 	b.w	800b30c <_write_r>

0800b082 <__sseek>:
 800b082:	b510      	push	{r4, lr}
 800b084:	460c      	mov	r4, r1
 800b086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b08a:	f000 f91b 	bl	800b2c4 <_lseek_r>
 800b08e:	1c43      	adds	r3, r0, #1
 800b090:	89a3      	ldrh	r3, [r4, #12]
 800b092:	bf15      	itete	ne
 800b094:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b096:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b09a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b09e:	81a3      	strheq	r3, [r4, #12]
 800b0a0:	bf18      	it	ne
 800b0a2:	81a3      	strhne	r3, [r4, #12]
 800b0a4:	bd10      	pop	{r4, pc}

0800b0a6 <__sclose>:
 800b0a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0aa:	f000 b89d 	b.w	800b1e8 <_close_r>

0800b0ae <__swbuf_r>:
 800b0ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0b0:	460e      	mov	r6, r1
 800b0b2:	4614      	mov	r4, r2
 800b0b4:	4605      	mov	r5, r0
 800b0b6:	b118      	cbz	r0, 800b0c0 <__swbuf_r+0x12>
 800b0b8:	6a03      	ldr	r3, [r0, #32]
 800b0ba:	b90b      	cbnz	r3, 800b0c0 <__swbuf_r+0x12>
 800b0bc:	f7ff fed8 	bl	800ae70 <__sinit>
 800b0c0:	69a3      	ldr	r3, [r4, #24]
 800b0c2:	60a3      	str	r3, [r4, #8]
 800b0c4:	89a3      	ldrh	r3, [r4, #12]
 800b0c6:	071a      	lsls	r2, r3, #28
 800b0c8:	d501      	bpl.n	800b0ce <__swbuf_r+0x20>
 800b0ca:	6923      	ldr	r3, [r4, #16]
 800b0cc:	b943      	cbnz	r3, 800b0e0 <__swbuf_r+0x32>
 800b0ce:	4621      	mov	r1, r4
 800b0d0:	4628      	mov	r0, r5
 800b0d2:	f000 f82b 	bl	800b12c <__swsetup_r>
 800b0d6:	b118      	cbz	r0, 800b0e0 <__swbuf_r+0x32>
 800b0d8:	f04f 37ff 	mov.w	r7, #4294967295
 800b0dc:	4638      	mov	r0, r7
 800b0de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0e0:	6823      	ldr	r3, [r4, #0]
 800b0e2:	6922      	ldr	r2, [r4, #16]
 800b0e4:	1a98      	subs	r0, r3, r2
 800b0e6:	6963      	ldr	r3, [r4, #20]
 800b0e8:	b2f6      	uxtb	r6, r6
 800b0ea:	4283      	cmp	r3, r0
 800b0ec:	4637      	mov	r7, r6
 800b0ee:	dc05      	bgt.n	800b0fc <__swbuf_r+0x4e>
 800b0f0:	4621      	mov	r1, r4
 800b0f2:	4628      	mov	r0, r5
 800b0f4:	f000 fefa 	bl	800beec <_fflush_r>
 800b0f8:	2800      	cmp	r0, #0
 800b0fa:	d1ed      	bne.n	800b0d8 <__swbuf_r+0x2a>
 800b0fc:	68a3      	ldr	r3, [r4, #8]
 800b0fe:	3b01      	subs	r3, #1
 800b100:	60a3      	str	r3, [r4, #8]
 800b102:	6823      	ldr	r3, [r4, #0]
 800b104:	1c5a      	adds	r2, r3, #1
 800b106:	6022      	str	r2, [r4, #0]
 800b108:	701e      	strb	r6, [r3, #0]
 800b10a:	6962      	ldr	r2, [r4, #20]
 800b10c:	1c43      	adds	r3, r0, #1
 800b10e:	429a      	cmp	r2, r3
 800b110:	d004      	beq.n	800b11c <__swbuf_r+0x6e>
 800b112:	89a3      	ldrh	r3, [r4, #12]
 800b114:	07db      	lsls	r3, r3, #31
 800b116:	d5e1      	bpl.n	800b0dc <__swbuf_r+0x2e>
 800b118:	2e0a      	cmp	r6, #10
 800b11a:	d1df      	bne.n	800b0dc <__swbuf_r+0x2e>
 800b11c:	4621      	mov	r1, r4
 800b11e:	4628      	mov	r0, r5
 800b120:	f000 fee4 	bl	800beec <_fflush_r>
 800b124:	2800      	cmp	r0, #0
 800b126:	d0d9      	beq.n	800b0dc <__swbuf_r+0x2e>
 800b128:	e7d6      	b.n	800b0d8 <__swbuf_r+0x2a>
	...

0800b12c <__swsetup_r>:
 800b12c:	b538      	push	{r3, r4, r5, lr}
 800b12e:	4b29      	ldr	r3, [pc, #164]	@ (800b1d4 <__swsetup_r+0xa8>)
 800b130:	4605      	mov	r5, r0
 800b132:	6818      	ldr	r0, [r3, #0]
 800b134:	460c      	mov	r4, r1
 800b136:	b118      	cbz	r0, 800b140 <__swsetup_r+0x14>
 800b138:	6a03      	ldr	r3, [r0, #32]
 800b13a:	b90b      	cbnz	r3, 800b140 <__swsetup_r+0x14>
 800b13c:	f7ff fe98 	bl	800ae70 <__sinit>
 800b140:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b144:	0719      	lsls	r1, r3, #28
 800b146:	d422      	bmi.n	800b18e <__swsetup_r+0x62>
 800b148:	06da      	lsls	r2, r3, #27
 800b14a:	d407      	bmi.n	800b15c <__swsetup_r+0x30>
 800b14c:	2209      	movs	r2, #9
 800b14e:	602a      	str	r2, [r5, #0]
 800b150:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b154:	81a3      	strh	r3, [r4, #12]
 800b156:	f04f 30ff 	mov.w	r0, #4294967295
 800b15a:	e033      	b.n	800b1c4 <__swsetup_r+0x98>
 800b15c:	0758      	lsls	r0, r3, #29
 800b15e:	d512      	bpl.n	800b186 <__swsetup_r+0x5a>
 800b160:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b162:	b141      	cbz	r1, 800b176 <__swsetup_r+0x4a>
 800b164:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b168:	4299      	cmp	r1, r3
 800b16a:	d002      	beq.n	800b172 <__swsetup_r+0x46>
 800b16c:	4628      	mov	r0, r5
 800b16e:	f000 f91b 	bl	800b3a8 <_free_r>
 800b172:	2300      	movs	r3, #0
 800b174:	6363      	str	r3, [r4, #52]	@ 0x34
 800b176:	89a3      	ldrh	r3, [r4, #12]
 800b178:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b17c:	81a3      	strh	r3, [r4, #12]
 800b17e:	2300      	movs	r3, #0
 800b180:	6063      	str	r3, [r4, #4]
 800b182:	6923      	ldr	r3, [r4, #16]
 800b184:	6023      	str	r3, [r4, #0]
 800b186:	89a3      	ldrh	r3, [r4, #12]
 800b188:	f043 0308 	orr.w	r3, r3, #8
 800b18c:	81a3      	strh	r3, [r4, #12]
 800b18e:	6923      	ldr	r3, [r4, #16]
 800b190:	b94b      	cbnz	r3, 800b1a6 <__swsetup_r+0x7a>
 800b192:	89a3      	ldrh	r3, [r4, #12]
 800b194:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b198:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b19c:	d003      	beq.n	800b1a6 <__swsetup_r+0x7a>
 800b19e:	4621      	mov	r1, r4
 800b1a0:	4628      	mov	r0, r5
 800b1a2:	f000 fef1 	bl	800bf88 <__smakebuf_r>
 800b1a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1aa:	f013 0201 	ands.w	r2, r3, #1
 800b1ae:	d00a      	beq.n	800b1c6 <__swsetup_r+0x9a>
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	60a2      	str	r2, [r4, #8]
 800b1b4:	6962      	ldr	r2, [r4, #20]
 800b1b6:	4252      	negs	r2, r2
 800b1b8:	61a2      	str	r2, [r4, #24]
 800b1ba:	6922      	ldr	r2, [r4, #16]
 800b1bc:	b942      	cbnz	r2, 800b1d0 <__swsetup_r+0xa4>
 800b1be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b1c2:	d1c5      	bne.n	800b150 <__swsetup_r+0x24>
 800b1c4:	bd38      	pop	{r3, r4, r5, pc}
 800b1c6:	0799      	lsls	r1, r3, #30
 800b1c8:	bf58      	it	pl
 800b1ca:	6962      	ldrpl	r2, [r4, #20]
 800b1cc:	60a2      	str	r2, [r4, #8]
 800b1ce:	e7f4      	b.n	800b1ba <__swsetup_r+0x8e>
 800b1d0:	2000      	movs	r0, #0
 800b1d2:	e7f7      	b.n	800b1c4 <__swsetup_r+0x98>
 800b1d4:	2000001c 	.word	0x2000001c

0800b1d8 <memset>:
 800b1d8:	4402      	add	r2, r0
 800b1da:	4603      	mov	r3, r0
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d100      	bne.n	800b1e2 <memset+0xa>
 800b1e0:	4770      	bx	lr
 800b1e2:	f803 1b01 	strb.w	r1, [r3], #1
 800b1e6:	e7f9      	b.n	800b1dc <memset+0x4>

0800b1e8 <_close_r>:
 800b1e8:	b538      	push	{r3, r4, r5, lr}
 800b1ea:	4d06      	ldr	r5, [pc, #24]	@ (800b204 <_close_r+0x1c>)
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	4604      	mov	r4, r0
 800b1f0:	4608      	mov	r0, r1
 800b1f2:	602b      	str	r3, [r5, #0]
 800b1f4:	f7f6 fdc3 	bl	8001d7e <_close>
 800b1f8:	1c43      	adds	r3, r0, #1
 800b1fa:	d102      	bne.n	800b202 <_close_r+0x1a>
 800b1fc:	682b      	ldr	r3, [r5, #0]
 800b1fe:	b103      	cbz	r3, 800b202 <_close_r+0x1a>
 800b200:	6023      	str	r3, [r4, #0]
 800b202:	bd38      	pop	{r3, r4, r5, pc}
 800b204:	20005738 	.word	0x20005738

0800b208 <_reclaim_reent>:
 800b208:	4b2d      	ldr	r3, [pc, #180]	@ (800b2c0 <_reclaim_reent+0xb8>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	4283      	cmp	r3, r0
 800b20e:	b570      	push	{r4, r5, r6, lr}
 800b210:	4604      	mov	r4, r0
 800b212:	d053      	beq.n	800b2bc <_reclaim_reent+0xb4>
 800b214:	69c3      	ldr	r3, [r0, #28]
 800b216:	b31b      	cbz	r3, 800b260 <_reclaim_reent+0x58>
 800b218:	68db      	ldr	r3, [r3, #12]
 800b21a:	b163      	cbz	r3, 800b236 <_reclaim_reent+0x2e>
 800b21c:	2500      	movs	r5, #0
 800b21e:	69e3      	ldr	r3, [r4, #28]
 800b220:	68db      	ldr	r3, [r3, #12]
 800b222:	5959      	ldr	r1, [r3, r5]
 800b224:	b9b1      	cbnz	r1, 800b254 <_reclaim_reent+0x4c>
 800b226:	3504      	adds	r5, #4
 800b228:	2d80      	cmp	r5, #128	@ 0x80
 800b22a:	d1f8      	bne.n	800b21e <_reclaim_reent+0x16>
 800b22c:	69e3      	ldr	r3, [r4, #28]
 800b22e:	4620      	mov	r0, r4
 800b230:	68d9      	ldr	r1, [r3, #12]
 800b232:	f000 f8b9 	bl	800b3a8 <_free_r>
 800b236:	69e3      	ldr	r3, [r4, #28]
 800b238:	6819      	ldr	r1, [r3, #0]
 800b23a:	b111      	cbz	r1, 800b242 <_reclaim_reent+0x3a>
 800b23c:	4620      	mov	r0, r4
 800b23e:	f000 f8b3 	bl	800b3a8 <_free_r>
 800b242:	69e3      	ldr	r3, [r4, #28]
 800b244:	689d      	ldr	r5, [r3, #8]
 800b246:	b15d      	cbz	r5, 800b260 <_reclaim_reent+0x58>
 800b248:	4629      	mov	r1, r5
 800b24a:	4620      	mov	r0, r4
 800b24c:	682d      	ldr	r5, [r5, #0]
 800b24e:	f000 f8ab 	bl	800b3a8 <_free_r>
 800b252:	e7f8      	b.n	800b246 <_reclaim_reent+0x3e>
 800b254:	680e      	ldr	r6, [r1, #0]
 800b256:	4620      	mov	r0, r4
 800b258:	f000 f8a6 	bl	800b3a8 <_free_r>
 800b25c:	4631      	mov	r1, r6
 800b25e:	e7e1      	b.n	800b224 <_reclaim_reent+0x1c>
 800b260:	6961      	ldr	r1, [r4, #20]
 800b262:	b111      	cbz	r1, 800b26a <_reclaim_reent+0x62>
 800b264:	4620      	mov	r0, r4
 800b266:	f000 f89f 	bl	800b3a8 <_free_r>
 800b26a:	69e1      	ldr	r1, [r4, #28]
 800b26c:	b111      	cbz	r1, 800b274 <_reclaim_reent+0x6c>
 800b26e:	4620      	mov	r0, r4
 800b270:	f000 f89a 	bl	800b3a8 <_free_r>
 800b274:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b276:	b111      	cbz	r1, 800b27e <_reclaim_reent+0x76>
 800b278:	4620      	mov	r0, r4
 800b27a:	f000 f895 	bl	800b3a8 <_free_r>
 800b27e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b280:	b111      	cbz	r1, 800b288 <_reclaim_reent+0x80>
 800b282:	4620      	mov	r0, r4
 800b284:	f000 f890 	bl	800b3a8 <_free_r>
 800b288:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b28a:	b111      	cbz	r1, 800b292 <_reclaim_reent+0x8a>
 800b28c:	4620      	mov	r0, r4
 800b28e:	f000 f88b 	bl	800b3a8 <_free_r>
 800b292:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b294:	b111      	cbz	r1, 800b29c <_reclaim_reent+0x94>
 800b296:	4620      	mov	r0, r4
 800b298:	f000 f886 	bl	800b3a8 <_free_r>
 800b29c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b29e:	b111      	cbz	r1, 800b2a6 <_reclaim_reent+0x9e>
 800b2a0:	4620      	mov	r0, r4
 800b2a2:	f000 f881 	bl	800b3a8 <_free_r>
 800b2a6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b2a8:	b111      	cbz	r1, 800b2b0 <_reclaim_reent+0xa8>
 800b2aa:	4620      	mov	r0, r4
 800b2ac:	f000 f87c 	bl	800b3a8 <_free_r>
 800b2b0:	6a23      	ldr	r3, [r4, #32]
 800b2b2:	b11b      	cbz	r3, 800b2bc <_reclaim_reent+0xb4>
 800b2b4:	4620      	mov	r0, r4
 800b2b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b2ba:	4718      	bx	r3
 800b2bc:	bd70      	pop	{r4, r5, r6, pc}
 800b2be:	bf00      	nop
 800b2c0:	2000001c 	.word	0x2000001c

0800b2c4 <_lseek_r>:
 800b2c4:	b538      	push	{r3, r4, r5, lr}
 800b2c6:	4d07      	ldr	r5, [pc, #28]	@ (800b2e4 <_lseek_r+0x20>)
 800b2c8:	4604      	mov	r4, r0
 800b2ca:	4608      	mov	r0, r1
 800b2cc:	4611      	mov	r1, r2
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	602a      	str	r2, [r5, #0]
 800b2d2:	461a      	mov	r2, r3
 800b2d4:	f7f6 fd7a 	bl	8001dcc <_lseek>
 800b2d8:	1c43      	adds	r3, r0, #1
 800b2da:	d102      	bne.n	800b2e2 <_lseek_r+0x1e>
 800b2dc:	682b      	ldr	r3, [r5, #0]
 800b2de:	b103      	cbz	r3, 800b2e2 <_lseek_r+0x1e>
 800b2e0:	6023      	str	r3, [r4, #0]
 800b2e2:	bd38      	pop	{r3, r4, r5, pc}
 800b2e4:	20005738 	.word	0x20005738

0800b2e8 <_read_r>:
 800b2e8:	b538      	push	{r3, r4, r5, lr}
 800b2ea:	4d07      	ldr	r5, [pc, #28]	@ (800b308 <_read_r+0x20>)
 800b2ec:	4604      	mov	r4, r0
 800b2ee:	4608      	mov	r0, r1
 800b2f0:	4611      	mov	r1, r2
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	602a      	str	r2, [r5, #0]
 800b2f6:	461a      	mov	r2, r3
 800b2f8:	f7f6 fd08 	bl	8001d0c <_read>
 800b2fc:	1c43      	adds	r3, r0, #1
 800b2fe:	d102      	bne.n	800b306 <_read_r+0x1e>
 800b300:	682b      	ldr	r3, [r5, #0]
 800b302:	b103      	cbz	r3, 800b306 <_read_r+0x1e>
 800b304:	6023      	str	r3, [r4, #0]
 800b306:	bd38      	pop	{r3, r4, r5, pc}
 800b308:	20005738 	.word	0x20005738

0800b30c <_write_r>:
 800b30c:	b538      	push	{r3, r4, r5, lr}
 800b30e:	4d07      	ldr	r5, [pc, #28]	@ (800b32c <_write_r+0x20>)
 800b310:	4604      	mov	r4, r0
 800b312:	4608      	mov	r0, r1
 800b314:	4611      	mov	r1, r2
 800b316:	2200      	movs	r2, #0
 800b318:	602a      	str	r2, [r5, #0]
 800b31a:	461a      	mov	r2, r3
 800b31c:	f7f6 fd13 	bl	8001d46 <_write>
 800b320:	1c43      	adds	r3, r0, #1
 800b322:	d102      	bne.n	800b32a <_write_r+0x1e>
 800b324:	682b      	ldr	r3, [r5, #0]
 800b326:	b103      	cbz	r3, 800b32a <_write_r+0x1e>
 800b328:	6023      	str	r3, [r4, #0]
 800b32a:	bd38      	pop	{r3, r4, r5, pc}
 800b32c:	20005738 	.word	0x20005738

0800b330 <__errno>:
 800b330:	4b01      	ldr	r3, [pc, #4]	@ (800b338 <__errno+0x8>)
 800b332:	6818      	ldr	r0, [r3, #0]
 800b334:	4770      	bx	lr
 800b336:	bf00      	nop
 800b338:	2000001c 	.word	0x2000001c

0800b33c <__libc_init_array>:
 800b33c:	b570      	push	{r4, r5, r6, lr}
 800b33e:	4d0d      	ldr	r5, [pc, #52]	@ (800b374 <__libc_init_array+0x38>)
 800b340:	4c0d      	ldr	r4, [pc, #52]	@ (800b378 <__libc_init_array+0x3c>)
 800b342:	1b64      	subs	r4, r4, r5
 800b344:	10a4      	asrs	r4, r4, #2
 800b346:	2600      	movs	r6, #0
 800b348:	42a6      	cmp	r6, r4
 800b34a:	d109      	bne.n	800b360 <__libc_init_array+0x24>
 800b34c:	4d0b      	ldr	r5, [pc, #44]	@ (800b37c <__libc_init_array+0x40>)
 800b34e:	4c0c      	ldr	r4, [pc, #48]	@ (800b380 <__libc_init_array+0x44>)
 800b350:	f000 fed8 	bl	800c104 <_init>
 800b354:	1b64      	subs	r4, r4, r5
 800b356:	10a4      	asrs	r4, r4, #2
 800b358:	2600      	movs	r6, #0
 800b35a:	42a6      	cmp	r6, r4
 800b35c:	d105      	bne.n	800b36a <__libc_init_array+0x2e>
 800b35e:	bd70      	pop	{r4, r5, r6, pc}
 800b360:	f855 3b04 	ldr.w	r3, [r5], #4
 800b364:	4798      	blx	r3
 800b366:	3601      	adds	r6, #1
 800b368:	e7ee      	b.n	800b348 <__libc_init_array+0xc>
 800b36a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b36e:	4798      	blx	r3
 800b370:	3601      	adds	r6, #1
 800b372:	e7f2      	b.n	800b35a <__libc_init_array+0x1e>
 800b374:	0800c7c0 	.word	0x0800c7c0
 800b378:	0800c7c0 	.word	0x0800c7c0
 800b37c:	0800c7c0 	.word	0x0800c7c0
 800b380:	0800c7c4 	.word	0x0800c7c4

0800b384 <__retarget_lock_init_recursive>:
 800b384:	4770      	bx	lr

0800b386 <__retarget_lock_acquire_recursive>:
 800b386:	4770      	bx	lr

0800b388 <__retarget_lock_release_recursive>:
 800b388:	4770      	bx	lr

0800b38a <memcpy>:
 800b38a:	440a      	add	r2, r1
 800b38c:	4291      	cmp	r1, r2
 800b38e:	f100 33ff 	add.w	r3, r0, #4294967295
 800b392:	d100      	bne.n	800b396 <memcpy+0xc>
 800b394:	4770      	bx	lr
 800b396:	b510      	push	{r4, lr}
 800b398:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b39c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b3a0:	4291      	cmp	r1, r2
 800b3a2:	d1f9      	bne.n	800b398 <memcpy+0xe>
 800b3a4:	bd10      	pop	{r4, pc}
	...

0800b3a8 <_free_r>:
 800b3a8:	b538      	push	{r3, r4, r5, lr}
 800b3aa:	4605      	mov	r5, r0
 800b3ac:	2900      	cmp	r1, #0
 800b3ae:	d041      	beq.n	800b434 <_free_r+0x8c>
 800b3b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3b4:	1f0c      	subs	r4, r1, #4
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	bfb8      	it	lt
 800b3ba:	18e4      	addlt	r4, r4, r3
 800b3bc:	f000 f8e0 	bl	800b580 <__malloc_lock>
 800b3c0:	4a1d      	ldr	r2, [pc, #116]	@ (800b438 <_free_r+0x90>)
 800b3c2:	6813      	ldr	r3, [r2, #0]
 800b3c4:	b933      	cbnz	r3, 800b3d4 <_free_r+0x2c>
 800b3c6:	6063      	str	r3, [r4, #4]
 800b3c8:	6014      	str	r4, [r2, #0]
 800b3ca:	4628      	mov	r0, r5
 800b3cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3d0:	f000 b8dc 	b.w	800b58c <__malloc_unlock>
 800b3d4:	42a3      	cmp	r3, r4
 800b3d6:	d908      	bls.n	800b3ea <_free_r+0x42>
 800b3d8:	6820      	ldr	r0, [r4, #0]
 800b3da:	1821      	adds	r1, r4, r0
 800b3dc:	428b      	cmp	r3, r1
 800b3de:	bf01      	itttt	eq
 800b3e0:	6819      	ldreq	r1, [r3, #0]
 800b3e2:	685b      	ldreq	r3, [r3, #4]
 800b3e4:	1809      	addeq	r1, r1, r0
 800b3e6:	6021      	streq	r1, [r4, #0]
 800b3e8:	e7ed      	b.n	800b3c6 <_free_r+0x1e>
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	685b      	ldr	r3, [r3, #4]
 800b3ee:	b10b      	cbz	r3, 800b3f4 <_free_r+0x4c>
 800b3f0:	42a3      	cmp	r3, r4
 800b3f2:	d9fa      	bls.n	800b3ea <_free_r+0x42>
 800b3f4:	6811      	ldr	r1, [r2, #0]
 800b3f6:	1850      	adds	r0, r2, r1
 800b3f8:	42a0      	cmp	r0, r4
 800b3fa:	d10b      	bne.n	800b414 <_free_r+0x6c>
 800b3fc:	6820      	ldr	r0, [r4, #0]
 800b3fe:	4401      	add	r1, r0
 800b400:	1850      	adds	r0, r2, r1
 800b402:	4283      	cmp	r3, r0
 800b404:	6011      	str	r1, [r2, #0]
 800b406:	d1e0      	bne.n	800b3ca <_free_r+0x22>
 800b408:	6818      	ldr	r0, [r3, #0]
 800b40a:	685b      	ldr	r3, [r3, #4]
 800b40c:	6053      	str	r3, [r2, #4]
 800b40e:	4408      	add	r0, r1
 800b410:	6010      	str	r0, [r2, #0]
 800b412:	e7da      	b.n	800b3ca <_free_r+0x22>
 800b414:	d902      	bls.n	800b41c <_free_r+0x74>
 800b416:	230c      	movs	r3, #12
 800b418:	602b      	str	r3, [r5, #0]
 800b41a:	e7d6      	b.n	800b3ca <_free_r+0x22>
 800b41c:	6820      	ldr	r0, [r4, #0]
 800b41e:	1821      	adds	r1, r4, r0
 800b420:	428b      	cmp	r3, r1
 800b422:	bf04      	itt	eq
 800b424:	6819      	ldreq	r1, [r3, #0]
 800b426:	685b      	ldreq	r3, [r3, #4]
 800b428:	6063      	str	r3, [r4, #4]
 800b42a:	bf04      	itt	eq
 800b42c:	1809      	addeq	r1, r1, r0
 800b42e:	6021      	streq	r1, [r4, #0]
 800b430:	6054      	str	r4, [r2, #4]
 800b432:	e7ca      	b.n	800b3ca <_free_r+0x22>
 800b434:	bd38      	pop	{r3, r4, r5, pc}
 800b436:	bf00      	nop
 800b438:	20005744 	.word	0x20005744

0800b43c <sbrk_aligned>:
 800b43c:	b570      	push	{r4, r5, r6, lr}
 800b43e:	4e0f      	ldr	r6, [pc, #60]	@ (800b47c <sbrk_aligned+0x40>)
 800b440:	460c      	mov	r4, r1
 800b442:	6831      	ldr	r1, [r6, #0]
 800b444:	4605      	mov	r5, r0
 800b446:	b911      	cbnz	r1, 800b44e <sbrk_aligned+0x12>
 800b448:	f000 fe16 	bl	800c078 <_sbrk_r>
 800b44c:	6030      	str	r0, [r6, #0]
 800b44e:	4621      	mov	r1, r4
 800b450:	4628      	mov	r0, r5
 800b452:	f000 fe11 	bl	800c078 <_sbrk_r>
 800b456:	1c43      	adds	r3, r0, #1
 800b458:	d103      	bne.n	800b462 <sbrk_aligned+0x26>
 800b45a:	f04f 34ff 	mov.w	r4, #4294967295
 800b45e:	4620      	mov	r0, r4
 800b460:	bd70      	pop	{r4, r5, r6, pc}
 800b462:	1cc4      	adds	r4, r0, #3
 800b464:	f024 0403 	bic.w	r4, r4, #3
 800b468:	42a0      	cmp	r0, r4
 800b46a:	d0f8      	beq.n	800b45e <sbrk_aligned+0x22>
 800b46c:	1a21      	subs	r1, r4, r0
 800b46e:	4628      	mov	r0, r5
 800b470:	f000 fe02 	bl	800c078 <_sbrk_r>
 800b474:	3001      	adds	r0, #1
 800b476:	d1f2      	bne.n	800b45e <sbrk_aligned+0x22>
 800b478:	e7ef      	b.n	800b45a <sbrk_aligned+0x1e>
 800b47a:	bf00      	nop
 800b47c:	20005740 	.word	0x20005740

0800b480 <_malloc_r>:
 800b480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b484:	1ccd      	adds	r5, r1, #3
 800b486:	f025 0503 	bic.w	r5, r5, #3
 800b48a:	3508      	adds	r5, #8
 800b48c:	2d0c      	cmp	r5, #12
 800b48e:	bf38      	it	cc
 800b490:	250c      	movcc	r5, #12
 800b492:	2d00      	cmp	r5, #0
 800b494:	4606      	mov	r6, r0
 800b496:	db01      	blt.n	800b49c <_malloc_r+0x1c>
 800b498:	42a9      	cmp	r1, r5
 800b49a:	d904      	bls.n	800b4a6 <_malloc_r+0x26>
 800b49c:	230c      	movs	r3, #12
 800b49e:	6033      	str	r3, [r6, #0]
 800b4a0:	2000      	movs	r0, #0
 800b4a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b57c <_malloc_r+0xfc>
 800b4aa:	f000 f869 	bl	800b580 <__malloc_lock>
 800b4ae:	f8d8 3000 	ldr.w	r3, [r8]
 800b4b2:	461c      	mov	r4, r3
 800b4b4:	bb44      	cbnz	r4, 800b508 <_malloc_r+0x88>
 800b4b6:	4629      	mov	r1, r5
 800b4b8:	4630      	mov	r0, r6
 800b4ba:	f7ff ffbf 	bl	800b43c <sbrk_aligned>
 800b4be:	1c43      	adds	r3, r0, #1
 800b4c0:	4604      	mov	r4, r0
 800b4c2:	d158      	bne.n	800b576 <_malloc_r+0xf6>
 800b4c4:	f8d8 4000 	ldr.w	r4, [r8]
 800b4c8:	4627      	mov	r7, r4
 800b4ca:	2f00      	cmp	r7, #0
 800b4cc:	d143      	bne.n	800b556 <_malloc_r+0xd6>
 800b4ce:	2c00      	cmp	r4, #0
 800b4d0:	d04b      	beq.n	800b56a <_malloc_r+0xea>
 800b4d2:	6823      	ldr	r3, [r4, #0]
 800b4d4:	4639      	mov	r1, r7
 800b4d6:	4630      	mov	r0, r6
 800b4d8:	eb04 0903 	add.w	r9, r4, r3
 800b4dc:	f000 fdcc 	bl	800c078 <_sbrk_r>
 800b4e0:	4581      	cmp	r9, r0
 800b4e2:	d142      	bne.n	800b56a <_malloc_r+0xea>
 800b4e4:	6821      	ldr	r1, [r4, #0]
 800b4e6:	1a6d      	subs	r5, r5, r1
 800b4e8:	4629      	mov	r1, r5
 800b4ea:	4630      	mov	r0, r6
 800b4ec:	f7ff ffa6 	bl	800b43c <sbrk_aligned>
 800b4f0:	3001      	adds	r0, #1
 800b4f2:	d03a      	beq.n	800b56a <_malloc_r+0xea>
 800b4f4:	6823      	ldr	r3, [r4, #0]
 800b4f6:	442b      	add	r3, r5
 800b4f8:	6023      	str	r3, [r4, #0]
 800b4fa:	f8d8 3000 	ldr.w	r3, [r8]
 800b4fe:	685a      	ldr	r2, [r3, #4]
 800b500:	bb62      	cbnz	r2, 800b55c <_malloc_r+0xdc>
 800b502:	f8c8 7000 	str.w	r7, [r8]
 800b506:	e00f      	b.n	800b528 <_malloc_r+0xa8>
 800b508:	6822      	ldr	r2, [r4, #0]
 800b50a:	1b52      	subs	r2, r2, r5
 800b50c:	d420      	bmi.n	800b550 <_malloc_r+0xd0>
 800b50e:	2a0b      	cmp	r2, #11
 800b510:	d917      	bls.n	800b542 <_malloc_r+0xc2>
 800b512:	1961      	adds	r1, r4, r5
 800b514:	42a3      	cmp	r3, r4
 800b516:	6025      	str	r5, [r4, #0]
 800b518:	bf18      	it	ne
 800b51a:	6059      	strne	r1, [r3, #4]
 800b51c:	6863      	ldr	r3, [r4, #4]
 800b51e:	bf08      	it	eq
 800b520:	f8c8 1000 	streq.w	r1, [r8]
 800b524:	5162      	str	r2, [r4, r5]
 800b526:	604b      	str	r3, [r1, #4]
 800b528:	4630      	mov	r0, r6
 800b52a:	f000 f82f 	bl	800b58c <__malloc_unlock>
 800b52e:	f104 000b 	add.w	r0, r4, #11
 800b532:	1d23      	adds	r3, r4, #4
 800b534:	f020 0007 	bic.w	r0, r0, #7
 800b538:	1ac2      	subs	r2, r0, r3
 800b53a:	bf1c      	itt	ne
 800b53c:	1a1b      	subne	r3, r3, r0
 800b53e:	50a3      	strne	r3, [r4, r2]
 800b540:	e7af      	b.n	800b4a2 <_malloc_r+0x22>
 800b542:	6862      	ldr	r2, [r4, #4]
 800b544:	42a3      	cmp	r3, r4
 800b546:	bf0c      	ite	eq
 800b548:	f8c8 2000 	streq.w	r2, [r8]
 800b54c:	605a      	strne	r2, [r3, #4]
 800b54e:	e7eb      	b.n	800b528 <_malloc_r+0xa8>
 800b550:	4623      	mov	r3, r4
 800b552:	6864      	ldr	r4, [r4, #4]
 800b554:	e7ae      	b.n	800b4b4 <_malloc_r+0x34>
 800b556:	463c      	mov	r4, r7
 800b558:	687f      	ldr	r7, [r7, #4]
 800b55a:	e7b6      	b.n	800b4ca <_malloc_r+0x4a>
 800b55c:	461a      	mov	r2, r3
 800b55e:	685b      	ldr	r3, [r3, #4]
 800b560:	42a3      	cmp	r3, r4
 800b562:	d1fb      	bne.n	800b55c <_malloc_r+0xdc>
 800b564:	2300      	movs	r3, #0
 800b566:	6053      	str	r3, [r2, #4]
 800b568:	e7de      	b.n	800b528 <_malloc_r+0xa8>
 800b56a:	230c      	movs	r3, #12
 800b56c:	6033      	str	r3, [r6, #0]
 800b56e:	4630      	mov	r0, r6
 800b570:	f000 f80c 	bl	800b58c <__malloc_unlock>
 800b574:	e794      	b.n	800b4a0 <_malloc_r+0x20>
 800b576:	6005      	str	r5, [r0, #0]
 800b578:	e7d6      	b.n	800b528 <_malloc_r+0xa8>
 800b57a:	bf00      	nop
 800b57c:	20005744 	.word	0x20005744

0800b580 <__malloc_lock>:
 800b580:	4801      	ldr	r0, [pc, #4]	@ (800b588 <__malloc_lock+0x8>)
 800b582:	f7ff bf00 	b.w	800b386 <__retarget_lock_acquire_recursive>
 800b586:	bf00      	nop
 800b588:	2000573c 	.word	0x2000573c

0800b58c <__malloc_unlock>:
 800b58c:	4801      	ldr	r0, [pc, #4]	@ (800b594 <__malloc_unlock+0x8>)
 800b58e:	f7ff befb 	b.w	800b388 <__retarget_lock_release_recursive>
 800b592:	bf00      	nop
 800b594:	2000573c 	.word	0x2000573c

0800b598 <__ssputs_r>:
 800b598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b59c:	688e      	ldr	r6, [r1, #8]
 800b59e:	461f      	mov	r7, r3
 800b5a0:	42be      	cmp	r6, r7
 800b5a2:	680b      	ldr	r3, [r1, #0]
 800b5a4:	4682      	mov	sl, r0
 800b5a6:	460c      	mov	r4, r1
 800b5a8:	4690      	mov	r8, r2
 800b5aa:	d82d      	bhi.n	800b608 <__ssputs_r+0x70>
 800b5ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b5b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b5b4:	d026      	beq.n	800b604 <__ssputs_r+0x6c>
 800b5b6:	6965      	ldr	r5, [r4, #20]
 800b5b8:	6909      	ldr	r1, [r1, #16]
 800b5ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b5be:	eba3 0901 	sub.w	r9, r3, r1
 800b5c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b5c6:	1c7b      	adds	r3, r7, #1
 800b5c8:	444b      	add	r3, r9
 800b5ca:	106d      	asrs	r5, r5, #1
 800b5cc:	429d      	cmp	r5, r3
 800b5ce:	bf38      	it	cc
 800b5d0:	461d      	movcc	r5, r3
 800b5d2:	0553      	lsls	r3, r2, #21
 800b5d4:	d527      	bpl.n	800b626 <__ssputs_r+0x8e>
 800b5d6:	4629      	mov	r1, r5
 800b5d8:	f7ff ff52 	bl	800b480 <_malloc_r>
 800b5dc:	4606      	mov	r6, r0
 800b5de:	b360      	cbz	r0, 800b63a <__ssputs_r+0xa2>
 800b5e0:	6921      	ldr	r1, [r4, #16]
 800b5e2:	464a      	mov	r2, r9
 800b5e4:	f7ff fed1 	bl	800b38a <memcpy>
 800b5e8:	89a3      	ldrh	r3, [r4, #12]
 800b5ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b5ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5f2:	81a3      	strh	r3, [r4, #12]
 800b5f4:	6126      	str	r6, [r4, #16]
 800b5f6:	6165      	str	r5, [r4, #20]
 800b5f8:	444e      	add	r6, r9
 800b5fa:	eba5 0509 	sub.w	r5, r5, r9
 800b5fe:	6026      	str	r6, [r4, #0]
 800b600:	60a5      	str	r5, [r4, #8]
 800b602:	463e      	mov	r6, r7
 800b604:	42be      	cmp	r6, r7
 800b606:	d900      	bls.n	800b60a <__ssputs_r+0x72>
 800b608:	463e      	mov	r6, r7
 800b60a:	6820      	ldr	r0, [r4, #0]
 800b60c:	4632      	mov	r2, r6
 800b60e:	4641      	mov	r1, r8
 800b610:	f000 fcf6 	bl	800c000 <memmove>
 800b614:	68a3      	ldr	r3, [r4, #8]
 800b616:	1b9b      	subs	r3, r3, r6
 800b618:	60a3      	str	r3, [r4, #8]
 800b61a:	6823      	ldr	r3, [r4, #0]
 800b61c:	4433      	add	r3, r6
 800b61e:	6023      	str	r3, [r4, #0]
 800b620:	2000      	movs	r0, #0
 800b622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b626:	462a      	mov	r2, r5
 800b628:	f000 fd36 	bl	800c098 <_realloc_r>
 800b62c:	4606      	mov	r6, r0
 800b62e:	2800      	cmp	r0, #0
 800b630:	d1e0      	bne.n	800b5f4 <__ssputs_r+0x5c>
 800b632:	6921      	ldr	r1, [r4, #16]
 800b634:	4650      	mov	r0, sl
 800b636:	f7ff feb7 	bl	800b3a8 <_free_r>
 800b63a:	230c      	movs	r3, #12
 800b63c:	f8ca 3000 	str.w	r3, [sl]
 800b640:	89a3      	ldrh	r3, [r4, #12]
 800b642:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b646:	81a3      	strh	r3, [r4, #12]
 800b648:	f04f 30ff 	mov.w	r0, #4294967295
 800b64c:	e7e9      	b.n	800b622 <__ssputs_r+0x8a>
	...

0800b650 <_svfiprintf_r>:
 800b650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b654:	4698      	mov	r8, r3
 800b656:	898b      	ldrh	r3, [r1, #12]
 800b658:	061b      	lsls	r3, r3, #24
 800b65a:	b09d      	sub	sp, #116	@ 0x74
 800b65c:	4607      	mov	r7, r0
 800b65e:	460d      	mov	r5, r1
 800b660:	4614      	mov	r4, r2
 800b662:	d510      	bpl.n	800b686 <_svfiprintf_r+0x36>
 800b664:	690b      	ldr	r3, [r1, #16]
 800b666:	b973      	cbnz	r3, 800b686 <_svfiprintf_r+0x36>
 800b668:	2140      	movs	r1, #64	@ 0x40
 800b66a:	f7ff ff09 	bl	800b480 <_malloc_r>
 800b66e:	6028      	str	r0, [r5, #0]
 800b670:	6128      	str	r0, [r5, #16]
 800b672:	b930      	cbnz	r0, 800b682 <_svfiprintf_r+0x32>
 800b674:	230c      	movs	r3, #12
 800b676:	603b      	str	r3, [r7, #0]
 800b678:	f04f 30ff 	mov.w	r0, #4294967295
 800b67c:	b01d      	add	sp, #116	@ 0x74
 800b67e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b682:	2340      	movs	r3, #64	@ 0x40
 800b684:	616b      	str	r3, [r5, #20]
 800b686:	2300      	movs	r3, #0
 800b688:	9309      	str	r3, [sp, #36]	@ 0x24
 800b68a:	2320      	movs	r3, #32
 800b68c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b690:	f8cd 800c 	str.w	r8, [sp, #12]
 800b694:	2330      	movs	r3, #48	@ 0x30
 800b696:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b834 <_svfiprintf_r+0x1e4>
 800b69a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b69e:	f04f 0901 	mov.w	r9, #1
 800b6a2:	4623      	mov	r3, r4
 800b6a4:	469a      	mov	sl, r3
 800b6a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6aa:	b10a      	cbz	r2, 800b6b0 <_svfiprintf_r+0x60>
 800b6ac:	2a25      	cmp	r2, #37	@ 0x25
 800b6ae:	d1f9      	bne.n	800b6a4 <_svfiprintf_r+0x54>
 800b6b0:	ebba 0b04 	subs.w	fp, sl, r4
 800b6b4:	d00b      	beq.n	800b6ce <_svfiprintf_r+0x7e>
 800b6b6:	465b      	mov	r3, fp
 800b6b8:	4622      	mov	r2, r4
 800b6ba:	4629      	mov	r1, r5
 800b6bc:	4638      	mov	r0, r7
 800b6be:	f7ff ff6b 	bl	800b598 <__ssputs_r>
 800b6c2:	3001      	adds	r0, #1
 800b6c4:	f000 80a7 	beq.w	800b816 <_svfiprintf_r+0x1c6>
 800b6c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6ca:	445a      	add	r2, fp
 800b6cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800b6ce:	f89a 3000 	ldrb.w	r3, [sl]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	f000 809f 	beq.w	800b816 <_svfiprintf_r+0x1c6>
 800b6d8:	2300      	movs	r3, #0
 800b6da:	f04f 32ff 	mov.w	r2, #4294967295
 800b6de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6e2:	f10a 0a01 	add.w	sl, sl, #1
 800b6e6:	9304      	str	r3, [sp, #16]
 800b6e8:	9307      	str	r3, [sp, #28]
 800b6ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b6ee:	931a      	str	r3, [sp, #104]	@ 0x68
 800b6f0:	4654      	mov	r4, sl
 800b6f2:	2205      	movs	r2, #5
 800b6f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6f8:	484e      	ldr	r0, [pc, #312]	@ (800b834 <_svfiprintf_r+0x1e4>)
 800b6fa:	f7f4 fd69 	bl	80001d0 <memchr>
 800b6fe:	9a04      	ldr	r2, [sp, #16]
 800b700:	b9d8      	cbnz	r0, 800b73a <_svfiprintf_r+0xea>
 800b702:	06d0      	lsls	r0, r2, #27
 800b704:	bf44      	itt	mi
 800b706:	2320      	movmi	r3, #32
 800b708:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b70c:	0711      	lsls	r1, r2, #28
 800b70e:	bf44      	itt	mi
 800b710:	232b      	movmi	r3, #43	@ 0x2b
 800b712:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b716:	f89a 3000 	ldrb.w	r3, [sl]
 800b71a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b71c:	d015      	beq.n	800b74a <_svfiprintf_r+0xfa>
 800b71e:	9a07      	ldr	r2, [sp, #28]
 800b720:	4654      	mov	r4, sl
 800b722:	2000      	movs	r0, #0
 800b724:	f04f 0c0a 	mov.w	ip, #10
 800b728:	4621      	mov	r1, r4
 800b72a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b72e:	3b30      	subs	r3, #48	@ 0x30
 800b730:	2b09      	cmp	r3, #9
 800b732:	d94b      	bls.n	800b7cc <_svfiprintf_r+0x17c>
 800b734:	b1b0      	cbz	r0, 800b764 <_svfiprintf_r+0x114>
 800b736:	9207      	str	r2, [sp, #28]
 800b738:	e014      	b.n	800b764 <_svfiprintf_r+0x114>
 800b73a:	eba0 0308 	sub.w	r3, r0, r8
 800b73e:	fa09 f303 	lsl.w	r3, r9, r3
 800b742:	4313      	orrs	r3, r2
 800b744:	9304      	str	r3, [sp, #16]
 800b746:	46a2      	mov	sl, r4
 800b748:	e7d2      	b.n	800b6f0 <_svfiprintf_r+0xa0>
 800b74a:	9b03      	ldr	r3, [sp, #12]
 800b74c:	1d19      	adds	r1, r3, #4
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	9103      	str	r1, [sp, #12]
 800b752:	2b00      	cmp	r3, #0
 800b754:	bfbb      	ittet	lt
 800b756:	425b      	neglt	r3, r3
 800b758:	f042 0202 	orrlt.w	r2, r2, #2
 800b75c:	9307      	strge	r3, [sp, #28]
 800b75e:	9307      	strlt	r3, [sp, #28]
 800b760:	bfb8      	it	lt
 800b762:	9204      	strlt	r2, [sp, #16]
 800b764:	7823      	ldrb	r3, [r4, #0]
 800b766:	2b2e      	cmp	r3, #46	@ 0x2e
 800b768:	d10a      	bne.n	800b780 <_svfiprintf_r+0x130>
 800b76a:	7863      	ldrb	r3, [r4, #1]
 800b76c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b76e:	d132      	bne.n	800b7d6 <_svfiprintf_r+0x186>
 800b770:	9b03      	ldr	r3, [sp, #12]
 800b772:	1d1a      	adds	r2, r3, #4
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	9203      	str	r2, [sp, #12]
 800b778:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b77c:	3402      	adds	r4, #2
 800b77e:	9305      	str	r3, [sp, #20]
 800b780:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b844 <_svfiprintf_r+0x1f4>
 800b784:	7821      	ldrb	r1, [r4, #0]
 800b786:	2203      	movs	r2, #3
 800b788:	4650      	mov	r0, sl
 800b78a:	f7f4 fd21 	bl	80001d0 <memchr>
 800b78e:	b138      	cbz	r0, 800b7a0 <_svfiprintf_r+0x150>
 800b790:	9b04      	ldr	r3, [sp, #16]
 800b792:	eba0 000a 	sub.w	r0, r0, sl
 800b796:	2240      	movs	r2, #64	@ 0x40
 800b798:	4082      	lsls	r2, r0
 800b79a:	4313      	orrs	r3, r2
 800b79c:	3401      	adds	r4, #1
 800b79e:	9304      	str	r3, [sp, #16]
 800b7a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7a4:	4824      	ldr	r0, [pc, #144]	@ (800b838 <_svfiprintf_r+0x1e8>)
 800b7a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b7aa:	2206      	movs	r2, #6
 800b7ac:	f7f4 fd10 	bl	80001d0 <memchr>
 800b7b0:	2800      	cmp	r0, #0
 800b7b2:	d036      	beq.n	800b822 <_svfiprintf_r+0x1d2>
 800b7b4:	4b21      	ldr	r3, [pc, #132]	@ (800b83c <_svfiprintf_r+0x1ec>)
 800b7b6:	bb1b      	cbnz	r3, 800b800 <_svfiprintf_r+0x1b0>
 800b7b8:	9b03      	ldr	r3, [sp, #12]
 800b7ba:	3307      	adds	r3, #7
 800b7bc:	f023 0307 	bic.w	r3, r3, #7
 800b7c0:	3308      	adds	r3, #8
 800b7c2:	9303      	str	r3, [sp, #12]
 800b7c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7c6:	4433      	add	r3, r6
 800b7c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7ca:	e76a      	b.n	800b6a2 <_svfiprintf_r+0x52>
 800b7cc:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7d0:	460c      	mov	r4, r1
 800b7d2:	2001      	movs	r0, #1
 800b7d4:	e7a8      	b.n	800b728 <_svfiprintf_r+0xd8>
 800b7d6:	2300      	movs	r3, #0
 800b7d8:	3401      	adds	r4, #1
 800b7da:	9305      	str	r3, [sp, #20]
 800b7dc:	4619      	mov	r1, r3
 800b7de:	f04f 0c0a 	mov.w	ip, #10
 800b7e2:	4620      	mov	r0, r4
 800b7e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7e8:	3a30      	subs	r2, #48	@ 0x30
 800b7ea:	2a09      	cmp	r2, #9
 800b7ec:	d903      	bls.n	800b7f6 <_svfiprintf_r+0x1a6>
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d0c6      	beq.n	800b780 <_svfiprintf_r+0x130>
 800b7f2:	9105      	str	r1, [sp, #20]
 800b7f4:	e7c4      	b.n	800b780 <_svfiprintf_r+0x130>
 800b7f6:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7fa:	4604      	mov	r4, r0
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	e7f0      	b.n	800b7e2 <_svfiprintf_r+0x192>
 800b800:	ab03      	add	r3, sp, #12
 800b802:	9300      	str	r3, [sp, #0]
 800b804:	462a      	mov	r2, r5
 800b806:	4b0e      	ldr	r3, [pc, #56]	@ (800b840 <_svfiprintf_r+0x1f0>)
 800b808:	a904      	add	r1, sp, #16
 800b80a:	4638      	mov	r0, r7
 800b80c:	f3af 8000 	nop.w
 800b810:	1c42      	adds	r2, r0, #1
 800b812:	4606      	mov	r6, r0
 800b814:	d1d6      	bne.n	800b7c4 <_svfiprintf_r+0x174>
 800b816:	89ab      	ldrh	r3, [r5, #12]
 800b818:	065b      	lsls	r3, r3, #25
 800b81a:	f53f af2d 	bmi.w	800b678 <_svfiprintf_r+0x28>
 800b81e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b820:	e72c      	b.n	800b67c <_svfiprintf_r+0x2c>
 800b822:	ab03      	add	r3, sp, #12
 800b824:	9300      	str	r3, [sp, #0]
 800b826:	462a      	mov	r2, r5
 800b828:	4b05      	ldr	r3, [pc, #20]	@ (800b840 <_svfiprintf_r+0x1f0>)
 800b82a:	a904      	add	r1, sp, #16
 800b82c:	4638      	mov	r0, r7
 800b82e:	f000 f9bb 	bl	800bba8 <_printf_i>
 800b832:	e7ed      	b.n	800b810 <_svfiprintf_r+0x1c0>
 800b834:	0800c785 	.word	0x0800c785
 800b838:	0800c78f 	.word	0x0800c78f
 800b83c:	00000000 	.word	0x00000000
 800b840:	0800b599 	.word	0x0800b599
 800b844:	0800c78b 	.word	0x0800c78b

0800b848 <__sfputc_r>:
 800b848:	6893      	ldr	r3, [r2, #8]
 800b84a:	3b01      	subs	r3, #1
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	b410      	push	{r4}
 800b850:	6093      	str	r3, [r2, #8]
 800b852:	da08      	bge.n	800b866 <__sfputc_r+0x1e>
 800b854:	6994      	ldr	r4, [r2, #24]
 800b856:	42a3      	cmp	r3, r4
 800b858:	db01      	blt.n	800b85e <__sfputc_r+0x16>
 800b85a:	290a      	cmp	r1, #10
 800b85c:	d103      	bne.n	800b866 <__sfputc_r+0x1e>
 800b85e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b862:	f7ff bc24 	b.w	800b0ae <__swbuf_r>
 800b866:	6813      	ldr	r3, [r2, #0]
 800b868:	1c58      	adds	r0, r3, #1
 800b86a:	6010      	str	r0, [r2, #0]
 800b86c:	7019      	strb	r1, [r3, #0]
 800b86e:	4608      	mov	r0, r1
 800b870:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b874:	4770      	bx	lr

0800b876 <__sfputs_r>:
 800b876:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b878:	4606      	mov	r6, r0
 800b87a:	460f      	mov	r7, r1
 800b87c:	4614      	mov	r4, r2
 800b87e:	18d5      	adds	r5, r2, r3
 800b880:	42ac      	cmp	r4, r5
 800b882:	d101      	bne.n	800b888 <__sfputs_r+0x12>
 800b884:	2000      	movs	r0, #0
 800b886:	e007      	b.n	800b898 <__sfputs_r+0x22>
 800b888:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b88c:	463a      	mov	r2, r7
 800b88e:	4630      	mov	r0, r6
 800b890:	f7ff ffda 	bl	800b848 <__sfputc_r>
 800b894:	1c43      	adds	r3, r0, #1
 800b896:	d1f3      	bne.n	800b880 <__sfputs_r+0xa>
 800b898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b89c <_vfiprintf_r>:
 800b89c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8a0:	460d      	mov	r5, r1
 800b8a2:	b09d      	sub	sp, #116	@ 0x74
 800b8a4:	4614      	mov	r4, r2
 800b8a6:	4698      	mov	r8, r3
 800b8a8:	4606      	mov	r6, r0
 800b8aa:	b118      	cbz	r0, 800b8b4 <_vfiprintf_r+0x18>
 800b8ac:	6a03      	ldr	r3, [r0, #32]
 800b8ae:	b90b      	cbnz	r3, 800b8b4 <_vfiprintf_r+0x18>
 800b8b0:	f7ff fade 	bl	800ae70 <__sinit>
 800b8b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b8b6:	07d9      	lsls	r1, r3, #31
 800b8b8:	d405      	bmi.n	800b8c6 <_vfiprintf_r+0x2a>
 800b8ba:	89ab      	ldrh	r3, [r5, #12]
 800b8bc:	059a      	lsls	r2, r3, #22
 800b8be:	d402      	bmi.n	800b8c6 <_vfiprintf_r+0x2a>
 800b8c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b8c2:	f7ff fd60 	bl	800b386 <__retarget_lock_acquire_recursive>
 800b8c6:	89ab      	ldrh	r3, [r5, #12]
 800b8c8:	071b      	lsls	r3, r3, #28
 800b8ca:	d501      	bpl.n	800b8d0 <_vfiprintf_r+0x34>
 800b8cc:	692b      	ldr	r3, [r5, #16]
 800b8ce:	b99b      	cbnz	r3, 800b8f8 <_vfiprintf_r+0x5c>
 800b8d0:	4629      	mov	r1, r5
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	f7ff fc2a 	bl	800b12c <__swsetup_r>
 800b8d8:	b170      	cbz	r0, 800b8f8 <_vfiprintf_r+0x5c>
 800b8da:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b8dc:	07dc      	lsls	r4, r3, #31
 800b8de:	d504      	bpl.n	800b8ea <_vfiprintf_r+0x4e>
 800b8e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b8e4:	b01d      	add	sp, #116	@ 0x74
 800b8e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8ea:	89ab      	ldrh	r3, [r5, #12]
 800b8ec:	0598      	lsls	r0, r3, #22
 800b8ee:	d4f7      	bmi.n	800b8e0 <_vfiprintf_r+0x44>
 800b8f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b8f2:	f7ff fd49 	bl	800b388 <__retarget_lock_release_recursive>
 800b8f6:	e7f3      	b.n	800b8e0 <_vfiprintf_r+0x44>
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800b8fc:	2320      	movs	r3, #32
 800b8fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b902:	f8cd 800c 	str.w	r8, [sp, #12]
 800b906:	2330      	movs	r3, #48	@ 0x30
 800b908:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bab8 <_vfiprintf_r+0x21c>
 800b90c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b910:	f04f 0901 	mov.w	r9, #1
 800b914:	4623      	mov	r3, r4
 800b916:	469a      	mov	sl, r3
 800b918:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b91c:	b10a      	cbz	r2, 800b922 <_vfiprintf_r+0x86>
 800b91e:	2a25      	cmp	r2, #37	@ 0x25
 800b920:	d1f9      	bne.n	800b916 <_vfiprintf_r+0x7a>
 800b922:	ebba 0b04 	subs.w	fp, sl, r4
 800b926:	d00b      	beq.n	800b940 <_vfiprintf_r+0xa4>
 800b928:	465b      	mov	r3, fp
 800b92a:	4622      	mov	r2, r4
 800b92c:	4629      	mov	r1, r5
 800b92e:	4630      	mov	r0, r6
 800b930:	f7ff ffa1 	bl	800b876 <__sfputs_r>
 800b934:	3001      	adds	r0, #1
 800b936:	f000 80a7 	beq.w	800ba88 <_vfiprintf_r+0x1ec>
 800b93a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b93c:	445a      	add	r2, fp
 800b93e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b940:	f89a 3000 	ldrb.w	r3, [sl]
 800b944:	2b00      	cmp	r3, #0
 800b946:	f000 809f 	beq.w	800ba88 <_vfiprintf_r+0x1ec>
 800b94a:	2300      	movs	r3, #0
 800b94c:	f04f 32ff 	mov.w	r2, #4294967295
 800b950:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b954:	f10a 0a01 	add.w	sl, sl, #1
 800b958:	9304      	str	r3, [sp, #16]
 800b95a:	9307      	str	r3, [sp, #28]
 800b95c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b960:	931a      	str	r3, [sp, #104]	@ 0x68
 800b962:	4654      	mov	r4, sl
 800b964:	2205      	movs	r2, #5
 800b966:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b96a:	4853      	ldr	r0, [pc, #332]	@ (800bab8 <_vfiprintf_r+0x21c>)
 800b96c:	f7f4 fc30 	bl	80001d0 <memchr>
 800b970:	9a04      	ldr	r2, [sp, #16]
 800b972:	b9d8      	cbnz	r0, 800b9ac <_vfiprintf_r+0x110>
 800b974:	06d1      	lsls	r1, r2, #27
 800b976:	bf44      	itt	mi
 800b978:	2320      	movmi	r3, #32
 800b97a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b97e:	0713      	lsls	r3, r2, #28
 800b980:	bf44      	itt	mi
 800b982:	232b      	movmi	r3, #43	@ 0x2b
 800b984:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b988:	f89a 3000 	ldrb.w	r3, [sl]
 800b98c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b98e:	d015      	beq.n	800b9bc <_vfiprintf_r+0x120>
 800b990:	9a07      	ldr	r2, [sp, #28]
 800b992:	4654      	mov	r4, sl
 800b994:	2000      	movs	r0, #0
 800b996:	f04f 0c0a 	mov.w	ip, #10
 800b99a:	4621      	mov	r1, r4
 800b99c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9a0:	3b30      	subs	r3, #48	@ 0x30
 800b9a2:	2b09      	cmp	r3, #9
 800b9a4:	d94b      	bls.n	800ba3e <_vfiprintf_r+0x1a2>
 800b9a6:	b1b0      	cbz	r0, 800b9d6 <_vfiprintf_r+0x13a>
 800b9a8:	9207      	str	r2, [sp, #28]
 800b9aa:	e014      	b.n	800b9d6 <_vfiprintf_r+0x13a>
 800b9ac:	eba0 0308 	sub.w	r3, r0, r8
 800b9b0:	fa09 f303 	lsl.w	r3, r9, r3
 800b9b4:	4313      	orrs	r3, r2
 800b9b6:	9304      	str	r3, [sp, #16]
 800b9b8:	46a2      	mov	sl, r4
 800b9ba:	e7d2      	b.n	800b962 <_vfiprintf_r+0xc6>
 800b9bc:	9b03      	ldr	r3, [sp, #12]
 800b9be:	1d19      	adds	r1, r3, #4
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	9103      	str	r1, [sp, #12]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	bfbb      	ittet	lt
 800b9c8:	425b      	neglt	r3, r3
 800b9ca:	f042 0202 	orrlt.w	r2, r2, #2
 800b9ce:	9307      	strge	r3, [sp, #28]
 800b9d0:	9307      	strlt	r3, [sp, #28]
 800b9d2:	bfb8      	it	lt
 800b9d4:	9204      	strlt	r2, [sp, #16]
 800b9d6:	7823      	ldrb	r3, [r4, #0]
 800b9d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800b9da:	d10a      	bne.n	800b9f2 <_vfiprintf_r+0x156>
 800b9dc:	7863      	ldrb	r3, [r4, #1]
 800b9de:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9e0:	d132      	bne.n	800ba48 <_vfiprintf_r+0x1ac>
 800b9e2:	9b03      	ldr	r3, [sp, #12]
 800b9e4:	1d1a      	adds	r2, r3, #4
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	9203      	str	r2, [sp, #12]
 800b9ea:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b9ee:	3402      	adds	r4, #2
 800b9f0:	9305      	str	r3, [sp, #20]
 800b9f2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bac8 <_vfiprintf_r+0x22c>
 800b9f6:	7821      	ldrb	r1, [r4, #0]
 800b9f8:	2203      	movs	r2, #3
 800b9fa:	4650      	mov	r0, sl
 800b9fc:	f7f4 fbe8 	bl	80001d0 <memchr>
 800ba00:	b138      	cbz	r0, 800ba12 <_vfiprintf_r+0x176>
 800ba02:	9b04      	ldr	r3, [sp, #16]
 800ba04:	eba0 000a 	sub.w	r0, r0, sl
 800ba08:	2240      	movs	r2, #64	@ 0x40
 800ba0a:	4082      	lsls	r2, r0
 800ba0c:	4313      	orrs	r3, r2
 800ba0e:	3401      	adds	r4, #1
 800ba10:	9304      	str	r3, [sp, #16]
 800ba12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba16:	4829      	ldr	r0, [pc, #164]	@ (800babc <_vfiprintf_r+0x220>)
 800ba18:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ba1c:	2206      	movs	r2, #6
 800ba1e:	f7f4 fbd7 	bl	80001d0 <memchr>
 800ba22:	2800      	cmp	r0, #0
 800ba24:	d03f      	beq.n	800baa6 <_vfiprintf_r+0x20a>
 800ba26:	4b26      	ldr	r3, [pc, #152]	@ (800bac0 <_vfiprintf_r+0x224>)
 800ba28:	bb1b      	cbnz	r3, 800ba72 <_vfiprintf_r+0x1d6>
 800ba2a:	9b03      	ldr	r3, [sp, #12]
 800ba2c:	3307      	adds	r3, #7
 800ba2e:	f023 0307 	bic.w	r3, r3, #7
 800ba32:	3308      	adds	r3, #8
 800ba34:	9303      	str	r3, [sp, #12]
 800ba36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba38:	443b      	add	r3, r7
 800ba3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba3c:	e76a      	b.n	800b914 <_vfiprintf_r+0x78>
 800ba3e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba42:	460c      	mov	r4, r1
 800ba44:	2001      	movs	r0, #1
 800ba46:	e7a8      	b.n	800b99a <_vfiprintf_r+0xfe>
 800ba48:	2300      	movs	r3, #0
 800ba4a:	3401      	adds	r4, #1
 800ba4c:	9305      	str	r3, [sp, #20]
 800ba4e:	4619      	mov	r1, r3
 800ba50:	f04f 0c0a 	mov.w	ip, #10
 800ba54:	4620      	mov	r0, r4
 800ba56:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba5a:	3a30      	subs	r2, #48	@ 0x30
 800ba5c:	2a09      	cmp	r2, #9
 800ba5e:	d903      	bls.n	800ba68 <_vfiprintf_r+0x1cc>
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d0c6      	beq.n	800b9f2 <_vfiprintf_r+0x156>
 800ba64:	9105      	str	r1, [sp, #20]
 800ba66:	e7c4      	b.n	800b9f2 <_vfiprintf_r+0x156>
 800ba68:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba6c:	4604      	mov	r4, r0
 800ba6e:	2301      	movs	r3, #1
 800ba70:	e7f0      	b.n	800ba54 <_vfiprintf_r+0x1b8>
 800ba72:	ab03      	add	r3, sp, #12
 800ba74:	9300      	str	r3, [sp, #0]
 800ba76:	462a      	mov	r2, r5
 800ba78:	4b12      	ldr	r3, [pc, #72]	@ (800bac4 <_vfiprintf_r+0x228>)
 800ba7a:	a904      	add	r1, sp, #16
 800ba7c:	4630      	mov	r0, r6
 800ba7e:	f3af 8000 	nop.w
 800ba82:	4607      	mov	r7, r0
 800ba84:	1c78      	adds	r0, r7, #1
 800ba86:	d1d6      	bne.n	800ba36 <_vfiprintf_r+0x19a>
 800ba88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ba8a:	07d9      	lsls	r1, r3, #31
 800ba8c:	d405      	bmi.n	800ba9a <_vfiprintf_r+0x1fe>
 800ba8e:	89ab      	ldrh	r3, [r5, #12]
 800ba90:	059a      	lsls	r2, r3, #22
 800ba92:	d402      	bmi.n	800ba9a <_vfiprintf_r+0x1fe>
 800ba94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ba96:	f7ff fc77 	bl	800b388 <__retarget_lock_release_recursive>
 800ba9a:	89ab      	ldrh	r3, [r5, #12]
 800ba9c:	065b      	lsls	r3, r3, #25
 800ba9e:	f53f af1f 	bmi.w	800b8e0 <_vfiprintf_r+0x44>
 800baa2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800baa4:	e71e      	b.n	800b8e4 <_vfiprintf_r+0x48>
 800baa6:	ab03      	add	r3, sp, #12
 800baa8:	9300      	str	r3, [sp, #0]
 800baaa:	462a      	mov	r2, r5
 800baac:	4b05      	ldr	r3, [pc, #20]	@ (800bac4 <_vfiprintf_r+0x228>)
 800baae:	a904      	add	r1, sp, #16
 800bab0:	4630      	mov	r0, r6
 800bab2:	f000 f879 	bl	800bba8 <_printf_i>
 800bab6:	e7e4      	b.n	800ba82 <_vfiprintf_r+0x1e6>
 800bab8:	0800c785 	.word	0x0800c785
 800babc:	0800c78f 	.word	0x0800c78f
 800bac0:	00000000 	.word	0x00000000
 800bac4:	0800b877 	.word	0x0800b877
 800bac8:	0800c78b 	.word	0x0800c78b

0800bacc <_printf_common>:
 800bacc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bad0:	4616      	mov	r6, r2
 800bad2:	4698      	mov	r8, r3
 800bad4:	688a      	ldr	r2, [r1, #8]
 800bad6:	690b      	ldr	r3, [r1, #16]
 800bad8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800badc:	4293      	cmp	r3, r2
 800bade:	bfb8      	it	lt
 800bae0:	4613      	movlt	r3, r2
 800bae2:	6033      	str	r3, [r6, #0]
 800bae4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bae8:	4607      	mov	r7, r0
 800baea:	460c      	mov	r4, r1
 800baec:	b10a      	cbz	r2, 800baf2 <_printf_common+0x26>
 800baee:	3301      	adds	r3, #1
 800baf0:	6033      	str	r3, [r6, #0]
 800baf2:	6823      	ldr	r3, [r4, #0]
 800baf4:	0699      	lsls	r1, r3, #26
 800baf6:	bf42      	ittt	mi
 800baf8:	6833      	ldrmi	r3, [r6, #0]
 800bafa:	3302      	addmi	r3, #2
 800bafc:	6033      	strmi	r3, [r6, #0]
 800bafe:	6825      	ldr	r5, [r4, #0]
 800bb00:	f015 0506 	ands.w	r5, r5, #6
 800bb04:	d106      	bne.n	800bb14 <_printf_common+0x48>
 800bb06:	f104 0a19 	add.w	sl, r4, #25
 800bb0a:	68e3      	ldr	r3, [r4, #12]
 800bb0c:	6832      	ldr	r2, [r6, #0]
 800bb0e:	1a9b      	subs	r3, r3, r2
 800bb10:	42ab      	cmp	r3, r5
 800bb12:	dc26      	bgt.n	800bb62 <_printf_common+0x96>
 800bb14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bb18:	6822      	ldr	r2, [r4, #0]
 800bb1a:	3b00      	subs	r3, #0
 800bb1c:	bf18      	it	ne
 800bb1e:	2301      	movne	r3, #1
 800bb20:	0692      	lsls	r2, r2, #26
 800bb22:	d42b      	bmi.n	800bb7c <_printf_common+0xb0>
 800bb24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bb28:	4641      	mov	r1, r8
 800bb2a:	4638      	mov	r0, r7
 800bb2c:	47c8      	blx	r9
 800bb2e:	3001      	adds	r0, #1
 800bb30:	d01e      	beq.n	800bb70 <_printf_common+0xa4>
 800bb32:	6823      	ldr	r3, [r4, #0]
 800bb34:	6922      	ldr	r2, [r4, #16]
 800bb36:	f003 0306 	and.w	r3, r3, #6
 800bb3a:	2b04      	cmp	r3, #4
 800bb3c:	bf02      	ittt	eq
 800bb3e:	68e5      	ldreq	r5, [r4, #12]
 800bb40:	6833      	ldreq	r3, [r6, #0]
 800bb42:	1aed      	subeq	r5, r5, r3
 800bb44:	68a3      	ldr	r3, [r4, #8]
 800bb46:	bf0c      	ite	eq
 800bb48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb4c:	2500      	movne	r5, #0
 800bb4e:	4293      	cmp	r3, r2
 800bb50:	bfc4      	itt	gt
 800bb52:	1a9b      	subgt	r3, r3, r2
 800bb54:	18ed      	addgt	r5, r5, r3
 800bb56:	2600      	movs	r6, #0
 800bb58:	341a      	adds	r4, #26
 800bb5a:	42b5      	cmp	r5, r6
 800bb5c:	d11a      	bne.n	800bb94 <_printf_common+0xc8>
 800bb5e:	2000      	movs	r0, #0
 800bb60:	e008      	b.n	800bb74 <_printf_common+0xa8>
 800bb62:	2301      	movs	r3, #1
 800bb64:	4652      	mov	r2, sl
 800bb66:	4641      	mov	r1, r8
 800bb68:	4638      	mov	r0, r7
 800bb6a:	47c8      	blx	r9
 800bb6c:	3001      	adds	r0, #1
 800bb6e:	d103      	bne.n	800bb78 <_printf_common+0xac>
 800bb70:	f04f 30ff 	mov.w	r0, #4294967295
 800bb74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb78:	3501      	adds	r5, #1
 800bb7a:	e7c6      	b.n	800bb0a <_printf_common+0x3e>
 800bb7c:	18e1      	adds	r1, r4, r3
 800bb7e:	1c5a      	adds	r2, r3, #1
 800bb80:	2030      	movs	r0, #48	@ 0x30
 800bb82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bb86:	4422      	add	r2, r4
 800bb88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bb8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bb90:	3302      	adds	r3, #2
 800bb92:	e7c7      	b.n	800bb24 <_printf_common+0x58>
 800bb94:	2301      	movs	r3, #1
 800bb96:	4622      	mov	r2, r4
 800bb98:	4641      	mov	r1, r8
 800bb9a:	4638      	mov	r0, r7
 800bb9c:	47c8      	blx	r9
 800bb9e:	3001      	adds	r0, #1
 800bba0:	d0e6      	beq.n	800bb70 <_printf_common+0xa4>
 800bba2:	3601      	adds	r6, #1
 800bba4:	e7d9      	b.n	800bb5a <_printf_common+0x8e>
	...

0800bba8 <_printf_i>:
 800bba8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bbac:	7e0f      	ldrb	r7, [r1, #24]
 800bbae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bbb0:	2f78      	cmp	r7, #120	@ 0x78
 800bbb2:	4691      	mov	r9, r2
 800bbb4:	4680      	mov	r8, r0
 800bbb6:	460c      	mov	r4, r1
 800bbb8:	469a      	mov	sl, r3
 800bbba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bbbe:	d807      	bhi.n	800bbd0 <_printf_i+0x28>
 800bbc0:	2f62      	cmp	r7, #98	@ 0x62
 800bbc2:	d80a      	bhi.n	800bbda <_printf_i+0x32>
 800bbc4:	2f00      	cmp	r7, #0
 800bbc6:	f000 80d1 	beq.w	800bd6c <_printf_i+0x1c4>
 800bbca:	2f58      	cmp	r7, #88	@ 0x58
 800bbcc:	f000 80b8 	beq.w	800bd40 <_printf_i+0x198>
 800bbd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bbd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bbd8:	e03a      	b.n	800bc50 <_printf_i+0xa8>
 800bbda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bbde:	2b15      	cmp	r3, #21
 800bbe0:	d8f6      	bhi.n	800bbd0 <_printf_i+0x28>
 800bbe2:	a101      	add	r1, pc, #4	@ (adr r1, 800bbe8 <_printf_i+0x40>)
 800bbe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bbe8:	0800bc41 	.word	0x0800bc41
 800bbec:	0800bc55 	.word	0x0800bc55
 800bbf0:	0800bbd1 	.word	0x0800bbd1
 800bbf4:	0800bbd1 	.word	0x0800bbd1
 800bbf8:	0800bbd1 	.word	0x0800bbd1
 800bbfc:	0800bbd1 	.word	0x0800bbd1
 800bc00:	0800bc55 	.word	0x0800bc55
 800bc04:	0800bbd1 	.word	0x0800bbd1
 800bc08:	0800bbd1 	.word	0x0800bbd1
 800bc0c:	0800bbd1 	.word	0x0800bbd1
 800bc10:	0800bbd1 	.word	0x0800bbd1
 800bc14:	0800bd53 	.word	0x0800bd53
 800bc18:	0800bc7f 	.word	0x0800bc7f
 800bc1c:	0800bd0d 	.word	0x0800bd0d
 800bc20:	0800bbd1 	.word	0x0800bbd1
 800bc24:	0800bbd1 	.word	0x0800bbd1
 800bc28:	0800bd75 	.word	0x0800bd75
 800bc2c:	0800bbd1 	.word	0x0800bbd1
 800bc30:	0800bc7f 	.word	0x0800bc7f
 800bc34:	0800bbd1 	.word	0x0800bbd1
 800bc38:	0800bbd1 	.word	0x0800bbd1
 800bc3c:	0800bd15 	.word	0x0800bd15
 800bc40:	6833      	ldr	r3, [r6, #0]
 800bc42:	1d1a      	adds	r2, r3, #4
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	6032      	str	r2, [r6, #0]
 800bc48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bc50:	2301      	movs	r3, #1
 800bc52:	e09c      	b.n	800bd8e <_printf_i+0x1e6>
 800bc54:	6833      	ldr	r3, [r6, #0]
 800bc56:	6820      	ldr	r0, [r4, #0]
 800bc58:	1d19      	adds	r1, r3, #4
 800bc5a:	6031      	str	r1, [r6, #0]
 800bc5c:	0606      	lsls	r6, r0, #24
 800bc5e:	d501      	bpl.n	800bc64 <_printf_i+0xbc>
 800bc60:	681d      	ldr	r5, [r3, #0]
 800bc62:	e003      	b.n	800bc6c <_printf_i+0xc4>
 800bc64:	0645      	lsls	r5, r0, #25
 800bc66:	d5fb      	bpl.n	800bc60 <_printf_i+0xb8>
 800bc68:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bc6c:	2d00      	cmp	r5, #0
 800bc6e:	da03      	bge.n	800bc78 <_printf_i+0xd0>
 800bc70:	232d      	movs	r3, #45	@ 0x2d
 800bc72:	426d      	negs	r5, r5
 800bc74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bc78:	4858      	ldr	r0, [pc, #352]	@ (800bddc <_printf_i+0x234>)
 800bc7a:	230a      	movs	r3, #10
 800bc7c:	e011      	b.n	800bca2 <_printf_i+0xfa>
 800bc7e:	6821      	ldr	r1, [r4, #0]
 800bc80:	6833      	ldr	r3, [r6, #0]
 800bc82:	0608      	lsls	r0, r1, #24
 800bc84:	f853 5b04 	ldr.w	r5, [r3], #4
 800bc88:	d402      	bmi.n	800bc90 <_printf_i+0xe8>
 800bc8a:	0649      	lsls	r1, r1, #25
 800bc8c:	bf48      	it	mi
 800bc8e:	b2ad      	uxthmi	r5, r5
 800bc90:	2f6f      	cmp	r7, #111	@ 0x6f
 800bc92:	4852      	ldr	r0, [pc, #328]	@ (800bddc <_printf_i+0x234>)
 800bc94:	6033      	str	r3, [r6, #0]
 800bc96:	bf14      	ite	ne
 800bc98:	230a      	movne	r3, #10
 800bc9a:	2308      	moveq	r3, #8
 800bc9c:	2100      	movs	r1, #0
 800bc9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bca2:	6866      	ldr	r6, [r4, #4]
 800bca4:	60a6      	str	r6, [r4, #8]
 800bca6:	2e00      	cmp	r6, #0
 800bca8:	db05      	blt.n	800bcb6 <_printf_i+0x10e>
 800bcaa:	6821      	ldr	r1, [r4, #0]
 800bcac:	432e      	orrs	r6, r5
 800bcae:	f021 0104 	bic.w	r1, r1, #4
 800bcb2:	6021      	str	r1, [r4, #0]
 800bcb4:	d04b      	beq.n	800bd4e <_printf_i+0x1a6>
 800bcb6:	4616      	mov	r6, r2
 800bcb8:	fbb5 f1f3 	udiv	r1, r5, r3
 800bcbc:	fb03 5711 	mls	r7, r3, r1, r5
 800bcc0:	5dc7      	ldrb	r7, [r0, r7]
 800bcc2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bcc6:	462f      	mov	r7, r5
 800bcc8:	42bb      	cmp	r3, r7
 800bcca:	460d      	mov	r5, r1
 800bccc:	d9f4      	bls.n	800bcb8 <_printf_i+0x110>
 800bcce:	2b08      	cmp	r3, #8
 800bcd0:	d10b      	bne.n	800bcea <_printf_i+0x142>
 800bcd2:	6823      	ldr	r3, [r4, #0]
 800bcd4:	07df      	lsls	r7, r3, #31
 800bcd6:	d508      	bpl.n	800bcea <_printf_i+0x142>
 800bcd8:	6923      	ldr	r3, [r4, #16]
 800bcda:	6861      	ldr	r1, [r4, #4]
 800bcdc:	4299      	cmp	r1, r3
 800bcde:	bfde      	ittt	le
 800bce0:	2330      	movle	r3, #48	@ 0x30
 800bce2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bce6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bcea:	1b92      	subs	r2, r2, r6
 800bcec:	6122      	str	r2, [r4, #16]
 800bcee:	f8cd a000 	str.w	sl, [sp]
 800bcf2:	464b      	mov	r3, r9
 800bcf4:	aa03      	add	r2, sp, #12
 800bcf6:	4621      	mov	r1, r4
 800bcf8:	4640      	mov	r0, r8
 800bcfa:	f7ff fee7 	bl	800bacc <_printf_common>
 800bcfe:	3001      	adds	r0, #1
 800bd00:	d14a      	bne.n	800bd98 <_printf_i+0x1f0>
 800bd02:	f04f 30ff 	mov.w	r0, #4294967295
 800bd06:	b004      	add	sp, #16
 800bd08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd0c:	6823      	ldr	r3, [r4, #0]
 800bd0e:	f043 0320 	orr.w	r3, r3, #32
 800bd12:	6023      	str	r3, [r4, #0]
 800bd14:	4832      	ldr	r0, [pc, #200]	@ (800bde0 <_printf_i+0x238>)
 800bd16:	2778      	movs	r7, #120	@ 0x78
 800bd18:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bd1c:	6823      	ldr	r3, [r4, #0]
 800bd1e:	6831      	ldr	r1, [r6, #0]
 800bd20:	061f      	lsls	r7, r3, #24
 800bd22:	f851 5b04 	ldr.w	r5, [r1], #4
 800bd26:	d402      	bmi.n	800bd2e <_printf_i+0x186>
 800bd28:	065f      	lsls	r7, r3, #25
 800bd2a:	bf48      	it	mi
 800bd2c:	b2ad      	uxthmi	r5, r5
 800bd2e:	6031      	str	r1, [r6, #0]
 800bd30:	07d9      	lsls	r1, r3, #31
 800bd32:	bf44      	itt	mi
 800bd34:	f043 0320 	orrmi.w	r3, r3, #32
 800bd38:	6023      	strmi	r3, [r4, #0]
 800bd3a:	b11d      	cbz	r5, 800bd44 <_printf_i+0x19c>
 800bd3c:	2310      	movs	r3, #16
 800bd3e:	e7ad      	b.n	800bc9c <_printf_i+0xf4>
 800bd40:	4826      	ldr	r0, [pc, #152]	@ (800bddc <_printf_i+0x234>)
 800bd42:	e7e9      	b.n	800bd18 <_printf_i+0x170>
 800bd44:	6823      	ldr	r3, [r4, #0]
 800bd46:	f023 0320 	bic.w	r3, r3, #32
 800bd4a:	6023      	str	r3, [r4, #0]
 800bd4c:	e7f6      	b.n	800bd3c <_printf_i+0x194>
 800bd4e:	4616      	mov	r6, r2
 800bd50:	e7bd      	b.n	800bcce <_printf_i+0x126>
 800bd52:	6833      	ldr	r3, [r6, #0]
 800bd54:	6825      	ldr	r5, [r4, #0]
 800bd56:	6961      	ldr	r1, [r4, #20]
 800bd58:	1d18      	adds	r0, r3, #4
 800bd5a:	6030      	str	r0, [r6, #0]
 800bd5c:	062e      	lsls	r6, r5, #24
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	d501      	bpl.n	800bd66 <_printf_i+0x1be>
 800bd62:	6019      	str	r1, [r3, #0]
 800bd64:	e002      	b.n	800bd6c <_printf_i+0x1c4>
 800bd66:	0668      	lsls	r0, r5, #25
 800bd68:	d5fb      	bpl.n	800bd62 <_printf_i+0x1ba>
 800bd6a:	8019      	strh	r1, [r3, #0]
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	6123      	str	r3, [r4, #16]
 800bd70:	4616      	mov	r6, r2
 800bd72:	e7bc      	b.n	800bcee <_printf_i+0x146>
 800bd74:	6833      	ldr	r3, [r6, #0]
 800bd76:	1d1a      	adds	r2, r3, #4
 800bd78:	6032      	str	r2, [r6, #0]
 800bd7a:	681e      	ldr	r6, [r3, #0]
 800bd7c:	6862      	ldr	r2, [r4, #4]
 800bd7e:	2100      	movs	r1, #0
 800bd80:	4630      	mov	r0, r6
 800bd82:	f7f4 fa25 	bl	80001d0 <memchr>
 800bd86:	b108      	cbz	r0, 800bd8c <_printf_i+0x1e4>
 800bd88:	1b80      	subs	r0, r0, r6
 800bd8a:	6060      	str	r0, [r4, #4]
 800bd8c:	6863      	ldr	r3, [r4, #4]
 800bd8e:	6123      	str	r3, [r4, #16]
 800bd90:	2300      	movs	r3, #0
 800bd92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd96:	e7aa      	b.n	800bcee <_printf_i+0x146>
 800bd98:	6923      	ldr	r3, [r4, #16]
 800bd9a:	4632      	mov	r2, r6
 800bd9c:	4649      	mov	r1, r9
 800bd9e:	4640      	mov	r0, r8
 800bda0:	47d0      	blx	sl
 800bda2:	3001      	adds	r0, #1
 800bda4:	d0ad      	beq.n	800bd02 <_printf_i+0x15a>
 800bda6:	6823      	ldr	r3, [r4, #0]
 800bda8:	079b      	lsls	r3, r3, #30
 800bdaa:	d413      	bmi.n	800bdd4 <_printf_i+0x22c>
 800bdac:	68e0      	ldr	r0, [r4, #12]
 800bdae:	9b03      	ldr	r3, [sp, #12]
 800bdb0:	4298      	cmp	r0, r3
 800bdb2:	bfb8      	it	lt
 800bdb4:	4618      	movlt	r0, r3
 800bdb6:	e7a6      	b.n	800bd06 <_printf_i+0x15e>
 800bdb8:	2301      	movs	r3, #1
 800bdba:	4632      	mov	r2, r6
 800bdbc:	4649      	mov	r1, r9
 800bdbe:	4640      	mov	r0, r8
 800bdc0:	47d0      	blx	sl
 800bdc2:	3001      	adds	r0, #1
 800bdc4:	d09d      	beq.n	800bd02 <_printf_i+0x15a>
 800bdc6:	3501      	adds	r5, #1
 800bdc8:	68e3      	ldr	r3, [r4, #12]
 800bdca:	9903      	ldr	r1, [sp, #12]
 800bdcc:	1a5b      	subs	r3, r3, r1
 800bdce:	42ab      	cmp	r3, r5
 800bdd0:	dcf2      	bgt.n	800bdb8 <_printf_i+0x210>
 800bdd2:	e7eb      	b.n	800bdac <_printf_i+0x204>
 800bdd4:	2500      	movs	r5, #0
 800bdd6:	f104 0619 	add.w	r6, r4, #25
 800bdda:	e7f5      	b.n	800bdc8 <_printf_i+0x220>
 800bddc:	0800c796 	.word	0x0800c796
 800bde0:	0800c7a7 	.word	0x0800c7a7

0800bde4 <__sflush_r>:
 800bde4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bde8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdec:	0716      	lsls	r6, r2, #28
 800bdee:	4605      	mov	r5, r0
 800bdf0:	460c      	mov	r4, r1
 800bdf2:	d454      	bmi.n	800be9e <__sflush_r+0xba>
 800bdf4:	684b      	ldr	r3, [r1, #4]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	dc02      	bgt.n	800be00 <__sflush_r+0x1c>
 800bdfa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	dd48      	ble.n	800be92 <__sflush_r+0xae>
 800be00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be02:	2e00      	cmp	r6, #0
 800be04:	d045      	beq.n	800be92 <__sflush_r+0xae>
 800be06:	2300      	movs	r3, #0
 800be08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800be0c:	682f      	ldr	r7, [r5, #0]
 800be0e:	6a21      	ldr	r1, [r4, #32]
 800be10:	602b      	str	r3, [r5, #0]
 800be12:	d030      	beq.n	800be76 <__sflush_r+0x92>
 800be14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800be16:	89a3      	ldrh	r3, [r4, #12]
 800be18:	0759      	lsls	r1, r3, #29
 800be1a:	d505      	bpl.n	800be28 <__sflush_r+0x44>
 800be1c:	6863      	ldr	r3, [r4, #4]
 800be1e:	1ad2      	subs	r2, r2, r3
 800be20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800be22:	b10b      	cbz	r3, 800be28 <__sflush_r+0x44>
 800be24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800be26:	1ad2      	subs	r2, r2, r3
 800be28:	2300      	movs	r3, #0
 800be2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800be2c:	6a21      	ldr	r1, [r4, #32]
 800be2e:	4628      	mov	r0, r5
 800be30:	47b0      	blx	r6
 800be32:	1c43      	adds	r3, r0, #1
 800be34:	89a3      	ldrh	r3, [r4, #12]
 800be36:	d106      	bne.n	800be46 <__sflush_r+0x62>
 800be38:	6829      	ldr	r1, [r5, #0]
 800be3a:	291d      	cmp	r1, #29
 800be3c:	d82b      	bhi.n	800be96 <__sflush_r+0xb2>
 800be3e:	4a2a      	ldr	r2, [pc, #168]	@ (800bee8 <__sflush_r+0x104>)
 800be40:	40ca      	lsrs	r2, r1
 800be42:	07d6      	lsls	r6, r2, #31
 800be44:	d527      	bpl.n	800be96 <__sflush_r+0xb2>
 800be46:	2200      	movs	r2, #0
 800be48:	6062      	str	r2, [r4, #4]
 800be4a:	04d9      	lsls	r1, r3, #19
 800be4c:	6922      	ldr	r2, [r4, #16]
 800be4e:	6022      	str	r2, [r4, #0]
 800be50:	d504      	bpl.n	800be5c <__sflush_r+0x78>
 800be52:	1c42      	adds	r2, r0, #1
 800be54:	d101      	bne.n	800be5a <__sflush_r+0x76>
 800be56:	682b      	ldr	r3, [r5, #0]
 800be58:	b903      	cbnz	r3, 800be5c <__sflush_r+0x78>
 800be5a:	6560      	str	r0, [r4, #84]	@ 0x54
 800be5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be5e:	602f      	str	r7, [r5, #0]
 800be60:	b1b9      	cbz	r1, 800be92 <__sflush_r+0xae>
 800be62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be66:	4299      	cmp	r1, r3
 800be68:	d002      	beq.n	800be70 <__sflush_r+0x8c>
 800be6a:	4628      	mov	r0, r5
 800be6c:	f7ff fa9c 	bl	800b3a8 <_free_r>
 800be70:	2300      	movs	r3, #0
 800be72:	6363      	str	r3, [r4, #52]	@ 0x34
 800be74:	e00d      	b.n	800be92 <__sflush_r+0xae>
 800be76:	2301      	movs	r3, #1
 800be78:	4628      	mov	r0, r5
 800be7a:	47b0      	blx	r6
 800be7c:	4602      	mov	r2, r0
 800be7e:	1c50      	adds	r0, r2, #1
 800be80:	d1c9      	bne.n	800be16 <__sflush_r+0x32>
 800be82:	682b      	ldr	r3, [r5, #0]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d0c6      	beq.n	800be16 <__sflush_r+0x32>
 800be88:	2b1d      	cmp	r3, #29
 800be8a:	d001      	beq.n	800be90 <__sflush_r+0xac>
 800be8c:	2b16      	cmp	r3, #22
 800be8e:	d11e      	bne.n	800bece <__sflush_r+0xea>
 800be90:	602f      	str	r7, [r5, #0]
 800be92:	2000      	movs	r0, #0
 800be94:	e022      	b.n	800bedc <__sflush_r+0xf8>
 800be96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800be9a:	b21b      	sxth	r3, r3
 800be9c:	e01b      	b.n	800bed6 <__sflush_r+0xf2>
 800be9e:	690f      	ldr	r7, [r1, #16]
 800bea0:	2f00      	cmp	r7, #0
 800bea2:	d0f6      	beq.n	800be92 <__sflush_r+0xae>
 800bea4:	0793      	lsls	r3, r2, #30
 800bea6:	680e      	ldr	r6, [r1, #0]
 800bea8:	bf08      	it	eq
 800beaa:	694b      	ldreq	r3, [r1, #20]
 800beac:	600f      	str	r7, [r1, #0]
 800beae:	bf18      	it	ne
 800beb0:	2300      	movne	r3, #0
 800beb2:	eba6 0807 	sub.w	r8, r6, r7
 800beb6:	608b      	str	r3, [r1, #8]
 800beb8:	f1b8 0f00 	cmp.w	r8, #0
 800bebc:	dde9      	ble.n	800be92 <__sflush_r+0xae>
 800bebe:	6a21      	ldr	r1, [r4, #32]
 800bec0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bec2:	4643      	mov	r3, r8
 800bec4:	463a      	mov	r2, r7
 800bec6:	4628      	mov	r0, r5
 800bec8:	47b0      	blx	r6
 800beca:	2800      	cmp	r0, #0
 800becc:	dc08      	bgt.n	800bee0 <__sflush_r+0xfc>
 800bece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bed6:	81a3      	strh	r3, [r4, #12]
 800bed8:	f04f 30ff 	mov.w	r0, #4294967295
 800bedc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bee0:	4407      	add	r7, r0
 800bee2:	eba8 0800 	sub.w	r8, r8, r0
 800bee6:	e7e7      	b.n	800beb8 <__sflush_r+0xd4>
 800bee8:	20400001 	.word	0x20400001

0800beec <_fflush_r>:
 800beec:	b538      	push	{r3, r4, r5, lr}
 800beee:	690b      	ldr	r3, [r1, #16]
 800bef0:	4605      	mov	r5, r0
 800bef2:	460c      	mov	r4, r1
 800bef4:	b913      	cbnz	r3, 800befc <_fflush_r+0x10>
 800bef6:	2500      	movs	r5, #0
 800bef8:	4628      	mov	r0, r5
 800befa:	bd38      	pop	{r3, r4, r5, pc}
 800befc:	b118      	cbz	r0, 800bf06 <_fflush_r+0x1a>
 800befe:	6a03      	ldr	r3, [r0, #32]
 800bf00:	b90b      	cbnz	r3, 800bf06 <_fflush_r+0x1a>
 800bf02:	f7fe ffb5 	bl	800ae70 <__sinit>
 800bf06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d0f3      	beq.n	800bef6 <_fflush_r+0xa>
 800bf0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bf10:	07d0      	lsls	r0, r2, #31
 800bf12:	d404      	bmi.n	800bf1e <_fflush_r+0x32>
 800bf14:	0599      	lsls	r1, r3, #22
 800bf16:	d402      	bmi.n	800bf1e <_fflush_r+0x32>
 800bf18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf1a:	f7ff fa34 	bl	800b386 <__retarget_lock_acquire_recursive>
 800bf1e:	4628      	mov	r0, r5
 800bf20:	4621      	mov	r1, r4
 800bf22:	f7ff ff5f 	bl	800bde4 <__sflush_r>
 800bf26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bf28:	07da      	lsls	r2, r3, #31
 800bf2a:	4605      	mov	r5, r0
 800bf2c:	d4e4      	bmi.n	800bef8 <_fflush_r+0xc>
 800bf2e:	89a3      	ldrh	r3, [r4, #12]
 800bf30:	059b      	lsls	r3, r3, #22
 800bf32:	d4e1      	bmi.n	800bef8 <_fflush_r+0xc>
 800bf34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf36:	f7ff fa27 	bl	800b388 <__retarget_lock_release_recursive>
 800bf3a:	e7dd      	b.n	800bef8 <_fflush_r+0xc>

0800bf3c <__swhatbuf_r>:
 800bf3c:	b570      	push	{r4, r5, r6, lr}
 800bf3e:	460c      	mov	r4, r1
 800bf40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf44:	2900      	cmp	r1, #0
 800bf46:	b096      	sub	sp, #88	@ 0x58
 800bf48:	4615      	mov	r5, r2
 800bf4a:	461e      	mov	r6, r3
 800bf4c:	da0d      	bge.n	800bf6a <__swhatbuf_r+0x2e>
 800bf4e:	89a3      	ldrh	r3, [r4, #12]
 800bf50:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bf54:	f04f 0100 	mov.w	r1, #0
 800bf58:	bf14      	ite	ne
 800bf5a:	2340      	movne	r3, #64	@ 0x40
 800bf5c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bf60:	2000      	movs	r0, #0
 800bf62:	6031      	str	r1, [r6, #0]
 800bf64:	602b      	str	r3, [r5, #0]
 800bf66:	b016      	add	sp, #88	@ 0x58
 800bf68:	bd70      	pop	{r4, r5, r6, pc}
 800bf6a:	466a      	mov	r2, sp
 800bf6c:	f000 f862 	bl	800c034 <_fstat_r>
 800bf70:	2800      	cmp	r0, #0
 800bf72:	dbec      	blt.n	800bf4e <__swhatbuf_r+0x12>
 800bf74:	9901      	ldr	r1, [sp, #4]
 800bf76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bf7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bf7e:	4259      	negs	r1, r3
 800bf80:	4159      	adcs	r1, r3
 800bf82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf86:	e7eb      	b.n	800bf60 <__swhatbuf_r+0x24>

0800bf88 <__smakebuf_r>:
 800bf88:	898b      	ldrh	r3, [r1, #12]
 800bf8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf8c:	079d      	lsls	r5, r3, #30
 800bf8e:	4606      	mov	r6, r0
 800bf90:	460c      	mov	r4, r1
 800bf92:	d507      	bpl.n	800bfa4 <__smakebuf_r+0x1c>
 800bf94:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bf98:	6023      	str	r3, [r4, #0]
 800bf9a:	6123      	str	r3, [r4, #16]
 800bf9c:	2301      	movs	r3, #1
 800bf9e:	6163      	str	r3, [r4, #20]
 800bfa0:	b003      	add	sp, #12
 800bfa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfa4:	ab01      	add	r3, sp, #4
 800bfa6:	466a      	mov	r2, sp
 800bfa8:	f7ff ffc8 	bl	800bf3c <__swhatbuf_r>
 800bfac:	9f00      	ldr	r7, [sp, #0]
 800bfae:	4605      	mov	r5, r0
 800bfb0:	4639      	mov	r1, r7
 800bfb2:	4630      	mov	r0, r6
 800bfb4:	f7ff fa64 	bl	800b480 <_malloc_r>
 800bfb8:	b948      	cbnz	r0, 800bfce <__smakebuf_r+0x46>
 800bfba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfbe:	059a      	lsls	r2, r3, #22
 800bfc0:	d4ee      	bmi.n	800bfa0 <__smakebuf_r+0x18>
 800bfc2:	f023 0303 	bic.w	r3, r3, #3
 800bfc6:	f043 0302 	orr.w	r3, r3, #2
 800bfca:	81a3      	strh	r3, [r4, #12]
 800bfcc:	e7e2      	b.n	800bf94 <__smakebuf_r+0xc>
 800bfce:	89a3      	ldrh	r3, [r4, #12]
 800bfd0:	6020      	str	r0, [r4, #0]
 800bfd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfd6:	81a3      	strh	r3, [r4, #12]
 800bfd8:	9b01      	ldr	r3, [sp, #4]
 800bfda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bfde:	b15b      	cbz	r3, 800bff8 <__smakebuf_r+0x70>
 800bfe0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfe4:	4630      	mov	r0, r6
 800bfe6:	f000 f837 	bl	800c058 <_isatty_r>
 800bfea:	b128      	cbz	r0, 800bff8 <__smakebuf_r+0x70>
 800bfec:	89a3      	ldrh	r3, [r4, #12]
 800bfee:	f023 0303 	bic.w	r3, r3, #3
 800bff2:	f043 0301 	orr.w	r3, r3, #1
 800bff6:	81a3      	strh	r3, [r4, #12]
 800bff8:	89a3      	ldrh	r3, [r4, #12]
 800bffa:	431d      	orrs	r5, r3
 800bffc:	81a5      	strh	r5, [r4, #12]
 800bffe:	e7cf      	b.n	800bfa0 <__smakebuf_r+0x18>

0800c000 <memmove>:
 800c000:	4288      	cmp	r0, r1
 800c002:	b510      	push	{r4, lr}
 800c004:	eb01 0402 	add.w	r4, r1, r2
 800c008:	d902      	bls.n	800c010 <memmove+0x10>
 800c00a:	4284      	cmp	r4, r0
 800c00c:	4623      	mov	r3, r4
 800c00e:	d807      	bhi.n	800c020 <memmove+0x20>
 800c010:	1e43      	subs	r3, r0, #1
 800c012:	42a1      	cmp	r1, r4
 800c014:	d008      	beq.n	800c028 <memmove+0x28>
 800c016:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c01a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c01e:	e7f8      	b.n	800c012 <memmove+0x12>
 800c020:	4402      	add	r2, r0
 800c022:	4601      	mov	r1, r0
 800c024:	428a      	cmp	r2, r1
 800c026:	d100      	bne.n	800c02a <memmove+0x2a>
 800c028:	bd10      	pop	{r4, pc}
 800c02a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c02e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c032:	e7f7      	b.n	800c024 <memmove+0x24>

0800c034 <_fstat_r>:
 800c034:	b538      	push	{r3, r4, r5, lr}
 800c036:	4d07      	ldr	r5, [pc, #28]	@ (800c054 <_fstat_r+0x20>)
 800c038:	2300      	movs	r3, #0
 800c03a:	4604      	mov	r4, r0
 800c03c:	4608      	mov	r0, r1
 800c03e:	4611      	mov	r1, r2
 800c040:	602b      	str	r3, [r5, #0]
 800c042:	f7f5 fea8 	bl	8001d96 <_fstat>
 800c046:	1c43      	adds	r3, r0, #1
 800c048:	d102      	bne.n	800c050 <_fstat_r+0x1c>
 800c04a:	682b      	ldr	r3, [r5, #0]
 800c04c:	b103      	cbz	r3, 800c050 <_fstat_r+0x1c>
 800c04e:	6023      	str	r3, [r4, #0]
 800c050:	bd38      	pop	{r3, r4, r5, pc}
 800c052:	bf00      	nop
 800c054:	20005738 	.word	0x20005738

0800c058 <_isatty_r>:
 800c058:	b538      	push	{r3, r4, r5, lr}
 800c05a:	4d06      	ldr	r5, [pc, #24]	@ (800c074 <_isatty_r+0x1c>)
 800c05c:	2300      	movs	r3, #0
 800c05e:	4604      	mov	r4, r0
 800c060:	4608      	mov	r0, r1
 800c062:	602b      	str	r3, [r5, #0]
 800c064:	f7f5 fea7 	bl	8001db6 <_isatty>
 800c068:	1c43      	adds	r3, r0, #1
 800c06a:	d102      	bne.n	800c072 <_isatty_r+0x1a>
 800c06c:	682b      	ldr	r3, [r5, #0]
 800c06e:	b103      	cbz	r3, 800c072 <_isatty_r+0x1a>
 800c070:	6023      	str	r3, [r4, #0]
 800c072:	bd38      	pop	{r3, r4, r5, pc}
 800c074:	20005738 	.word	0x20005738

0800c078 <_sbrk_r>:
 800c078:	b538      	push	{r3, r4, r5, lr}
 800c07a:	4d06      	ldr	r5, [pc, #24]	@ (800c094 <_sbrk_r+0x1c>)
 800c07c:	2300      	movs	r3, #0
 800c07e:	4604      	mov	r4, r0
 800c080:	4608      	mov	r0, r1
 800c082:	602b      	str	r3, [r5, #0]
 800c084:	f7f5 feb0 	bl	8001de8 <_sbrk>
 800c088:	1c43      	adds	r3, r0, #1
 800c08a:	d102      	bne.n	800c092 <_sbrk_r+0x1a>
 800c08c:	682b      	ldr	r3, [r5, #0]
 800c08e:	b103      	cbz	r3, 800c092 <_sbrk_r+0x1a>
 800c090:	6023      	str	r3, [r4, #0]
 800c092:	bd38      	pop	{r3, r4, r5, pc}
 800c094:	20005738 	.word	0x20005738

0800c098 <_realloc_r>:
 800c098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c09c:	4607      	mov	r7, r0
 800c09e:	4614      	mov	r4, r2
 800c0a0:	460d      	mov	r5, r1
 800c0a2:	b921      	cbnz	r1, 800c0ae <_realloc_r+0x16>
 800c0a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c0a8:	4611      	mov	r1, r2
 800c0aa:	f7ff b9e9 	b.w	800b480 <_malloc_r>
 800c0ae:	b92a      	cbnz	r2, 800c0bc <_realloc_r+0x24>
 800c0b0:	f7ff f97a 	bl	800b3a8 <_free_r>
 800c0b4:	4625      	mov	r5, r4
 800c0b6:	4628      	mov	r0, r5
 800c0b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0bc:	f000 f81a 	bl	800c0f4 <_malloc_usable_size_r>
 800c0c0:	4284      	cmp	r4, r0
 800c0c2:	4606      	mov	r6, r0
 800c0c4:	d802      	bhi.n	800c0cc <_realloc_r+0x34>
 800c0c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c0ca:	d8f4      	bhi.n	800c0b6 <_realloc_r+0x1e>
 800c0cc:	4621      	mov	r1, r4
 800c0ce:	4638      	mov	r0, r7
 800c0d0:	f7ff f9d6 	bl	800b480 <_malloc_r>
 800c0d4:	4680      	mov	r8, r0
 800c0d6:	b908      	cbnz	r0, 800c0dc <_realloc_r+0x44>
 800c0d8:	4645      	mov	r5, r8
 800c0da:	e7ec      	b.n	800c0b6 <_realloc_r+0x1e>
 800c0dc:	42b4      	cmp	r4, r6
 800c0de:	4622      	mov	r2, r4
 800c0e0:	4629      	mov	r1, r5
 800c0e2:	bf28      	it	cs
 800c0e4:	4632      	movcs	r2, r6
 800c0e6:	f7ff f950 	bl	800b38a <memcpy>
 800c0ea:	4629      	mov	r1, r5
 800c0ec:	4638      	mov	r0, r7
 800c0ee:	f7ff f95b 	bl	800b3a8 <_free_r>
 800c0f2:	e7f1      	b.n	800c0d8 <_realloc_r+0x40>

0800c0f4 <_malloc_usable_size_r>:
 800c0f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c0f8:	1f18      	subs	r0, r3, #4
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	bfbc      	itt	lt
 800c0fe:	580b      	ldrlt	r3, [r1, r0]
 800c100:	18c0      	addlt	r0, r0, r3
 800c102:	4770      	bx	lr

0800c104 <_init>:
 800c104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c106:	bf00      	nop
 800c108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c10a:	bc08      	pop	{r3}
 800c10c:	469e      	mov	lr, r3
 800c10e:	4770      	bx	lr

0800c110 <_fini>:
 800c110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c112:	bf00      	nop
 800c114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c116:	bc08      	pop	{r3}
 800c118:	469e      	mov	lr, r3
 800c11a:	4770      	bx	lr
