Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr  2 22:01:22 2020
| Host         : DESKTOP-KMIMTOV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file driver_control_sets_placed.rpt
| Design       : driver
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            1 |
|      8 |            3 |
|     10 |            2 |
|     11 |            3 |
|     13 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           12 |
| Yes          | No                    | No                     |              54 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              80 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------+----------------------------+------------------+----------------+
|    Clock Signal   |             Enable Signal            |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------------+----------------------------+------------------+----------------+
|  ut0/nextState    |                                      |                            |                2 |              5 |
|  clk_in_IBUF_BUFG | ut0/timeEnough                       |                            |                2 |              8 |
|  clk_in_IBUF_BUFG | ut0/timeEnough_reg_0[0]              | reset_in_IBUF              |                3 |              8 |
|  clk_in_IBUF_BUFG | data_from_trace                      | reset_in_IBUF              |                1 |              8 |
|  clk_in_IBUF_BUFG |                                      |                            |                5 |             10 |
|  clk_in_IBUF_BUFG | FSM_onehot_current_state_reg_n_2_[2] | reset_in_IBUF              |                3 |             10 |
|  clk_in_IBUF_BUFG | ut0/rreq_to_mem1                     |                            |                3 |             11 |
|  clk_in_IBUF_BUFG | ut0/E[0]                             | reset_in_IBUF              |                4 |             11 |
|  clk_in_IBUF_BUFG | mem0/raddr_latch_0                   | reset_in_IBUF              |                6 |             11 |
|  clk_in_IBUF_BUFG |                                      | reset_in_IBUF              |                3 |             13 |
|  n_1_74_BUFG      |                                      |                            |               10 |             32 |
|  clk_in_IBUF_BUFG |                                      | mem0/reg4b[31]_i_1_n_2     |                9 |             32 |
|  clk_in_IBUF_BUFG | mem0/raddr_latch11_out               | mem0/wait_count[0]_i_1_n_2 |                8 |             32 |
|  clk_in_IBUF_BUFG | ut0/wea                              |                            |                5 |             35 |
|  n_0_10_BUFG      |                                      |                            |               16 |             48 |
+-------------------+--------------------------------------+----------------------------+------------------+----------------+


