Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 26 01:24:17 2024
| Host         : DESKTOP-3OAFHV8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   164 |
|    Minimum number of control sets                        |   164 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   613 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   164 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |    35 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     0 |
| >= 16              |    70 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             547 |          168 |
| No           | No                    | Yes                    |             641 |          279 |
| No           | Yes                   | No                     |             156 |           68 |
| Yes          | No                    | No                     |             674 |          159 |
| Yes          | No                    | Yes                    |             413 |          118 |
| Yes          | Yes                   | No                     |            1188 |          325 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                                           Enable Signal                                                                                                                                                          |                                                                                                                                                                  Set/Reset Signal                                                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ikun_ov5640_rx/i2c_dri_clk                     | ikun_sensor/ikun_ov5640_rx/u_i2c_driver/scl_i_1_n_0                                                                                                                                                                                                                                                                              | ikun_sensor/ikun_ov5640_rx/u_i2c_driver/bbstub_locked                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  hdmi_clk/inst/clk_hdmi                         |                                                                                                                                                                                                                                                                                                                                  | ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  hdmi_clk/inst/clk_hdmi                         |                                                                                                                                                                                                                                                                                                                                  | ikun_fdma_contrl/FDMA_WRITE.wfifo_rst_reg_n_0                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | ikun_fdma_contrl/FDMA_WRITE.wfifo_rst_reg_n_0                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                 |                1 |              2 |         2.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                       |                1 |              2 |         2.00 |
|  cmos_pclk_i_IBUF_BUFG                          |                                                                                                                                                                                                                                                                                                                                  | ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                    |                1 |              3 |         3.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                     |                1 |              3 |         3.00 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_video_scale/u_video_scale/ramRB/advanceWrite                                                                                                                                                                                                                                                                                | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]_0                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/processing_system7_0/inst/S_AXI_HP0_BVALID                                                                                                                                                                                                                                                                            | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                1 |              5 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/uiFDMA_0/inst/rburst_len_req                                                                                                                                                                                                                                                                                          | u_design_1/uiFDMA_0/inst/rburst_len[5]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/uiFDMA_0/inst/wburst_len_req                                                                                                                                                                                                                                                                                          | u_design_1/uiFDMA_0/inst/wburst_len[5]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                    | u_design_1/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | ikun_fdma_contrl/FDMA_READ.rfifo_rst_cnt                                                                                                                                                                                                                                                                                         | ikun_fdma_contrl/FSM_sequential_FDMA_WRITE.W_ST[0]_i_1_n_0                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                             | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_video_scale/u_video_scale/ramRB/readSelect[3]_i_1_n_0                                                                                                                                                                                                                                                                       | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]_0                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | ikun_fdma_contrl/FDMA_WRITE.wfifo_rst_cnt                                                                                                                                                                                                                                                                                        | ikun_fdma_contrl/FSM_sequential_FDMA_WRITE.W_ST[0]_i_1_n_0                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  ikun_ov5640_rx/i2c_dri_clk                     | ikun_sensor/ikun_ov5640_rx/i2c_ov5640/i2c_exec                                                                                                                                                                                                                                                                                   | ikun_sensor/ikun_ov5640_rx/u_i2c_driver/bbstub_locked                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/S_AXI_AREADY_I_reg_0[0]                                                                                                                                                 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_video_scale/u_video_scale/discardCountReg[7]_i_1_n_0                                                                                                                                                                                                                                                                        | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]_0                                                                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/uiFDMA_0/inst/fdma_wvalid                                                                                                                                                                                                                                                                                             | u_design_1/uiFDMA_0/inst/axi_wstart_locked1                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  hdmi_clk/inst/clk_hdmi                         |                                                                                                                                                                                                                                                                                                                                  | ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                5 |              9 |         1.80 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/uiFDMA_0/inst/fdma_rvalid                                                                                                                                                                                                                                                                                             | u_design_1/uiFDMA_0/inst/axi_rstart_locked1                                                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             10 |         3.33 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/uiFDMA_0/inst/fdma_wstart_locked1                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             10 |         3.33 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                                                                                               | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                        | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                               | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | u_design_1/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | u_design_1/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_video_scale/u_video_scale/ramRB/enableNextDin_reg[0]                                                                                                                                                                                                                                                                        | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]_0                                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  hdmi_clk/inst/clk_hdmi                         |                                                                                                                                                                                                                                                                                                                                  | ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                                  |                5 |             11 |         2.20 |
|  hdmi_clk/inst/clk_hdmi                         |                                                                                                                                                                                                                                                                                                                                  | video_timing/o_x_pos[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  hdmi_clk/inst/clk_hdmi                         |                                                                                                                                                                                                                                                                                                                                  | ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  hdmi_clk/inst/clk_sensor                       |                                                                                                                                                                                                                                                                                                                                  | ikun_sensor/ikun_ov5640_rx/u_i2c_driver/bbstub_locked                                                                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_video_scale/u_video_scale/outputColumn[10]_i_1_n_0                                                                                                                                                                                                                                                                          | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]_0                                                                                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_video_scale/u_video_scale/outputLine[10]_i_1_n_0                                                                                                                                                                                                                                                                            | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]_0                                                                                                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                                                                    |                5 |             11 |         2.20 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_video_scale/u_video_scale/writeNextPlusOne                                                                                                                                                                                                                                                                                  | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]_0                                                                                                                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  hdmi_clk/inst/clk_hdmi                         | video_timing/p_de                                                                                                                                                                                                                                                                                                                | video_timing/o_y_pos[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_video_scale/u_video_scale/ramRB/E[0]                                                                                                                                                                                                                                                                                        | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]_0                                                                                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_video_scale/u_video_scale/O147                                                                                                                                                                                                                                                                                              | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]_0                                                                                                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                4 |             12 |         3.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                4 |             12 |         3.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                4 |             12 |         3.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                       | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                6 |             13 |         2.17 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                6 |             13 |         2.17 |
|  hdmi_clk/inst/clk_hdmi                         | video_timing/v_syn_cnt                                                                                                                                                                                                                                                                                                           | ikun_sensor/ikun_ov5640_rx/u_i2c_driver/bbstub_locked                                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  ikun_ov5640_rx/i2c_dri_clk                     | ikun_sensor/ikun_ov5640_rx/i2c_ov5640/sel                                                                                                                                                                                                                                                                                        | ikun_sensor/ikun_ov5640_rx/u_i2c_driver/bbstub_locked                                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/uiFDMA_0/inst/fdma_rleft_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                              | u_design_1/uiFDMA_0/inst/fdma_wstart_locked1                                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/uiFDMA_0/inst/fdma_wvalid                                                                                                                                                                                                                                                                                             | u_design_1/uiFDMA_0/inst/wfdma_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/uiFDMA_0/inst/fdma_wleft_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                              | u_design_1/uiFDMA_0/inst/fdma_wstart_locked1                                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/uiFDMA_0/inst/fdma_rvalid                                                                                                                                                                                                                                                                                             | u_design_1/uiFDMA_0/inst/rfdma_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  hdmi_clk/inst/clk_hdmi                         |                                                                                                                                                                                                                                                                                                                                  | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]_0                                                                                                                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | ikun_fdma_contrl/FDMA_WRITE.fdma_w_v_cnt                                                                                                                                                                                                                                                                                         | ikun_fdma_contrl/FSM_sequential_FDMA_WRITE.W_ST[0]_i_1_n_0                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | ikun_fdma_contrl/FDMA_READ.fdma_r_v_cnt                                                                                                                                                                                                                                                                                          | ikun_fdma_contrl/FSM_sequential_FDMA_WRITE.W_ST[0]_i_1_n_0                                                                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  cmos_pclk_i_IBUF_BUFG                          | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/cmos_href_r2                                                                                                                                                                                                                                                                              | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rgb2[15]_i_1_n_0                                                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                    |                4 |             18 |         4.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                        | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                       | ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                            |                3 |             18 |         6.00 |
|  hdmi_clk/inst/clk_hdmi                         |                                                                                                                                                                                                                                                                                                                                  | ikun_sensor/ikun_ov5640_rx/u_i2c_driver/bbstub_locked                                                                                                                                                                                                                                                                                             |                7 |             18 |         2.57 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                   |                5 |             18 |         3.60 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                                                                                          | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                   |                4 |             18 |         4.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                            |                5 |             19 |         3.80 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_video_scale/u_video_scale/xScaleAmount[24]_i_1_n_0                                                                                                                                                                                                                                                                          | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]_0                                                                                                                                                                                                                                                                                            |                8 |             19 |         2.38 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             20 |         2.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | ikun_fdma_contrl/FSM_sequential_FDMA_WRITE.W_ST[0]_i_1_n_0                                                                                                                                                                                                                                                                                        |               13 |             20 |         1.54 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                7 |             20 |         2.86 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             22 |         2.44 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                        | ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                             |                4 |             22 |         5.50 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_video_scale/u_video_scale/yScaleAmount[24]_i_1_n_0                                                                                                                                                                                                                                                                          | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/vs_cnt_reg[1]_0                                                                                                                                                                                                                                                                                            |               12 |             23 |         1.92 |
|  ikun_ov5640_rx/i2c_dri_clk                     | ikun_sensor/ikun_ov5640_rx/u_i2c_driver/addr_t                                                                                                                                                                                                                                                                                   | ikun_sensor/ikun_ov5640_rx/u_i2c_driver/bbstub_locked                                                                                                                                                                                                                                                                                             |                5 |             23 |         4.60 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                         | ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  hdmi_clk/inst/clk_hdmi                         |                                                                                                                                                                                                                                                                                                                                  | video_timing/o_y_pos_reg[2]_0                                                                                                                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                                                                                         | ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                                  |                3 |             24 |         8.00 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                              | ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                                  |               11 |             24 |         2.18 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | ikun_fdma_contrl/FDMA_READ.fdma_raddr_0                                                                                                                                                                                                                                                                                          | ikun_fdma_contrl/FSM_sequential_FDMA_WRITE.W_ST[0]_i_1_n_0                                                                                                                                                                                                                                                                                        |                5 |             25 |         5.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | ikun_fdma_contrl/FDMA_WRITE.fdma_waddr_0                                                                                                                                                                                                                                                                                         | ikun_fdma_contrl/FSM_sequential_FDMA_WRITE.W_ST[0]_i_1_n_0                                                                                                                                                                                                                                                                                        |                4 |             25 |         6.25 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                 | ikun_fdma_contrl/FDMA_READ.u_r_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                                                                    |                5 |             27 |         5.40 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                   |                6 |             28 |         4.67 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               12 |             28 |         2.33 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                   |                5 |             28 |         5.60 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                   |                5 |             28 |         5.60 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/S_AXI_AREADY_I_reg_0[0]                                                                                                                                                 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             29 |         3.62 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             29 |         3.22 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             30 |         3.33 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             30 |         3.33 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/uiFDMA_0/inst/axi_araddr[31]_i_1_n_0                                                                                                                                                                                                                                                                                  | u_design_1/uiFDMA_0/inst/fdma_wstart_locked1                                                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/uiFDMA_0/inst/axi_awaddr[31]_i_2_n_0                                                                                                                                                                                                                                                                                  | u_design_1/uiFDMA_0/inst/fdma_wstart_locked1                                                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  hdmi_clk/inst/clk_hdmi                         | ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                | ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                                                                                                                            |                6 |             33 |         5.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                   |               10 |             35 |         3.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |               11 |             35 |         3.18 |
|  cmos_pclk_i_IBUF_BUFG                          | ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                      | ikun_video_scale/u_resize_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | u_design_1/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               11 |             40 |         3.64 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  hdmi_clk/inst/clk_hdmi                         |                                                                                                                                                                                                                                                                                                                                  | hdmi_out/reset_syn/AR[0]                                                                                                                                                                                                                                                                                                                          |               20 |             42 |         2.10 |
|  ikun_ov5640_rx/i2c_dri_clk                     |                                                                                                                                                                                                                                                                                                                                  | ikun_sensor/ikun_ov5640_rx/u_i2c_driver/bbstub_locked                                                                                                                                                                                                                                                                                             |               34 |             44 |         1.29 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                   |               12 |             53 |         4.42 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[58]_i_1__0_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                   |               18 |             53 |         2.94 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |               10 |             53 |         5.30 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                   |               12 |             53 |         4.42 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[58]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |               12 |             53 |         4.42 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                   |               10 |             53 |         5.30 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               19 |             57 |         3.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               19 |             57 |         3.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                       | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               18 |             64 |         3.56 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                       | u_design_1/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               16 |             64 |         4.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                                  |                                                                                                                                                                                                                                                                                                                                                   |               16 |             65 |         4.06 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                                 |                                                                                                                                                                                                                                                                                                                                                   |               15 |             73 |         4.87 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                   |               10 |             80 |         8.00 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | u_design_1/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                   |               10 |             80 |         8.00 |
|  cmos_pclk_i_IBUF_BUFG                          |                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                   |               27 |             97 |         3.59 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 | ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                        | ikun_fdma_contrl/FDMA_WRITE.u_w_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                            |               24 |            128 |         5.33 |
|  u_design_1/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                   |               71 |            225 |         3.17 |
|  hdmi_clk/inst/clk_hdmi                         |                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                   |               72 |            231 |         3.21 |
|  hdmi_clk/inst/clk_hdmi                         |                                                                                                                                                                                                                                                                                                                                  | ikun_sensor/ikun_ov5640_rx/u_ov5640_rx/rst                                                                                                                                                                                                                                                                                                        |              158 |            347 |         2.20 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


