Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Jul 13 19:15:00 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file design_1_2c_4h_wrapper_control_sets_placed.rpt
| Design       : design_1_2c_4h_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   638 |
|    Minimum number of control sets                        |   638 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1031 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   638 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    99 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    21 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |    14 |
| >= 16              |   459 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             747 |          467 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             330 |          151 |
| Yes          | No                    | No                     |           12716 |         4176 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           11368 |         4033 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                              Enable Signal                                                                                              |                                                                        Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                    | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              1 |         1.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                   |                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                                                                 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              1 |         1.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                           | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                  |                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              1 |         1.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                  |                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                   |                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_1                                                                                                                 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              1 |         1.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              1 |         1.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                              |                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                    | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              1 |         1.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                              |                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                        |                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__5_n_0                                                                                                  | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__1_n_0                                                                                                             | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_5_fu_804_reg[0]_1[0]                                 |                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_5_fu_804_reg[0]_0[0]                                 |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_6                                                                                                               | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__2_n_0                                                                                                               | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_5_fu_804_reg[0][0]                                   |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                       | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__2_n_0                                                                                                            | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/and_ln1544_2_reg_33103_pp0_iter1_reg_reg[0]                             |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/and_ln141_1_reg_335480                                                  |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__5_n_0                                                                                                  | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/c_V_23_fu_1528                                                          | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_1516282_out         |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_ready_int                                                            | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_15160               |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                   | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                        | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/dout_vld_reg_0                                                                                                                   | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/full_n_reg[0]                                                           | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_5_fu_804_reg[0][0]                                   |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_5_fu_804_reg[0]_0[0]                                 |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/full_n_reg[0]                                                           | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_5_fu_804_reg[0]_1[0]                                 |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__3_n_0                                                                                                               | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_ready_int                                                            | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_15160               |                3 |              4 |         1.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/c_V_23_fu_1528                                                          | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/c_V_20_fu_1516282_out         |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                   | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_fu_604_reg[0]_0[0]                                   |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/and_ln141_1_reg_335480                                                  |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/and_ln1544_2_reg_33103_pp0_iter1_reg_reg[0]                             |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                        | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/dout_vld_reg_0                                                                                                                   | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_fu_604_reg[0][0]                                     |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__2_n_0                                                                                                            | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_fu_604_reg[0]_1[0]                                   |                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_7_fu_812_reg[0]_1[0]                                 |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_7_fu_812_reg[0]_0[0]                                 |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                       | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_7_fu_812_reg[0][0]                                   |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_6_fu_808_reg[0]_1[0]                                 |                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_6_fu_808_reg[0]_0[0]                                 |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                                                                 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__1_n_0                                                                                                             | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/WEBWE[0]                                                                                                         | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_6_fu_808_reg[0][0]                                   |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_6_fu_808_reg[0]_0[0]                                 |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                            |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__2_n_0                                                                                                               | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/WEBWE[0]                                                                                                         | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_enable_reg_pp0_iter10                                                                                         | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_NS_fsm12289_out            |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                  |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__3_n_0                                                                                                               | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_6                                                                                                               | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                                                                 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                  |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_6_fu_808_reg[0][0]                                   |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_fu_604_reg[0]_0[0]                                   |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_6_fu_808_reg[0]_1[0]                                 |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_7_fu_812_reg[0][0]                                   |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_7_fu_812_reg[0]_0[0]                                 |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_7_fu_812_reg[0]_1[0]                                 |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_enable_reg_pp0_iter10                                                                                         | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_NS_fsm12289_out            |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                         | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_fu_604_reg[0][0]                                     |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_state_is_store_V_fu_604_reg[0]_1[0]                                   |                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                               | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__4_n_0                                                                                               | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                             | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                      | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__2_n_0                                                                                                             | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              5 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                  | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                             | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__3_n_0                                                                                                             | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__6_n_0                                                                                                              | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              5 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                               | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                  | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__3_n_0                                                                                                             | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                  | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__4_n_0                                                                                               | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                      | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__2_n_0                                                                                                             | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              5 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__6_n_0                                                                                                              | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              5 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                       |                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                                                | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_enable_reg_pp0_iter10                                                                                         | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                3 |              5 |         1.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_enable_reg_pp0_iter10                                                                                         | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                4 |              5 |         1.25 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                  | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                                                                | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                       |                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/full_n_reg[0]                                                                                                    | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              5 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/full_n_reg[0]                                                                                                    | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                1 |              5 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                      | design_1_2c_4h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                1 |              5 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                       | design_1_2c_4h_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |         6.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                     | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_1[0]                                                                          |                2 |              6 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                            | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                    |                1 |              6 |         6.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_is_full_0_0_fu_14041                                                                                     |                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                        |                3 |              6 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                     | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_1[0]                                                                          |                2 |              6 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                            | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                    |                2 |              6 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/m_state_is_full_0_0_fu_14041                                                                                     |                                                                                                                                                               |                5 |              6 |         1.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                          | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                                       |                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                          | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                                       |                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                          | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                               |                2 |              8 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/d_to_f_is_valid_V_2_reg_36710                                                                                    | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_2_reg_3671  |                3 |              8 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                              | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                4 |              8 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/d_to_f_is_valid_V_2_reg_36710                                                                                    | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/d_to_f_is_valid_V_2_reg_3671  |                4 |              8 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[16]                                                                                                                       |                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[24]                                                                                                                       |                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                              | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                3 |              8 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                               |                2 |              8 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/d_i_is_r_type_V_reg_349930                                              |                                                                                                                                                               |                6 |              9 |         1.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                      |                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                      |                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                               | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                3 |              9 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                               | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                4 |              9 |         2.25 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                      |                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                      |                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/d_i_is_r_type_V_reg_349930                                              |                                                                                                                                                               |                5 |              9 |         1.80 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                          | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_2[0]                                                                          |                2 |             10 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                            | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                            |                2 |             10 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                          | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_2[0]                                                                          |                2 |             10 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                            | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                            |                2 |             10 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                    |                                                                                                                                                               |                7 |             12 |         1.71 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                3 |             12 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                    |                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                        |                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                  |                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                    |                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                  |                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                  |                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                        |                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                              |                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_39740                                                                                                        |                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191_ap_start_reg_reg_1[0] |                                                                                                                                                               |                3 |             13 |         4.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191_ap_start_reg_reg_1[0] |                                                                                                                                                               |                2 |             13 |         6.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_39740                                                                                                        |                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                               |                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/ap_CS_fsm_state2                                                                                                                                                   |                                                                                                                                                               |                6 |             15 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/ap_CS_fsm_state3                                                                                                                                                   |                                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/ap_CS_fsm_state4                                                                                                                                                   |                                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/ap_CS_fsm_state4                                                                                                                                                   |                                                                                                                                                               |                4 |             15 |         3.75 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/start_pc_ce0                                                                                                                          |                                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/start_pc_ce0                                                                                                                          |                                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                                        |                                                                                                                                                               |                3 |             15 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/ap_CS_fsm_state3                                                                                                                                                   |                                                                                                                                                               |                3 |             15 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/ap_CS_fsm_state2                                                                                                                                                   |                                                                                                                                                               |                3 |             15 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_relative_pc_V_fu_1216                                                                                    |                                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[8]                                                                                                                        |                                                                                                                                                               |                3 |             15 |         5.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_relative_pc_V_fu_1216                                                                                    |                                                                                                                                                               |               10 |             15 |         1.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                                        |                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                         |                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/p_0_in0_out[0]                                                                                                                        |                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/control_s_axi_U/aw_hs                                                                                                                                              |                                                                                                                                                               |                6 |             18 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/aw_hs                                                                                                                                              |                                                                                                                                                               |                7 |             18 |         2.57 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/p_2081_in                                                                                                        |                                                                                                                                                               |                7 |             21 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                         |                                                                                                                                                               |                8 |             21 |         2.62 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/p_2081_in                                                                                                        |                                                                                                                                                               |                7 |             21 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/full_n_reg_0[0]                                                         |                                                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                           |                                                                                                                                                               |                9 |             24 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/full_n_reg_0[0]                                                         |                                                                                                                                                               |               10 |             24 |         2.40 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/p_349_in                                                                |                                                                                                                                                               |                8 |             25 |         3.12 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/p_349_in                                                                |                                                                                                                                                               |               10 |             25 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_69_fu_2352                                                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_0        |               13 |             30 |         2.31 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_37_fu_2224                                                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_2        |               12 |             30 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_5_fu_2096                                                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_6        |               12 |             30 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_101_fu_2480                                                    | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_3        |               12 |             30 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_101_fu_2480                                                    | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_3        |               12 |             30 |         2.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_37_fu_2224                                                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_2        |               10 |             30 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_5_fu_2096                                                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_6        |               13 |             30 |         2.31 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_69_fu_2352                                                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_0        |               10 |             30 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_45_fu_2256                                                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_1        |               11 |             31 |         2.82 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_109_fu_2512                                                    | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_4        |               12 |             31 |         2.58 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_13_fu_2128                                                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_5        |                8 |             31 |         3.88 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_45_fu_2256                                                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_1        |               13 |             31 |         2.38 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_13_fu_2128                                                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_5        |               13 |             31 |         2.38 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_109_fu_2512                                                    | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_4        |               12 |             31 |         2.58 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_77_fu_2384                                                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_7        |               10 |             31 |         3.10 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/reg_file_77_fu_2384                                                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_7        |                9 |             31 |         3.44 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter3_reg_reg[0][0]                      |                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_2_reg_34341[31]_i_1_n_0                                                                                 |                                                                                                                                                               |               19 |             32 |         1.68 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_14[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/w_state_value_fu_30280                                                                                           |                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter2_reg_reg[0]_3[0]                    |                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter2_reg_reg[0]_2[0]                    |                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter2_reg_reg[0]_1[0]                    |                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter2_reg_reg[0]_0[0]                    |                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter2_reg_reg[0][0]                      |                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter2_reg_reg[1][0]                      |                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter3_reg_reg[1][0]                      |                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter3_reg_reg[1][0]                      |                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_47[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_0[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_6[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_1[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1][0]                        | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_58[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/w_state_value_fu_30280                                                                                           |                                                                                                                                                               |               31 |             32 |         1.03 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_57[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_56[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_55[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                 |                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_54[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_53[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_52[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_51[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_ready_int                                                            |                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_8[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_49[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                                      |                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                 |                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                                             | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                6 |             32 |         5.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_6                                           | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_2 |               20 |             32 |         1.60 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_5                                           | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_1 |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_4                                           | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_0 |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_3                                           | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg   |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                  |                                                                                                                                                               |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/reg_file_2_reg_34341[31]_i_1_n_0                                                                                 |                                                                                                                                                               |               23 |             32 |         1.39 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_48[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0][0]                        | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_30[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_19[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_18[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_17[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_20[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_10[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_4[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_2[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_4[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_5[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_1[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_21[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_6[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_7[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_2[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_0[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_3[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_11[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_12[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_13[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_14[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_16[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_31[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_50[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_9[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |                8 |             32 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_39[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_38[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_37[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_36[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_35[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_34[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_33[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_32[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_15[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_40[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_3[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_29[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_28[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_27[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_26[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_25[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_24[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_23[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_22[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_17[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_27[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_26[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_25[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_24[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_23[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_22[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_21[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_20[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_2[0]                        | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_19[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_18[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_28[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_16[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_15[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_8[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_13[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_12[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_11[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_10[0]                       | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_0[0]                        | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0][0]                          | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_45[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                  |                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/msize_V_4_reg_33322_pp0_iter2_reg_reg[0][0]                             |                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/msize_V_1_reg_33442_pp0_iter2_reg_reg[1][0]                             |                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_V_reg_33283_pp0_iter2_reg_reg[0][0]                      |                                                                                                                                                               |               21 |             32 |         1.52 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_V_reg_33283_pp0_iter3_reg_reg[0][0]                      |                                                                                                                                                               |               25 |             32 |         1.28 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_41[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                                                   | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                8 |             32 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_42[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                                           | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                6 |             32 |         5.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                                           | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                5 |             32 |         6.40 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                                                             | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                9 |             32 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_46[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_43[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_44[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_9[0]                        | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_8[0]                        | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_7[0]                        | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_1[0]                        | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_6[0]                        | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_5[0]                        | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_4[0]                        | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_3[0]                        | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_11[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_2[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_4[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_5[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_1[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0][0]                        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_6[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_7[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_2[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_0[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_3[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_4[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_12[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_13[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_14[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_16[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_15[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/msize_V_4_reg_33322_pp0_iter2_reg_reg[0][0]                             |                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/msize_V_1_reg_33442_pp0_iter2_reg_reg[1][0]                             |                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_V_reg_33283_pp0_iter2_reg_reg[0][0]                      |                                                                                                                                                               |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/m_to_w_is_load_V_reg_33283_pp0_iter3_reg_reg[0][0]                      |                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_24[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_32[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_31[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_40[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_3[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_29[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_28[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_27[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |                9 |             32 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_26[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_25[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_27[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_23[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_22[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_21[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_30[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_19[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_18[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |                9 |             32 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_17[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_20[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_10[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0][0]                          | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_18[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_17[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_16[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_15[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_14[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_13[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |                9 |             32 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_12[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_11[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_10[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_0[0]                        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_19[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_7[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_9[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter2_reg_reg[0]_3[0]                    |                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter2_reg_reg[0]_2[0]                    |                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter2_reg_reg[0]_1[0]                    |                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter2_reg_reg[0]_0[0]                    |                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter2_reg_reg[0][0]                      |                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter3_reg_reg[0][0]                      |                                                                                                                                                               |               26 |             32 |         1.23 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/accessing_hart_V_reg_33215_pp0_iter2_reg_reg[1][0]                      |                                                                                                                                                               |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_28[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_28[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_9[0]                        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_8[0]                        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_7[0]                        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_1[0]                        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_6[0]                        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_5[0]                        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_4[0]                        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_3[0]                        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_33[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_27[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |                8 |             32 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_26[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_25[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_24[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_23[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_22[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_21[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_20[0]                       | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/is_writing_V_reg_33510_pp0_iter2_reg_reg[0]_2[0]                        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_27[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                                                           | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                7 |             32 |         4.57 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                                                           | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                7 |             32 |         4.57 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_26[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/control_s_axi_U/int_start_pc/int_start_pc_ce1                                                                                                                      |                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_ready_int                                                            |                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/control_s_axi_U/int_running_hart_set[31]_i_1_n_0                                                                                                                   | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_9[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_7[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_28[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_25[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_26[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_25[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_24[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_23[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_22[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_21[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_8[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_5[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_19[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_19[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_20[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_11[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_12[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_13[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_14[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_15[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_16[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_17[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_18[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_18[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_5[0]                      | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_21[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_22[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_6                                           | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_2 |               16 |             32 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_23[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_24[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_5                                           | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_1 |               18 |             32 |         1.78 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_4                                           | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_0 |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg_3                                           | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter2_reg   |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_42[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_0[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_8[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_49[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_48[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_47[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_46[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_45[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |                9 |             32 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_44[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_43[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_51[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_41[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_50[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_9[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_39[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               10 |             32 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_38[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_37[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_36[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_35[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_34[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_1[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_17[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_16[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_15[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_14[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_13[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_12[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_11[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_20[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_10[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_6[0]                      | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1]_10[0]                     | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[1][0]                        | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               12 |             32 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_58[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |                9 |             32 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_57[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |                9 |             32 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_56[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               14 |             32 |         2.29 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_55[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               15 |             32 |         2.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_54[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_53[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               11 |             32 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/writing_hart_V_reg_33516_pp0_iter2_reg_reg[0]_52[0]                     | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               13 |             32 |         2.46 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                             |                                                                                                                                                               |                8 |             33 |         4.12 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/E[0]                                                                    |                                                                                                                                                               |               16 |             33 |         2.06 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                             |                                                                                                                                                               |               11 |             33 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                             |                                                                                                                                                               |                7 |             33 |         4.71 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                               |                7 |             33 |         4.71 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                               |                                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/E[0]                                                                    |                                                                                                                                                               |               12 |             33 |         2.75 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                               |                8 |             33 |         4.12 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                             |                                                                                                                                                               |               10 |             33 |         3.30 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                               |                                                                                                                                                               |                7 |             33 |         4.71 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                 |                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                           |                                                                                                                                                               |               11 |             35 |         3.18 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                     |                                                                                                                                                               |                5 |             37 |         7.40 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                      | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                5 |             37 |         7.40 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                      | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                5 |             37 |         7.40 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                     |                                                                                                                                                               |                5 |             37 |         7.40 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/i_to_e_d_i_rs1_V_reg_35080[4]_i_1_n_0                                                                            |                                                                                                                                                               |               28 |             43 |         1.54 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/i_to_e_d_i_rs1_V_reg_35080[4]_i_1_n_0                                                                            |                                                                                                                                                               |               26 |             43 |         1.65 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                      |                                                                                                                                                               |                9 |             47 |         5.22 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                               |                                                                                                                                                               |                7 |             47 |         6.71 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__8_5[0]                                            |                                                                                                                                                               |               19 |             51 |         2.68 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__8_5[0]                                            |                                                                                                                                                               |               32 |             51 |         1.59 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                               |               13 |             52 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                    |                                                                                                                                                               |                9 |             52 |         5.78 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                               |               10 |             52 |         5.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                             | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                9 |             52 |         5.78 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                        |                                                                                                                                                               |               11 |             52 |         4.73 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                               | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                9 |             52 |         5.78 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                             | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                7 |             52 |         7.43 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                               | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                7 |             52 |         7.43 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__8_4[0]                                            |                                                                                                                                                               |               40 |             60 |         1.50 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__8_4[0]                                            |                                                                                                                                                               |               34 |             60 |         1.76 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_4_reg_352020                                                                                           |                                                                                                                                                               |               15 |             62 |         4.13 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_8_reg_351680                                                                                           |                                                                                                                                                               |               19 |             62 |         3.26 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_14_reg_351120                                                                                          |                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_15_reg_351060                                                                                          |                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_8_reg_351680                                                                                           |                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_5_reg_351960                                                                                           |                                                                                                                                                               |               21 |             62 |         2.95 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_6_reg_351900                                                                                           |                                                                                                                                                               |               25 |             62 |         2.48 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_12_reg_351340                                                                                          |                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_13_reg_351180                                                                                          |                                                                                                                                                               |               20 |             62 |         3.10 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_7_reg_351740                                                                                           |                                                                                                                                                               |               24 |             62 |         2.58 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_9_reg_351620                                                                                           |                                                                                                                                                               |               19 |             62 |         3.26 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_12_reg_351340                                                                                          |                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_11_reg_351400                                                                                          |                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_10_reg_351460                                                                                          |                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                            | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               10 |             62 |         6.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                            | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                9 |             62 |         6.89 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_10_reg_351460                                                                                          |                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_11_reg_351400                                                                                          |                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_9_reg_351620                                                                                           |                                                                                                                                                               |               14 |             62 |         4.43 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_13_reg_351180                                                                                          |                                                                                                                                                               |               21 |             62 |         2.95 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_14_reg_351120                                                                                          |                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_15_reg_351060                                                                                          |                                                                                                                                                               |               13 |             62 |         4.77 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_4_reg_352020                                                                                           |                                                                                                                                                               |               19 |             62 |         3.26 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_5_reg_351960                                                                                           |                                                                                                                                                               |               22 |             62 |         2.82 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_6_reg_351900                                                                                           |                                                                                                                                                               |               31 |             62 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/gmem_addr_7_reg_351740                                                                                           |                                                                                                                                                               |               25 |             62 |         2.48 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                            | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               11 |             63 |         5.73 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/push                                                                    |                                                                                                                                                               |                9 |             63 |         7.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                            | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               11 |             63 |         5.73 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                   |                                                                                                                                                               |                9 |             63 |         7.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/E[0]                                                                                                                  | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                9 |             63 |         7.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                    | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                9 |             63 |         7.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/E[0]                                                                                                                  | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                9 |             63 |         7.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                          | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               13 |             63 |         4.85 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                    | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                9 |             63 |         7.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                          | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               12 |             63 |         5.25 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/push                                                                    |                                                                                                                                                               |                9 |             63 |         7.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                   |                                                                                                                                                               |                9 |             63 |         7.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                                                        |                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                              | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               20 |             64 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                              | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               24 |             64 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                              |                                                                                                                                                               |               22 |             64 |         2.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                             | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               12 |             64 |         5.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                         |                                                                                                                                                               |               12 |             64 |         5.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_8                                                  | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               17 |             64 |         3.76 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                         | design_1_2c_4h_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               33 |             64 |         1.94 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__8[0]                                              |                                                                                                                                                               |               18 |             64 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__8_0[0]                                            |                                                                                                                                                               |               32 |             64 |         2.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                                                        |                                                                                                                                                               |               15 |             64 |         4.27 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/ap_CS_fsm_state8                                                                                                                                                   | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                8 |             64 |         8.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/ap_CS_fsm_state8                                                                                                                                                   | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                8 |             64 |         8.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                             |                                                                                                                                                               |               19 |             64 |         3.37 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__8[0]                                              |                                                                                                                                                               |               18 |             64 |         3.56 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep__8_0[0]                                            |                                                                                                                                                               |               37 |             64 |         1.73 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                             | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               14 |             64 |         4.57 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                              |                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]_rep_8                                                  | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/SR[0]                         |               16 |             64 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                         |                                                                                                                                                               |               16 |             64 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                             |                                                                                                                                                               |               20 |             64 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                       | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                9 |             66 |         7.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                     | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               10 |             66 |         6.60 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                |                                                                                                                                                               |               21 |             66 |         3.14 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                      |                                                                                                                                                               |                9 |             66 |         7.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                          |                                                                                                                                                               |               20 |             66 |         3.30 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                          |                                                                                                                                                               |               22 |             66 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                     | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               11 |             66 |         6.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                       | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |                9 |             66 |         7.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                |                                                                                                                                                               |               22 |             66 |         3.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                      |                                                                                                                                                               |                9 |             66 |         7.33 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                        |                                                                                                                                                               |               18 |             68 |         3.78 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                        |                                                                                                                                                               |               16 |             68 |         4.25 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                               |               17 |             68 |         4.00 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                               |               16 |             68 |         4.25 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                               |               19 |             68 |         3.58 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                        |                                                                                                                                                               |               15 |             68 |         4.53 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                    |                                                                                                                                                               |               20 |             68 |         3.40 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                        |                                                                                                                                                               |               16 |             68 |         4.25 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191_ip_code_ram_ce0       |                                                                                                                                                               |               27 |             72 |         2.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191_ip_code_ram_ce0       |                                                                                                                                                               |               28 |             72 |         2.57 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/ap_CS_fsm_state5                                                                                                                                                   |                                                                                                                                                               |               21 |             88 |         4.19 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/ap_CS_fsm_state5                                                                                                                                                   |                                                                                                                                                               |               24 |             88 |         3.67 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191_ap_start_reg_reg_6[0] |                                                                                                                                                               |               26 |            100 |         3.85 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191_ap_start_reg_reg_6[0] |                                                                                                                                                               |               27 |            100 |         3.70 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               56 |            121 |         2.16 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               58 |            121 |         2.09 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                          | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               23 |            126 |         5.48 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                        | design_1_2c_4h_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               26 |            126 |         4.85 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                        | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               25 |            126 |         5.04 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                          | design_1_2c_4h_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                           |               25 |            126 |         5.04 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/and_ln1544_2_reg_33103_pp0_iter2_reg_reg[0][0]                          |                                                                                                                                                               |               66 |            128 |         1.94 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/and_ln1544_2_reg_33103_pp0_iter2_reg_reg[0][0]                          |                                                                                                                                                               |               58 |            128 |         2.21 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/d_state_d_i_func3_V_5_fu_26160                                          |                                                                                                                                                               |               37 |            129 |         3.49 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/d_state_d_i_func3_V_5_fu_26160                                          |                                                                                                                                                               |               33 |            129 |         3.91 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/d_state_d_i_func7_V_5_fu_26800                                                                                   |                                                                                                                                                               |               69 |            225 |         3.26 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/d_state_d_i_func7_V_5_fu_26800                                                                                   |                                                                                                                                                               |               71 |            225 |         3.17 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_d_i_func3_V_5_fu_11520                                                                                   |                                                                                                                                                               |               78 |            317 |         4.06 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/e_state_d_i_func3_V_5_fu_11520                                                                                   |                                                                                                                                                               |               80 |            317 |         3.96 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_enable_reg_pp0_iter10                                                                                         |                                                                                                                                                               |              110 |            333 |         3.03 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/ap_enable_reg_pp0_iter10                                                                                         |                                                                                                                                                               |              102 |            333 |         3.26 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/d_to_f_is_valid_V_2_reg_36710                                                                                    |                                                                                                                                                               |              126 |            470 |         3.73 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/d_to_f_is_valid_V_2_reg_36710                                                                                    |                                                                                                                                                               |              126 |            470 |         3.73 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                         |                                                                                                                                                               |              468 |            752 |         1.61 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/and_ln1544_2_reg_33103_reg[0]_2[0]                                      |                                                                                                                                                               |              245 |            809 |         3.30 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/and_ln1544_2_reg_33103_reg[0]_2[0]                                      |                                                                                                                                                               |              259 |            809 |         3.12 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/p_2811_in                                                               |                                                                                                                                                               |              268 |            858 |         3.20 |
|  design_1_2c_4h_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_4h_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_191/flow_control_loop_pipe_sequential_init_U/p_2811_in                                                               |                                                                                                                                                               |              293 |            858 |         2.93 |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


