////////////////////////////////////////////////////////////////////////////////
// Copyright (C) 2013-2021 Efinix Inc. All rights reserved.              
//
// This   document  contains  proprietary information  which   is        
// protected by  copyright. All rights  are reserved.  This notice       
// refers to original work by Efinix, Inc. which may be derivitive       
// of other work distributed under license of the authors.  In the       
// case of derivative work, nothing in this notice overrides the         
// original author's license agreement.  Where applicable, the           
// original license agreement is included in it's original               
// unmodified form immediately below this header.                        
//                                                                       
// WARRANTY DISCLAIMER.                                                  
//     THE  DESIGN, CODE, OR INFORMATION ARE PROVIDED “AS IS” AND        
//     EFINIX MAKES NO WARRANTIES, EXPRESS OR IMPLIED WITH               
//     RESPECT THERETO, AND EXPRESSLY DISCLAIMS ANY IMPLIED WARRANTIES,  
//     INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF          
//     MERCHANTABILITY, NON-INFRINGEMENT AND FITNESS FOR A PARTICULAR    
//     PURPOSE.  SOME STATES DO NOT ALLOW EXCLUSIONS OF AN IMPLIED       
//     WARRANTY, SO THIS DISCLAIMER MAY NOT APPLY TO LICENSEE.           
//                                                                       
// LIMITATION OF LIABILITY.                                              
//     NOTWITHSTANDING ANYTHING TO THE CONTRARY, EXCEPT FOR BODILY       
//     INJURY, EFINIX SHALL NOT BE LIABLE WITH RESPECT TO ANY SUBJECT    
//     MATTER OF THIS AGREEMENT UNDER TORT, CONTRACT, STRICT LIABILITY   
//     OR ANY OTHER LEGAL OR EQUITABLE THEORY (I) FOR ANY INDIRECT,      
//     SPECIAL, INCIDENTAL, EXEMPLARY OR CONSEQUENTIAL DAMAGES OF ANY    
//     CHARACTER INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF      
//     GOODWILL, DATA OR PROFIT, WORK STOPPAGE, OR COMPUTER FAILURE OR   
//     MALFUNCTION, OR IN ANY EVENT (II) FOR ANY AMOUNT IN EXCESS, IN    
//     THE AGGREGATE, OF THE FEE PAID BY LICENSEE TO EFINIX HEREUNDER    
//     (OR, IF THE FEE HAS BEEN WAIVED, $100), EVEN IF EFINIX SHALL HAVE 
//     BEEN INFORMED OF THE POSSIBILITY OF SUCH DAMAGES.  SOME STATES DO 
//     NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDENTAL OR            
//     CONSEQUENTIAL DAMAGES, SO THIS LIMITATION AND EXCLUSION MAY NOT   
//     APPLY TO LICENSEE.                                                
//
////////////////////////////////////////////////////////////////////////////////
------------- Begin Cut here for COMPONENT Declaration ------
COMPONENT soc_dma_exp_0 is
PORT (
io_systemClk : in std_logic;
io_ddrA_w_payload_strb : out std_logic_vector(15 downto 0);
io_ddrA_w_payload_data : out std_logic_vector(127 downto 0);
jtagCtrl_enable : in std_logic;
jtagCtrl_tdi : in std_logic;
jtagCtrl_capture : in std_logic;
jtagCtrl_shift : in std_logic;
jtagCtrl_update : in std_logic;
jtagCtrl_reset : in std_logic;
jtagCtrl_tdo : out std_logic;
jtagCtrl_tck : in std_logic;
io_ddrA_w_payload_id : out std_logic;
io_ddrA_r_payload_last : in std_logic;
io_ddrA_r_payload_resp : in std_logic_vector(1 downto 0);
io_ddrA_r_payload_id : in std_logic_vector(7 downto 0);
io_ddrA_r_payload_data : in std_logic_vector(127 downto 0);
io_ddrA_r_ready : out std_logic;
io_ddrA_r_valid : in std_logic;
io_ddrA_b_payload_resp : in std_logic_vector(1 downto 0);
io_ddrA_b_payload_id : in std_logic_vector(7 downto 0);
io_ddrA_b_ready : out std_logic;
io_ddrA_b_valid : in std_logic;
io_ddrA_w_payload_last : out std_logic;
io_ddrA_w_ready : in std_logic;
io_ddrA_w_valid : out std_logic;
io_ddrA_arw_payload_write : out std_logic;
io_ddrA_arw_payload_prot : out std_logic_vector(2 downto 0);
io_ddrA_arw_payload_qos : out std_logic_vector(3 downto 0);
io_ddrA_arw_payload_cache : out std_logic_vector(3 downto 0);
io_ddrA_arw_payload_lock : out std_logic;
io_ddrA_arw_payload_burst : out std_logic_vector(1 downto 0);
io_ddrA_arw_payload_size : out std_logic_vector(2 downto 0);
io_ddrA_arw_payload_len : out std_logic_vector(7 downto 0);
io_ddrA_arw_payload_region : out std_logic_vector(3 downto 0);
io_ddrA_arw_payload_id : out std_logic_vector(7 downto 0);
io_ddrA_arw_payload_addr : out std_logic_vector(31 downto 0);
io_ddrA_arw_ready : in std_logic;
io_ddrA_arw_valid : out std_logic;
system_spi_0_io_data_0_read : in std_logic;
system_spi_0_io_data_0_write : out std_logic;
system_spi_0_io_data_0_writeEnable : out std_logic;
system_spi_0_io_data_1_read : in std_logic;
system_spi_0_io_data_1_write : out std_logic;
system_spi_0_io_data_1_writeEnable : out std_logic;
system_spi_0_io_data_2_read : in std_logic;
system_spi_0_io_data_2_write : out std_logic;
system_spi_0_io_data_2_writeEnable : out std_logic;
system_spi_0_io_data_3_read : in std_logic;
system_spi_0_io_data_3_write : out std_logic;
system_spi_0_io_data_3_writeEnable : out std_logic;
system_spi_0_io_sclk_write : out std_logic;
system_spi_0_io_ss : out std_logic;
io_apbSlave_0_PADDR : out std_logic_vector(15 downto 0);
io_apbSlave_0_PENABLE : out std_logic;
io_apbSlave_0_PRDATA : in std_logic_vector(31 downto 0);
io_apbSlave_0_PREADY : in std_logic;
io_apbSlave_0_PSEL : out std_logic;
io_apbSlave_0_PSLVERROR : in std_logic;
io_apbSlave_0_PWDATA : out std_logic_vector(31 downto 0);
io_apbSlave_0_PWRITE : out std_logic;
io_asyncReset : in std_logic;
io_memoryClk : in std_logic;
io_systemReset : out std_logic;
system_uart_0_io_txd : out std_logic;
io_memoryReset : out std_logic;
system_uart_0_io_rxd : in std_logic;
io_ddrMasters_0_reset : out std_logic;
io_ddrMasters_0_clk : in std_logic;
io_ddrMasters_0_r_payload_last : out std_logic;
io_ddrMasters_0_r_payload_resp : out std_logic_vector(1 downto 0);
io_ddrMasters_0_r_payload_id : out std_logic_vector(3 downto 0);
io_ddrMasters_0_r_payload_data : out std_logic_vector(63 downto 0);
io_ddrMasters_0_r_ready : in std_logic;
io_ddrMasters_0_r_valid : out std_logic;
io_ddrMasters_0_ar_payload_prot : in std_logic_vector(2 downto 0);
io_ddrMasters_0_ar_payload_qos : in std_logic_vector(3 downto 0);
io_ddrMasters_0_ar_payload_cache : in std_logic_vector(3 downto 0);
io_ddrMasters_0_ar_payload_lock : in std_logic;
io_ddrMasters_0_ar_payload_burst : in std_logic_vector(1 downto 0);
io_ddrMasters_0_ar_payload_size : in std_logic_vector(2 downto 0);
io_ddrMasters_0_ar_payload_len : in std_logic_vector(7 downto 0);
io_ddrMasters_0_ar_payload_region : in std_logic_vector(3 downto 0);
io_ddrMasters_0_ar_payload_id : in std_logic_vector(3 downto 0);
io_ddrMasters_0_ar_payload_addr : in std_logic_vector(31 downto 0);
io_ddrMasters_0_ar_ready : out std_logic;
io_ddrMasters_0_ar_valid : in std_logic;
io_ddrMasters_0_b_payload_resp : out std_logic_vector(1 downto 0);
io_ddrMasters_0_b_payload_id : out std_logic_vector(3 downto 0);
io_ddrMasters_0_b_ready : in std_logic;
io_ddrMasters_0_b_valid : out std_logic;
io_ddrMasters_0_w_payload_last : in std_logic;
io_ddrMasters_0_w_payload_strb : in std_logic_vector(7 downto 0);
io_ddrMasters_0_w_payload_data : in std_logic_vector(63 downto 0);
io_ddrMasters_0_w_ready : out std_logic;
io_ddrMasters_0_w_valid : in std_logic;
io_ddrMasters_0_aw_payload_prot : in std_logic_vector(2 downto 0);
io_ddrMasters_0_aw_payload_qos : in std_logic_vector(3 downto 0);
io_ddrMasters_0_aw_payload_cache : in std_logic_vector(3 downto 0);
io_ddrMasters_0_aw_payload_lock : in std_logic;
io_ddrMasters_0_aw_payload_burst : in std_logic_vector(1 downto 0);
io_ddrMasters_0_aw_payload_size : in std_logic_vector(2 downto 0);
io_ddrMasters_0_aw_payload_len : in std_logic_vector(7 downto 0);
io_ddrMasters_0_aw_payload_region : in std_logic_vector(3 downto 0);
io_ddrMasters_0_aw_payload_id : in std_logic_vector(3 downto 0);
io_ddrMasters_0_aw_payload_addr : in std_logic_vector(31 downto 0);
io_ddrMasters_0_aw_ready : out std_logic;
io_ddrMasters_0_aw_valid : in std_logic);
END COMPONENT;
---------------------- End COMPONENT Declaration ------------

------------- Begin Cut here for INSTANTIATION Template -----
u_soc_dma_exp_0 : soc_dma_exp_0
PORT MAP (
io_systemClk => io_systemClk,
io_ddrA_w_payload_strb => io_ddrA_w_payload_strb,
io_ddrA_w_payload_data => io_ddrA_w_payload_data,
jtagCtrl_enable => jtagCtrl_enable,
jtagCtrl_tdi => jtagCtrl_tdi,
jtagCtrl_capture => jtagCtrl_capture,
jtagCtrl_shift => jtagCtrl_shift,
jtagCtrl_update => jtagCtrl_update,
jtagCtrl_reset => jtagCtrl_reset,
jtagCtrl_tdo => jtagCtrl_tdo,
jtagCtrl_tck => jtagCtrl_tck,
io_ddrA_w_payload_id => io_ddrA_w_payload_id,
io_ddrA_r_payload_last => io_ddrA_r_payload_last,
io_ddrA_r_payload_resp => io_ddrA_r_payload_resp,
io_ddrA_r_payload_id => io_ddrA_r_payload_id,
io_ddrA_r_payload_data => io_ddrA_r_payload_data,
io_ddrA_r_ready => io_ddrA_r_ready,
io_ddrA_r_valid => io_ddrA_r_valid,
io_ddrA_b_payload_resp => io_ddrA_b_payload_resp,
io_ddrA_b_payload_id => io_ddrA_b_payload_id,
io_ddrA_b_ready => io_ddrA_b_ready,
io_ddrA_b_valid => io_ddrA_b_valid,
io_ddrA_w_payload_last => io_ddrA_w_payload_last,
io_ddrA_w_ready => io_ddrA_w_ready,
io_ddrA_w_valid => io_ddrA_w_valid,
io_ddrA_arw_payload_write => io_ddrA_arw_payload_write,
io_ddrA_arw_payload_prot => io_ddrA_arw_payload_prot,
io_ddrA_arw_payload_qos => io_ddrA_arw_payload_qos,
io_ddrA_arw_payload_cache => io_ddrA_arw_payload_cache,
io_ddrA_arw_payload_lock => io_ddrA_arw_payload_lock,
io_ddrA_arw_payload_burst => io_ddrA_arw_payload_burst,
io_ddrA_arw_payload_size => io_ddrA_arw_payload_size,
io_ddrA_arw_payload_len => io_ddrA_arw_payload_len,
io_ddrA_arw_payload_region => io_ddrA_arw_payload_region,
io_ddrA_arw_payload_id => io_ddrA_arw_payload_id,
io_ddrA_arw_payload_addr => io_ddrA_arw_payload_addr,
io_ddrA_arw_ready => io_ddrA_arw_ready,
io_ddrA_arw_valid => io_ddrA_arw_valid,
system_spi_0_io_data_0_read => system_spi_0_io_data_0_read,
system_spi_0_io_data_0_write => system_spi_0_io_data_0_write,
system_spi_0_io_data_0_writeEnable => system_spi_0_io_data_0_writeEnable,
system_spi_0_io_data_1_read => system_spi_0_io_data_1_read,
system_spi_0_io_data_1_write => system_spi_0_io_data_1_write,
system_spi_0_io_data_1_writeEnable => system_spi_0_io_data_1_writeEnable,
system_spi_0_io_data_2_read => system_spi_0_io_data_2_read,
system_spi_0_io_data_2_write => system_spi_0_io_data_2_write,
system_spi_0_io_data_2_writeEnable => system_spi_0_io_data_2_writeEnable,
system_spi_0_io_data_3_read => system_spi_0_io_data_3_read,
system_spi_0_io_data_3_write => system_spi_0_io_data_3_write,
system_spi_0_io_data_3_writeEnable => system_spi_0_io_data_3_writeEnable,
system_spi_0_io_sclk_write => system_spi_0_io_sclk_write,
system_spi_0_io_ss => system_spi_0_io_ss,
io_apbSlave_0_PADDR => io_apbSlave_0_PADDR,
io_apbSlave_0_PENABLE => io_apbSlave_0_PENABLE,
io_apbSlave_0_PRDATA => io_apbSlave_0_PRDATA,
io_apbSlave_0_PREADY => io_apbSlave_0_PREADY,
io_apbSlave_0_PSEL => io_apbSlave_0_PSEL,
io_apbSlave_0_PSLVERROR => io_apbSlave_0_PSLVERROR,
io_apbSlave_0_PWDATA => io_apbSlave_0_PWDATA,
io_apbSlave_0_PWRITE => io_apbSlave_0_PWRITE,
io_asyncReset => io_asyncReset,
io_memoryClk => io_memoryClk,
io_systemReset => io_systemReset,
system_uart_0_io_txd => system_uart_0_io_txd,
io_memoryReset => io_memoryReset,
system_uart_0_io_rxd => system_uart_0_io_rxd,
io_ddrMasters_0_reset => io_ddrMasters_0_reset,
io_ddrMasters_0_clk => io_ddrMasters_0_clk,
io_ddrMasters_0_r_payload_last => io_ddrMasters_0_r_payload_last,
io_ddrMasters_0_r_payload_resp => io_ddrMasters_0_r_payload_resp,
io_ddrMasters_0_r_payload_id => io_ddrMasters_0_r_payload_id,
io_ddrMasters_0_r_payload_data => io_ddrMasters_0_r_payload_data,
io_ddrMasters_0_r_ready => io_ddrMasters_0_r_ready,
io_ddrMasters_0_r_valid => io_ddrMasters_0_r_valid,
io_ddrMasters_0_ar_payload_prot => io_ddrMasters_0_ar_payload_prot,
io_ddrMasters_0_ar_payload_qos => io_ddrMasters_0_ar_payload_qos,
io_ddrMasters_0_ar_payload_cache => io_ddrMasters_0_ar_payload_cache,
io_ddrMasters_0_ar_payload_lock => io_ddrMasters_0_ar_payload_lock,
io_ddrMasters_0_ar_payload_burst => io_ddrMasters_0_ar_payload_burst,
io_ddrMasters_0_ar_payload_size => io_ddrMasters_0_ar_payload_size,
io_ddrMasters_0_ar_payload_len => io_ddrMasters_0_ar_payload_len,
io_ddrMasters_0_ar_payload_region => io_ddrMasters_0_ar_payload_region,
io_ddrMasters_0_ar_payload_id => io_ddrMasters_0_ar_payload_id,
io_ddrMasters_0_ar_payload_addr => io_ddrMasters_0_ar_payload_addr,
io_ddrMasters_0_ar_ready => io_ddrMasters_0_ar_ready,
io_ddrMasters_0_ar_valid => io_ddrMasters_0_ar_valid,
io_ddrMasters_0_b_payload_resp => io_ddrMasters_0_b_payload_resp,
io_ddrMasters_0_b_payload_id => io_ddrMasters_0_b_payload_id,
io_ddrMasters_0_b_ready => io_ddrMasters_0_b_ready,
io_ddrMasters_0_b_valid => io_ddrMasters_0_b_valid,
io_ddrMasters_0_w_payload_last => io_ddrMasters_0_w_payload_last,
io_ddrMasters_0_w_payload_strb => io_ddrMasters_0_w_payload_strb,
io_ddrMasters_0_w_payload_data => io_ddrMasters_0_w_payload_data,
io_ddrMasters_0_w_ready => io_ddrMasters_0_w_ready,
io_ddrMasters_0_w_valid => io_ddrMasters_0_w_valid,
io_ddrMasters_0_aw_payload_prot => io_ddrMasters_0_aw_payload_prot,
io_ddrMasters_0_aw_payload_qos => io_ddrMasters_0_aw_payload_qos,
io_ddrMasters_0_aw_payload_cache => io_ddrMasters_0_aw_payload_cache,
io_ddrMasters_0_aw_payload_lock => io_ddrMasters_0_aw_payload_lock,
io_ddrMasters_0_aw_payload_burst => io_ddrMasters_0_aw_payload_burst,
io_ddrMasters_0_aw_payload_size => io_ddrMasters_0_aw_payload_size,
io_ddrMasters_0_aw_payload_len => io_ddrMasters_0_aw_payload_len,
io_ddrMasters_0_aw_payload_region => io_ddrMasters_0_aw_payload_region,
io_ddrMasters_0_aw_payload_id => io_ddrMasters_0_aw_payload_id,
io_ddrMasters_0_aw_payload_addr => io_ddrMasters_0_aw_payload_addr,
io_ddrMasters_0_aw_ready => io_ddrMasters_0_aw_ready,
io_ddrMasters_0_aw_valid => io_ddrMasters_0_aw_valid);
------------------------ End INSTANTIATION Template ---------
