+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_Counter_Overlay_clk_wiz_0_0 |                                         Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D|
|               clk_fpga_0 |clk_out1_Counter_Overlay_clk_wiz_0_0 |                                            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D|
|               clk_fpga_0 |clk_out1_Counter_Overlay_clk_wiz_0_0 |                                            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D|
|               clk_fpga_0 |clk_out1_Counter_Overlay_clk_wiz_0_0 |                                            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/CARRY_reg/D|
|               clk_fpga_0 |clk_out1_Counter_Overlay_clk_wiz_0_0 |                                         Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D|
|               clk_fpga_0 |clk_out1_Counter_Overlay_clk_wiz_0_0 |                                         Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D|
|               clk_fpga_0 |clk_out1_Counter_Overlay_clk_wiz_0_0 |                                         Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[31]/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[28]/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[27]/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[24]/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[23]/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_1/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[20]/D|
| Counter_Overlay_i/clk_wiz_1_clk_out1 |Counter_Overlay_i/clk_wiz_1_clk_out1 |                                     Counter_Overlay_i/CH_0/U0/COUNTER_i/PULSE_COUNTER_0/U0/cntr_reg[19]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
