Loading plugins phase: Elapsed time ==> 0s.906ms
Initializing data phase: Elapsed time ==> 14s.890ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -d CY8C3246AXI-138 -s D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 31s.859ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 1s.703ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RTOS_08_NOV_2012.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -dcpsoc3 RTOS_08_NOV_2012.v -verilog
======================================================================

======================================================================
Compiling:  RTOS_08_NOV_2012.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -dcpsoc3 RTOS_08_NOV_2012.v -verilog
======================================================================

======================================================================
Compiling:  RTOS_08_NOV_2012.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -dcpsoc3 -verilog RTOS_08_NOV_2012.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 28 18:57:31 2014


======================================================================
Compiling:  RTOS_08_NOV_2012.v
Program  :   vpp
Options  :    -yv2 -q10 RTOS_08_NOV_2012.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 28 18:57:31 2014

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_30\bQuadDec_v2_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RTOS_08_NOV_2012.ctl'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RTOS_08_NOV_2012.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -dcpsoc3 -verilog RTOS_08_NOV_2012.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 28 18:57:43 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012.cydsn\codegentemp\RTOS_08_NOV_2012.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012.cydsn\codegentemp\RTOS_08_NOV_2012.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_30\bQuadDec_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  RTOS_08_NOV_2012.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -dcpsoc3 -verilog RTOS_08_NOV_2012.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 28 18:57:59 2014

Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012.cydsn\codegentemp\RTOS_08_NOV_2012.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012.cydsn\codegentemp\RTOS_08_NOV_2012.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_60\B_SPI_Slave_v2_60.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_30\bQuadDec_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_98
	Net_99
	\PWM:PWMUDB:cmp2\
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_100
	Net_97
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_not_empty\
	\SPIS:BSPIS:es3:SPISlave:control_7\
	\SPIS:BSPIS:es3:SPISlave:control_6\
	\SPIS:BSPIS:es3:SPISlave:control_5\
	\SPIS:BSPIS:es3:SPISlave:control_4\
	\SPIS:BSPIS:es3:SPISlave:control_3\
	\SPIS:BSPIS:es3:SPISlave:control_2\
	\SPIS:BSPIS:es3:SPISlave:control_1\
	\SPIS:BSPIS:es3:SPISlave:control_0\
	\SPIS:Net_146\
	\SPIS:BSPIS:es3:SPISlave:dpcounter_zero\
	Net_138
	\QuadDecoder:Net_1123\
	\QuadDecoder:Cnt8:Net_82\
	\QuadDecoder:Cnt8:Net_95\
	\QuadDecoder:Cnt8:Net_91\
	\QuadDecoder:Cnt8:Net_102\
	\QuadDecoder:Cnt8:CounterUDB:ctrl_cmod_2\
	\QuadDecoder:Cnt8:CounterUDB:ctrl_cmod_1\
	\QuadDecoder:Cnt8:CounterUDB:ctrl_cmod_0\
	\QuadDecoder:Net_1121\
	\QuadDecoder:Net_1229\
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_253\
	\SPIM:Net_274\
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_81
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\UART:BUART:sRX:MODULE_7:g2:a0:gta_0\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 200 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__PWM_Out_net_0
Aliasing Net_162 to zero
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__PWM_Out_net_0
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__PWM_Out_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RS232_RX_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__K2_SENSE_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__K1_SENSE_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__EMISO_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__ECS_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__ECLK_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__EMOSI_net_0 to tmpOE__PWM_Out_net_0
Aliasing \SPIS:BSPIS:es3:SPISlave:tx_status_5\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:tx_status_4\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:tx_status_3\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:rx_status_2\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:rx_status_1\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:rx_status_0\ to zero
Aliasing \SPIS:BSPIS:reset\ to zero
Aliasing \SPIS:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\ to zero
Aliasing tmpOE__DEC_INT_net_0 to tmpOE__PWM_Out_net_0
Aliasing Net_209 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__EN_SW1_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__EN_CHB_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__EN_CHA_net_0 to tmpOE__PWM_Out_net_0
Aliasing \QuadDecoder:Cnt8:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDecoder:Cnt8:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDecoder:Cnt8:CounterUDB:capt_rising\ to zero
Aliasing \QuadDecoder:Cnt8:CounterUDB:status_1\ to \QuadDecoder:Cnt8:CounterUDB:underflow\
Aliasing \QuadDecoder:bQuadDec:status_4\ to zero
Aliasing \QuadDecoder:bQuadDec:status_5\ to zero
Aliasing \QuadDecoder:bQuadDec:status_6\ to zero
Aliasing tmpOE__Key2_2_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key2_1_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key2_0_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key1_1_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__KEY_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__MISO_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__PSoC_INT1_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key1_0_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__PSoC_INT0_net_0 to tmpOE__PWM_Out_net_0
Aliasing \SPIM:BSPIM:pol_supprt\ to zero
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to zero
Aliasing \SPIM:BSPIM:tx_status_5\ to zero
Aliasing \SPIM:BSPIM:rx_status_3\ to zero
Aliasing \SPIM:BSPIM:rx_status_2\ to zero
Aliasing \SPIM:BSPIM:rx_status_1\ to zero
Aliasing \SPIM:BSPIM:rx_status_0\ to zero
Aliasing \SPIM:Net_273\ to zero
Aliasing tmpOE__SCK_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__CSN_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__RS232_TX_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__Key1_2_net_0 to tmpOE__PWM_Out_net_0
Aliasing Net_83 to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newa_3\ to zero
Aliasing \UART:BUART:sRX:MODIN6_6\ to \UART:BUART:sRX:MODIN5_6\
Aliasing \UART:BUART:sRX:MODIN6_5\ to \UART:BUART:sRX:MODIN5_5\
Aliasing \UART:BUART:sRX:MODIN6_4\ to \UART:BUART:sRX:MODIN5_4\
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_2\ to zero
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_1\ to tmpOE__PWM_Out_net_0
Aliasing \UART:BUART:sRX:MODULE_7:g2:a0:newb_0\ to zero
Aliasing tmpOE__PC_VI_2SEL0_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__BICM_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__BFG1_SEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__MUXASEL_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__SRC_0_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__SRC_1_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__SRC_2_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__SRC_3_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__SRC_4_net_0 to tmpOE__PWM_Out_net_0
Aliasing tmpOE__PC_VI_2SEL1_net_0 to tmpOE__PWM_Out_net_0
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__PWM_Out_net_0
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__PWM_Out_net_0
Aliasing \QuadDecoder:Cnt8:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDecoder:Cnt8:CounterUDB:cmp_out_reg_i\\D\ to \QuadDecoder:Cnt8:CounterUDB:prevCompare\\D\
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Aliasing Net_82D to zero
Removing Rhs of wire Net_106[7] = \PWM:Net_96\[117]
Removing Rhs of wire Net_106[7] = \PWM:PWMUDB:pwm_reg_i\[109]
Removing Lhs of wire one[12] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire Net_162[14] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[30] = \PWM:PWMUDB:control_7\[22]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[40] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[41] = \PWM:PWMUDB:control_7\[22]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[45] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[47] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[48] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[49] = \PWM:PWMUDB:runmode_enable\[46]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[53] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[54] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[55] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[56] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[59] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[63] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[281]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[65] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[282]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[66] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[67] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[68] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[69] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[71] = \PWM:PWMUDB:tc_i\[51]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[72] = \PWM:PWMUDB:runmode_enable\[46]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[73] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:compare1\[107] = \PWM:PWMUDB:cmp1_less\[77]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[112] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[114] = zero[11]
Removing Rhs of wire \PWM:PWMUDB:pwm_temp\[120] = \PWM:PWMUDB:cmp1\[121]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[163] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[164] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[165] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[166] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[167] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[168] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[169] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[170] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[171] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[172] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[173] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[174] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[175] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[176] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[177] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[178] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[179] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[180] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[181] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[182] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[183] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[184] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[185] = \PWM:PWMUDB:MODIN1_1\[186]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[186] = \PWM:PWMUDB:dith_count_1\[62]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[187] = \PWM:PWMUDB:MODIN1_0\[188]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[188] = \PWM:PWMUDB:dith_count_0\[64]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[320] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[321] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RS232_RX_net_0[329] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__K2_SENSE_net_0[335] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__K1_SENSE_net_0[341] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__EMISO_net_0[347] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire Net_250[348] = \SPIS:miso_wire\[400]
Removing Lhs of wire tmpOE__ECS_net_0[354] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__ECLK_net_0[360] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__EMOSI_net_0[366] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:cnt_reset\[371] = Net_227[355]
Removing Rhs of wire \SPIS:BSPIS:es3:SPISlave:tx_load\[373] = \SPIS:BSPIS:es3:SPISlave:load\[374]
Removing Rhs of wire \SPIS:BSPIS:es3:SPISlave:tx_load\[373] = \SPIS:BSPIS:es3:SPISlave:dpcounter_one\[391]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:prc_clk_src\[381] = Net_226[361]
Removing Rhs of wire \SPIS:Net_81\[384] = \SPIS:Net_89\[476]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_2\[404] = \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\[394]
Removing Rhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_1\[405] = \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_not_full\[406]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_6\[407] = \SPIS:BSPIS:es3:SPISlave:byte_complete\[375]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_3\[410] = \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\[409]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_5\[411] = \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\[378]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_6\[412] = \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\[399]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_5\[413] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_4\[414] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:tx_status_3\[415] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_2\[416] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_1\[417] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:rx_status_0\[418] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:mosi_fin\[419] = \SPIS:Net_75\[420]
Removing Lhs of wire \SPIS:Net_75\[420] = Net_224[367]
Removing Lhs of wire \SPIS:BSPIS:reset\[446] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\[447] = zero[11]
Removing Lhs of wire tmpOE__DEC_INT_net_0[481] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire Net_209[488] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__EN_SW1_net_0[492] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__EN_CHB_net_0[498] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__EN_CHA_net_0[504] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire \QuadDecoder:Net_283\[511] = \QuadDecoder:Cnt8:Net_49\[512]
Removing Rhs of wire \QuadDecoder:Net_283\[511] = \QuadDecoder:Cnt8:CounterUDB:tc_reg_i\[567]
Removing Lhs of wire \QuadDecoder:Cnt8:Net_89\[514] = \QuadDecoder:Net_1251\[515]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:ctrl_capmode_1\[524] = zero[11]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:ctrl_capmode_0\[525] = zero[11]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:ctrl_enable\[537] = \QuadDecoder:Cnt8:CounterUDB:control_7\[529]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:capt_rising\[539] = zero[11]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:capt_falling\[540] = \QuadDecoder:Cnt8:CounterUDB:prevCapture\[538]
Removing Rhs of wire \QuadDecoder:Net_1260\[544] = \QuadDecoder:bQuadDec:state_2\[639]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:overflow\[545] = \QuadDecoder:Cnt8:CounterUDB:per_FF\[563]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:underflow\[546] = \QuadDecoder:Cnt8:CounterUDB:per_zero\[552]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:final_enable\[547] = \QuadDecoder:Cnt8:CounterUDB:control_7\[529]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:counter_enable\[548] = \QuadDecoder:Cnt8:CounterUDB:control_7\[529]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:status_0\[549] = \QuadDecoder:Cnt8:CounterUDB:cmp_out_status\[550]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:status_1\[551] = \QuadDecoder:Cnt8:CounterUDB:underflow\[546]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:status_2\[553] = \QuadDecoder:Cnt8:CounterUDB:overflow_status\[554]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:status_3\[555] = \QuadDecoder:Cnt8:CounterUDB:underflow_status\[556]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:status_4\[557] = \QuadDecoder:Cnt8:CounterUDB:hwCapture\[542]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:status_5\[558] = \QuadDecoder:Cnt8:CounterUDB:fifo_full\[559]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:status_6\[560] = \QuadDecoder:Cnt8:CounterUDB:fifo_nempty\[561]
Removing Rhs of wire \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\[568] = \QuadDecoder:Cnt8:CounterUDB:cmp_equal\[569]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:dp_dir\[576] = \QuadDecoder:Net_1251\[515]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:cs_addr_2\[577] = \QuadDecoder:Net_1251\[515]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:cs_addr_1\[578] = \QuadDecoder:Cnt8:CounterUDB:count_enable\[575]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:cs_addr_0\[579] = \QuadDecoder:Cnt8:CounterUDB:reload\[543]
Removing Lhs of wire \QuadDecoder:Net_1248\[608] = \QuadDecoder:Net_283\[511]
Removing Lhs of wire \QuadDecoder:Net_1232\[630] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire \QuadDecoder:bQuadDec:error\[640] = \QuadDecoder:bQuadDec:state_3\[641]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_0\[644] = \QuadDecoder:Net_530\[645]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_1\[646] = \QuadDecoder:Net_611\[647]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_2\[648] = \QuadDecoder:Net_1260\[544]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_3\[649] = \QuadDecoder:bQuadDec:error\[640]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_4\[650] = zero[11]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_5\[651] = zero[11]
Removing Lhs of wire \QuadDecoder:bQuadDec:status_6\[652] = zero[11]
Removing Lhs of wire tmpOE__Key2_2_net_0[657] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key2_1_net_0[663] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key2_0_net_0[669] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key1_1_net_0[675] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__KEY_net_0[681] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__MOSI_net_0[687] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire Net_51[688] = \SPIM:BSPIM:mosi_reg\[731]
Removing Lhs of wire tmpOE__MISO_net_0[694] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__PSoC_INT1_net_0[701] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__Key1_0_net_0[707] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__PSoC_INT0_net_0[713] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire \SPIM:Net_276\[718] = \SPIM:Net_239\[719]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[723] = \SPIM:BSPIM:dpcounter_one\[724]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[725] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[726] = \SPIM:Net_244\[727]
Removing Lhs of wire \SPIM:Net_244\[727] = Net_50[695]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[753] = \SPIM:BSPIM:dpMOSI_fifo_empty\[754]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[755] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[756]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[757] = \SPIM:BSPIM:load_rx_data\[723]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[759] = \SPIM:BSPIM:dpMISO_fifo_full\[760]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[761] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[762]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[764] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[765] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[766] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[767] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[768] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[769] = zero[11]
Removing Lhs of wire \SPIM:Net_273\[779] = zero[11]
Removing Lhs of wire tmpOE__SCK_net_0[821] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__CSN_net_0[827] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__RS232_TX_net_0[833] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire Net_86[840] = \UART:BUART:rx_interrupt_out\[869]
Removing Lhs of wire tmpOE__Key1_2_net_0[842] = tmpOE__PWM_Out_net_0[6]
Removing Rhs of wire Net_85[848] = \UART:BUART:tx_interrupt_out\[868]
Removing Lhs of wire \UART:Net_61\[850] = Net_114[851]
Removing Lhs of wire Net_83[855] = zero[11]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[856] = zero[11]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[857] = zero[11]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[858] = zero[11]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[859] = zero[11]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[860] = zero[11]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[861] = zero[11]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[862] = zero[11]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[863] = zero[11]
Removing Lhs of wire \UART:BUART:reset_reg_dp\[864] = \UART:BUART:reset_reg\[854]
Removing Lhs of wire \UART:BUART:tx_status_6\[922] = zero[11]
Removing Lhs of wire \UART:BUART:tx_status_5\[923] = zero[11]
Removing Lhs of wire \UART:BUART:tx_status_4\[924] = zero[11]
Removing Lhs of wire \UART:BUART:tx_status_1\[926] = \UART:BUART:tx_fifo_empty\[887]
Removing Lhs of wire \UART:BUART:tx_status_3\[928] = \UART:BUART:tx_fifo_notfull\[886]
Removing Rhs of wire \UART:BUART:rx_count7_bit8_wire\[987] = \UART:BUART:rx_count7_bit8\[988]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[995] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[1006]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[997] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[1007]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[998] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[1023]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[999] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[1037]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[1000] = \UART:BUART:sRX:s23Poll:MODIN2_1\[1001]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[1001] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[1002] = \UART:BUART:sRX:s23Poll:MODIN2_0\[1003]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[1003] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1009] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1010] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[1011] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[1012] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[1013] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[1014] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[1015] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[1016] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[1017] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[1018] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[1019] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[1020] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[1025] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[1026] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[1027] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[1028] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[1029] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[1030] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[1031] = \UART:BUART:pollcount_1\[994]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[1032] = \UART:BUART:pollcount_0\[996]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[1033] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[1034] = zero[11]
Removing Rhs of wire \UART:BUART:rx_status_1\[1041] = \UART:BUART:rx_break_status\[1042]
Removing Rhs of wire \UART:BUART:rx_status_2\[1043] = \UART:BUART:rx_parity_error_status\[1044]
Removing Rhs of wire \UART:BUART:rx_status_3\[1045] = \UART:BUART:rx_stop_bit_error\[1046]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_7\[1056] = \UART:BUART:sRX:MODULE_7:g2:a0:lta_0\[1180]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[1057] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[1105]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[1061] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[1127]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[1062] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[1063] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[1064] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[1065] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[1066] = \UART:BUART:sRX:MODIN5_6\[1067]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[1067] = \UART:BUART:rx_count_6\[983]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[1068] = \UART:BUART:sRX:MODIN5_5\[1069]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[1069] = \UART:BUART:rx_count_5\[984]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[1070] = \UART:BUART:sRX:MODIN5_4\[1071]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[1071] = \UART:BUART:rx_count_4\[985]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[1072] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[1073] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[1074] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[1075] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[1076] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[1077] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[1078] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[1079] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[1080] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[1081] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[1082] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[1083] = \UART:BUART:rx_count_6\[983]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[1084] = \UART:BUART:rx_count_5\[984]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[1085] = \UART:BUART:rx_count_4\[985]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[1086] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[1087] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[1088] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[1089] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[1090] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[1091] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[1092] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[1107] = \UART:BUART:rx_postpoll\[941]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[1108] = \UART:BUART:rx_parity_bit\[1060]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[1109] = \UART:BUART:rx_postpoll\[941]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[1110] = \UART:BUART:rx_parity_bit\[1060]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[1111] = \UART:BUART:rx_postpoll\[941]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[1112] = \UART:BUART:rx_parity_bit\[1060]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[1114] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[1115] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1113]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[1116] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1113]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_6\[1137] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_5\[1138] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_4\[1139] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_3\[1140] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_2\[1141] = \UART:BUART:rx_count_6\[983]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_6\[1142] = \UART:BUART:rx_count_6\[983]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_1\[1143] = \UART:BUART:rx_count_5\[984]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_5\[1144] = \UART:BUART:rx_count_5\[984]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newa_0\[1145] = \UART:BUART:rx_count_4\[985]
Removing Lhs of wire \UART:BUART:sRX:MODIN6_4\[1146] = \UART:BUART:rx_count_4\[985]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_6\[1147] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_5\[1148] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_4\[1149] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_3\[1150] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_2\[1151] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_1\[1152] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:newb_0\[1153] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_6\[1154] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_5\[1155] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_4\[1156] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_3\[1157] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_2\[1158] = \UART:BUART:rx_count_6\[983]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_1\[1159] = \UART:BUART:rx_count_5\[984]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:dataa_0\[1160] = \UART:BUART:rx_count_4\[985]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_6\[1161] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_5\[1162] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_4\[1163] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_3\[1164] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_2\[1165] = zero[11]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_1\[1166] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \UART:BUART:sRX:MODULE_7:g2:a0:datab_0\[1167] = zero[11]
Removing Lhs of wire tmpOE__PC_VI_2SEL0_net_0[1184] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__BICM_SEL_net_0[1190] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__BFG1_SEL_net_0[1196] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__MUXASEL_net_0[1202] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__SRC_0_net_0[1208] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__SRC_1_net_0[1214] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__SRC_2_net_0[1220] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__SRC_3_net_0[1226] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__SRC_4_net_0[1232] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire tmpOE__PC_VI_2SEL1_net_0[1238] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1243] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1244] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1245] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1248] = tmpOE__PWM_Out_net_0[6]
Removing Lhs of wire \PWM:PWMUDB:pwm_reg_i\\D\[1251] = \PWM:PWMUDB:pwm_i\[110]
Removing Lhs of wire \PWM:PWMUDB:pwm1_reg_i\\D\[1252] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:pwm2_reg_i\\D\[1253] = zero[11]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\\D\[1255] = \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\[376]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\\D\[1256] = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\[379]
Removing Lhs of wire \SPIS:BSPIS:es3:SPISlave:mosi_tmp\\D\[1257] = Net_224[367]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:prevCapture\\D\[1259] = zero[11]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\\D\[1260] = \QuadDecoder:Cnt8:CounterUDB:overflow\[545]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\\D\[1261] = \QuadDecoder:Cnt8:CounterUDB:underflow\[546]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:tc_reg_i\\D\[1262] = \QuadDecoder:Cnt8:CounterUDB:tc_i\[566]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:prevCompare\\D\[1263] = \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\[568]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:cmp_out_reg_i\\D\[1264] = \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\[568]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:count_stored_i\\D\[1265] = \QuadDecoder:Net_1203\[574]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[1274] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[1280] = zero[11]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[1282] = \SPIM:BSPIM:load_rx_data\[723]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[1283] = \SPIM:BSPIM:mosi_from_dp\[737]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1287] = zero[11]
Removing Lhs of wire \UART:BUART:tx_bitclk\\D\[1292] = \UART:BUART:tx_bitclk_enable_pre\[873]
Removing Lhs of wire Net_82D[1293] = zero[11]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1314] = \UART:BUART:rx_parity_error_pre\[1055]

------------------------------------------------------
Aliased 0 equations, 319 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__PWM_Out_net_0' (cost = 0):
tmpOE__PWM_Out_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:pwm_temp\' (cost = 0):
\PWM:PWMUDB:pwm_temp\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\SPIS:BSPIS:es3:SPISlave:tx_load\' (cost = 6):
\SPIS:BSPIS:es3:SPISlave:tx_load\ <= ((not \SPIS:BSPIS:es3:SPISlave:count_3\ and not \SPIS:BSPIS:es3:SPISlave:count_2\ and not \SPIS:BSPIS:es3:SPISlave:count_1\ and \SPIS:BSPIS:es3:SPISlave:count_0\));

Note:  Expanding virtual equation for '\SPIS:BSPIS:es3:SPISlave:byte_complete\' (cost = 1):
\SPIS:BSPIS:es3:SPISlave:byte_complete\ <= ((not \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\));

Note:  Expanding virtual equation for '\QuadDecoder:Cnt8:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDecoder:Cnt8:CounterUDB:capt_either_edge\ <= (\QuadDecoder:Cnt8:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDecoder:bQuadDec:A_j\' (cost = 1):
\QuadDecoder:bQuadDec:A_j\ <= ((\QuadDecoder:bQuadDec:quad_A_delayed_0\ and \QuadDecoder:bQuadDec:quad_A_delayed_1\ and \QuadDecoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecoder:bQuadDec:A_k\' (cost = 3):
\QuadDecoder:bQuadDec:A_k\ <= ((not \QuadDecoder:bQuadDec:quad_A_delayed_0\ and not \QuadDecoder:bQuadDec:quad_A_delayed_1\ and not \QuadDecoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecoder:bQuadDec:B_j\' (cost = 1):
\QuadDecoder:bQuadDec:B_j\ <= ((\QuadDecoder:bQuadDec:quad_B_delayed_0\ and \QuadDecoder:bQuadDec:quad_B_delayed_1\ and \QuadDecoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecoder:bQuadDec:B_k\' (cost = 3):
\QuadDecoder:bQuadDec:B_k\ <= ((not \QuadDecoder:bQuadDec:quad_B_delayed_0\ and not \QuadDecoder:bQuadDec:quad_B_delayed_1\ and not \QuadDecoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecoder:bQuadDec:index_j\' (cost = 1):
\QuadDecoder:bQuadDec:index_j\ <= ((\QuadDecoder:bQuadDec:index_delayed_0\ and \QuadDecoder:bQuadDec:index_delayed_1\ and \QuadDecoder:bQuadDec:index_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecoder:bQuadDec:index_k\' (cost = 3):
\QuadDecoder:bQuadDec:index_k\ <= ((not \QuadDecoder:bQuadDec:index_delayed_0\ and not \QuadDecoder:bQuadDec:index_delayed_1\ and not \QuadDecoder:bQuadDec:index_delayed_2\));

Note:  Expanding virtual equation for '\QuadDecoder:Net_1151\' (cost = 0):
\QuadDecoder:Net_1151\ <= (not \QuadDecoder:Net_1251\);

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UART:BUART:counter_load\' (cost = 3):
\UART:BUART:counter_load\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART:BUART:tx_counter_tc\' (cost = 0):
\UART:BUART:tx_counter_tc\ <= (not \UART:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 2):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 2):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_3\ and \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 2):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count7_bit8_wire\ and \UART:BUART:rx_count_0\)
	OR (not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\ and \UART:BUART:rx_count_3\ and \UART:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 2):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\ and not \UART:BUART:rx_count7_bit8_wire\)
	OR (not \UART:BUART:rx_count_3\ and \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\ and \UART:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 24):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_3\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count7_bit8_wire\)
	OR (not \UART:BUART:rx_count_3\ and \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\ and \UART:BUART:rx_count7_bit8_wire\)
	OR (not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\ and \UART:BUART:rx_count_3\ and \UART:BUART:rx_count7_bit8_wire\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= (not \UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= (not \UART:BUART:rx_count_5\
	OR not \UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 7):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= (not \UART:BUART:rx_count_5\
	OR not \UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_1\' (cost = 1):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_7:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_7:g2:a0:lta_0\' (cost = 2):
\UART:BUART:sRX:MODULE_7:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 6):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal \UART:BUART:rx_postpoll\ with ( cost: 288 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_84 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 82 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \QuadDecoder:Cnt8:CounterUDB:hwCapture\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM:PWMUDB:final_capture\[75] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[291] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[301] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[311] = zero[11]
Removing Lhs of wire \QuadDecoder:Cnt8:CounterUDB:hwCapture\[542] = zero[11]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[940] = \UART:BUART:rx_bitclk\[989]
Removing Lhs of wire \UART:BUART:rx_status_0\[1039] = zero[11]
Removing Lhs of wire \UART:BUART:rx_status_6\[1049] = zero[11]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1246] = \PWM:PWMUDB:control_7\[22]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1294] = \UART:BUART:tx_ctrl_mark_last\[931]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1307] = zero[11]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1309] = zero[11]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1311] = zero[11]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1313] = \UART:BUART:rx_markspace_pre\[1054]

------------------------------------------------------
Aliased 0 equations, 14 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and \UART:BUART:rx_postpoll\)
	OR (not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -dcpsoc3 RTOS_08_NOV_2012.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 35s.500ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Wednesday, 28 May 2014 18:58:07
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=D:\RTOS_08_NOV_2012_VER_3_REV_1\RTOS_08_NOV_2012.cydsn\RTOS_08_NOV_2012.cyprj -d CY8C3246AXI-138 RTOS_08_NOV_2012.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.437ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_82 from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \QuadDecoder:Cnt8:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'U_CLOCK'. Fanout=1, Signal=Net_114
    Digital Clock 1: Automatic-assigning  clock 'SPIM_IntClock'. Fanout=1, Signal=\SPIM:Net_276\
    Digital Clock 2: Automatic-assigning  clock 'SPIS_IntClock'. Fanout=1, Signal=\SPIS:Net_81\
    Digital Clock 3: Automatic-assigning  clock 'Clock_QD'. Fanout=3, Signal=Net_183
    Digital Clock 4: Automatic-assigning  clock 'Clk_PWM'. Fanout=2, Signal=Net_96
    Digital Clock 5: Automatic-assigning  clock 'Clock'. Fanout=1, Signal=Net_93
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_82:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\QuadDecoder:Cnt8:CounterUDB:cmp_out_reg_i\:macrocell'
    Removed unused cell/equation '\QuadDecoder:Cnt8:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:mosi_from_dp_reg\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:mosi_pre_reg\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:so_send_reg\:macrocell'
    Removed unused cell/equation '\SPIS:BSPIS:es3:SPISlave:dp_clk_src\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:tc_reg_i\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clk_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_PWM, EnableOut: Constant 1
    UDB Clk/Enable \QuadDecoder:Cnt8:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_QD was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QD, EnableOut: Constant 1
    UDB Clk/Enable \QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_QD was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QD, EnableOut: Constant 1
    UDB Clk/Enable \QuadDecoder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_QD was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_QD, EnableOut: Constant 1
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:es3:SPISlave:ClkEn\: with output requested to be synchronous
        ClockIn: SPIS_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIS_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:es3:SPISlave:DpClkEn\: with output requested to be asynchronous
        ClockIn: ECLK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ECLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS:BSPIS:es3:SPISlave:PrcClkEn\: with output requested to be asynchronous
        ClockIn: ECLK(0):iocell.fb was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ECLK(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: U_CLOCK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: U_CLOCK, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: PWM_Out(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_125D:macrocell'
    Removed unused cell/equation 'Net_126D:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\QuadDecoder:Cnt8:CounterUDB:tc_i\:macrocell'
    Removed unused cell/equation '\QuadDecoder:Net_1203\\D\:macrocell'
    Removed unused cell/equation '\QuadDecoder:Net_1251\\D\:macrocell'
    Removed unused cell/equation '\QuadDecoder:bQuadDec:index_filt\\D\:macrocell'
    Removed unused cell/equation '\QuadDecoder:bQuadDec:quad_A_filt\\D\:macrocell'
    Removed unused cell/equation '\QuadDecoder:bQuadDec:quad_B_filt\\D\:macrocell'
    Removed unused cell/equation '\QuadDecoder:bQuadDec:state_0\\D\:macrocell'
    Removed unused cell/equation '\QuadDecoder:bQuadDec:state_1\\D\:macrocell'
    Removed unused cell/equation '\QuadDecoder:bQuadDec:state_2\\D\:macrocell'
    Removed unused cell/equation '\QuadDecoder:bQuadDec:state_3\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:mosi_reg\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\SPIM:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_bitclk\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_break_detect\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_break_status\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_count7_bit8\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:tx_ctrl_mark_last\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_address_detected\:macrocell'
    Removed unused cell/equation '\PWM:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = BFG1_SEL(0)
        Attributes:
            Alias: P2_3
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BFG1_SEL(0)__PA ,
            pad => BFG1_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BICM_SEL(0)
        Attributes:
            Alias: P2_2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BICM_SEL(0)__PA ,
            pad => BICM_SEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CSN(0)
        Attributes:
            Alias: P5_4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CSN(0)__PA ,
            pad => CSN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEC_INT(0)
        Attributes:
            Alias: P3_2
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEC_INT(0)__PA ,
            pad => DEC_INT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ECLK(0)
        Attributes:
            Alias: P1_7
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ECLK(0)__PA ,
            fb => Net_226 ,
            pad => ECLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ECS(0)
        Attributes:
            Alias: P1_2
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ECS(0)__PA ,
            fb => Net_227 ,
            pad => ECS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EMISO(0)
        Attributes:
            Alias: P12_6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMISO(0)__PA ,
            input => Net_250 ,
            pad => EMISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EMOSI(0)
        Attributes:
            Alias: P12_7
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EMOSI(0)__PA ,
            fb => Net_224 ,
            pad => EMOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN_CHA(0)
        Attributes:
            Alias: P6_5
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN_CHA(0)__PA ,
            fb => Net_181 ,
            pad => EN_CHA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN_CHB(0)
        Attributes:
            Alias: P6_6
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN_CHB(0)__PA ,
            fb => Net_182 ,
            pad => EN_CHB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN_SW1(0)
        Attributes:
            Alias: P6_7
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN_SW1(0)__PA ,
            pad => EN_SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = K1_SENSE(0)
        Attributes:
            Alias: P0_3
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => K1_SENSE(0)__PA ,
            pad => K1_SENSE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = K2_SENSE(0)
        Attributes:
            Alias: P4_1
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => K2_SENSE(0)__PA ,
            pad => K2_SENSE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = KEY(0)
        Attributes:
            Alias: INT
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => KEY(0)__PA ,
            pad => KEY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Key1_0(0)
        Attributes:
            Alias: P0_2
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Key1_0(0)__PA ,
            pad => Key1_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Key1_1(0)
        Attributes:
            Alias: P0_1
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Key1_1(0)__PA ,
            pad => Key1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Key1_2(0)
        Attributes:
            Alias: P0_0
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Key1_2(0)__PA ,
            pad => Key1_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Key2_0(0)
        Attributes:
            Alias: P4_0
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Key2_0(0)__PA ,
            pad => Key2_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Key2_1(0)
        Attributes:
            Alias: P12_3
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Key2_1(0)__PA ,
            pad => Key2_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Key2_2(0)
        Attributes:
            Alias: P12_2
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Key2_2(0)__PA ,
            pad => Key2_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            Alias: P5_7
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_50 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            Alias: P5_6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            input => Net_51 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MUXASEL(0)
        Attributes:
            Alias: P2_1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MUXASEL(0)__PA ,
            pad => MUXASEL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PC_VI_2SEL0(0)
        Attributes:
            Alias: P2_5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PC_VI_2SEL0(0)__PA ,
            pad => PC_VI_2SEL0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PC_VI_2SEL1(0)
        Attributes:
            Alias: P2_4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PC_VI_2SEL1(0)__PA ,
            pad => PC_VI_2SEL1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSoC_INT0(0)
        Attributes:
            Alias: P3_7
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PSoC_INT0(0)__PA ,
            pad => PSoC_INT0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSoC_INT1(0)
        Attributes:
            Alias: P3_6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PSoC_INT1(0)__PA ,
            pad => PSoC_INT1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_Out(0)__PA ,
            input => Net_106 ,
            pad => PWM_Out(0)_PAD );

    Pin : Name = RS232_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS232_RX(0)__PA ,
            fb => Net_84 ,
            pad => RS232_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS232_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS232_TX(0)__PA ,
            input => Net_80 ,
            pad => RS232_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCK(0)
        Attributes:
            Alias: P5_5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCK(0)__PA ,
            input => Net_125 ,
            pad => SCK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRC_0(0)
        Attributes:
            Alias: P2_6
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRC_0(0)__PA ,
            pad => SRC_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRC_1(0)
        Attributes:
            Alias: P2_7
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRC_1(0)__PA ,
            pad => SRC_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRC_2(0)
        Attributes:
            Alias: P12_4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRC_2(0)__PA ,
            pad => SRC_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRC_3(0)
        Attributes:
            Alias: P12_5
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRC_3(0)__PA ,
            pad => SRC_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRC_4(0)
        Attributes:
            Alias: P6_4
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRC_4(0)__PA ,
            pad => SRC_4(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_106, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_106 (fanout=1)

    MacroCell: Name=Net_125, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_125
        );
        Output = Net_125 (fanout=2)

    MacroCell: Name=Net_126, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_126
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_126
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_126
        );
        Output = Net_126 (fanout=1)

    MacroCell: Name=Net_250, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_227 * \SPIS:BSPIS:es3:SPISlave:miso_from_dp\
        );
        Output = Net_250 (fanout=1)

    MacroCell: Name=Net_51, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_51 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_51 (fanout=2)

    MacroCell: Name=Net_80, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_80 (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:control_7\ * 
              !\QuadDecoder:Cnt8:CounterUDB:count_stored_i\ * 
              \QuadDecoder:Net_1203\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Net_1203\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDecoder:Net_1260\ * 
              !\QuadDecoder:Cnt8:CounterUDB:overflow\ * 
              !\QuadDecoder:Cnt8:CounterUDB:underflow\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\ * 
              !\QuadDecoder:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:overflow\ * 
              !\QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:underflow\ * 
              !\QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:underflow\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDecoder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecoder:Net_1260\ * \QuadDecoder:Net_1203\ * 
              \QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              \QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:Net_1260\ * \QuadDecoder:Net_1203\ * 
              !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:index_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
        );
        Output = \QuadDecoder:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDecoder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDecoder:Net_1251\ * !\QuadDecoder:Net_1260\ * 
              !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:Net_1251\ * !\QuadDecoder:Net_1260\ * 
              \QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:Net_1251\ * !\QuadDecoder:Net_1260\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\
            + \QuadDecoder:Net_1251_split\
        );
        Output = \QuadDecoder:Net_1251\ (fanout=5)

    MacroCell: Name=\QuadDecoder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDecoder:Net_1251\ * !\QuadDecoder:Net_1260\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\
            + \QuadDecoder:Net_1251\ * !\QuadDecoder:Net_1260\ * 
              \QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:Net_1251\ * !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:Net_1251\ * \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\ * 
              \QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              \QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
        );
        Output = \QuadDecoder:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDecoder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:error\
            + \QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:state_1\
            + \QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:index_filt\ * 
              !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\
            + \QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_0\
        );
        Output = \QuadDecoder:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDecoder:Net_283\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDecoder:Cnt8:CounterUDB:overflow\ * 
              !\QuadDecoder:Cnt8:CounterUDB:underflow\
        );
        Output = \QuadDecoder:Net_283\ (fanout=2)

    MacroCell: Name=\QuadDecoder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Net_283\ * \QuadDecoder:Net_1251\
        );
        Output = \QuadDecoder:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDecoder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Net_283\ * !\QuadDecoder:Net_1251\
        );
        Output = \QuadDecoder:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDecoder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecoder:Net_1260\ * !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\ * 
              \QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              \QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
        );
        Output = \QuadDecoder:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDecoder:bQuadDec:index_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \QuadDecoder:bQuadDec:index_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDecoder:bQuadDec:index_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:bQuadDec:index_delayed_0\
        );
        Output = \QuadDecoder:bQuadDec:index_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDecoder:bQuadDec:index_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:bQuadDec:index_delayed_1\
        );
        Output = \QuadDecoder:bQuadDec:index_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDecoder:bQuadDec:index_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecoder:bQuadDec:index_delayed_0\ * 
              !\QuadDecoder:bQuadDec:index_delayed_1\ * 
              !\QuadDecoder:bQuadDec:index_delayed_2\ * 
              \QuadDecoder:bQuadDec:index_filt\
            + \QuadDecoder:bQuadDec:index_delayed_0\ * 
              \QuadDecoder:bQuadDec:index_delayed_1\ * 
              \QuadDecoder:bQuadDec:index_delayed_2\ * 
              !\QuadDecoder:bQuadDec:index_filt\
        );
        Output = \QuadDecoder:bQuadDec:index_filt\ (fanout=3)

    MacroCell: Name=\QuadDecoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_181
        );
        Output = \QuadDecoder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDecoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDecoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDecoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDecoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDecoder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecoder:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDecoder:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDecoder:bQuadDec:quad_A_delayed_2\ * 
              \QuadDecoder:bQuadDec:quad_A_filt\
            + \QuadDecoder:bQuadDec:quad_A_delayed_0\ * 
              \QuadDecoder:bQuadDec:quad_A_delayed_1\ * 
              \QuadDecoder:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDecoder:bQuadDec:quad_A_filt\
        );
        Output = \QuadDecoder:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDecoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_182
        );
        Output = \QuadDecoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDecoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDecoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDecoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDecoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDecoder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecoder:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDecoder:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDecoder:bQuadDec:quad_B_delayed_2\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\
            + \QuadDecoder:bQuadDec:quad_B_delayed_0\ * 
              \QuadDecoder:bQuadDec:quad_B_delayed_1\ * 
              \QuadDecoder:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\
        );
        Output = \QuadDecoder:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDecoder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_B_filt\ * 
              \QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
        );
        Output = \QuadDecoder:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDecoder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
        );
        Output = \QuadDecoder:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_227
        );
        Output = \SPIS:BSPIS:es3:SPISlave:inv_ss\ (fanout=2)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_226)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_224
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_tmp\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_224 * !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
            + \SPIS:BSPIS:es3:SPISlave:count_3\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS:BSPIS:es3:SPISlave:count_2\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + !\SPIS:BSPIS:es3:SPISlave:count_0\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:tx_load\ (fanout=3)

    MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ * 
              \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_84 * !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count7_bit8_wire\ * 
              \UART:BUART:pollcount_0\
            + !Net_84 * !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_2\ * 
              \UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * \UART:BUART:pollcount_0\
            + !Net_84 * \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * \UART:BUART:pollcount_0\
            + Net_84 * !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count7_bit8_wire\ * 
              !\UART:BUART:pollcount_0\
            + Net_84 * !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_2\ * 
              \UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * !\UART:BUART:pollcount_0\
            + Net_84 * \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_84 * !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count7_bit8_wire\ * 
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_1_split\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=3)

    MacroCell: Name=\UART:BUART:pollcount_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_84 * !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_2\ * 
              \UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * \UART:BUART:pollcount_1\
            + !Net_84 * \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * \UART:BUART:pollcount_1\
            + Net_84 * !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count7_bit8_wire\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + Net_84 * !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_2\ * 
              \UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * !\UART:BUART:pollcount_1\ * 
              \UART:BUART:pollcount_0\
            + Net_84 * \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * !\UART:BUART:pollcount_1\ * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count7_bit8_wire\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_2\ * 
              \UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * \UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * \UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              !\UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_2\ * 
              \UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_break_detect\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_break_detect\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\ * 
              !\UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_count7_bit8_wire\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
            + !\UART:BUART:rx_count7_tc\ * !\UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_count7_bit8_wire\ (fanout=11)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_84
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_84 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=13)

    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_break_detect\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_state_1\ (fanout=13)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_2\
            + \UART:BUART:rx_state_2_split\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=12)

    MacroCell: Name=\UART:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_84 * !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\ * 
              !\UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_96 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_183 ,
            cs_addr_2 => \QuadDecoder:Net_1251\ ,
            cs_addr_1 => \QuadDecoder:Cnt8:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDecoder:Cnt8:CounterUDB:reload\ ,
            z0_comb => \QuadDecoder:Cnt8:CounterUDB:underflow\ ,
            f0_comb => \QuadDecoder:Cnt8:CounterUDB:overflow\ ,
            ce1_comb => \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDecoder:Cnt8:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDecoder:Cnt8:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_50 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIS:BSPIS:es3:SPISlave:sR8:Dp:u0\
        PORT MAP (
            clock => Net_226 ,
            cs_addr_2 => \SPIS:BSPIS:es3:SPISlave:inv_ss\ ,
            cs_addr_0 => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
            route_si => \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ ,
            f1_load => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
            so_comb => \SPIS:BSPIS:es3:SPISlave:miso_from_dp\ ,
            f0_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_114 ,
            cs_addr_2 => \UART:BUART:rx_state_1\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_114 ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_114 ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100001111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => \QuadDecoder:Net_1260\ ,
            clock => Net_183 ,
            status_6 => \QuadDecoder:Cnt8:CounterUDB:status_6\ ,
            status_5 => \QuadDecoder:Cnt8:CounterUDB:status_5\ ,
            status_3 => \QuadDecoder:Cnt8:CounterUDB:status_3\ ,
            status_2 => \QuadDecoder:Cnt8:CounterUDB:status_2\ ,
            status_1 => \QuadDecoder:Cnt8:CounterUDB:underflow\ ,
            status_0 => \QuadDecoder:Cnt8:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDecoder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_183 ,
            status_3 => \QuadDecoder:bQuadDec:error\ ,
            status_2 => \QuadDecoder:Net_1260\ ,
            status_1 => \QuadDecoder:Net_611\ ,
            status_0 => \QuadDecoder:Net_530\ ,
            interrupt => Net_225 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:es3:SPISlave:RxStsReg\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            status_6 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ ,
            status_4 => \SPIS:BSPIS:es3:SPISlave:rx_status_4\ ,
            status_3 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
            interrupt => Net_137 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS:BSPIS:es3:SPISlave:TxStsReg\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            status_6 => \SPIS:BSPIS:es3:SPISlave:byte_complete\ ,
            status_2 => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS:BSPIS:es3:SPISlave:tx_status_1\ ,
            status_0 => \SPIS:BSPIS:es3:SPISlave:tx_status_0\ ,
            interrupt => Net_135 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_114 ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            status_1 => \UART:BUART:rx_status_1\ ,
            interrupt => Net_86 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_114 ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_85 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_1\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
            out => \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_2\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
            out => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_3\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ ,
            out => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_4\
        PORT MAP (
            clock => \SPIS:Net_81\ ,
            in => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
            out => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_96 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_183 ,
            control_7 => \QuadDecoder:Cnt8:CounterUDB:control_7\ ,
            control_6 => \QuadDecoder:Cnt8:CounterUDB:control_6\ ,
            control_5 => \QuadDecoder:Cnt8:CounterUDB:control_5\ ,
            control_4 => \QuadDecoder:Cnt8:CounterUDB:control_4\ ,
            control_3 => \QuadDecoder:Cnt8:CounterUDB:control_3\ ,
            control_2 => \QuadDecoder:Cnt8:CounterUDB:control_2\ ,
            control_1 => \QuadDecoder:Cnt8:CounterUDB:control_1\ ,
            control_0 => \QuadDecoder:Cnt8:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPIS:BSPIS:es3:SPISlave:BitCounter\
        PORT MAP (
            clock => Net_226 ,
            reset => Net_227 ,
            enable => \SPIS:BSPIS:es3:SPISlave:inv_ss\ ,
            count_6 => \SPIS:BSPIS:es3:SPISlave:count_6\ ,
            count_5 => \SPIS:BSPIS:es3:SPISlave:count_5\ ,
            count_4 => \SPIS:BSPIS:es3:SPISlave:count_4\ ,
            count_3 => \SPIS:BSPIS:es3:SPISlave:count_3\ ,
            count_2 => \SPIS:BSPIS:es3:SPISlave:count_2\ ,
            count_1 => \SPIS:BSPIS:es3:SPISlave:count_1\ ,
            count_0 => \SPIS:BSPIS:es3:SPISlave:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_114 ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110110"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\RTX51:ISR\
        PORT MAP (
            interrupt => Net_93_local );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\SPIS:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_137 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\SPIS:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_135 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_86 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_85 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_86 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_QD
        PORT MAP (
            interrupt => Net_225 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =k_isr
        PORT MAP (
            interrupt => Net_31 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    6 :    2 :    8 :  75.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   38 :   34 :   72 :  52.78%
UDB Macrocells                :   88 :  104 :  192 :  45.83%
UDB Unique Pterms             :  173 :  211 :  384 :  45.05%
UDB Total Pterms              :  197 :      :      : 
UDB Datapath Cells            :    7 :   17 :   24 :  29.17%
UDB Status Cells              :    9 :   15 :   24 :  37.50%
            StatusI Registers :    8 
                   Sync Cells :    4 (in 1 status cell)
UDB Control Cells             :    5 :   19 :   24 :  20.83%
            Control Registers :    2 
                 Count7 Cells :    3 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    8 :   24 :   32 :  25.00%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    1 :    1 :   0.00%
Comparator Fixed Blocks       :    0 :    2 :    2 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.906ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 2s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : BFG1_SEL(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : BICM_SEL(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : CSN(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : DEC_INT(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ECLK(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : ECS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : EMISO(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : EMOSI(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : EN_CHA(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : EN_CHB(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : EN_SW1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : K1_SENSE(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : K2_SENSE(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : KEY(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Key1_0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Key1_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Key1_2(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Key2_0(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Key2_1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Key2_2(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : MISO(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : MOSI(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : MUXASEL(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : PC_VI_2SEL0(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : PC_VI_2SEL1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : PSoC_INT0(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : PSoC_INT1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : RS232_RX(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : RS232_TX(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : SCK(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SRC_0(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SRC_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SRC_2(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SRC_3(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : SRC_4(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 3s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.91
                   Pterms :            5.75
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 1s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.015ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 885, final cost is 885 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :      10.88 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_51, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_51 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:mosi_from_dp\
            + !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:mosi_from_dp\
        );
        Output = Net_51 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1_split\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_84 * !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_2\ * 
              \UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * \UART:BUART:pollcount_1\
            + !Net_84 * \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * \UART:BUART:pollcount_1\
            + Net_84 * !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count7_bit8_wire\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + Net_84 * !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_2\ * 
              \UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * !\UART:BUART:pollcount_1\ * 
              \UART:BUART:pollcount_0\
            + Net_84 * \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * !\UART:BUART:pollcount_1\ * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count7_bit8_wire\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_2\ * 
              \UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * \UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * \UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !Net_84 * !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count7_bit8_wire\ * 
              \UART:BUART:pollcount_0\
            + !Net_84 * !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_2\ * 
              \UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * \UART:BUART:pollcount_0\
            + !Net_84 * \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * \UART:BUART:pollcount_0\
            + Net_84 * !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count7_bit8_wire\ * 
              !\UART:BUART:pollcount_0\
            + Net_84 * !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_2\ * 
              \UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * !\UART:BUART:pollcount_0\
            + Net_84 * \UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_84 * !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count7_bit8_wire\ * 
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_1_split\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_250, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_227 * \SPIS:BSPIS:es3:SPISlave:miso_from_dp\
        );
        Output = Net_250 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:inv_ss\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_227
        );
        Output = \SPIS:BSPIS:es3:SPISlave:inv_ss\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:ld_ident\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              \SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:ld_ident\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * \SPIM:BSPIM:ld_ident\
        );
        Output = \SPIM:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_50 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_224 * !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
            + \SPIS:BSPIS:es3:SPISlave:count_3\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS:BSPIS:es3:SPISlave:count_2\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + \SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
            + !\SPIS:BSPIS:es3:SPISlave:count_0\ * 
              \SPIS:BSPIS:es3:SPISlave:mosi_tmp\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_tmp\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_226)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_224
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:tx_load\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:tx_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_3\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_2\ * 
              !\SPIS:BSPIS:es3:SPISlave:count_1\ * 
              \SPIS:BSPIS:es3:SPISlave:count_0\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDecoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDecoder:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIS:BSPIS:es3:SPISlave:sR8:Dp:u0\
    PORT MAP (
        clock => Net_226 ,
        cs_addr_2 => \SPIS:BSPIS:es3:SPISlave:inv_ss\ ,
        cs_addr_0 => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
        route_si => \SPIS:BSPIS:es3:SPISlave:mosi_to_dp\ ,
        f1_load => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
        so_comb => \SPIS:BSPIS:es3:SPISlave:miso_from_dp\ ,
        f0_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

count7cell: Name =\SPIS:BSPIS:es3:SPISlave:BitCounter\
    PORT MAP (
        clock => Net_226 ,
        reset => Net_227 ,
        enable => \SPIS:BSPIS:es3:SPISlave:inv_ss\ ,
        count_6 => \SPIS:BSPIS:es3:SPISlave:count_6\ ,
        count_5 => \SPIS:BSPIS:es3:SPISlave:count_5\ ,
        count_4 => \SPIS:BSPIS:es3:SPISlave:count_4\ ,
        count_3 => \SPIS:BSPIS:es3:SPISlave:count_3\ ,
        count_2 => \SPIS:BSPIS:es3:SPISlave:count_2\ ,
        count_1 => \SPIS:BSPIS:es3:SPISlave:count_1\ ,
        count_0 => \SPIS:BSPIS:es3:SPISlave:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecoder:Net_1251\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDecoder:Net_1251\ * !\QuadDecoder:Net_1260\ * 
              !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:Net_1251\ * !\QuadDecoder:Net_1260\ * 
              \QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:Net_1251\ * !\QuadDecoder:Net_1260\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\
            + \QuadDecoder:Net_1251_split\
        );
        Output = \QuadDecoder:Net_1251\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecoder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecoder:Net_1260\ * !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\ * 
              \QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              \QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
        );
        Output = \QuadDecoder:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDecoder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDecoder:Net_1251\ * !\QuadDecoder:Net_1260\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\
            + \QuadDecoder:Net_1251\ * !\QuadDecoder:Net_1260\ * 
              \QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:Net_1251\ * !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:Net_1251\ * \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\ * 
              \QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              \QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
        );
        Output = \QuadDecoder:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_4\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ ,
        out => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_2\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ ,
        out => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_3\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun\ ,
        out => \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecoder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
        );
        Output = \QuadDecoder:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecoder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecoder:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDecoder:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDecoder:bQuadDec:quad_A_delayed_2\ * 
              \QuadDecoder:bQuadDec:quad_A_filt\
            + \QuadDecoder:bQuadDec:quad_A_delayed_0\ * 
              \QuadDecoder:bQuadDec:quad_A_delayed_1\ * 
              \QuadDecoder:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDecoder:bQuadDec:quad_A_filt\
        );
        Output = \QuadDecoder:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDecoder:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDecoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDecoder:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_181
        );
        Output = \QuadDecoder:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecoder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecoder:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDecoder:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDecoder:bQuadDec:quad_B_delayed_2\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\
            + \QuadDecoder:bQuadDec:quad_B_delayed_0\ * 
              \QuadDecoder:bQuadDec:quad_B_delayed_1\ * 
              \QuadDecoder:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\
        );
        Output = \QuadDecoder:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_182
        );
        Output = \QuadDecoder:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDecoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDecoder:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_126, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * !Net_126
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !Net_126
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * !Net_126
        );
        Output = Net_126 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_125, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * Net_125
        );
        Output = Net_125 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_84 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=7)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:byte_complete\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ * 
              !\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ * 
              \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\SPIS:BSPIS:es3:SPISlave:TxStsReg\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        status_6 => \SPIS:BSPIS:es3:SPISlave:byte_complete\ ,
        status_2 => \SPIS:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS:BSPIS:es3:SPISlave:tx_status_1\ ,
        status_0 => \SPIS:BSPIS:es3:SPISlave:tx_status_0\ ,
        interrupt => Net_135 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_84 * !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_break_detect\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_break_detect\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_break_detect\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\ * 
              !\UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_break_detect\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\ * 
              !\UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_break_detect\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * \UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_5\ * \UART:BUART:rx_count7_bit8_wire\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_break_detect\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
            + \UART:BUART:rx_state_1\ * \UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * \UART:BUART:rx_break_detect\
        );
        Output = \UART:BUART:rx_state_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =\SPIS:BSPIS:es3:SPISlave:sync_1\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        in => \SPIS:BSPIS:es3:SPISlave:tx_load\ ,
        out => \SPIS:BSPIS:es3:SPISlave:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecoder:bQuadDec:index_delayed_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \QuadDecoder:bQuadDec:index_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_3\ * !\UART:BUART:rx_count_2\ * 
              !\UART:BUART:rx_count_1\ * !\UART:BUART:rx_count_0\ * 
              !\UART:BUART:rx_count7_bit8_wire\
            + !\UART:BUART:rx_count_3\ * \UART:BUART:rx_count_2\ * 
              \UART:BUART:rx_count_1\ * \UART:BUART:rx_count_0\ * 
              \UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_count7_bit8_wire\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
            + !\UART:BUART:rx_count7_tc\ * !\UART:BUART:rx_count7_bit8_wire\
        );
        Output = \UART:BUART:rx_count7_bit8_wire\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDecoder:Cnt8:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => \QuadDecoder:Net_1260\ ,
        clock => Net_183 ,
        status_6 => \QuadDecoder:Cnt8:CounterUDB:status_6\ ,
        status_5 => \QuadDecoder:Cnt8:CounterUDB:status_5\ ,
        status_3 => \QuadDecoder:Cnt8:CounterUDB:status_3\ ,
        status_2 => \QuadDecoder:Cnt8:CounterUDB:status_2\ ,
        status_1 => \QuadDecoder:Cnt8:CounterUDB:underflow\ ,
        status_0 => \QuadDecoder:Cnt8:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecoder:Net_1203\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecoder:Net_1260\ * \QuadDecoder:Net_1203\ * 
              \QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              \QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:Net_1260\ * \QuadDecoder:Net_1203\ * 
              !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:index_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
        );
        Output = \QuadDecoder:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecoder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:quad_B_filt\ * 
              \QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              \QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:error\ * !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
        );
        Output = \QuadDecoder:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:control_7\ * 
              !\QuadDecoder:Cnt8:CounterUDB:count_stored_i\ * 
              \QuadDecoder:Net_1203\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecoder:bQuadDec:index_filt\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDecoder:bQuadDec:index_delayed_0\ * 
              !\QuadDecoder:bQuadDec:index_delayed_1\ * 
              !\QuadDecoder:bQuadDec:index_delayed_2\ * 
              \QuadDecoder:bQuadDec:index_filt\
            + \QuadDecoder:bQuadDec:index_delayed_0\ * 
              \QuadDecoder:bQuadDec:index_delayed_1\ * 
              \QuadDecoder:bQuadDec:index_delayed_2\ * 
              !\QuadDecoder:bQuadDec:index_filt\
        );
        Output = \QuadDecoder:bQuadDec:index_filt\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecoder:bQuadDec:index_delayed_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:bQuadDec:index_delayed_1\
        );
        Output = \QuadDecoder:bQuadDec:index_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecoder:bQuadDec:index_delayed_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:bQuadDec:index_delayed_0\
        );
        Output = \QuadDecoder:bQuadDec:index_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Net_1203\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_114 ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110110"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecoder:Net_283\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDecoder:Cnt8:CounterUDB:overflow\ * 
              !\QuadDecoder:Cnt8:CounterUDB:underflow\
        );
        Output = \QuadDecoder:Net_283\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecoder:Net_1260\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:error\
            + \QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:state_1\
            + \QuadDecoder:Net_1260\ * \QuadDecoder:bQuadDec:state_0\
            + !\QuadDecoder:bQuadDec:quad_A_filt\ * 
              !\QuadDecoder:bQuadDec:quad_B_filt\ * 
              !\QuadDecoder:bQuadDec:index_filt\ * 
              !\QuadDecoder:bQuadDec:state_1\ * 
              !\QuadDecoder:bQuadDec:state_0\
            + \QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_1\
            + \QuadDecoder:bQuadDec:error\ * \QuadDecoder:bQuadDec:state_0\
        );
        Output = \QuadDecoder:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDecoder:Net_1260\ * 
              !\QuadDecoder:Cnt8:CounterUDB:overflow\ * 
              !\QuadDecoder:Cnt8:CounterUDB:underflow\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecoder:Net_530\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Net_283\ * \QuadDecoder:Net_1251\
        );
        Output = \QuadDecoder:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecoder:Net_611\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Net_283\ * !\QuadDecoder:Net_1251\
        );
        Output = \QuadDecoder:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:overflow\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:overflow\ * 
              !\QuadDecoder:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDecoder:Cnt8:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_183 ,
        cs_addr_2 => \QuadDecoder:Net_1251\ ,
        cs_addr_1 => \QuadDecoder:Cnt8:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDecoder:Cnt8:CounterUDB:reload\ ,
        z0_comb => \QuadDecoder:Cnt8:CounterUDB:underflow\ ,
        f0_comb => \QuadDecoder:Cnt8:CounterUDB:overflow\ ,
        ce1_comb => \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDecoder:Cnt8:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDecoder:Cnt8:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\QuadDecoder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_183 ,
        status_3 => \QuadDecoder:bQuadDec:error\ ,
        status_2 => \QuadDecoder:Net_1260\ ,
        status_1 => \QuadDecoder:Net_611\ ,
        status_0 => \QuadDecoder:Net_530\ ,
        interrupt => Net_225 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDecoder:Cnt8:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_183 ,
        control_7 => \QuadDecoder:Cnt8:CounterUDB:control_7\ ,
        control_6 => \QuadDecoder:Cnt8:CounterUDB:control_6\ ,
        control_5 => \QuadDecoder:Cnt8:CounterUDB:control_5\ ,
        control_4 => \QuadDecoder:Cnt8:CounterUDB:control_4\ ,
        control_3 => \QuadDecoder:Cnt8:CounterUDB:control_3\ ,
        control_2 => \QuadDecoder:Cnt8:CounterUDB:control_2\ ,
        control_1 => \QuadDecoder:Cnt8:CounterUDB:control_1\ ,
        control_0 => \QuadDecoder:Cnt8:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_1\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_postpoll\ * 
              \UART:BUART:rx_state_2\
            + \UART:BUART:rx_state_2_split\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_84
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:underflow\ * 
              !\QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:underflow\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_114 ,
        cs_addr_2 => \UART:BUART:rx_state_1\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_114 ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        status_1 => \UART:BUART:rx_status_1\ ,
        interrupt => Net_86 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_80, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_80 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_114 ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_114 ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_85 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_106, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_106 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_96) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\ * 
              !\QuadDecoder:Cnt8:CounterUDB:prevCompare\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\QuadDecoder:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_183) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDecoder:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \QuadDecoder:Cnt8:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_96 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_96 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_114) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ * 
              !\SPIS:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\
        );
        Output = \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_114 ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100001111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIS:BSPIS:es3:SPISlave:RxStsReg\
    PORT MAP (
        clock => \SPIS:Net_81\ ,
        status_6 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS:BSPIS:es3:SPISlave:rx_buf_overrun\ ,
        status_4 => \SPIS:BSPIS:es3:SPISlave:rx_status_4\ ,
        status_3 => \SPIS:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ ,
        interrupt => Net_137 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\RTX51:ISR\
        PORT MAP (
            interrupt => Net_93_local );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\SPIS:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_137 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\SPIS:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_135 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_86 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_85 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_86 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =isr_QD
        PORT MAP (
            interrupt => Net_225 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(9)] 
    interrupt: Name =k_isr
        PORT MAP (
            interrupt => Net_31 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Key1_2(0)
    Attributes:
        Alias: P0_0
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Key1_2(0)__PA ,
        pad => Key1_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Key1_1(0)
    Attributes:
        Alias: P0_1
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Key1_1(0)__PA ,
        pad => Key1_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Key1_0(0)
    Attributes:
        Alias: P0_2
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Key1_0(0)__PA ,
        pad => Key1_0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = K1_SENSE(0)
    Attributes:
        Alias: P0_3
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => K1_SENSE(0)__PA ,
        pad => K1_SENSE(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = ECS(0)
    Attributes:
        Alias: P1_2
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ECS(0)__PA ,
        fb => Net_227 ,
        pad => ECS(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ECLK(0)
    Attributes:
        Alias: P1_7
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ECLK(0)__PA ,
        fb => Net_226 ,
        pad => ECLK(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = MUXASEL(0)
    Attributes:
        Alias: P2_1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MUXASEL(0)__PA ,
        pad => MUXASEL(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = BICM_SEL(0)
    Attributes:
        Alias: P2_2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BICM_SEL(0)__PA ,
        pad => BICM_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BFG1_SEL(0)
    Attributes:
        Alias: P2_3
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BFG1_SEL(0)__PA ,
        pad => BFG1_SEL(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PC_VI_2SEL1(0)
    Attributes:
        Alias: P2_4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PC_VI_2SEL1(0)__PA ,
        pad => PC_VI_2SEL1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PC_VI_2SEL0(0)
    Attributes:
        Alias: P2_5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PC_VI_2SEL0(0)__PA ,
        pad => PC_VI_2SEL0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SRC_0(0)
    Attributes:
        Alias: P2_6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRC_0(0)__PA ,
        pad => SRC_0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SRC_1(0)
    Attributes:
        Alias: P2_7
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRC_1(0)__PA ,
        pad => SRC_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = DEC_INT(0)
    Attributes:
        Alias: P3_2
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEC_INT(0)__PA ,
        pad => DEC_INT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PSoC_INT1(0)
    Attributes:
        Alias: P3_6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PSoC_INT1(0)__PA ,
        pad => PSoC_INT1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PSoC_INT0(0)
    Attributes:
        Alias: P3_7
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PSoC_INT0(0)__PA ,
        pad => PSoC_INT0(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Key2_0(0)
    Attributes:
        Alias: P4_0
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Key2_0(0)__PA ,
        pad => Key2_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = K2_SENSE(0)
    Attributes:
        Alias: P4_1
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => K2_SENSE(0)__PA ,
        pad => K2_SENSE(0)_PAD );
    Properties:
    {
    }

Port 5 generates interrupt for logical port:
    logicalport: Name =KEY
        PORT MAP (
            in_clock_en => tmpOE__PWM_Out_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__PWM_Out_net_0 ,
            out_reset => zero ,
            interrupt => Net_31 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "e793b87f-231c-4875-8411-f0ab1b32618e"
            init_dr_st = "0"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = "INT"
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = RS232_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS232_TX(0)__PA ,
        input => Net_80 ,
        pad => RS232_TX(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RS232_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS232_RX(0)__PA ,
        fb => Net_84 ,
        pad => RS232_RX(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = KEY(0)
    Attributes:
        Alias: INT
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => KEY(0)__PA ,
        pad => KEY(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CSN(0)
    Attributes:
        Alias: P5_4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CSN(0)__PA ,
        pad => CSN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCK(0)
    Attributes:
        Alias: P5_5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCK(0)__PA ,
        input => Net_125 ,
        pad => SCK(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MOSI(0)
    Attributes:
        Alias: P5_6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        input => Net_51 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MISO(0)
    Attributes:
        Alias: P5_7
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_50 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=4]: 
Pin : Name = SRC_4(0)
    Attributes:
        Alias: P6_4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRC_4(0)__PA ,
        pad => SRC_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = EN_CHA(0)
    Attributes:
        Alias: P6_5
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN_CHA(0)__PA ,
        fb => Net_181 ,
        pad => EN_CHA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = EN_CHB(0)
    Attributes:
        Alias: P6_6
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN_CHB(0)__PA ,
        fb => Net_182 ,
        pad => EN_CHB(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EN_SW1(0)
    Attributes:
        Alias: P6_7
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN_SW1(0)__PA ,
        pad => EN_SW1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Key2_2(0)
    Attributes:
        Alias: P12_2
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Key2_2(0)__PA ,
        pad => Key2_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Key2_1(0)
    Attributes:
        Alias: P12_3
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Key2_1(0)__PA ,
        pad => Key2_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SRC_2(0)
    Attributes:
        Alias: P12_4
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRC_2(0)__PA ,
        pad => SRC_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SRC_3(0)
    Attributes:
        Alias: P12_5
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRC_3(0)__PA ,
        pad => SRC_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = EMISO(0)
    Attributes:
        Alias: P12_6
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMISO(0)__PA ,
        input => Net_250 ,
        pad => EMISO(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = EMOSI(0)
    Attributes:
        Alias: P12_7
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EMOSI(0)__PA ,
        fb => Net_224 ,
        pad => EMOSI(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = PWM_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_Out(0)__PA ,
        input => Net_106 ,
        pad => PWM_Out(0)_PAD );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_114 ,
            dclk_0 => Net_114_local ,
            dclk_glb_1 => \SPIM:Net_276\ ,
            dclk_1 => \SPIM:Net_276_local\ ,
            dclk_glb_2 => \SPIS:Net_81\ ,
            dclk_2 => \SPIS:Net_81_local\ ,
            dclk_glb_3 => Net_183 ,
            dclk_3 => Net_183_local ,
            dclk_glb_4 => Net_96 ,
            dclk_4 => Net_96_local ,
            dclk_glb_5 => Net_93 ,
            dclk_5 => Net_93_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |      Key1_2(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |      Key1_1(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |      Key1_0(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |    K1_SENSE(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |         ECS(0) | FB(Net_227)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |        ECLK(0) | FB(Net_226)
-----+-----+-------+-----------+------------------+----------------+------------
   2 |   1 |     * |      NONE |         CMOS_OUT |     MUXASEL(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |    BICM_SEL(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |    BFG1_SEL(0) | 
     |   4 |     * |      NONE |         CMOS_OUT | PC_VI_2SEL1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT | PC_VI_2SEL0(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |       SRC_0(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |       SRC_1(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
   3 |   2 |     * |      NONE |         CMOS_OUT |     DEC_INT(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |   PSoC_INT1(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |   PSoC_INT0(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |      Key2_0(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP |    K2_SENSE(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
   5 |   0 |     * |      NONE |         CMOS_OUT |    RS232_TX(0) | In(Net_80)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |    RS232_RX(0) | FB(Net_84)
     |   2 |     * |   FALLING |     HI_Z_DIGITAL |         KEY(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |         CSN(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |         SCK(0) | In(Net_125)
     |   6 |     * |      NONE |         CMOS_OUT |        MOSI(0) | In(Net_51)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |        MISO(0) | FB(Net_50)
-----+-----+-------+-----------+------------------+----------------+------------
   6 |   4 |     * |      NONE |         CMOS_OUT |       SRC_4(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      EN_CHA(0) | FB(Net_181)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      EN_CHB(0) | FB(Net_182)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      EN_SW1(0) | 
-----+-----+-------+-----------+------------------+----------------+------------
  12 |   2 |     * |      NONE |     HI_Z_DIGITAL |      Key2_2(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      Key2_1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |       SRC_2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |       SRC_3(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |       EMISO(0) | In(Net_250)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |       EMOSI(0) | FB(Net_224)
-----+-----+-------+-----------+------------------+----------------+------------
  15 |   1 |       |      NONE |         CMOS_OUT |     PWM_Out(0) | In(Net_106)
--------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.078ms
Digital Placement phase: Elapsed time ==> 34s.640ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 31s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.187ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.578ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RTOS_08_NOV_2012_timing.html.
Static timing analysis phase: Elapsed time ==> 7s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 2s.656ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 83s.296ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 83s.562ms
API generation phase: Elapsed time ==> 9s.484ms
Dependency generation phase: Elapsed time ==> 0s.171ms
Cleanup phase: Elapsed time ==> 0s.000ms
