Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  6 07:23:30 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 217 register/latch pins with no clock driven by root clock pin: pclk_cam (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mc/FSM_sequential_ws_c_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mc/FSM_sequential_ws_c_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: mc/FSM_sequential_ws_c_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mc/pg0/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mc/pg0/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mc/pg0/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mc/pg1/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: mc/pg1/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mc/pg1/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: vga0/pixel_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 591 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.149     -164.974                    153               134225        0.016        0.000                      0               134225        4.500        0.000                       0                 46842  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.149     -164.974                    153               134225        0.016        0.000                      0               134225        4.500        0.000                       0                 46842  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          153  Failing Endpoints,  Worst Slack       -5.149ns,  Total Violation     -164.974ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.149ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.641ns  (logic 5.827ns (39.798%)  route 8.814ns (60.202%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.610     5.212    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y115        FDRE                                         r  mc/FSM_sequential_rs_c_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  mc/FSM_sequential_rs_c_reg[1]_rep__1/Q
                         net (fo=128, routed)         0.910     6.578    mc/FSM_sequential_rs_c_reg[1]_rep__1_n_0
    SLICE_X66Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.702 r  mc/dout[0]_i_126/O
                         net (fo=114, routed)         0.839     7.542    mc/cbuff/genblk1[0].bf/dout_reg[0]_i_124_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  mc/cbuff/genblk1[0].bf/dout[0]_i_151/O
                         net (fo=2, routed)           0.592     8.257    mc/cbuff/genblk1[0].bf/dout[0]_i_151_n_0
    SLICE_X68Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.381 r  mc/cbuff/genblk1[0].bf/dout[0]_i_154/O
                         net (fo=1, routed)           0.000     8.381    mc/cbuff/genblk1[0].bf/dout[0]_i_154_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.782 r  mc/cbuff/genblk1[0].bf/dout_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000     8.782    mc/cbuff/genblk1[0].bf/dout_reg[0]_i_124_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.004 r  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_193/O[0]
                         net (fo=2, routed)           0.751     9.756    mc/cbuff/genblk1[0].bf/dout_reg[3]_i_193_n_7
    SLICE_X70Y107        LUT6 (Prop_lut6_I2_O)        0.299    10.055 r  mc/cbuff/genblk1[0].bf/dout[3]_i_194/O
                         net (fo=2, routed)           0.622    10.677    mc/cbuff/genblk1[0].bf/dout[3]_i_194_n_0
    SLICE_X71Y109        LUT6 (Prop_lut6_I2_O)        0.124    10.801 r  mc/cbuff/genblk1[0].bf/dout[3]_i_197/O
                         net (fo=1, routed)           0.000    10.801    mc/cbuff/genblk1[0].bf/dout[3]_i_197_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.351 r  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    11.351    mc/cbuff/genblk1[0].bf/dout_reg[3]_i_140_n_0
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.573 r  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_136/O[0]
                         net (fo=3, routed)           0.783    12.356    mc_n_192
    SLICE_X65Y108        LUT3 (Prop_lut3_I0_O)        0.299    12.655 r  dout[3]_i_74/O
                         net (fo=1, routed)           0.904    13.558    dout[3]_i_74_n_0
    SLICE_X72Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.065 r  dout_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.065    dout_reg[3]_i_61_n_0
    SLICE_X72Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.287 r  dout_reg[3]_i_68/O[0]
                         net (fo=3, routed)           0.894    15.181    dout_reg[3]_i_68_n_7
    SLICE_X77Y113        LUT3 (Prop_lut3_I0_O)        0.299    15.480 r  dout[3]_i_47/O
                         net (fo=1, routed)           0.334    15.814    mc/cbuff/genblk1[0].bf/dout[3]_i_32_0[1]
    SLICE_X76Y111        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    16.361 f  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_18/O[2]
                         net (fo=3, routed)           0.442    16.803    sums[23][0]_0[14]
    SLICE_X77Y112        LUT1 (Prop_lut1_I0_O)        0.301    17.104 r  dout[3]_i_43/O
                         net (fo=1, routed)           0.000    17.104    p_0_in[14]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.684 r  dout_reg[3]_i_17/O[2]
                         net (fo=2, routed)           0.849    18.533    alu/sum_abs[0]0[14]
    SLICE_X78Y111        LUT6 (Prop_lut6_I0_O)        0.302    18.835 r  alu/dout[3]_i_6/O
                         net (fo=1, routed)           0.352    19.186    alu/dout[3]_i_6_n_0
    SLICE_X78Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.310 r  alu/dout[3]_i_1/O
                         net (fo=4, routed)           0.543    19.854    alu/check_sign
    SLICE_X78Y108        FDSE                                         r  alu/dout_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.583    15.005    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X78Y108        FDSE                                         r  alu/dout_reg[2]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X78Y108        FDSE (Setup_fdse_C_S)       -0.524    14.705    alu/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -19.854    
  -------------------------------------------------------------------
                         slack                                 -5.149    

Slack (VIOLATED) :        -5.037ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.616ns  (logic 5.404ns (36.972%)  route 9.212ns (63.028%))
  Logic Levels:           18  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.612     5.214    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y114        FDRE                                         r  mc/FSM_sequential_rs_c_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.456     5.670 f  mc/FSM_sequential_rs_c_reg[0]_rep__1/Q
                         net (fo=42, routed)          0.946     6.616    mc/LED_OBUF[3]
    SLICE_X71Y119        LUT2 (Prop_lut2_I1_O)        0.124     6.740 f  mc/dout[8]_i_126/O
                         net (fo=134, routed)         0.902     7.642    mc/cbuff/genblk1[1].bf/dout[11]_i_370_0
    SLICE_X75Y124        LUT6 (Prop_lut6_I4_O)        0.124     7.766 r  mc/cbuff/genblk1[1].bf/dout[11]_i_446/O
                         net (fo=2, routed)           0.673     8.439    mc/cbuff/genblk1[1].bf/dout[11]_i_446_n_0
    SLICE_X74Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.563 r  mc/cbuff/genblk1[1].bf/dout[11]_i_355/O
                         net (fo=2, routed)           0.577     9.139    mc/cbuff/genblk1[1].bf/dout[11]_i_355_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I0_O)        0.124     9.263 r  mc/cbuff/genblk1[1].bf/dout[11]_i_359/O
                         net (fo=1, routed)           0.000     9.263    mc/cbuff/genblk1[1].bf/dout[11]_i_359_n_0
    SLICE_X73Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.510 r  mc/cbuff/genblk1[1].bf/dout_reg[11]_i_291/O[0]
                         net (fo=2, routed)           0.611    10.121    mc/cbuff/genblk1[1].bf/dout_reg[11]_i_291_n_7
    SLICE_X73Y124        LUT5 (Prop_lut5_I0_O)        0.299    10.420 r  mc/cbuff/genblk1[1].bf/dout[11]_i_177/O
                         net (fo=2, routed)           0.653    11.073    mc/cbuff/genblk1[1].bf/dout[11]_i_177_n_0
    SLICE_X72Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.197 r  mc/cbuff/genblk1[1].bf/dout[11]_i_181/O
                         net (fo=1, routed)           0.000    11.197    mc/cbuff/genblk1[1].bf/dout[11]_i_181_n_0
    SLICE_X72Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.777 r  mc/cbuff/genblk1[1].bf/dout_reg[11]_i_140/O[2]
                         net (fo=3, routed)           0.985    12.762    mc_n_547
    SLICE_X77Y121        LUT6 (Prop_lut6_I1_O)        0.302    13.064 r  dout[11]_i_79/O
                         net (fo=1, routed)           0.000    13.064    dout[11]_i_79_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.465 r  dout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.465    dout_reg[11]_i_64_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.687 r  dout_reg[11]_i_72/O[0]
                         net (fo=3, routed)           0.906    14.593    dout_reg[11]_i_72_n_7
    SLICE_X81Y122        LUT3 (Prop_lut3_I0_O)        0.299    14.892 r  dout[11]_i_42/O
                         net (fo=1, routed)           0.339    15.230    dout[11]_i_42_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    15.777 f  dout_reg[11]_i_13/O[2]
                         net (fo=3, routed)           0.660    16.437    sums[23][2]_2[10]
    SLICE_X79Y124        LUT1 (Prop_lut1_I0_O)        0.301    16.738 r  dout[11]_i_50/O
                         net (fo=1, routed)           0.000    16.738    dout[11]_i_50_n_0
    SLICE_X79Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.318 r  dout_reg[11]_i_14/O[2]
                         net (fo=2, routed)           0.528    17.846    alu/sum_abs[2]0[10]
    SLICE_X80Y124        LUT5 (Prop_lut5_I1_O)        0.302    18.148 f  alu/dout[11]_i_15/O
                         net (fo=1, routed)           0.292    18.440    alu/dout[11]_i_15_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    18.564 r  alu/dout[11]_i_5/O
                         net (fo=1, routed)           0.807    19.371    alu/dout[11]_i_5_n_0
    SLICE_X85Y124        LUT6 (Prop_lut6_I4_O)        0.124    19.495 r  alu/dout[11]_i_1/O
                         net (fo=4, routed)           0.336    19.831    alu/dout[11]_i_1_n_0
    SLICE_X82Y124        FDSE                                         r  alu/dout_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.577    14.999    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X82Y124        FDSE                                         r  alu/dout_reg[10]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X82Y124        FDSE (Setup_fdse_C_S)       -0.429    14.794    alu/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -19.831    
  -------------------------------------------------------------------
                         slack                                 -5.037    

Slack (VIOLATED) :        -5.037ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.616ns  (logic 5.404ns (36.972%)  route 9.212ns (63.028%))
  Logic Levels:           18  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.612     5.214    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y114        FDRE                                         r  mc/FSM_sequential_rs_c_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.456     5.670 f  mc/FSM_sequential_rs_c_reg[0]_rep__1/Q
                         net (fo=42, routed)          0.946     6.616    mc/LED_OBUF[3]
    SLICE_X71Y119        LUT2 (Prop_lut2_I1_O)        0.124     6.740 f  mc/dout[8]_i_126/O
                         net (fo=134, routed)         0.902     7.642    mc/cbuff/genblk1[1].bf/dout[11]_i_370_0
    SLICE_X75Y124        LUT6 (Prop_lut6_I4_O)        0.124     7.766 r  mc/cbuff/genblk1[1].bf/dout[11]_i_446/O
                         net (fo=2, routed)           0.673     8.439    mc/cbuff/genblk1[1].bf/dout[11]_i_446_n_0
    SLICE_X74Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.563 r  mc/cbuff/genblk1[1].bf/dout[11]_i_355/O
                         net (fo=2, routed)           0.577     9.139    mc/cbuff/genblk1[1].bf/dout[11]_i_355_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I0_O)        0.124     9.263 r  mc/cbuff/genblk1[1].bf/dout[11]_i_359/O
                         net (fo=1, routed)           0.000     9.263    mc/cbuff/genblk1[1].bf/dout[11]_i_359_n_0
    SLICE_X73Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.510 r  mc/cbuff/genblk1[1].bf/dout_reg[11]_i_291/O[0]
                         net (fo=2, routed)           0.611    10.121    mc/cbuff/genblk1[1].bf/dout_reg[11]_i_291_n_7
    SLICE_X73Y124        LUT5 (Prop_lut5_I0_O)        0.299    10.420 r  mc/cbuff/genblk1[1].bf/dout[11]_i_177/O
                         net (fo=2, routed)           0.653    11.073    mc/cbuff/genblk1[1].bf/dout[11]_i_177_n_0
    SLICE_X72Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.197 r  mc/cbuff/genblk1[1].bf/dout[11]_i_181/O
                         net (fo=1, routed)           0.000    11.197    mc/cbuff/genblk1[1].bf/dout[11]_i_181_n_0
    SLICE_X72Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.777 r  mc/cbuff/genblk1[1].bf/dout_reg[11]_i_140/O[2]
                         net (fo=3, routed)           0.985    12.762    mc_n_547
    SLICE_X77Y121        LUT6 (Prop_lut6_I1_O)        0.302    13.064 r  dout[11]_i_79/O
                         net (fo=1, routed)           0.000    13.064    dout[11]_i_79_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.465 r  dout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.465    dout_reg[11]_i_64_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.687 r  dout_reg[11]_i_72/O[0]
                         net (fo=3, routed)           0.906    14.593    dout_reg[11]_i_72_n_7
    SLICE_X81Y122        LUT3 (Prop_lut3_I0_O)        0.299    14.892 r  dout[11]_i_42/O
                         net (fo=1, routed)           0.339    15.230    dout[11]_i_42_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    15.777 f  dout_reg[11]_i_13/O[2]
                         net (fo=3, routed)           0.660    16.437    sums[23][2]_2[10]
    SLICE_X79Y124        LUT1 (Prop_lut1_I0_O)        0.301    16.738 r  dout[11]_i_50/O
                         net (fo=1, routed)           0.000    16.738    dout[11]_i_50_n_0
    SLICE_X79Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.318 r  dout_reg[11]_i_14/O[2]
                         net (fo=2, routed)           0.528    17.846    alu/sum_abs[2]0[10]
    SLICE_X80Y124        LUT5 (Prop_lut5_I1_O)        0.302    18.148 f  alu/dout[11]_i_15/O
                         net (fo=1, routed)           0.292    18.440    alu/dout[11]_i_15_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    18.564 r  alu/dout[11]_i_5/O
                         net (fo=1, routed)           0.807    19.371    alu/dout[11]_i_5_n_0
    SLICE_X85Y124        LUT6 (Prop_lut6_I4_O)        0.124    19.495 r  alu/dout[11]_i_1/O
                         net (fo=4, routed)           0.336    19.831    alu/dout[11]_i_1_n_0
    SLICE_X82Y124        FDSE                                         r  alu/dout_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.577    14.999    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X82Y124        FDSE                                         r  alu/dout_reg[11]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X82Y124        FDSE (Setup_fdse_C_S)       -0.429    14.794    alu/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -19.831    
  -------------------------------------------------------------------
                         slack                                 -5.037    

Slack (VIOLATED) :        -5.037ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.616ns  (logic 5.404ns (36.972%)  route 9.212ns (63.028%))
  Logic Levels:           18  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.612     5.214    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y114        FDRE                                         r  mc/FSM_sequential_rs_c_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.456     5.670 f  mc/FSM_sequential_rs_c_reg[0]_rep__1/Q
                         net (fo=42, routed)          0.946     6.616    mc/LED_OBUF[3]
    SLICE_X71Y119        LUT2 (Prop_lut2_I1_O)        0.124     6.740 f  mc/dout[8]_i_126/O
                         net (fo=134, routed)         0.902     7.642    mc/cbuff/genblk1[1].bf/dout[11]_i_370_0
    SLICE_X75Y124        LUT6 (Prop_lut6_I4_O)        0.124     7.766 r  mc/cbuff/genblk1[1].bf/dout[11]_i_446/O
                         net (fo=2, routed)           0.673     8.439    mc/cbuff/genblk1[1].bf/dout[11]_i_446_n_0
    SLICE_X74Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.563 r  mc/cbuff/genblk1[1].bf/dout[11]_i_355/O
                         net (fo=2, routed)           0.577     9.139    mc/cbuff/genblk1[1].bf/dout[11]_i_355_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I0_O)        0.124     9.263 r  mc/cbuff/genblk1[1].bf/dout[11]_i_359/O
                         net (fo=1, routed)           0.000     9.263    mc/cbuff/genblk1[1].bf/dout[11]_i_359_n_0
    SLICE_X73Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.510 r  mc/cbuff/genblk1[1].bf/dout_reg[11]_i_291/O[0]
                         net (fo=2, routed)           0.611    10.121    mc/cbuff/genblk1[1].bf/dout_reg[11]_i_291_n_7
    SLICE_X73Y124        LUT5 (Prop_lut5_I0_O)        0.299    10.420 r  mc/cbuff/genblk1[1].bf/dout[11]_i_177/O
                         net (fo=2, routed)           0.653    11.073    mc/cbuff/genblk1[1].bf/dout[11]_i_177_n_0
    SLICE_X72Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.197 r  mc/cbuff/genblk1[1].bf/dout[11]_i_181/O
                         net (fo=1, routed)           0.000    11.197    mc/cbuff/genblk1[1].bf/dout[11]_i_181_n_0
    SLICE_X72Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.777 r  mc/cbuff/genblk1[1].bf/dout_reg[11]_i_140/O[2]
                         net (fo=3, routed)           0.985    12.762    mc_n_547
    SLICE_X77Y121        LUT6 (Prop_lut6_I1_O)        0.302    13.064 r  dout[11]_i_79/O
                         net (fo=1, routed)           0.000    13.064    dout[11]_i_79_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.465 r  dout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.465    dout_reg[11]_i_64_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.687 r  dout_reg[11]_i_72/O[0]
                         net (fo=3, routed)           0.906    14.593    dout_reg[11]_i_72_n_7
    SLICE_X81Y122        LUT3 (Prop_lut3_I0_O)        0.299    14.892 r  dout[11]_i_42/O
                         net (fo=1, routed)           0.339    15.230    dout[11]_i_42_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    15.777 f  dout_reg[11]_i_13/O[2]
                         net (fo=3, routed)           0.660    16.437    sums[23][2]_2[10]
    SLICE_X79Y124        LUT1 (Prop_lut1_I0_O)        0.301    16.738 r  dout[11]_i_50/O
                         net (fo=1, routed)           0.000    16.738    dout[11]_i_50_n_0
    SLICE_X79Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.318 r  dout_reg[11]_i_14/O[2]
                         net (fo=2, routed)           0.528    17.846    alu/sum_abs[2]0[10]
    SLICE_X80Y124        LUT5 (Prop_lut5_I1_O)        0.302    18.148 f  alu/dout[11]_i_15/O
                         net (fo=1, routed)           0.292    18.440    alu/dout[11]_i_15_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    18.564 r  alu/dout[11]_i_5/O
                         net (fo=1, routed)           0.807    19.371    alu/dout[11]_i_5_n_0
    SLICE_X85Y124        LUT6 (Prop_lut6_I4_O)        0.124    19.495 r  alu/dout[11]_i_1/O
                         net (fo=4, routed)           0.336    19.831    alu/dout[11]_i_1_n_0
    SLICE_X82Y124        FDSE                                         r  alu/dout_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.577    14.999    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X82Y124        FDSE                                         r  alu/dout_reg[8]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X82Y124        FDSE (Setup_fdse_C_S)       -0.429    14.794    alu/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -19.831    
  -------------------------------------------------------------------
                         slack                                 -5.037    

Slack (VIOLATED) :        -5.037ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.616ns  (logic 5.404ns (36.972%)  route 9.212ns (63.028%))
  Logic Levels:           18  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.612     5.214    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y114        FDRE                                         r  mc/FSM_sequential_rs_c_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.456     5.670 f  mc/FSM_sequential_rs_c_reg[0]_rep__1/Q
                         net (fo=42, routed)          0.946     6.616    mc/LED_OBUF[3]
    SLICE_X71Y119        LUT2 (Prop_lut2_I1_O)        0.124     6.740 f  mc/dout[8]_i_126/O
                         net (fo=134, routed)         0.902     7.642    mc/cbuff/genblk1[1].bf/dout[11]_i_370_0
    SLICE_X75Y124        LUT6 (Prop_lut6_I4_O)        0.124     7.766 r  mc/cbuff/genblk1[1].bf/dout[11]_i_446/O
                         net (fo=2, routed)           0.673     8.439    mc/cbuff/genblk1[1].bf/dout[11]_i_446_n_0
    SLICE_X74Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.563 r  mc/cbuff/genblk1[1].bf/dout[11]_i_355/O
                         net (fo=2, routed)           0.577     9.139    mc/cbuff/genblk1[1].bf/dout[11]_i_355_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I0_O)        0.124     9.263 r  mc/cbuff/genblk1[1].bf/dout[11]_i_359/O
                         net (fo=1, routed)           0.000     9.263    mc/cbuff/genblk1[1].bf/dout[11]_i_359_n_0
    SLICE_X73Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.510 r  mc/cbuff/genblk1[1].bf/dout_reg[11]_i_291/O[0]
                         net (fo=2, routed)           0.611    10.121    mc/cbuff/genblk1[1].bf/dout_reg[11]_i_291_n_7
    SLICE_X73Y124        LUT5 (Prop_lut5_I0_O)        0.299    10.420 r  mc/cbuff/genblk1[1].bf/dout[11]_i_177/O
                         net (fo=2, routed)           0.653    11.073    mc/cbuff/genblk1[1].bf/dout[11]_i_177_n_0
    SLICE_X72Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.197 r  mc/cbuff/genblk1[1].bf/dout[11]_i_181/O
                         net (fo=1, routed)           0.000    11.197    mc/cbuff/genblk1[1].bf/dout[11]_i_181_n_0
    SLICE_X72Y122        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.777 r  mc/cbuff/genblk1[1].bf/dout_reg[11]_i_140/O[2]
                         net (fo=3, routed)           0.985    12.762    mc_n_547
    SLICE_X77Y121        LUT6 (Prop_lut6_I1_O)        0.302    13.064 r  dout[11]_i_79/O
                         net (fo=1, routed)           0.000    13.064    dout[11]_i_79_n_0
    SLICE_X77Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.465 r  dout_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    13.465    dout_reg[11]_i_64_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.687 r  dout_reg[11]_i_72/O[0]
                         net (fo=3, routed)           0.906    14.593    dout_reg[11]_i_72_n_7
    SLICE_X81Y122        LUT3 (Prop_lut3_I0_O)        0.299    14.892 r  dout[11]_i_42/O
                         net (fo=1, routed)           0.339    15.230    dout[11]_i_42_n_0
    SLICE_X78Y122        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    15.777 f  dout_reg[11]_i_13/O[2]
                         net (fo=3, routed)           0.660    16.437    sums[23][2]_2[10]
    SLICE_X79Y124        LUT1 (Prop_lut1_I0_O)        0.301    16.738 r  dout[11]_i_50/O
                         net (fo=1, routed)           0.000    16.738    dout[11]_i_50_n_0
    SLICE_X79Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.318 r  dout_reg[11]_i_14/O[2]
                         net (fo=2, routed)           0.528    17.846    alu/sum_abs[2]0[10]
    SLICE_X80Y124        LUT5 (Prop_lut5_I1_O)        0.302    18.148 f  alu/dout[11]_i_15/O
                         net (fo=1, routed)           0.292    18.440    alu/dout[11]_i_15_n_0
    SLICE_X81Y123        LUT6 (Prop_lut6_I5_O)        0.124    18.564 r  alu/dout[11]_i_5/O
                         net (fo=1, routed)           0.807    19.371    alu/dout[11]_i_5_n_0
    SLICE_X85Y124        LUT6 (Prop_lut6_I4_O)        0.124    19.495 r  alu/dout[11]_i_1/O
                         net (fo=4, routed)           0.336    19.831    alu/dout[11]_i_1_n_0
    SLICE_X82Y124        FDSE                                         r  alu/dout_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.577    14.999    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X82Y124        FDSE                                         r  alu/dout_reg[9]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X82Y124        FDSE (Setup_fdse_C_S)       -0.429    14.794    alu/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -19.831    
  -------------------------------------------------------------------
                         slack                                 -5.037    

Slack (VIOLATED) :        -4.967ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.458ns  (logic 5.827ns (40.302%)  route 8.631ns (59.698%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.610     5.212    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y115        FDRE                                         r  mc/FSM_sequential_rs_c_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  mc/FSM_sequential_rs_c_reg[1]_rep__1/Q
                         net (fo=128, routed)         0.910     6.578    mc/FSM_sequential_rs_c_reg[1]_rep__1_n_0
    SLICE_X66Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.702 r  mc/dout[0]_i_126/O
                         net (fo=114, routed)         0.839     7.542    mc/cbuff/genblk1[0].bf/dout_reg[0]_i_124_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  mc/cbuff/genblk1[0].bf/dout[0]_i_151/O
                         net (fo=2, routed)           0.592     8.257    mc/cbuff/genblk1[0].bf/dout[0]_i_151_n_0
    SLICE_X68Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.381 r  mc/cbuff/genblk1[0].bf/dout[0]_i_154/O
                         net (fo=1, routed)           0.000     8.381    mc/cbuff/genblk1[0].bf/dout[0]_i_154_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.782 r  mc/cbuff/genblk1[0].bf/dout_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000     8.782    mc/cbuff/genblk1[0].bf/dout_reg[0]_i_124_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.004 r  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_193/O[0]
                         net (fo=2, routed)           0.751     9.756    mc/cbuff/genblk1[0].bf/dout_reg[3]_i_193_n_7
    SLICE_X70Y107        LUT6 (Prop_lut6_I2_O)        0.299    10.055 r  mc/cbuff/genblk1[0].bf/dout[3]_i_194/O
                         net (fo=2, routed)           0.622    10.677    mc/cbuff/genblk1[0].bf/dout[3]_i_194_n_0
    SLICE_X71Y109        LUT6 (Prop_lut6_I2_O)        0.124    10.801 r  mc/cbuff/genblk1[0].bf/dout[3]_i_197/O
                         net (fo=1, routed)           0.000    10.801    mc/cbuff/genblk1[0].bf/dout[3]_i_197_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.351 r  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    11.351    mc/cbuff/genblk1[0].bf/dout_reg[3]_i_140_n_0
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.573 r  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_136/O[0]
                         net (fo=3, routed)           0.783    12.356    mc_n_192
    SLICE_X65Y108        LUT3 (Prop_lut3_I0_O)        0.299    12.655 r  dout[3]_i_74/O
                         net (fo=1, routed)           0.904    13.558    dout[3]_i_74_n_0
    SLICE_X72Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.065 r  dout_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.065    dout_reg[3]_i_61_n_0
    SLICE_X72Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.287 r  dout_reg[3]_i_68/O[0]
                         net (fo=3, routed)           0.894    15.181    dout_reg[3]_i_68_n_7
    SLICE_X77Y113        LUT3 (Prop_lut3_I0_O)        0.299    15.480 r  dout[3]_i_47/O
                         net (fo=1, routed)           0.334    15.814    mc/cbuff/genblk1[0].bf/dout[3]_i_32_0[1]
    SLICE_X76Y111        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    16.361 f  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_18/O[2]
                         net (fo=3, routed)           0.442    16.803    sums[23][0]_0[14]
    SLICE_X77Y112        LUT1 (Prop_lut1_I0_O)        0.301    17.104 r  dout[3]_i_43/O
                         net (fo=1, routed)           0.000    17.104    p_0_in[14]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.684 r  dout_reg[3]_i_17/O[2]
                         net (fo=2, routed)           0.849    18.533    alu/sum_abs[0]0[14]
    SLICE_X78Y111        LUT6 (Prop_lut6_I0_O)        0.302    18.835 r  alu/dout[3]_i_6/O
                         net (fo=1, routed)           0.352    19.186    alu/dout[3]_i_6_n_0
    SLICE_X78Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.310 r  alu/dout[3]_i_1/O
                         net (fo=4, routed)           0.360    19.671    alu/check_sign
    SLICE_X78Y109        FDSE                                         r  alu/dout_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.582    15.004    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X78Y109        FDSE                                         r  alu/dout_reg[0]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X78Y109        FDSE (Setup_fdse_C_S)       -0.524    14.704    alu/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -19.671    
  -------------------------------------------------------------------
                         slack                                 -4.967    

Slack (VIOLATED) :        -4.967ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.458ns  (logic 5.827ns (40.302%)  route 8.631ns (59.698%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.610     5.212    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y115        FDRE                                         r  mc/FSM_sequential_rs_c_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  mc/FSM_sequential_rs_c_reg[1]_rep__1/Q
                         net (fo=128, routed)         0.910     6.578    mc/FSM_sequential_rs_c_reg[1]_rep__1_n_0
    SLICE_X66Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.702 r  mc/dout[0]_i_126/O
                         net (fo=114, routed)         0.839     7.542    mc/cbuff/genblk1[0].bf/dout_reg[0]_i_124_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  mc/cbuff/genblk1[0].bf/dout[0]_i_151/O
                         net (fo=2, routed)           0.592     8.257    mc/cbuff/genblk1[0].bf/dout[0]_i_151_n_0
    SLICE_X68Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.381 r  mc/cbuff/genblk1[0].bf/dout[0]_i_154/O
                         net (fo=1, routed)           0.000     8.381    mc/cbuff/genblk1[0].bf/dout[0]_i_154_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.782 r  mc/cbuff/genblk1[0].bf/dout_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000     8.782    mc/cbuff/genblk1[0].bf/dout_reg[0]_i_124_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.004 r  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_193/O[0]
                         net (fo=2, routed)           0.751     9.756    mc/cbuff/genblk1[0].bf/dout_reg[3]_i_193_n_7
    SLICE_X70Y107        LUT6 (Prop_lut6_I2_O)        0.299    10.055 r  mc/cbuff/genblk1[0].bf/dout[3]_i_194/O
                         net (fo=2, routed)           0.622    10.677    mc/cbuff/genblk1[0].bf/dout[3]_i_194_n_0
    SLICE_X71Y109        LUT6 (Prop_lut6_I2_O)        0.124    10.801 r  mc/cbuff/genblk1[0].bf/dout[3]_i_197/O
                         net (fo=1, routed)           0.000    10.801    mc/cbuff/genblk1[0].bf/dout[3]_i_197_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.351 r  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    11.351    mc/cbuff/genblk1[0].bf/dout_reg[3]_i_140_n_0
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.573 r  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_136/O[0]
                         net (fo=3, routed)           0.783    12.356    mc_n_192
    SLICE_X65Y108        LUT3 (Prop_lut3_I0_O)        0.299    12.655 r  dout[3]_i_74/O
                         net (fo=1, routed)           0.904    13.558    dout[3]_i_74_n_0
    SLICE_X72Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.065 r  dout_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.065    dout_reg[3]_i_61_n_0
    SLICE_X72Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.287 r  dout_reg[3]_i_68/O[0]
                         net (fo=3, routed)           0.894    15.181    dout_reg[3]_i_68_n_7
    SLICE_X77Y113        LUT3 (Prop_lut3_I0_O)        0.299    15.480 r  dout[3]_i_47/O
                         net (fo=1, routed)           0.334    15.814    mc/cbuff/genblk1[0].bf/dout[3]_i_32_0[1]
    SLICE_X76Y111        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    16.361 f  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_18/O[2]
                         net (fo=3, routed)           0.442    16.803    sums[23][0]_0[14]
    SLICE_X77Y112        LUT1 (Prop_lut1_I0_O)        0.301    17.104 r  dout[3]_i_43/O
                         net (fo=1, routed)           0.000    17.104    p_0_in[14]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.684 r  dout_reg[3]_i_17/O[2]
                         net (fo=2, routed)           0.849    18.533    alu/sum_abs[0]0[14]
    SLICE_X78Y111        LUT6 (Prop_lut6_I0_O)        0.302    18.835 r  alu/dout[3]_i_6/O
                         net (fo=1, routed)           0.352    19.186    alu/dout[3]_i_6_n_0
    SLICE_X78Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.310 r  alu/dout[3]_i_1/O
                         net (fo=4, routed)           0.360    19.671    alu/check_sign
    SLICE_X78Y109        FDSE                                         r  alu/dout_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.582    15.004    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X78Y109        FDSE                                         r  alu/dout_reg[1]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X78Y109        FDSE (Setup_fdse_C_S)       -0.524    14.704    alu/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -19.671    
  -------------------------------------------------------------------
                         slack                                 -4.967    

Slack (VIOLATED) :        -4.967ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.458ns  (logic 5.827ns (40.302%)  route 8.631ns (59.698%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.610     5.212    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X67Y115        FDRE                                         r  mc/FSM_sequential_rs_c_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     5.668 r  mc/FSM_sequential_rs_c_reg[1]_rep__1/Q
                         net (fo=128, routed)         0.910     6.578    mc/FSM_sequential_rs_c_reg[1]_rep__1_n_0
    SLICE_X66Y110        LUT2 (Prop_lut2_I0_O)        0.124     6.702 r  mc/dout[0]_i_126/O
                         net (fo=114, routed)         0.839     7.542    mc/cbuff/genblk1[0].bf/dout_reg[0]_i_124_0
    SLICE_X66Y109        LUT6 (Prop_lut6_I2_O)        0.124     7.666 r  mc/cbuff/genblk1[0].bf/dout[0]_i_151/O
                         net (fo=2, routed)           0.592     8.257    mc/cbuff/genblk1[0].bf/dout[0]_i_151_n_0
    SLICE_X68Y109        LUT6 (Prop_lut6_I0_O)        0.124     8.381 r  mc/cbuff/genblk1[0].bf/dout[0]_i_154/O
                         net (fo=1, routed)           0.000     8.381    mc/cbuff/genblk1[0].bf/dout[0]_i_154_n_0
    SLICE_X68Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.782 r  mc/cbuff/genblk1[0].bf/dout_reg[0]_i_124/CO[3]
                         net (fo=1, routed)           0.000     8.782    mc/cbuff/genblk1[0].bf/dout_reg[0]_i_124_n_0
    SLICE_X68Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.004 r  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_193/O[0]
                         net (fo=2, routed)           0.751     9.756    mc/cbuff/genblk1[0].bf/dout_reg[3]_i_193_n_7
    SLICE_X70Y107        LUT6 (Prop_lut6_I2_O)        0.299    10.055 r  mc/cbuff/genblk1[0].bf/dout[3]_i_194/O
                         net (fo=2, routed)           0.622    10.677    mc/cbuff/genblk1[0].bf/dout[3]_i_194_n_0
    SLICE_X71Y109        LUT6 (Prop_lut6_I2_O)        0.124    10.801 r  mc/cbuff/genblk1[0].bf/dout[3]_i_197/O
                         net (fo=1, routed)           0.000    10.801    mc/cbuff/genblk1[0].bf/dout[3]_i_197_n_0
    SLICE_X71Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.351 r  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000    11.351    mc/cbuff/genblk1[0].bf/dout_reg[3]_i_140_n_0
    SLICE_X71Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.573 r  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_136/O[0]
                         net (fo=3, routed)           0.783    12.356    mc_n_192
    SLICE_X65Y108        LUT3 (Prop_lut3_I0_O)        0.299    12.655 r  dout[3]_i_74/O
                         net (fo=1, routed)           0.904    13.558    dout[3]_i_74_n_0
    SLICE_X72Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.065 r  dout_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.065    dout_reg[3]_i_61_n_0
    SLICE_X72Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.287 r  dout_reg[3]_i_68/O[0]
                         net (fo=3, routed)           0.894    15.181    dout_reg[3]_i_68_n_7
    SLICE_X77Y113        LUT3 (Prop_lut3_I0_O)        0.299    15.480 r  dout[3]_i_47/O
                         net (fo=1, routed)           0.334    15.814    mc/cbuff/genblk1[0].bf/dout[3]_i_32_0[1]
    SLICE_X76Y111        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    16.361 f  mc/cbuff/genblk1[0].bf/dout_reg[3]_i_18/O[2]
                         net (fo=3, routed)           0.442    16.803    sums[23][0]_0[14]
    SLICE_X77Y112        LUT1 (Prop_lut1_I0_O)        0.301    17.104 r  dout[3]_i_43/O
                         net (fo=1, routed)           0.000    17.104    p_0_in[14]
    SLICE_X77Y112        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.684 r  dout_reg[3]_i_17/O[2]
                         net (fo=2, routed)           0.849    18.533    alu/sum_abs[0]0[14]
    SLICE_X78Y111        LUT6 (Prop_lut6_I0_O)        0.302    18.835 r  alu/dout[3]_i_6/O
                         net (fo=1, routed)           0.352    19.186    alu/dout[3]_i_6_n_0
    SLICE_X78Y110        LUT6 (Prop_lut6_I3_O)        0.124    19.310 r  alu/dout[3]_i_1/O
                         net (fo=4, routed)           0.360    19.671    alu/check_sign
    SLICE_X78Y109        FDSE                                         r  alu/dout_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.582    15.004    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X78Y109        FDSE                                         r  alu/dout_reg[3]/C
                         clock pessimism              0.259    15.263    
                         clock uncertainty           -0.035    15.228    
    SLICE_X78Y109        FDSE (Setup_fdse_C_S)       -0.524    14.704    alu/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.704    
                         arrival time                         -19.671    
  -------------------------------------------------------------------
                         slack                                 -4.967    

Slack (VIOLATED) :        -4.736ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.777ns  (logic 6.028ns (40.794%)  route 8.749ns (59.206%))
  Logic Levels:           18  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.612     5.214    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y114        FDRE                                         r  mc/FSM_sequential_rs_c_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.456     5.670 f  mc/FSM_sequential_rs_c_reg[0]_rep__1/Q
                         net (fo=42, routed)          0.946     6.616    mc/LED_OBUF[3]
    SLICE_X71Y119        LUT2 (Prop_lut2_I1_O)        0.124     6.740 f  mc/dout[8]_i_126/O
                         net (fo=134, routed)         0.902     7.642    mc/cbuff/genblk1[1].bf/dout[11]_i_370_0
    SLICE_X75Y124        LUT6 (Prop_lut6_I4_O)        0.124     7.766 r  mc/cbuff/genblk1[1].bf/dout[11]_i_446/O
                         net (fo=2, routed)           0.673     8.439    mc/cbuff/genblk1[1].bf/dout[11]_i_446_n_0
    SLICE_X74Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.563 r  mc/cbuff/genblk1[1].bf/dout[11]_i_355/O
                         net (fo=2, routed)           0.577     9.139    mc/cbuff/genblk1[1].bf/dout[11]_i_355_n_0
    SLICE_X73Y122        LUT6 (Prop_lut6_I0_O)        0.124     9.263 r  mc/cbuff/genblk1[1].bf/dout[11]_i_359/O
                         net (fo=1, routed)           0.000     9.263    mc/cbuff/genblk1[1].bf/dout[11]_i_359_n_0
    SLICE_X73Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.510 r  mc/cbuff/genblk1[1].bf/dout_reg[11]_i_291/O[0]
                         net (fo=2, routed)           0.611    10.121    mc/cbuff/genblk1[1].bf/dout_reg[11]_i_291_n_7
    SLICE_X73Y124        LUT5 (Prop_lut5_I0_O)        0.299    10.420 r  mc/cbuff/genblk1[1].bf/dout[11]_i_177/O
                         net (fo=2, routed)           0.653    11.073    mc/cbuff/genblk1[1].bf/dout[11]_i_177_n_0
    SLICE_X72Y122        LUT6 (Prop_lut6_I0_O)        0.124    11.197 r  mc/cbuff/genblk1[1].bf/dout[11]_i_181/O
                         net (fo=1, routed)           0.000    11.197    mc/cbuff/genblk1[1].bf/dout[11]_i_181_n_0
    SLICE_X72Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.747 r  mc/cbuff/genblk1[1].bf/dout_reg[11]_i_140/CO[3]
                         net (fo=1, routed)           0.000    11.747    mc/cbuff/genblk1[1].bf/dout_reg[11]_i_140_n_0
    SLICE_X72Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.081 r  mc/cbuff/genblk1[1].bf/dout_reg[11]_i_164/O[1]
                         net (fo=3, routed)           0.988    13.068    mc_n_552
    SLICE_X77Y122        LUT6 (Prop_lut6_I4_O)        0.303    13.371 r  dout[11]_i_128/O
                         net (fo=1, routed)           0.000    13.371    dout[11]_i_128_n_0
    SLICE_X77Y122        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.011 r  dout_reg[11]_i_72/O[3]
                         net (fo=3, routed)           0.761    14.772    dout_reg[11]_i_72_n_4
    SLICE_X81Y122        LUT3 (Prop_lut3_I0_O)        0.306    15.078 r  dout[11]_i_59/O
                         net (fo=1, routed)           0.617    15.696    mc/cbuff/genblk1[0].bf/dout[11]_i_48_0[0]
    SLICE_X78Y123        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    16.275 f  mc/cbuff/genblk1[0].bf/dout_reg[11]_i_17/O[2]
                         net (fo=3, routed)           0.767    17.042    sums[23][2]_2[14]
    SLICE_X79Y125        LUT1 (Prop_lut1_I0_O)        0.301    17.343 r  dout[11]_i_54/O
                         net (fo=1, routed)           0.000    17.343    dout[11]_i_54_n_0
    SLICE_X79Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.923 r  dout_reg[11]_i_16/O[2]
                         net (fo=2, routed)           0.540    18.463    alu/sum_abs[2]0[14]
    SLICE_X78Y125        LUT6 (Prop_lut6_I0_O)        0.302    18.765 r  alu/dout[11]_i_21/O
                         net (fo=1, routed)           0.000    18.765    alu/dout[11]_i_21_n_0
    SLICE_X78Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    18.979 r  alu/dout_reg[11]_i_8/O
                         net (fo=2, routed)           0.715    19.694    alu/dout_reg[11]_i_8_n_0
    SLICE_X82Y124        LUT5 (Prop_lut5_I0_O)        0.297    19.991 r  alu/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    19.991    alu/dout_t[9]
    SLICE_X82Y124        FDSE                                         r  alu/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.577    14.999    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X82Y124        FDSE                                         r  alu/dout_reg[9]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X82Y124        FDSE (Setup_fdse_C_D)        0.032    15.255    alu/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                 -4.736    

Slack (VIOLATED) :        -4.675ns  (required time - arrival time)
  Source:                 mc/FSM_sequential_rs_c_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu/dout_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.058ns  (logic 5.302ns (37.714%)  route 8.756ns (62.286%))
  Logic Levels:           19  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.612     5.214    mc/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y114        FDRE                                         r  mc/FSM_sequential_rs_c_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y114        FDRE (Prop_fdre_C_Q)         0.456     5.670 r  mc/FSM_sequential_rs_c_reg[0]_rep__1/Q
                         net (fo=42, routed)          0.643     6.313    mc/LED_OBUF[3]
    SLICE_X68Y115        LUT2 (Prop_lut2_I1_O)        0.124     6.437 r  mc/dout[4]_i_126/O
                         net (fo=134, routed)         1.057     7.494    mc/cbuff/genblk1[1].bf/dout[7]_i_369_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I2_O)        0.124     7.618 r  mc/cbuff/genblk1[1].bf/dout[4]_i_68/O
                         net (fo=3, routed)           0.598     8.216    mc/cbuff/genblk1[1].bf/dout[4]_i_68_n_0
    SLICE_X65Y122        LUT6 (Prop_lut6_I5_O)        0.124     8.340 r  mc/cbuff/genblk1[1].bf/dout[4]_i_186/O
                         net (fo=2, routed)           0.660     9.000    mc/cbuff/genblk1[1].bf/dout[4]_i_186_n_0
    SLICE_X66Y119        LUT6 (Prop_lut6_I0_O)        0.124     9.124 r  mc/cbuff/genblk1[1].bf/dout[4]_i_190/O
                         net (fo=1, routed)           0.000     9.124    mc/cbuff/genblk1[1].bf/dout[4]_i_190_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.376 r  mc/cbuff/genblk1[1].bf/dout_reg[4]_i_130/O[0]
                         net (fo=2, routed)           0.333     9.709    mc/cbuff/genblk1[1].bf/dout_reg[4]_i_130_n_7
    SLICE_X66Y121        LUT5 (Prop_lut5_I3_O)        0.295    10.004 r  mc/cbuff/genblk1[1].bf/dout[7]_i_185/O
                         net (fo=2, routed)           0.700    10.704    mc/cbuff/genblk1[1].bf/dout[7]_i_185_n_0
    SLICE_X65Y119        LUT6 (Prop_lut6_I0_O)        0.124    10.828 r  mc/cbuff/genblk1[1].bf/dout[7]_i_189/O
                         net (fo=1, routed)           0.000    10.828    mc/cbuff/genblk1[1].bf/dout[7]_i_189_n_0
    SLICE_X65Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.075 r  mc/cbuff/genblk1[1].bf/dout_reg[7]_i_140/O[0]
                         net (fo=3, routed)           0.623    11.698    mc_n_369
    SLICE_X62Y116        LUT3 (Prop_lut3_I2_O)        0.299    11.997 r  dout[7]_i_75/O
                         net (fo=1, routed)           0.648    12.645    dout[7]_i_75_n_0
    SLICE_X62Y118        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    13.092 r  dout_reg[7]_i_63/O[3]
                         net (fo=2, routed)           0.817    13.909    dout_reg[7]_i_63_n_4
    SLICE_X61Y119        LUT3 (Prop_lut3_I0_O)        0.307    14.216 r  dout[7]_i_42/O
                         net (fo=2, routed)           0.425    14.642    dout[7]_i_42_n_0
    SLICE_X60Y119        LUT4 (Prop_lut4_I0_O)        0.124    14.766 r  dout[7]_i_46/O
                         net (fo=1, routed)           0.000    14.766    dout[7]_i_46_n_0
    SLICE_X60Y119        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.310 f  dout_reg[7]_i_13/O[2]
                         net (fo=3, routed)           0.901    16.211    sums[23][1]_1[10]
    SLICE_X60Y124        LUT1 (Prop_lut1_I0_O)        0.301    16.512 r  dout[7]_i_49/O
                         net (fo=1, routed)           0.000    16.512    dout[7]_i_49_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.045 r  dout_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.009    17.054    dout_reg[7]_i_14_n_0
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.377 r  dout_reg[7]_i_16/O[1]
                         net (fo=2, routed)           0.520    17.897    alu/sum_abs[1]0[13]
    SLICE_X61Y125        LUT5 (Prop_lut5_I4_O)        0.306    18.203 r  alu/dout[7]_i_18/O
                         net (fo=1, routed)           0.151    18.354    alu/dout[7]_i_18_n_0
    SLICE_X61Y125        LUT6 (Prop_lut6_I5_O)        0.124    18.478 r  alu/dout[7]_i_6/O
                         net (fo=1, routed)           0.295    18.773    alu/dout[7]_i_6_n_0
    SLICE_X58Y125        LUT6 (Prop_lut6_I5_O)        0.124    18.897 r  alu/dout[7]_i_1/O
                         net (fo=4, routed)           0.376    19.273    alu/dout[7]_i_1_n_0
    SLICE_X58Y124        FDSE                                         r  alu/dout_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       1.476    14.898    alu/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y124        FDSE                                         r  alu/dout_reg[4]/C
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X58Y124        FDSE (Setup_fdse_C_S)       -0.524    14.598    alu/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -19.273    
  -------------------------------------------------------------------
                         slack                                 -4.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[603].bf/genblk1[4].dat_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[603].bf/genblk1[5].dat_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.239%)  route 0.218ns (60.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.598     1.517    mc/pbuff/genblk1[603].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  mc/pbuff/genblk1[603].bf/genblk1[4].dat_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mc/pbuff/genblk1[603].bf/genblk1[4].dat_reg[56]/Q
                         net (fo=2, routed)           0.218     1.877    mc/pbuff/genblk1[603].bf/dout[603]_601[44]
    SLICE_X5Y99          FDRE                                         r  mc/pbuff/genblk1[603].bf/genblk1[5].dat_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.875     2.040    mc/pbuff/genblk1[603].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  mc/pbuff/genblk1[603].bf/genblk1[5].dat_reg[68]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.066     1.860    mc/pbuff/genblk1[603].bf/genblk1[5].dat_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[638].bf/genblk1[3].dat_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[638].bf/genblk1[4].dat_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.227%)  route 0.159ns (51.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.570     1.489    mc/pbuff/genblk1[638].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  mc/pbuff/genblk1[638].bf/genblk1[3].dat_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.148     1.637 r  mc/pbuff/genblk1[638].bf/genblk1[3].dat_reg[36]/Q
                         net (fo=2, routed)           0.159     1.796    mc/pbuff/genblk1[638].bf/dout[638]_398[24]
    SLICE_X12Y99         FDRE                                         r  mc/pbuff/genblk1[638].bf/genblk1[4].dat_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.847     2.012    mc/pbuff/genblk1[638].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y99         FDRE                                         r  mc/pbuff/genblk1[638].bf/genblk1[4].dat_reg[48]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.011     1.777    mc/pbuff/genblk1[638].bf/genblk1[4].dat_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[428].bf/genblk1[4].dat_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[428].bf/genblk1[5].dat_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.131%)  route 0.159ns (51.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.565     1.484    mc/pbuff/genblk1[428].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  mc/pbuff/genblk1[428].bf/genblk1[4].dat_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.148     1.632 r  mc/pbuff/genblk1[428].bf/genblk1[4].dat_reg[49]/Q
                         net (fo=2, routed)           0.159     1.792    mc/pbuff/genblk1[428].bf/dout[428]_426[37]
    SLICE_X34Y99         FDRE                                         r  mc/pbuff/genblk1[428].bf/genblk1[5].dat_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.842     2.007    mc/pbuff/genblk1[428].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  mc/pbuff/genblk1[428].bf/genblk1[5].dat_reg[61]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.010     1.771    mc/pbuff/genblk1[428].bf/genblk1[5].dat_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[446].bf/genblk1[0].dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[446].bf/genblk1[1].dat_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.321%)  route 0.198ns (54.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.566     1.485    mc/pbuff/genblk1[446].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y97         FDRE                                         r  mc/pbuff/genblk1[446].bf/genblk1[0].dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  mc/pbuff/genblk1[446].bf/genblk1[0].dat_reg[2]/Q
                         net (fo=1, routed)           0.198     1.847    mc/pbuff/genblk1[446].bf/genblk1[0].dat_reg_n_0_[2]
    SLICE_X55Y97         FDRE                                         r  mc/pbuff/genblk1[446].bf/genblk1[1].dat_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.835     2.000    mc/pbuff/genblk1[446].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  mc/pbuff/genblk1[446].bf/genblk1[1].dat_reg[14]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X55Y97         FDRE (Hold_fdre_C_D)         0.076     1.825    mc/pbuff/genblk1[446].bf/genblk1[1].dat_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[283].bf/genblk1[2].dat_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[283].bf/genblk1[3].dat_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.409%)  route 0.156ns (52.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.638     1.558    mc/pbuff/genblk1[283].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  mc/pbuff/genblk1[283].bf/genblk1[2].dat_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  mc/pbuff/genblk1[283].bf/genblk1[2].dat_reg[31]/Q
                         net (fo=2, routed)           0.156     1.855    mc/pbuff/genblk1[283].bf/dout[283]_282[19]
    SLICE_X35Y50         FDRE                                         r  mc/pbuff/genblk1[283].bf/genblk1[3].dat_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.842     2.007    mc/pbuff/genblk1[283].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  mc/pbuff/genblk1[283].bf/genblk1[3].dat_reg[43]/C
                         clock pessimism             -0.250     1.756    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.075     1.831    mc/pbuff/genblk1[283].bf/genblk1[3].dat_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[123].bf/genblk1[4].dat_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[123].bf/genblk1[5].dat_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.423%)  route 0.174ns (57.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.558     1.477    mc/pbuff/genblk1[123].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y145        FDRE                                         r  mc/pbuff/genblk1[123].bf/genblk1[4].dat_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_fdre_C_Q)         0.128     1.605 r  mc/pbuff/genblk1[123].bf/genblk1[4].dat_reg[50]/Q
                         net (fo=2, routed)           0.174     1.779    mc/pbuff/genblk1[123].bf/dout[123]_28[38]
    SLICE_X50Y146        FDRE                                         r  mc/pbuff/genblk1[123].bf/genblk1[5].dat_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.829     1.994    mc/pbuff/genblk1[123].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y146        FDRE                                         r  mc/pbuff/genblk1[123].bf/genblk1[5].dat_reg[62]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X50Y146        FDRE (Hold_fdre_C_D)         0.010     1.753    mc/pbuff/genblk1[123].bf/genblk1[5].dat_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[97].bf/genblk1[0].dat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[97].bf/genblk1[1].dat_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.601%)  route 0.224ns (61.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.641     1.561    mc/pbuff/genblk1[97].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y150        FDRE                                         r  mc/pbuff/genblk1[97].bf/genblk1[0].dat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y150        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  mc/pbuff/genblk1[97].bf/genblk1[0].dat_reg[4]/Q
                         net (fo=1, routed)           0.224     1.926    mc/pbuff/genblk1[97].bf/genblk1[0].dat_reg_n_0_[4]
    SLICE_X51Y151        FDRE                                         r  mc/pbuff/genblk1[97].bf/genblk1[1].dat_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.916     2.081    mc/pbuff/genblk1[97].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y151        FDRE                                         r  mc/pbuff/genblk1[97].bf/genblk1[1].dat_reg[16]/C
                         clock pessimism             -0.255     1.827    
    SLICE_X51Y151        FDRE (Hold_fdre_C_D)         0.072     1.899    mc/pbuff/genblk1[97].bf/genblk1[1].dat_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[43].bf/genblk1[1].dat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[43].bf/genblk1[2].dat_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.187%)  route 0.175ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.556     1.475    mc/pbuff/genblk1[43].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y138        FDRE                                         r  mc/pbuff/genblk1[43].bf/genblk1[1].dat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y138        FDRE (Prop_fdre_C_Q)         0.128     1.603 r  mc/pbuff/genblk1[43].bf/genblk1[1].dat_reg[13]/Q
                         net (fo=2, routed)           0.175     1.779    mc/pbuff/genblk1[43].bf/dout[43]_108[1]
    SLICE_X50Y139        FDRE                                         r  mc/pbuff/genblk1[43].bf/genblk1[2].dat_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.827     1.992    mc/pbuff/genblk1[43].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y139        FDRE                                         r  mc/pbuff/genblk1[43].bf/genblk1[2].dat_reg[25]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X50Y139        FDRE (Hold_fdre_C_D)         0.010     1.751    mc/pbuff/genblk1[43].bf/genblk1[2].dat_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[639].bf/genblk1[4].dat_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[639].bf/genblk1[5].dat_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.035%)  route 0.167ns (52.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.559     1.478    mc/pbuff/genblk1[639].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y100        FDRE                                         r  mc/pbuff/genblk1[639].bf/genblk1[4].dat_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.148     1.626 r  mc/pbuff/genblk1[639].bf/genblk1[4].dat_reg[50]/Q
                         net (fo=2, routed)           0.167     1.793    mc/pbuff/genblk1[639].bf/dout[639]_637[38]
    SLICE_X54Y99         FDRE                                         r  mc/pbuff/genblk1[639].bf/genblk1[5].dat_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.835     2.000    mc/pbuff/genblk1[639].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  mc/pbuff/genblk1[639].bf/genblk1[5].dat_reg[62]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.011     1.765    mc/pbuff/genblk1[639].bf/genblk1[5].dat_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mc/pbuff/genblk1[311].bf/genblk1[1].dat_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/pbuff/genblk1[311].bf/genblk1[2].dat_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.056%)  route 0.167ns (52.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.563     1.482    mc/pbuff/genblk1[311].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  mc/pbuff/genblk1[311].bf/genblk1[1].dat_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  mc/pbuff/genblk1[311].bf/genblk1[1].dat_reg[15]/Q
                         net (fo=2, routed)           0.167     1.797    mc/pbuff/genblk1[311].bf/dout[311]_310[3]
    SLICE_X53Y61         FDRE                                         r  mc/pbuff/genblk1[311].bf/genblk1[2].dat_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46841, routed)       0.832     1.997    mc/pbuff/genblk1[311].bf/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  mc/pbuff/genblk1[311].bf/genblk1[2].dat_reg[27]/C
                         clock pessimism             -0.250     1.746    
    SLICE_X53Y61         FDRE (Hold_fdre_C_D)         0.022     1.768    mc/pbuff/genblk1[311].bf/genblk1[2].dat_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1    mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1    mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0    mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0    mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4    mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4    mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y23   mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y23   mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1    mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1    mc/fbuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y128  mc/pbuff/genblk1[211].bf/genblk1[5].dat_reg[70]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y127  mc/pbuff/genblk1[212].bf/genblk1[0].dat_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y61   mc/pbuff/genblk1[295].bf/genblk1[1].dat_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y65   mc/pbuff/genblk1[377].bf/genblk1[2].dat_reg[35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y64   mc/pbuff/genblk1[377].bf/genblk1[3].dat_reg[43]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y64   mc/pbuff/genblk1[377].bf/genblk1[3].dat_reg[47]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y134  mc/pbuff/genblk1[541].bf/genblk1[0].dat_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y127  mc/pbuff/genblk1[212].bf/genblk1[0].dat_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y127  mc/pbuff/genblk1[212].bf/genblk1[1].dat_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y127  mc/pbuff/genblk1[212].bf/genblk1[1].dat_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y167  mc/pbuff/genblk1[12].bf/genblk1[3].dat_reg[40]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y128  mc/pbuff/genblk1[211].bf/genblk1[5].dat_reg[60]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y133  mc/pbuff/genblk1[211].bf/genblk1[5].dat_reg[61]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y103  mc/pbuff/genblk1[211].bf/genblk1[5].dat_reg[65]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y128  mc/pbuff/genblk1[212].bf/genblk1[0].dat_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y128  mc/pbuff/genblk1[212].bf/genblk1[0].dat_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y106  mc/pbuff/genblk1[212].bf/genblk1[0].dat_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y61   mc/pbuff/genblk1[295].bf/genblk1[0].dat_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y64   mc/pbuff/genblk1[295].bf/genblk1[1].dat_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y59   mc/pbuff/genblk1[295].bf/genblk1[1].dat_reg[18]/C



