{
    "components": [
        "testBench"
    ],
    "flags": [
        20,
        20
    ],
    "hash": "390ff5a1a00a68d66a3827101869a9c1c34b5e2a6dbc821845e1635cf360025f",
    "dependencies": {
        "transitive": []
    },
    "version": "unstable",
    "files": [
        {
            "name": "BitVecLogicClique_testBench_types.vhdl",
            "sha256": "7b301cab7b8599f7d4ed23d3cb4b8ff9b5ada463f6446b6ed4e86d277aa599db"
        },
        {
            "name": "testBench.vhdl",
            "sha256": "0cbb1989e3b69d8315eea10adc5c2d8f8c7ea56db9a3759ddec7304827487dc1"
        },
        {
            "name": "testBench_slv2string_FD7FE0FDE5409B5E.vhdl",
            "sha256": "76ad6e6a41f26803fce0edeea54f88c878437b1a39bfb81fff18923737be7966"
        }
    ],
    "top_component": {
        "ports_flat": [
            {
                "direction": "out",
                "width": 1,
                "name": "result",
                "is_clock": false,
                "type_name": "boolean"
            }
        ],
        "name": "testBench"
    },
    "domains": {
        "System": {
            "period": 10000,
            "init_behavior": "Defined",
            "reset_kind": "Asynchronous",
            "active_edge": "Rising",
            "reset_polarity": "ActiveHigh"
        },
        "XilinxSystem": {
            "period": 10000,
            "init_behavior": "Defined",
            "reset_kind": "Synchronous",
            "active_edge": "Rising",
            "reset_polarity": "ActiveHigh"
        },
        "IntelSystem": {
            "period": 10000,
            "init_behavior": "Defined",
            "reset_kind": "Asynchronous",
            "active_edge": "Rising",
            "reset_polarity": "ActiveHigh"
        }
    }
}